Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date              : Fri Jan  9 17:43:43 2026
| Host              : PORT-BABIN-L running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_ref_design_wrapper_timing_summary_routed.rpt -pb bd_ref_design_wrapper_timing_summary_routed.pb -rpx bd_ref_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_ref_design_wrapper
| Device            : xcku060-ffva1517
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  1           
LUTAR-1    Warning           LUT drives async reset alert                               5           
XDCB-5     Warning           Runtime inefficient way to find pin objects                2           
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name     5           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source     5           
CLKC-21    Advisory          MMCME3 with ZHOLD does not drive sequential IO             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.447        0.000                      0                56691        0.011        0.000                      0                56579        0.000        0.000                       0                 27075  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
clk_100m_p                                                                                  {0.000 5.000}          10.000          100.000         
  clkfbout_mmcm_1                                                                           {0.000 5.000}          10.000          100.000         
  riu_clk_mmcm_1                                                                            {0.000 2.500}          5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          
rx_clk_p[0]                                                                                 {0.000 0.625}          1.250           800.000         
  GEN_PLL_IN_IP_US.pll0_clkout0                                                             {0.000 2.500}          5.000           200.000         
  clk_rst_top_inst_n_46                                                                     {0.000 0.312}          0.625           1600.000        
    clk_rst_top_inst_n_46_DIV                                                               {0.000 2.500}          5.000           200.000         
rx_clk_p[1]                                                                                 {0.000 0.625}          1.250           800.000         
  GEN_PLL_IN_IP_US.pll0_clkout0_1                                                           {0.000 2.500}          5.000           200.000         
  clk_rst_top_inst_n_47                                                                     {0.000 0.312}          0.625           1600.000        
    clk_rst_top_inst_n_47_DIV                                                               {0.000 2.500}          5.000           200.000         
rx_clk_p[2]                                                                                 {0.000 0.625}          1.250           800.000         
  GEN_PLL_IN_IP_US.pll0_clkout0_2                                                           {0.000 2.500}          5.000           200.000         
  clk_rst_top_inst_n_46_1                                                                   {0.000 0.312}          0.625           1600.000        
    clk_rst_top_inst_n_46_1_DIV                                                             {0.000 2.500}          5.000           200.000         
rx_clk_p[3]                                                                                 {0.000 0.625}          1.250           800.000         
  GEN_PLL_IN_IP_US.pll0_clkout0_3                                                           {0.000 2.500}          5.000           200.000         
  clk_rst_top_inst_n_46_2                                                                   {0.000 0.312}          0.625           1600.000        
    clk_rst_top_inst_n_46_2_DIV                                                             {0.000 2.500}          5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100m_p                                                                                                                                                                                                                                    2.000        0.000                       0                     1  
  clkfbout_mmcm_1                                                                                                                                                                                                                             8.621        0.000                       0                     3  
  riu_clk_mmcm_1                                                                                  1.047        0.000                      0                13780        0.011        0.000                      0                13780        0.000        0.000                       0                  7116  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.720        0.000                      0                  915        0.040        0.000                      0                  915       15.832        0.000                       0                   483  
rx_clk_p[0]                                                                                                                                                                                                                                   0.062        0.000                       0                     1  
  GEN_PLL_IN_IP_US.pll0_clkout0                                                                   0.765        0.000                      0                25208        0.013        0.000                      0                25160        1.520        0.000                       0                 19404  
  clk_rst_top_inst_n_46                                                                                                                                                                                                                       0.135        0.000                       0                     8  
rx_clk_p[1]                                                                                                                                                                                                                                   0.062        0.000                       0                     1  
  GEN_PLL_IN_IP_US.pll0_clkout0_1                                                                 3.436        0.000                      0                   16        0.060        0.000                      0                   16        2.225        0.000                       0                    12  
  clk_rst_top_inst_n_47                                                                                                                                                                                                                       0.134        0.000                       0                     6  
rx_clk_p[2]                                                                                                                                                                                                                                   0.062        0.000                       0                     1  
  GEN_PLL_IN_IP_US.pll0_clkout0_2                                                                 3.729        0.000                      0                   16        0.059        0.000                      0                   16        2.225        0.000                       0                    12  
  clk_rst_top_inst_n_46_1                                                                                                                                                                                                                     0.134        0.000                       0                     7  
rx_clk_p[3]                                                                                                                                                                                                                                   0.062        0.000                       0                     1  
  GEN_PLL_IN_IP_US.pll0_clkout0_3                                                                 3.586        0.000                      0                   16        0.059        0.000                      0                   16        2.225        0.000                       0                    12  
  clk_rst_top_inst_n_46_2                                                                                                                                                                                                                     0.134        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
GEN_PLL_IN_IP_US.pll0_clkout0                                                               riu_clk_mmcm_1                                                                                  999.183        0.000                      0                   24                                                                        
GEN_PLL_IN_IP_US.pll0_clkout0                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.289        0.000                      0                    8                                                                        
riu_clk_mmcm_1                                                                              GEN_PLL_IN_IP_US.pll0_clkout0                                                                     2.045        0.000                      0                   25        0.119        0.000                      0                    1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  GEN_PLL_IN_IP_US.pll0_clkout0                                                                    32.219        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           GEN_PLL_IN_IP_US.pll0_clkout0                                                               GEN_PLL_IN_IP_US.pll0_clkout0                                                                     1.592        0.000                      0                11359        0.077        0.000                      0                11359  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.428        0.000                      0                  100        0.118        0.000                      0                  100  
**async_default**                                                                           riu_clk_mmcm_1                                                                              riu_clk_mmcm_1                                                                                    0.447        0.000                      0                 5216        0.097        0.000                      0                 5216  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      riu_clk_mmcm_1                                                                                                                                                                          
(none)                                                                                                                                                                                  GEN_PLL_IN_IP_US.pll0_clkout0                                                               
(none)                                                                                      GEN_PLL_IN_IP_US.pll0_clkout0                                                               GEN_PLL_IN_IP_US.pll0_clkout0                                                               
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  GEN_PLL_IN_IP_US.pll0_clkout0                                                               
(none)                                                                                      riu_clk_mmcm_1                                                                              GEN_PLL_IN_IP_US.pll0_clkout0                                                               
(none)                                                                                      riu_clk_mmcm_1                                                                              GEN_PLL_IN_IP_US.pll0_clkout0_1                                                             
(none)                                                                                      riu_clk_mmcm_1                                                                              GEN_PLL_IN_IP_US.pll0_clkout0_2                                                             
(none)                                                                                      riu_clk_mmcm_1                                                                              GEN_PLL_IN_IP_US.pll0_clkout0_3                                                             
(none)                                                                                      GEN_PLL_IN_IP_US.pll0_clkout0                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  
(none)                                                                                                                                                                                  riu_clk_mmcm_1                                                                              
(none)                                                                                      GEN_PLL_IN_IP_US.pll0_clkout0                                                               riu_clk_mmcm_1                                                                              
(none)                                                                                      GEN_PLL_IN_IP_US.pll0_clkout0_1                                                             riu_clk_mmcm_1                                                                              
(none)                                                                                      GEN_PLL_IN_IP_US.pll0_clkout0_2                                                             riu_clk_mmcm_1                                                                              
(none)                                                                                      GEN_PLL_IN_IP_US.pll0_clkout0_3                                                             riu_clk_mmcm_1                                                                              
(none)                                                                                      riu_clk_mmcm_1                                                                              riu_clk_mmcm_1                                                                              


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      GEN_PLL_IN_IP_US.pll0_clkout0                                                                                                                                                           
(none)                                                                                                                                                                                  GEN_PLL_IN_IP_US.pll0_clkout0                                                               
(none)                                                                                                                                                                                  GEN_PLL_IN_IP_US.pll0_clkout0_1                                                             
(none)                                                                                                                                                                                  GEN_PLL_IN_IP_US.pll0_clkout0_2                                                             
(none)                                                                                                                                                                                  GEN_PLL_IN_IP_US.pll0_clkout0_3                                                             
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100m_p
  To Clock:  clk_100m_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100m_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100m_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X2Y0  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X2Y0  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X2Y0  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X2Y0  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X2Y0  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_1
  To Clock:  clkfbout_mmcm_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         10.000      8.621      BUFGCE_X2Y1      bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME3_ADV_X2Y0  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME3_ADV_X2Y0  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  riu_clk_mmcm_1
  To Clock:  riu_clk_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        1.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/riu_io_i/rd_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (riu_clk_mmcm_1 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 2.906ns (68.716%)  route 1.323ns (31.284%))
  Logic Levels:           2  (LUT5=1 RIU_OR=1)
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.011ns = ( 3.989 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.899ns, distribution 1.123ns)
  Clock Net Delay (Destination): 2.186ns (routing 0.829ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.022    -0.951    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/rx_clk
    BITSLICE_CONTROL_X1Y5
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X1Y5
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[6])
                                                      2.686     1.735 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_RD_DATA[6]
                         net (fo=1, routed)           0.003     1.738    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst_n_16
    RIU_OR_X1Y2          RIU_OR (Prop_RIU_OR_RIU_RD_DATA_UPP[6]_RIU_RD_DATA[6])
                                                      0.042     1.780 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/RIU_OR[2].riu_or_inst/RIU_RD_DATA[6]
                         net (fo=1, routed)           1.297     3.077    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/riu_io_i/riu_rd_data_bg2[6]
    SLICE_X47Y19         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.178     3.255 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/riu_io_i/rd_data[6]_i_1/O
                         net (fo=1, routed)           0.023     3.278    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/riu_io_i/p_0_in[6]
    SLICE_X47Y19         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/riu_io_i/rd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      5.000     5.000 r  
    AL19                                              0.000     5.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     5.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698     1.356 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.728    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.803 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.186     3.989    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/riu_io_i/riu_clk
    SLICE_X47Y19         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/riu_io_i/rd_data_reg[6]/C
                         clock pessimism              0.345     4.334    
                         clock uncertainty           -0.067     4.266    
    SLICE_X47Y19         FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.059     4.325    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/riu_io_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                          4.325    
                         arrival time                          -3.278    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (riu_clk_mmcm_1 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.504ns (13.458%)  route 3.241ns (86.542%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.958ns = ( 4.042 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.500ns (routing 0.899ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.239ns (routing 0.829ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.500    -0.473    bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y37         FDRE                                         r  bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.359 r  bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[1]/Q
                         net (fo=549, routed)         1.472     1.113    bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_araddr[0]
    SLICE_X48Y80         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     1.285 r  bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata[7]_i_7/O
                         net (fo=1, routed)           0.000     1.285    bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata[7]_i_7_n_0
    SLICE_X48Y80         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.058     1.343 r  bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata_reg[7]_i_4/O
                         net (fo=1, routed)           0.026     1.369    bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata_reg[7]_i_4_n_0
    SLICE_X48Y80         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.065     1.434 r  bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata_reg[7]_i_2/O
                         net (fo=1, routed)           0.958     2.392    bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata_reg[7]_i_2_n_0
    SLICE_X44Y65         LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.095     2.487 r  bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.785     3.272    bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/p_0_in[7]
    SLICE_X36Y53         FDPE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      5.000     5.000 r  
    AL19                                              0.000     5.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     5.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698     1.356 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.728    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.803 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.239     4.042    bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/clk
    SLICE_X36Y53         FDPE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata_reg[7]/C
                         clock pessimism              0.365     4.408    
                         clock uncertainty           -0.067     4.340    
    SLICE_X36Y53         FDPE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.400    bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          4.400    
                         arrival time                          -3.272    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/riu_io_i/rd_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (riu_clk_mmcm_1 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 2.901ns (74.845%)  route 0.975ns (25.155%))
  Logic Levels:           2  (LUT6=1 RIU_OR=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.813ns = ( 4.187 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.513ns (routing 0.899ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.384ns (routing 0.829ns, distribution 1.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.513    -0.460    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/rx_clk
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[6])
                                                      2.686     2.226 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_RD_DATA[6]
                         net (fo=1, routed)           0.003     2.229    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst_n_16
    RIU_OR_X0Y6          RIU_OR (Prop_RIU_OR_RIU_RD_DATA_UPP[6]_RIU_RD_DATA[6])
                                                      0.042     2.271 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/RIU_OR[2].riu_or_inst/RIU_RD_DATA[6]
                         net (fo=1, routed)           0.949     3.220    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/riu_io_i/riu_rd_data_bg2[6]
    SLICE_X0Y82          LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.173     3.393 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/riu_io_i/rd_data[6]_i_1/O
                         net (fo=1, routed)           0.023     3.416    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/riu_io_i/p_0_in[6]
    SLICE_X0Y82          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/riu_io_i/rd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      5.000     5.000 r  
    AL19                                              0.000     5.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     5.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698     1.356 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.728    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.803 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.384     4.187    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/riu_io_i/riu_clk
    SLICE_X0Y82          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/riu_io_i/rd_data_reg[6]/C
                         clock pessimism              0.375     4.562    
                         clock uncertainty           -0.067     4.494    
    SLICE_X0Y82          FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060     4.554    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/riu_io_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                          4.554    
                         arrival time                          -3.416    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/rd_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (riu_clk_mmcm_1 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 2.916ns (74.010%)  route 1.024ns (25.990%))
  Logic Levels:           2  (LUT5=1 RIU_OR=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 3.767 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.056ns (routing 0.899ns, distribution 1.157ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.829ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.056    -0.917    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/rx_clk
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[7])
                                                      2.698     1.781 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_RD_DATA[7]
                         net (fo=1, routed)           0.004     1.785    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst_n_15
    RIU_OR_X1Y4          RIU_OR (Prop_RIU_OR_RIU_RD_DATA_UPP[7]_RIU_RD_DATA[7])
                                                      0.045     1.830 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/RIU_OR[0].riu_or_inst/RIU_RD_DATA[7]
                         net (fo=1, routed)           0.991     2.821    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/riu_rd_data_bg0[7]
    SLICE_X48Y80         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.173     2.994 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/rd_data[7]_i_1/O
                         net (fo=1, routed)           0.029     3.023    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/p_0_in[7]
    SLICE_X48Y80         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/rd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      5.000     5.000 r  
    AL19                                              0.000     5.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     5.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698     1.356 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.728    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.803 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.964     3.767    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/riu_clk
    SLICE_X48Y80         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/rd_data_reg[7]/C
                         clock pessimism              0.405     4.172    
                         clock uncertainty           -0.067     4.105    
    SLICE_X48Y80         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059     4.164    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                          4.164    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg/D
                            (rising edge-triggered cell FDSE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (riu_clk_mmcm_1 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 2.156ns (55.840%)  route 1.705ns (44.160%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 3.760 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.051ns (routing 0.899ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.957ns (routing 0.829ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.051    -0.922    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/rx_clk
    BITSLICE_CONTROL_X1Y13
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X1Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_VTC_RDY)
                                                      1.730     0.808 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/VTC_RDY
                         net (fo=10, routed)          0.821     1.629    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/vtc_rdy_bsc5
    SLICE_X49Y77         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.137     1.766 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/GEN_RIU_NOT_FROM_PLL.hssio_state[8]_i_3/O
                         net (fo=4, routed)           0.562     2.328    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/GEN_RIU_NOT_FROM_PLL.hssio_state_reg[7]_0
    SLICE_X56Y81         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     2.443 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_10/O
                         net (fo=1, routed)           0.222     2.665    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_10_n_0
    SLICE_X56Y81         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.040     2.705 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_4/O
                         net (fo=1, routed)           0.065     2.770    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_4_n_0
    SLICE_X56Y81         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.134     2.904 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_1/O
                         net (fo=1, routed)           0.035     2.939    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst_n_7
    SLICE_X56Y81         FDSE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      5.000     5.000 r  
    AL19                                              0.000     5.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     5.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698     1.356 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.728    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.803 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.957     3.760    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/rx_clk
    SLICE_X56Y81         FDSE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg/C
                         clock pessimism              0.340     4.101    
                         clock uncertainty           -0.067     4.033    
    SLICE_X56Y81         FDSE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     4.093    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg
  -------------------------------------------------------------------
                         required time                          4.093    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (riu_clk_mmcm_1 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.459ns (12.382%)  route 3.248ns (87.618%))
  Logic Levels:           4  (LUT5=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.955ns = ( 4.045 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.513ns (routing 0.899ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.829ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.513    -0.460    bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X38Y37         FDRE                                         r  bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117    -0.343 r  bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[2]/Q
                         net (fo=550, routed)         1.600     1.257    bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_araddr[1]
    SLICE_X50Y83         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.132     1.389 r  bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata[8]_i_8/O
                         net (fo=1, routed)           0.000     1.389    bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata[8]_i_8_n_0
    SLICE_X50Y83         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.058     1.447 r  bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata_reg[8]_i_5/O
                         net (fo=1, routed)           0.026     1.473    bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata_reg[8]_i_5_n_0
    SLICE_X50Y83         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.059     1.532 r  bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata_reg[8]_i_2/O
                         net (fo=1, routed)           0.775     2.307    bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata_reg[8]_i_2_n_0
    SLICE_X46Y77         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.093     2.400 r  bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.847     3.247    bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/p_0_in[8]
    SLICE_X39Y49         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      5.000     5.000 r  
    AL19                                              0.000     5.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     5.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698     1.356 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.728    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.803 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.242     4.045    bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/clk
    SLICE_X39Y49         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata_reg[8]/C
                         clock pessimism              0.365     4.410    
                         clock uncertainty           -0.067     4.343    
    SLICE_X39Y49         FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060     4.403    bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/s_axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                          4.403    
                         arrival time                          -3.247    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/s_axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (riu_clk_mmcm_1 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.458ns (12.056%)  route 3.341ns (87.944%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.873ns = ( 4.127 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.502ns (routing 0.899ns, distribution 1.603ns)
  Clock Net Delay (Destination): 2.324ns (routing 0.829ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.502    -0.471    bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y39         FDRE                                         r  bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117    -0.354 r  bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=274, routed)         2.068     1.714    bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/s_axi_araddr[2]
    SLICE_X0Y29          MUXF7 (Prop_F7MUX_EF_SLICEL_S_O)
                                                      0.073     1.787 r  bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/s_axi_rdata_reg[7]_i_5/O
                         net (fo=1, routed)           0.026     1.813    bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/s_axi_rdata_reg[7]_i_5_n_0
    SLICE_X0Y29          MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.064     1.877 r  bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/s_axi_rdata_reg[7]_i_2/O
                         net (fo=1, routed)           0.813     2.690    bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/s_axi_rdata_reg[7]_i_2_n_0
    SLICE_X11Y41         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.204     2.894 r  bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/s_axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.434     3.328    bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/p_0_in[7]
    SLICE_X16Y41         FDPE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/s_axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      5.000     5.000 r  
    AL19                                              0.000     5.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     5.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698     1.356 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.728    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.803 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.324     4.127    bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/clk
    SLICE_X16Y41         FDPE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/s_axi_rdata_reg[7]/C
                         clock pessimism              0.364     4.492    
                         clock uncertainty           -0.067     4.424    
    SLICE_X16Y41         FDPE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     4.484    bd_ref_design_i/lrx_hier/LRX_0/inst/busC_reg_map_iod_i/inst/s_axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          4.484    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/rd_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (riu_clk_mmcm_1 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 2.797ns (72.630%)  route 1.054ns (27.370%))
  Logic Levels:           2  (LUT5=1 RIU_OR=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.222ns = ( 3.778 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.051ns (routing 0.899ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.829ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.051    -0.922    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/rx_clk
    BITSLICE_CONTROL_X1Y13
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X1Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[2])
                                                      2.555     1.633 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_RD_DATA[2]
                         net (fo=1, routed)           0.003     1.636    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst_n_20
    RIU_OR_X1Y6          RIU_OR (Prop_RIU_OR_RIU_RD_DATA_UPP[2]_RIU_RD_DATA[2])
                                                      0.051     1.687 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/RIU_OR[2].riu_or_inst/RIU_RD_DATA[2]
                         net (fo=1, routed)           1.024     2.711    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/riu_rd_data_bg2[2]
    SLICE_X49Y79         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.191     2.902 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/rd_data[2]_i_1/O
                         net (fo=1, routed)           0.027     2.929    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/p_0_in[2]
    SLICE_X49Y79         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/rd_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      5.000     5.000 r  
    AL19                                              0.000     5.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     5.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698     1.356 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.728    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.803 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.975     3.778    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/riu_clk
    SLICE_X49Y79         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/rd_data_reg[2]/C
                         clock pessimism              0.340     4.118    
                         clock uncertainty           -0.067     4.051    
    SLICE_X49Y79         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059     4.110    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                          4.110    
                         arrival time                          -2.929    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/rd_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (riu_clk_mmcm_1 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 2.882ns (75.723%)  route 0.924ns (24.277%))
  Logic Levels:           2  (LUT5=1 RIU_OR=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 4.148 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.489ns (routing 0.899ns, distribution 1.590ns)
  Clock Net Delay (Destination): 2.345ns (routing 0.829ns, distribution 1.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.489    -0.484    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/rx_clk
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[4])
                                                      2.650     2.166 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_RD_DATA[4]
                         net (fo=1, routed)           0.006     2.172    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst_n_18
    RIU_OR_X0Y0          RIU_OR (Prop_RIU_OR_RIU_RD_DATA_UPP[4]_RIU_RD_DATA[4])
                                                      0.058     2.230 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/RIU_OR[0].riu_or_inst/RIU_RD_DATA[4]
                         net (fo=1, routed)           0.896     3.126    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/riu_rd_data_bg0[4]
    SLICE_X0Y30          LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.174     3.300 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/rd_data[4]_i_1/O
                         net (fo=1, routed)           0.022     3.322    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/p_0_in[4]
    SLICE_X0Y30          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      5.000     5.000 r  
    AL19                                              0.000     5.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     5.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698     1.356 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.728    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.803 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.345     4.148    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/riu_clk
    SLICE_X0Y30          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/rd_data_reg[4]/C
                         clock pessimism              0.373     4.521    
                         clock uncertainty           -0.067     4.453    
    SLICE_X0Y30          FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.059     4.512    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                          4.512    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/riu_io_i/rd_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (riu_clk_mmcm_1 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 2.760ns (67.664%)  route 1.319ns (32.336%))
  Logic Levels:           2  (LUT5=1 RIU_OR=1)
  Clock Path Skew:        0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.013ns = ( 3.987 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.899ns, distribution 1.123ns)
  Clock Net Delay (Destination): 2.184ns (routing 0.829ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.022    -0.951    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/rx_clk
    BITSLICE_CONTROL_X1Y5
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X1Y5
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_RD_DATA[5])
                                                      2.680     1.729 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_RD_DATA[5]
                         net (fo=1, routed)           0.003     1.732    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst_n_17
    RIU_OR_X1Y2          RIU_OR (Prop_RIU_OR_RIU_RD_DATA_UPP[5]_RIU_RD_DATA[5])
                                                      0.040     1.772 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/RIU_OR[2].riu_or_inst/RIU_RD_DATA[5]
                         net (fo=1, routed)           1.286     3.058    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/riu_io_i/riu_rd_data_bg2[5]
    SLICE_X47Y22         LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.040     3.098 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/riu_io_i/rd_data[5]_i_1/O
                         net (fo=1, routed)           0.030     3.128    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/riu_io_i/p_0_in[5]
    SLICE_X47Y22         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/riu_io_i/rd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      5.000     5.000 r  
    AL19                                              0.000     5.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     5.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698     1.356 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.728    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.803 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.184     3.987    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/riu_io_i/riu_clk
    SLICE_X47Y22         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/riu_io_i/rd_data_reg[5]/C
                         clock pessimism              0.345     4.332    
                         clock uncertainty           -0.067     4.264    
    SLICE_X47Y22         FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059     4.323    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/riu_io_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                          4.323    
                         arrival time                          -3.128    
  -------------------------------------------------------------------
                         slack                                  1.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_ADDR[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (riu_clk_mmcm_1 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.107ns (11.969%)  route 0.787ns (88.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      2.352ns (routing 0.829ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.484ns (routing 0.899ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.352    -0.845    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/riu_clk
    SLICE_X1Y31          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.107    -0.738 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/addr_reg[3]/Q
                         net (fo=6, routed)           0.787     0.049    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/riu_addr_bg0[3]
    BITSLICE_CONTROL_X0Y5
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_ADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.484    -0.489    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/rx_clk
    BITSLICE_CONTROL_X0Y5
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
                         clock pessimism             -0.373    -0.861    
    BITSLICE_CONTROL_X0Y5
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_ADDR[3])
                                                      0.900     0.039    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/riu_io_i/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_ADDR[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (riu_clk_mmcm_1 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.104ns (11.765%)  route 0.780ns (88.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Net Delay (Source):      2.395ns (routing 0.829ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.899ns, distribution 1.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.395    -0.802    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/riu_io_i/riu_clk
    SLICE_X1Y70          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/riu_io_i/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.104    -0.698 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/riu_io_i/addr_reg[3]/Q
                         net (fo=7, routed)           0.780     0.082    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/riu_addr_bg0[3]
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_ADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.518    -0.455    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/rx_clk
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_CLK
                         clock pessimism             -0.374    -0.829    
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_ADDR[3])
                                                      0.900     0.071    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_ADDR[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (riu_clk_mmcm_1 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.106ns (11.076%)  route 0.851ns (88.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      2.352ns (routing 0.829ns, distribution 1.523ns)
  Clock Net Delay (Destination): 2.489ns (routing 0.899ns, distribution 1.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.352    -0.845    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/riu_clk
    SLICE_X1Y31          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.106    -0.739 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/addr_reg[0]/Q
                         net (fo=6, routed)           0.851     0.112    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/riu_addr_bg0[0]
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_ADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.489    -0.484    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/rx_clk
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_CLK
                         clock pessimism             -0.373    -0.856    
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_ADDR[0])
                                                      0.956     0.100    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_ADDR[4]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (riu_clk_mmcm_1 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.104ns (11.659%)  route 0.788ns (88.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.489ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      2.358ns (routing 0.829ns, distribution 1.529ns)
  Clock Net Delay (Destination): 2.484ns (routing 0.899ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.358    -0.839    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/riu_clk
    SLICE_X1Y35          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.104    -0.735 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/riu_io_i/addr_reg[4]/Q
                         net (fo=6, routed)           0.788     0.053    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/riu_addr_bg0[4]
    BITSLICE_CONTROL_X0Y5
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_ADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.484    -0.489    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/rx_clk
    BITSLICE_CONTROL_X0Y5
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
                         clock pessimism             -0.373    -0.861    
    BITSLICE_CONTROL_X0Y5
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_ADDR[4])
                                                      0.897     0.036    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_ADDR[4]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (riu_clk_mmcm_1 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.106ns (12.833%)  route 0.720ns (87.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -1.231ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Net Delay (Source):      1.966ns (routing 0.829ns, distribution 1.137ns)
  Clock Net Delay (Destination): 2.056ns (routing 0.899ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.966    -1.231    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/riu_clk
    SLICE_X48Y75         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.106    -1.125 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/riu_io_i/addr_reg[4]/Q
                         net (fo=6, routed)           0.720    -0.405    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/riu_addr_bg0[4]
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_ADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.056    -0.917    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/rx_clk
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_CLK
                         clock pessimism             -0.405    -1.322    
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_ADDR[4])
                                                      0.897    -0.425    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[12].Bank2_iod/cmd_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[12].Bank2_iod/inc_sm_reg/D
                            (rising edge-triggered cell FDCE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_mmcm_1 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.078ns (44.318%)  route 0.098ns (55.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Net Delay (Source):      1.167ns (routing 0.442ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.490ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.107     0.108 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.135    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.150 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.495    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.433    -1.938 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.771    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.744 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.167    -0.577    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[12].Bank2_iod/riu_clk
    SLICE_X13Y33         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[12].Bank2_iod/cmd_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048    -0.529 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[12].Bank2_iod/cmd_id_reg[2]/Q
                         net (fo=5, routed)           0.082    -0.447    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/cmd_id_44[2]
    SLICE_X12Y33         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.030    -0.417 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/inc_sm_i_1__11/O
                         net (fo=1, routed)           0.016    -0.401    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[12].Bank2_iod/inc_sm_reg_0
    SLICE_X12Y33         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[12].Bank2_iod/inc_sm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.373    -0.481    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[12].Bank2_iod/riu_clk
    SLICE_X12Y33         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[12].Bank2_iod/inc_sm_reg/C
                         clock pessimism             -0.006    -0.487    
    SLICE_X12Y33         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.431    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[12].Bank2_iod/inc_sm_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_mmcm_1 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.078ns (43.820%)  route 0.100ns (56.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Net Delay (Source):      1.135ns (routing 0.442ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.490ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.107     0.108 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.135    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.150 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.495    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.433    -1.938 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.771    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.744 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.135    -0.609    bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X41Y46         FDRE                                         r  bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.561 r  bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/Q
                         net (fo=11, routed)          0.084    -0.477    <hidden>
    SLICE_X40Y46         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.030    -0.447 r  <hidden>
                         net (fo=1, routed)           0.016    -0.431    <hidden>
    SLICE_X40Y46         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.340    -0.514    <hidden>
    SLICE_X40Y46         FDRE                                         r  <hidden>
                         clock pessimism             -0.003    -0.517    
    SLICE_X40Y46         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.461    <hidden>
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[1].Bank2_iod/inc_sm_reg/C
                            (rising edge-triggered cell FDCE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[36].rx_bitslice_if_bs/INC
                            (rising edge-triggered cell RX_BITSLICE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_mmcm_1 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.048ns (15.894%)  route 0.254ns (84.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Net Delay (Source):      1.199ns (routing 0.442ns, distribution 0.757ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.490ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.107     0.108 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.135    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.150 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.495    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.433    -1.938 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.771    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.744 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.199    -0.545    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[1].Bank2_iod/riu_clk
    SLICE_X4Y44          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[1].Bank2_iod/inc_sm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.048    -0.497 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[1].Bank2_iod/inc_sm_reg/Q
                         net (fo=2, routed)           0.254    -0.243    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_inc_36
    BITSLICE_RX_TX_X0Y36 RX_BITSLICE                                  r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[36].rx_bitslice_if_bs/INC
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.584    -0.270    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_top_inst/u_rx_bs/rx_clk
    BITSLICE_RX_TX_X0Y36 RX_BITSLICE                                  r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[36].rx_bitslice_if_bs/CLK
                         clock pessimism              0.002    -0.268    
    BITSLICE_RX_TX_X0Y36 RX_BITSLICE (Hold_RX_BITSLICE_BITSLICE_RXTX_RX_CLK_INC)
                                                     -0.005    -0.273    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[36].rx_bitslice_if_bs
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/riu_io_i/addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_ADDR[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (riu_clk_mmcm_1 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.106ns (11.636%)  route 0.805ns (88.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.802ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Net Delay (Source):      2.395ns (routing 0.829ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.518ns (routing 0.899ns, distribution 1.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.395    -0.802    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/riu_io_i/riu_clk
    SLICE_X1Y70          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/riu_io_i/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.106    -0.696 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/riu_io_i/addr_reg[2]/Q
                         net (fo=7, routed)           0.805     0.109    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/riu_addr_bg0[2]
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_ADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.518    -0.455    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/rx_clk
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_CLK
                         clock pessimism             -0.374    -0.829    
    BITSLICE_CONTROL_X0Y9
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RIU_CLK_RIU_ADDR[2])
                                                      0.908     0.079    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/delay_read_done_reg/D
                            (rising edge-triggered cell FDCE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_mmcm_1 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.064ns (40.764%)  route 0.093ns (59.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.435ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.009ns
  Clock Net Delay (Source):      1.230ns (routing 0.442ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.490ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.107     0.108 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.135    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.150 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.495    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.433    -1.938 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.771    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.744 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.230    -0.514    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/riu_clk
    SLICE_X6Y62          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.465 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/state_reg[3]/Q
                         net (fo=22, routed)          0.079    -0.386    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/state_43[3]
    SLICE_X7Y61          LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.015    -0.371 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/delay_read_done_i_1__11/O
                         net (fo=1, routed)           0.014    -0.357    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/delay_read_done_reg_0
    SLICE_X7Y61          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/delay_read_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.419    -0.435    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/riu_clk
    SLICE_X7Y61          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/delay_read_done_reg/C
                         clock pessimism             -0.009    -0.443    
    SLICE_X7Y61          FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.056    -0.387    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/delay_read_done_reg
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         riu_clk_mmcm_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         5.000       0.000      BITSLICE_CONTROL_X0Y8   bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         5.000       0.000      BITSLICE_CONTROL_X0Y9   bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         5.000       0.000      BITSLICE_CONTROL_X0Y10  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         5.000       0.000      BITSLICE_CONTROL_X0Y11  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         5.000       0.000      BITSLICE_CONTROL_X0Y12  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         5.000       0.000      BITSLICE_CONTROL_X0Y13  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         5.000       0.000      BITSLICE_CONTROL_X0Y14  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         5.000       0.000      BITSLICE_CONTROL_X1Y0   bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         5.000       0.000      BITSLICE_CONTROL_X1Y2   bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a            5.000         5.000       0.000      BITSLICE_CONTROL_X1Y3   bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X0Y8   bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X0Y8   bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X0Y9   bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X0Y9   bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X0Y10  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X0Y10  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X0Y11  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X0Y11  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X0Y12  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X0Y12  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X0Y8   bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X0Y8   bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X0Y9   bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X0Y9   bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X0Y10  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X0Y10  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X0Y11  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X0Y11  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X0Y12  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/RIU_CLK  n/a            2.250         2.500       0.250      BITSLICE_CONTROL_X0Y12  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.626ns (18.884%)  route 2.689ns (81.116%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns = ( 39.569 - 33.000 ) 
    Source Clock Delay      (SCD):    7.582ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.298ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.188ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.608     7.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.344     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X67Y63         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     8.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.251     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y63         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.115     8.539 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.496    10.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y68         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191    10.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.148    10.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X37Y70         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.073    10.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.450    10.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X38Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.601    39.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X38Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              1.168    40.737    
                         clock uncertainty           -0.035    40.701    
    SLICE_X38Y69         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084    40.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         40.617    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                 29.720    

Slack (MET) :             29.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.626ns (18.884%)  route 2.689ns (81.116%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns = ( 39.569 - 33.000 ) 
    Source Clock Delay      (SCD):    7.582ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.298ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.188ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.608     7.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.344     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X67Y63         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     8.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.251     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y63         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.115     8.539 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.496    10.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y68         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191    10.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.148    10.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X37Y70         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.073    10.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.450    10.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X38Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.601    39.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X38Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              1.168    40.737    
                         clock uncertainty           -0.035    40.701    
    SLICE_X38Y69         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084    40.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         40.617    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                 29.720    

Slack (MET) :             29.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.626ns (18.884%)  route 2.689ns (81.116%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns = ( 39.569 - 33.000 ) 
    Source Clock Delay      (SCD):    7.582ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.298ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.188ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.608     7.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.344     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X67Y63         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     8.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.251     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y63         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.115     8.539 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.496    10.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y68         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191    10.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.148    10.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X37Y70         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.073    10.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.450    10.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X38Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.601    39.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X38Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              1.168    40.737    
                         clock uncertainty           -0.035    40.701    
    SLICE_X38Y69         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084    40.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         40.617    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                 29.720    

Slack (MET) :             29.722ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.626ns (18.884%)  route 2.689ns (81.116%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns = ( 39.569 - 33.000 ) 
    Source Clock Delay      (SCD):    7.582ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.298ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.188ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.608     7.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.344     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X67Y63         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     8.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.251     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y63         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.115     8.539 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.496    10.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y68         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191    10.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.148    10.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X37Y70         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.073    10.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.450    10.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X38Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.601    39.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X38Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              1.168    40.737    
                         clock uncertainty           -0.035    40.701    
    SLICE_X38Y69         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.082    40.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         40.619    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                 29.722    

Slack (MET) :             29.722ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.626ns (18.884%)  route 2.689ns (81.116%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns = ( 39.569 - 33.000 ) 
    Source Clock Delay      (SCD):    7.582ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.298ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.188ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.608     7.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.344     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X67Y63         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     8.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.251     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y63         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.115     8.539 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.496    10.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y68         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191    10.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.148    10.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X37Y70         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.073    10.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.450    10.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X38Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.601    39.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X38Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              1.168    40.737    
                         clock uncertainty           -0.035    40.701    
    SLICE_X38Y69         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082    40.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         40.619    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                 29.722    

Slack (MET) :             29.722ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.626ns (18.884%)  route 2.689ns (81.116%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.569ns = ( 39.569 - 33.000 ) 
    Source Clock Delay      (SCD):    7.582ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.298ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.188ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.608     7.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.344     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X67Y63         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     8.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.251     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y63         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.115     8.539 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.496    10.035    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y68         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.191    10.226 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.148    10.374    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X37Y70         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.073    10.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.450    10.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X38Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.601    39.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X38Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              1.168    40.737    
                         clock uncertainty           -0.035    40.701    
    SLICE_X38Y69         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.082    40.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         40.619    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                 29.722    

Slack (MET) :             29.813ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 1.192ns (38.639%)  route 1.893ns (61.361%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.298ns = ( 39.298 - 33.000 ) 
    Source Clock Delay      (SCD):    7.589ns
    Clock Pessimism Removal (CPR):    1.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.615ns (routing 1.298ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.330ns (routing 1.188ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.615     7.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     7.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.504     8.207    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X66Y59         LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.206     8.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.361     8.774    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X66Y60         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.185     8.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.959    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X66Y60         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.359     9.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.576     9.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X67Y63         LUT5 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.195    10.089 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.417    10.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y63         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133    10.639 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.035    10.674    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.330    39.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              1.161    40.459    
                         clock uncertainty           -0.035    40.424    
    SLICE_X66Y63         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    40.487    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         40.487    
                         arrival time                         -10.674    
  -------------------------------------------------------------------
                         slack                                 29.813    

Slack (MET) :             29.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 1.174ns (38.379%)  route 1.885ns (61.621%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.298ns = ( 39.298 - 33.000 ) 
    Source Clock Delay      (SCD):    7.589ns
    Clock Pessimism Removal (CPR):    1.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.615ns (routing 1.298ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.330ns (routing 1.188ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.615     7.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     7.703 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.504     8.207    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X66Y59         LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.206     8.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23/O
                         net (fo=2, routed)           0.361     8.774    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[9]
    SLICE_X66Y60         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.185     8.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     8.959    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X66Y60         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.359     9.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.576     9.894    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X67Y63         LUT5 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.195    10.089 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.417    10.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y63         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115    10.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.027    10.648    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.330    39.298    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              1.161    40.459    
                         clock uncertainty           -0.035    40.424    
    SLICE_X66Y63         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    40.483    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         40.483    
                         arrival time                         -10.648    
  -------------------------------------------------------------------
                         slack                                 29.835    

Slack (MET) :             29.840ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.574ns (17.771%)  route 2.656ns (82.229%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.567ns = ( 39.567 - 33.000 ) 
    Source Clock Delay      (SCD):    7.582ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.298ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.599ns (routing 1.188ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.608     7.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.344     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X67Y63         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     8.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.251     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y63         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.115     8.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.490    10.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y68         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212    10.241 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.571    10.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.599    39.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              1.168    40.735    
                         clock uncertainty           -0.035    40.699    
    SLICE_X37Y69         FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047    40.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         40.652    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                 29.840    

Slack (MET) :             29.887ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.574ns (18.073%)  route 2.602ns (81.927%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.561ns = ( 39.561 - 33.000 ) 
    Source Clock Delay      (SCD):    7.582ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.298ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.593ns (routing 1.188ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.608     7.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.344     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X67Y63         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     8.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.251     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y63         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.115     8.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.490    10.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y68         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212    10.241 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.517    10.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.593    39.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              1.168    40.729    
                         clock uncertainty           -0.035    40.693    
    SLICE_X37Y70         FDCE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.048    40.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         40.645    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                 29.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.049ns (30.625%)  route 0.111ns (69.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    3.853ns
    Clock Pessimism Removal (CPR):    1.017ns
  Clock Net Delay (Source):      1.307ns (routing 0.606ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.671ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.307     3.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X38Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/Q
                         net (fo=4, routed)           0.111     4.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/D[0]
    SLICE_X38Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.530     4.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X38Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism             -1.017     3.917    
    SLICE_X38Y68         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     3.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.973    
                         arrival time                           4.013    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.048ns (29.630%)  route 0.114ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    3.863ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Net Delay (Source):      1.317ns (routing 0.606ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.671ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.317     3.863    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.114     4.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[1]
    SLICE_X36Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.510     4.914    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X36Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -0.988     3.926    
    SLICE_X36Y68         FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.056     3.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.982    
                         arrival time                           4.025    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    1.029ns
  Clock Net Delay (Source):      1.315ns (routing 0.606ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.671ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.315     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X38Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     3.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.036     3.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X38Y68         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.045     3.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.016     4.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1_n_0
    SLICE_X38Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.533     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X38Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism             -1.029     3.908    
    SLICE_X38Y68         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -3.964    
                         arrival time                           4.007    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.049ns (34.752%)  route 0.092ns (65.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    1.020ns
  Clock Net Delay (Source):      1.305ns (routing 0.606ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.508ns (routing 0.671ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.305     3.851    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X33Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.900 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.092     3.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp
    SLICE_X33Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.508     4.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X33Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
                         clock pessimism             -1.020     3.892    
    SLICE_X33Y77         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     3.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.948    
                         arrival time                           3.992    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    3.875ns
    Clock Pessimism Removal (CPR):    1.033ns
  Clock Net Delay (Source):      1.329ns (routing 0.606ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.671ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.329     3.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X32Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     3.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.034     3.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[11]
    SLICE_X32Y67         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.045     4.002 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[10]_i_1/O
                         net (fo=1, routed)           0.016     4.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_5
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.546     4.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X32Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C
                         clock pessimism             -1.033     3.917    
    SLICE_X32Y67         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.973    
                         arrival time                           4.018    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.049ns (28.655%)  route 0.122ns (71.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Net Delay (Source):      1.303ns (routing 0.606ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.671ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.303     3.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X36Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     3.898 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.122     4.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[3]
    SLICE_X37Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.501     4.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X37Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.988     3.917    
    SLICE_X37Y72         FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056     3.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.973    
                         arrival time                           4.020    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.094ns (66.667%)  route 0.047ns (33.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    1.019ns
  Clock Net Delay (Source):      1.216ns (routing 0.606ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.671ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.216     3.762    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y63         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     3.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]/Q
                         net (fo=1, routed)           0.035     3.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[4]
    SLICE_X72Y63         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.045     3.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[3]_i_1/O
                         net (fo=1, routed)           0.012     3.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[3]_i_1_n_0
    SLICE_X72Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.414     4.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]/C
                         clock pessimism             -1.019     3.799    
    SLICE_X72Y63         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     3.855    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           3.903    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.078ns (45.614%)  route 0.093ns (54.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    3.861ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Net Delay (Source):      1.315ns (routing 0.606ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.671ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.315     3.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X34Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     3.909 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]/Q
                         net (fo=7, routed)           0.077     3.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]
    SLICE_X33Y70         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.030     4.016 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[5]_i_1/O
                         net (fo=1, routed)           0.016     4.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/p_0_in[5]
    SLICE_X33Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.512     4.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X33Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/C
                         clock pessimism             -0.988     3.928    
    SLICE_X33Y70         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.984    
                         arrival time                           4.032    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.760ns
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    1.049ns
  Clock Net Delay (Source):      1.160ns (routing 0.606ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.671ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.160     3.706    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X62Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     3.755 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/Q
                         net (fo=2, routed)           0.033     3.788    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[19]
    SLICE_X62Y62         LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.015     3.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[19]_i_1/O
                         net (fo=1, routed)           0.012     3.815    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[19]
    SLICE_X62Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.356     4.760    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X62Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/C
                         clock pessimism             -1.049     3.711    
    SLICE_X62Y62         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     3.767    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.767    
                         arrival time                           3.815    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.749ns
    Source Clock Delay      (SCD):    3.703ns
    Clock Pessimism Removal (CPR):    1.041ns
  Clock Net Delay (Source):      1.157ns (routing 0.606ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.671ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.157     3.703    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     3.752 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/Q
                         net (fo=2, routed)           0.033     3.785    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]
    SLICE_X67Y63         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.015     3.800 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.012     3.812    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X67Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.345     4.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism             -1.041     3.708    
    SLICE_X67Y63         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     3.764    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.764    
                         arrival time                           3.812    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X1Y101  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X37Y67   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk_p[0]
  To Clock:  rx_clk_p[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk_p[0]
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { rx_clk_p[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE3_ADV/CLKIN  n/a            1.071         1.250       0.179      PLLE3_ADV_X0Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN  n/a            0.562         0.625       0.062      PLLE3_ADV_X0Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN  n/a            0.562         0.625       0.062      PLLE3_ADV_X0Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN  n/a            0.562         0.625       0.063      PLLE3_ADV_X0Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN  n/a            0.562         0.625       0.063      PLLE3_ADV_X0Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  GEN_PLL_IN_IP_US.pll0_clkout0
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 0.116ns (3.021%)  route 3.724ns (96.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.020ns = ( 9.020 - 5.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.442ns (routing 0.688ns, distribution 1.754ns)
  Clock Net Delay (Destination): 2.010ns (routing 0.633ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.442     4.686    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X63Y52         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.802 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/Q
                         net (fo=108, routed)         3.724     8.526    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/p_0_in0
    SLICE_X5Y100         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.010     9.020    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X5Y100         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[14]/C
                         clock pessimism              0.288     9.309    
                         clock uncertainty           -0.078     9.231    
    SLICE_X5Y100         FDPE (Setup_EFF_SLICEM_C_D)
                                                      0.060     9.291    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[14]
  -------------------------------------------------------------------
                         required time                          9.291    
                         arrival time                          -8.526    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.116ns (3.042%)  route 3.697ns (96.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 9.004 - 5.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.442ns (routing 0.688ns, distribution 1.754ns)
  Clock Net Delay (Destination): 1.994ns (routing 0.633ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.442     4.686    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X63Y52         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.802 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/Q
                         net (fo=108, routed)         3.697     8.499    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/p_0_in0
    SLICE_X4Y101         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.994     9.004    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X4Y101         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[21]/C
                         clock pessimism              0.288     9.293    
                         clock uncertainty           -0.078     9.215    
    SLICE_X4Y101         FDPE (Setup_EFF_SLICEM_C_D)
                                                      0.060     9.275    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[21]
  -------------------------------------------------------------------
                         required time                          9.275    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.116ns (3.076%)  route 3.655ns (96.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.005ns = ( 9.005 - 5.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.442ns (routing 0.688ns, distribution 1.754ns)
  Clock Net Delay (Destination): 1.995ns (routing 0.633ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.442     4.686    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X63Y52         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.802 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/Q
                         net (fo=108, routed)         3.655     8.457    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/p_0_in0
    SLICE_X3Y99          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.995     9.005    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X3Y99          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[12]/C
                         clock pessimism              0.288     9.294    
                         clock uncertainty           -0.078     9.216    
    SLICE_X3Y99          FDPE (Setup_EFF_SLICEL_C_D)
                                                      0.060     9.276    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[12]
  -------------------------------------------------------------------
                         required time                          9.276    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 0.116ns (3.073%)  route 3.659ns (96.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.018ns = ( 9.018 - 5.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.442ns (routing 0.688ns, distribution 1.754ns)
  Clock Net Delay (Destination): 2.008ns (routing 0.633ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.442     4.686    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X63Y52         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.802 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/Q
                         net (fo=108, routed)         3.659     8.461    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/p_0_in0
    SLICE_X2Y104         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.008     9.018    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X2Y104         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[15]/C
                         clock pessimism              0.288     9.307    
                         clock uncertainty           -0.078     9.229    
    SLICE_X2Y104         FDPE (Setup_EFF_SLICEL_C_D)
                                                      0.060     9.289    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[15]
  -------------------------------------------------------------------
                         required time                          9.289    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 0.116ns (3.112%)  route 3.612ns (96.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 8.982 - 5.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.442ns (routing 0.688ns, distribution 1.754ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.633ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.442     4.686    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X63Y52         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.802 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/Q
                         net (fo=108, routed)         3.612     8.414    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/p_0_in0
    SLICE_X10Y97         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.972     8.982    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X10Y97         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[9]/C
                         clock pessimism              0.288     9.271    
                         clock uncertainty           -0.078     9.193    
    SLICE_X10Y97         FDPE (Setup_EFF_SLICEM_C_D)
                                                      0.060     9.253    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[9]
  -------------------------------------------------------------------
                         required time                          9.253    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[83]/D
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.116ns (3.063%)  route 3.671ns (96.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 8.989 - 5.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.442ns (routing 0.688ns, distribution 1.754ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.633ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.442     4.686    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X63Y52         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.802 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/Q
                         net (fo=108, routed)         3.671     8.473    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/p_0_in0
    SLICE_X9Y8           FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.979     8.989    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X9Y8           FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[83]/C
                         clock pessimism              0.353     9.342    
                         clock uncertainty           -0.078     9.265    
    SLICE_X9Y8           FDPE (Setup_EFF_SLICEL_C_D)
                                                      0.060     9.325    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[83]
  -------------------------------------------------------------------
                         required time                          9.325    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 0.116ns (3.106%)  route 3.619ns (96.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.002ns = ( 9.002 - 5.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.442ns (routing 0.688ns, distribution 1.754ns)
  Clock Net Delay (Destination): 1.992ns (routing 0.633ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.442     4.686    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X63Y52         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.802 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/Q
                         net (fo=108, routed)         3.619     8.421    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/p_0_in0
    SLICE_X5Y86          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.992     9.002    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X5Y86          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[16]/C
                         clock pessimism              0.288     9.291    
                         clock uncertainty           -0.078     9.213    
    SLICE_X5Y86          FDPE (Setup_EFF_SLICEM_C_D)
                                                      0.060     9.273    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[16]
  -------------------------------------------------------------------
                         required time                          9.273    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[81]/D
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.116ns (3.074%)  route 3.658ns (96.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 8.988 - 5.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.442ns (routing 0.688ns, distribution 1.754ns)
  Clock Net Delay (Destination): 1.978ns (routing 0.633ns, distribution 1.345ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.442     4.686    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X63Y52         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.802 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/Q
                         net (fo=108, routed)         3.658     8.460    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/p_0_in0
    SLICE_X9Y11          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.978     8.988    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X9Y11          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[81]/C
                         clock pessimism              0.353     9.341    
                         clock uncertainty           -0.078     9.264    
    SLICE_X9Y11          FDPE (Setup_EFF_SLICEL_C_D)
                                                      0.060     9.324    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[81]
  -------------------------------------------------------------------
                         required time                          9.324    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.116ns (3.146%)  route 3.571ns (96.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 8.991 - 5.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.442ns (routing 0.688ns, distribution 1.754ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.633ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.442     4.686    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X63Y52         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.802 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/Q
                         net (fo=108, routed)         3.571     8.373    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/p_0_in0
    SLICE_X19Y105        FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.981     8.991    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X19Y105        FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[3]/C
                         clock pessimism              0.288     9.280    
                         clock uncertainty           -0.078     9.202    
    SLICE_X19Y105        FDPE (Setup_EFF_SLICEM_C_D)
                                                      0.060     9.262    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[3]
  -------------------------------------------------------------------
                         required time                          9.262    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.116ns (3.182%)  route 3.529ns (96.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 8.976 - 5.000 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.442ns (routing 0.688ns, distribution 1.754ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.633ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.442     4.686    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X63Y52         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.802 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/Q
                         net (fo=108, routed)         3.529     8.331    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/p_0_in0
    SLICE_X16Y87         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.966     8.976    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X16Y87         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[1]/C
                         clock pessimism              0.288     9.265    
                         clock uncertainty           -0.078     9.187    
    SLICE_X16Y87         FDPE (Setup_EFF_SLICEM_C_D)
                                                      0.060     9.247    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.247    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  0.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      0.938ns (routing 0.310ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.344ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.938     1.854    <hidden>
    SLICE_X22Y63         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y63         SRLC32E (Prop_C6LUT_SLICEM_CLK_Q31)
                                                      0.145     1.999 r  <hidden>
                         net (fo=2, unplaced)         0.000     1.999    <hidden>
    SLICE_X22Y63         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.115     2.167    <hidden>
    SLICE_X22Y63         SRL16E                                       r  <hidden>
                         clock pessimism             -0.303     1.863    
    SLICE_X22Y63         SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123     1.986    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      0.938ns (routing 0.310ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.344ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.938     1.854    <hidden>
    SLICE_X22Y63         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y63         SRLC32E (Prop_D6LUT_SLICEM_CLK_Q31)
                                                      0.145     1.999 r  <hidden>
                         net (fo=2, unplaced)         0.000     1.999    <hidden>
    SLICE_X22Y63         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.115     2.167    <hidden>
    SLICE_X22Y63         SRL16E                                       r  <hidden>
                         clock pessimism             -0.303     1.863    
    SLICE_X22Y63         SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.123     1.986    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.940ns (routing 0.310ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.344ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.940     1.856    <hidden>
    SLICE_X16Y68         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y68         SRLC32E (Prop_C6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.001 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.001    <hidden>
    SLICE_X16Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.114     2.166    <hidden>
    SLICE_X16Y68         SRL16E                                       r  <hidden>
                         clock pessimism             -0.300     1.865    
    SLICE_X16Y68         SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123     1.988    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.940ns (routing 0.310ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.344ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.940     1.856    <hidden>
    SLICE_X16Y68         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y68         SRLC32E (Prop_D6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.001 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.001    <hidden>
    SLICE_X16Y68         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.114     2.166    <hidden>
    SLICE_X16Y68         SRL16E                                       r  <hidden>
                         clock pessimism             -0.300     1.865    
    SLICE_X16Y68         SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.123     1.988    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.940ns (routing 0.310ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.344ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.940     1.856    <hidden>
    SLICE_X16Y69         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         SRLC32E (Prop_C6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.001 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.001    <hidden>
    SLICE_X16Y69         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.114     2.166    <hidden>
    SLICE_X16Y69         SRL16E                                       r  <hidden>
                         clock pessimism             -0.300     1.865    
    SLICE_X16Y69         SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123     1.988    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.940ns (routing 0.310ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.344ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.940     1.856    <hidden>
    SLICE_X16Y69         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         SRLC32E (Prop_D6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.001 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.001    <hidden>
    SLICE_X16Y69         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.114     2.166    <hidden>
    SLICE_X16Y69         SRL16E                                       r  <hidden>
                         clock pessimism             -0.300     1.865    
    SLICE_X16Y69         SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.123     1.988    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.943ns (routing 0.310ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.344ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.943     1.859    <hidden>
    SLICE_X19Y75         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y75         SRLC32E (Prop_C6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.004 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.004    <hidden>
    SLICE_X19Y75         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.124     2.176    <hidden>
    SLICE_X19Y75         SRL16E                                       r  <hidden>
                         clock pessimism             -0.307     1.868    
    SLICE_X19Y75         SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123     1.991    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.943ns (routing 0.310ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.344ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.943     1.859    <hidden>
    SLICE_X19Y75         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y75         SRLC32E (Prop_D6LUT_SLICEM_CLK_Q31)
                                                      0.145     2.004 r  <hidden>
                         net (fo=2, unplaced)         0.000     2.004    <hidden>
    SLICE_X19Y75         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.124     2.176    <hidden>
    SLICE_X19Y75         SRL16E                                       r  <hidden>
                         clock pessimism             -0.307     1.868    
    SLICE_X19Y75         SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.123     1.991    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      0.904ns (routing 0.310ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.344ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.904     1.820    <hidden>
    SLICE_X23Y72         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         SRLC32E (Prop_C6LUT_SLICEM_CLK_Q31)
                                                      0.145     1.965 r  <hidden>
                         net (fo=2, unplaced)         0.000     1.965    <hidden>
    SLICE_X23Y72         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.079     2.131    <hidden>
    SLICE_X23Y72         SRL16E                                       r  <hidden>
                         clock pessimism             -0.301     1.829    
    SLICE_X23Y72         SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123     1.952    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell SRLC32E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      0.904ns (routing 0.310ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.344ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.904     1.820    <hidden>
    SLICE_X23Y72         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         SRLC32E (Prop_D6LUT_SLICEM_CLK_Q31)
                                                      0.145     1.965 r  <hidden>
                         net (fo=2, unplaced)         0.000     1.965    <hidden>
    SLICE_X23Y72         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.079     2.131    <hidden>
    SLICE_X23Y72         SRL16E                                       r  <hidden>
                         clock pessimism             -0.301     1.829    
    SLICE_X23Y72         SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.123     1.952    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GEN_PLL_IN_IP_US.pll0_clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X2Y11  <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X2Y11  <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X2Y12  <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X2Y12  <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         5.000       3.039      RAMB36_X2Y13  <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.961         5.000       3.039      RAMB36_X2Y13  <hidden>
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         5.000       3.291      RAMB18_X2Y30  <hidden>
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         5.000       3.291      RAMB18_X2Y30  <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         5.000       3.291      RAMB36_X2Y14  <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         5.000       3.291      RAMB36_X2Y14  <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y11  <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y11  <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y11  <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y11  <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y12  <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y12  <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y12  <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y12  <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y13  <hidden>
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y13  <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y11  <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y11  <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y11  <hidden>
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y11  <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y12  <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y12  <hidden>
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y12  <hidden>
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y12  <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y13  <hidden>
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.980         2.500       1.520      RAMB36_X2Y13  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_rst_top_inst_n_46
  To Clock:  clk_rst_top_inst_n_46

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rst_top_inst_n_46
Waveform(ns):       { 0.000 0.312 }
Period(ns):         0.625
Sources:            { bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X0Y8   bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X0Y9   bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X0Y10  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X0Y11  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X0Y12  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X0Y13  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X0Y14  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[6].bs_ctrl_inst/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a            0.374         0.625       0.251      PLLE3_ADV_X0Y3          bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y8   bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y8   bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y9   bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y9   bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y10  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y10  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y11  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y11  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y12  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y12  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y8   bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y8   bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y9   bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y9   bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y10  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y10  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y11  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y11  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y12  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y12  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk_p[1]
  To Clock:  rx_clk_p[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk_p[1]
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { rx_clk_p[1] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE3_ADV/CLKIN  n/a            1.071         1.250       0.179      PLLE3_ADV_X1Y1  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN  n/a            0.562         0.625       0.063      PLLE3_ADV_X1Y1  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN  n/a            0.562         0.625       0.062      PLLE3_ADV_X1Y1  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN  n/a            0.562         0.625       0.063      PLLE3_ADV_X1Y1  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN  n/a            0.562         0.625       0.063      PLLE3_ADV_X1Y1  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  GEN_PLL_IN_IP_US.pll0_clkout0_1
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.321ns (23.831%)  route 1.026ns (76.169%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 8.015 - 5.000 ) 
    Source Clock Delay      (SCD):    3.404ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.217ns (routing 0.002ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.002ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.461     0.462 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.552    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.552 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.425    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.599 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.104    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.187 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.217     3.404    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     3.517 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.421     3.938    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X53Y18         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     4.071 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.065     4.136    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X53Y18         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.075     4.211 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.540     4.751    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      5.000     5.000 r  
    AK23                                              0.000     5.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     5.265 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.316    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.316 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.102    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.447 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.879    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.954 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.061     8.015    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                         clock pessimism              0.332     8.348    
                         clock uncertainty           -0.078     8.270    
    SLICE_X53Y18         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.083     8.187    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.321ns (23.831%)  route 1.026ns (76.169%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 8.015 - 5.000 ) 
    Source Clock Delay      (SCD):    3.404ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.217ns (routing 0.002ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.002ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.461     0.462 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.552    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.552 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.425    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.599 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.104    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.187 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.217     3.404    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     3.517 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.421     3.938    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X53Y18         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     4.071 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.065     4.136    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X53Y18         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.075     4.211 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.540     4.751    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      5.000     5.000 r  
    AK23                                              0.000     5.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     5.265 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.316    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.316 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.102    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.447 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.879    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.954 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.061     8.015    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                         clock pessimism              0.332     8.348    
                         clock uncertainty           -0.078     8.270    
    SLICE_X53Y18         FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.083     8.187    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.321ns (23.831%)  route 1.026ns (76.169%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 8.015 - 5.000 ) 
    Source Clock Delay      (SCD):    3.404ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.217ns (routing 0.002ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.002ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.461     0.462 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.552    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.552 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.425    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.599 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.104    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.187 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.217     3.404    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     3.517 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.421     3.938    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X53Y18         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     4.071 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.065     4.136    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X53Y18         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.075     4.211 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.540     4.751    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      5.000     5.000 r  
    AK23                                              0.000     5.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     5.265 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.316    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.316 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.102    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.447 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.879    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.954 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.061     8.015    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism              0.332     8.348    
                         clock uncertainty           -0.078     8.270    
    SLICE_X53Y18         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.083     8.187    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.321ns (23.725%)  route 1.032ns (76.275%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 8.016 - 5.000 ) 
    Source Clock Delay      (SCD):    3.404ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.217ns (routing 0.002ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.002ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.461     0.462 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.552    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.552 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.425    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.599 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.104    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.187 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.217     3.404    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     3.517 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.421     3.938    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X53Y18         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     4.071 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.065     4.136    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X53Y18         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.075     4.211 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.546     4.757    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      5.000     5.000 r  
    AK23                                              0.000     5.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     5.265 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.316    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.316 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.102    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.447 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.879    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.954 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.062     8.016    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism              0.385     8.401    
                         clock uncertainty           -0.078     8.324    
    SLICE_X53Y18         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084     8.240    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.240    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.482ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.321ns (23.725%)  route 1.032ns (76.275%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 8.016 - 5.000 ) 
    Source Clock Delay      (SCD):    3.404ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.217ns (routing 0.002ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.002ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.461     0.462 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.552    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.552 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.425    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.599 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.104    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.187 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.217     3.404    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     3.517 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.421     3.938    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X53Y18         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     4.071 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.065     4.136    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X53Y18         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.075     4.211 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.546     4.757    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      5.000     5.000 r  
    AK23                                              0.000     5.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     5.265 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.316    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.316 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.102    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.447 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.879    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.954 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.062     8.016    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism              0.385     8.401    
                         clock uncertainty           -0.078     8.324    
    SLICE_X53Y18         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.084     8.240    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.240    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                  3.482    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.321ns (23.725%)  route 1.032ns (76.275%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 8.016 - 5.000 ) 
    Source Clock Delay      (SCD):    3.404ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.217ns (routing 0.002ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.002ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.461     0.462 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.552    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.552 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.425    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.599 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.104    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.187 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.217     3.404    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     3.517 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.421     3.938    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X53Y18         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     4.071 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.065     4.136    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X53Y18         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.075     4.211 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.546     4.757    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      5.000     5.000 r  
    AK23                                              0.000     5.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     5.265 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.316    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.316 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.102    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.447 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.879    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.954 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.062     8.016    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                         clock pessimism              0.385     8.401    
                         clock uncertainty           -0.078     8.324    
    SLICE_X53Y18         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082     8.242    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.242    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.321ns (23.725%)  route 1.032ns (76.275%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 8.016 - 5.000 ) 
    Source Clock Delay      (SCD):    3.404ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.217ns (routing 0.002ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.002ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.461     0.462 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.552    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.552 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.425    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.599 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.104    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.187 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.217     3.404    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     3.517 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.421     3.938    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X53Y18         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     4.071 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.065     4.136    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X53Y18         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.075     4.211 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.546     4.757    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      5.000     5.000 r  
    AK23                                              0.000     5.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     5.265 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.316    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.316 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.102    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.447 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.879    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.954 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.062     8.016    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism              0.385     8.401    
                         clock uncertainty           -0.078     8.324    
    SLICE_X53Y18         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.082     8.242    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.242    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.305ns (26.661%)  route 0.839ns (73.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 8.015 - 5.000 ) 
    Source Clock Delay      (SCD):    3.404ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.217ns (routing 0.002ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.002ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.461     0.462 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.552    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.552 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.425    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.599 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.104    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.187 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.217     3.404    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     3.518 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.277     3.795    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X53Y18         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     3.986 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[4]_i_1/O
                         net (fo=1, routed)           0.562     4.548    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[4]
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      5.000     5.000 r  
    AK23                                              0.000     5.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     5.265 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.316    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.316 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.102    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.447 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.879    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.954 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.061     8.015    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism              0.332     8.348    
                         clock uncertainty           -0.078     8.270    
    SLICE_X53Y18         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.330    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.421ns (49.529%)  route 0.429ns (50.471%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns = ( 8.016 - 5.000 ) 
    Source Clock Delay      (SCD):    3.404ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.217ns (routing 0.002ns, distribution 1.215ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.002ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.461     0.462 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.552    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.552 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.425    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.599 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.104    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.187 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.217     3.404    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     3.518 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.277     3.795    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X53Y18         LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.212     4.007 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_4/O
                         net (fo=1, routed)           0.109     4.116    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_4_n_0
    SLICE_X53Y18         LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.095     4.211 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_2/O
                         net (fo=1, routed)           0.043     4.254    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[6]
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      5.000     5.000 r  
    AK23                                              0.000     5.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     5.265 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.316    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.316 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.102    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.447 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.879    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.954 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.062     8.016    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism              0.385     8.401    
                         clock uncertainty           -0.078     8.324    
    SLICE_X53Y18         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     8.385    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.385    
                         arrival time                          -4.254    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.309ns (45.643%)  route 0.368ns (54.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns = ( 8.015 - 5.000 ) 
    Source Clock Delay      (SCD):    3.401ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.214ns (routing 0.002ns, distribution 1.212ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.002ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.461     0.462 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.552    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.552 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.425    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.599 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.104    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.187 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.214     3.401    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.515 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.333     3.848    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X53Y18         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.195     4.043 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[1]_i_1/O
                         net (fo=1, routed)           0.035     4.078    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[1]
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      5.000     5.000 r  
    AK23                                              0.000     5.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     5.265 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.316    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.316 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.102    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.447 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.879    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.954 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.061     8.015    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                         clock pessimism              0.385     8.400    
                         clock uncertainty           -0.078     8.323    
    SLICE_X53Y18         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     8.383    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.383    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                  4.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.065ns (53.719%)  route 0.056ns (46.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.503ns (routing 0.002ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.592ns (routing 0.002ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.142     0.143 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.171    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.171 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.585    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.625 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.833    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.860 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.503     1.363    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.412 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/Q
                         net (fo=5, routed)           0.041     1.453    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[3]
    SLICE_X53Y18         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.016     1.469 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[5]_i_1/O
                         net (fo=1, routed)           0.015     1.484    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[5]
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.397     0.398 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.446    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.446 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.912    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.705 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.964    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.995 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.592     1.587    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism             -0.219     1.368    
    SLICE_X53Y18         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.424    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.094ns (59.873%)  route 0.063ns (40.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.502ns (routing 0.002ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.592ns (routing 0.002ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.142     0.143 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.171    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.171 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.585    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.625 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.833    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.860 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.502     1.362    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.410 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.047     1.457    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[1]
    SLICE_X53Y18         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.046     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[2]_i_1/O
                         net (fo=1, routed)           0.016     1.519    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[2]
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.397     0.398 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.446    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.446 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.912    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.705 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.964    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.995 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.592     1.587    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism             -0.188     1.399    
    SLICE_X53Y18         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.455    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.105ns (64.024%)  route 0.059ns (35.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.502ns (routing 0.002ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.592ns (routing 0.002ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.142     0.143 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.171    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.171 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.585    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.625 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.833    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.860 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.502     1.362    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.410 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.047     1.457    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[1]
    SLICE_X53Y18         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.057     1.514 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[3]_i_1/O
                         net (fo=1, routed)           0.012     1.526    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[3]
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.397     0.398 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.446    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.446 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.912    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.705 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.964    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.995 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.592     1.587    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                         clock pessimism             -0.188     1.399    
    SLICE_X53Y18         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     1.455    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      0.490ns (routing 0.002ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.570ns (routing 0.002ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.142     0.143 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.171    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.171 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.585    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.625 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.833    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.860 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.490     1.350    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X51Y19         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.399 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/Q
                         net (fo=1, routed)           0.096     1.495    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0
    SLICE_X51Y19         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.397     0.398 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.446    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.446 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.912    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.705 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.964    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.995 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.570     1.565    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X51Y19         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                         clock pessimism             -0.210     1.355    
    SLICE_X51Y19         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.411    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.088ns (59.864%)  route 0.059ns (40.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.502ns (routing 0.002ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.590ns (routing 0.002ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.142     0.143 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.171    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.171 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.585    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.625 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.833    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.860 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.502     1.362    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.410 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.047     1.457    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[1]
    SLICE_X53Y18         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.040     1.497 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[1]_i_1/O
                         net (fo=1, routed)           0.012     1.509    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[1]
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.397     0.398 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.446    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.446 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.912    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.705 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.964    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.995 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.590     1.585    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                         clock pessimism             -0.219     1.366    
    SLICE_X53Y18         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.056     1.422    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.104ns (67.097%)  route 0.051ns (32.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.503ns (routing 0.002ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.592ns (routing 0.002ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.142     0.143 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.171    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.171 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.585    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.625 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.833    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.860 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.503     1.363    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.412 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/Q
                         net (fo=3, routed)           0.037     1.449    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
    SLICE_X53Y18         LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.055     1.504 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_2/O
                         net (fo=1, routed)           0.014     1.518    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[6]
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.397     0.398 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.446    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.446 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.912    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.705 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.964    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.995 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.592     1.587    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism             -0.219     1.368    
    SLICE_X53Y18         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.056     1.424    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.049ns (23.005%)  route 0.164ns (76.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.503ns (routing 0.002ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.588ns (routing 0.002ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.142     0.143 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.171    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.171 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.585    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.625 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.833    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.860 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.503     1.363    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.412 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/Q
                         net (fo=3, routed)           0.164     1.576    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
    SLICE_X54Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.397     0.398 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.446    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.446 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.912    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.705 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.964    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.995 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.588     1.583    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X54Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
                         clock pessimism             -0.188     1.395    
    SLICE_X54Y18         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.451    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.112ns (38.889%)  route 0.176ns (61.111%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.502ns (routing 0.002ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.590ns (routing 0.002ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.142     0.143 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.171    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.171 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.585    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.625 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.833    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.860 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.502     1.362    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.410 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.160     1.570    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X53Y18         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.064     1.634 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[0]_i_1/O
                         net (fo=1, routed)           0.016     1.650    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[0]
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.397     0.398 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.446    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.446 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.912    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.705 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.964    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.995 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.590     1.585    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                         clock pessimism             -0.219     1.366    
    SLICE_X53Y18         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.422    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.093ns (23.544%)  route 0.302ns (76.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      0.502ns (routing 0.002ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.590ns (routing 0.002ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.142     0.143 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.171    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.171 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.585    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.625 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.833    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.860 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.502     1.362    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.410 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.046     1.456    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[1]
    SLICE_X53Y18         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.045     1.501 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[4]_i_1/O
                         net (fo=1, routed)           0.256     1.757    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[4]
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.397     0.398 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.446    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.446 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.912    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.705 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.964    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.995 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.590     1.585    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism             -0.219     1.366    
    SLICE_X53Y18         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.422    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.094ns (22.014%)  route 0.333ns (77.986%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      0.502ns (routing 0.002ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.592ns (routing 0.002ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.142     0.143 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.171    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.171 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.585    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.625 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.833    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.860 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.502     1.362    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.410 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.042     1.452    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X53Y18         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.015     1.467 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.033     1.500    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X53Y18         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.031     1.531 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.258     1.789    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.397     0.398 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.446    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.446 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.912    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.705 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.964    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.995 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.592     1.587    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X53Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism             -0.188     1.399    
    SLICE_X53Y18         FDRE (Hold_DFF_SLICEM_C_R)
                                                      0.005     1.404    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.385    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GEN_PLL_IN_IP_US.pll0_clkout0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         5.000       3.621      BUFGCE_X1Y2     bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/I
Min Period        n/a     PLLE3_ADV/CLKOUT0  n/a            1.071         5.000       3.929      PLLE3_ADV_X1Y1  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X54Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X53Y18    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_rst_top_inst_n_47
  To Clock:  clk_rst_top_inst_n_47

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rst_top_inst_n_47
Waveform(ns):       { 0.000 0.312 }
Period(ns):         0.625
Sources:            { bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X1Y0  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X1Y2  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X1Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X1Y4  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X1Y5  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a            0.374         0.625       0.251      PLLE3_ADV_X1Y1         bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X1Y0  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y0  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X1Y2  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y2  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X1Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X1Y4  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y4  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X1Y5  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y5  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y0  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y0  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y2  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y2  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y4  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y4  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y5  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y5  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk_p[2]
  To Clock:  rx_clk_p[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk_p[2]
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { rx_clk_p[2] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE3_ADV/CLKIN  n/a            1.071         1.250       0.179      PLLE3_ADV_X0Y1  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN  n/a            0.562         0.625       0.062      PLLE3_ADV_X0Y1  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN  n/a            0.562         0.625       0.062      PLLE3_ADV_X0Y1  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN  n/a            0.562         0.625       0.063      PLLE3_ADV_X0Y1  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN  n/a            0.562         0.625       0.063      PLLE3_ADV_X0Y1  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  GEN_PLL_IN_IP_US.pll0_clkout0_2
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0_2

Setup :            0  Failing Endpoints,  Worst Slack        3.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.344ns (32.361%)  route 0.719ns (67.639%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 8.030 - 5.000 ) 
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.002ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483     0.484 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.574    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.574 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.447    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.621 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.126    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.209 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.202     3.411    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.525 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.253     3.778    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X8Y15          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     3.967 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.123     4.090    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X8Y15          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     4.131 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.343     4.474    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      5.000     5.000 r  
    AL30                                              0.000     5.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.286     5.287 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.338    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.338 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.469 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.901    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.976 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.054     8.030    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                         clock pessimism              0.334     8.364    
                         clock uncertainty           -0.078     8.286    
    SLICE_X8Y15          FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     8.203    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.203    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.344ns (32.361%)  route 0.719ns (67.639%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 8.030 - 5.000 ) 
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.002ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483     0.484 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.574    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.574 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.447    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.621 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.126    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.209 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.202     3.411    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.525 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.253     3.778    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X8Y15          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     3.967 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.123     4.090    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X8Y15          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     4.131 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.343     4.474    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      5.000     5.000 r  
    AL30                                              0.000     5.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.286     5.287 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.338    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.338 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.469 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.901    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.976 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.054     8.030    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                         clock pessimism              0.334     8.364    
                         clock uncertainty           -0.078     8.286    
    SLICE_X8Y15          FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.083     8.203    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.203    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.344ns (32.361%)  route 0.719ns (67.639%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 8.030 - 5.000 ) 
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.002ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483     0.484 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.574    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.574 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.447    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.621 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.126    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.209 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.202     3.411    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.525 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.253     3.778    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X8Y15          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     3.967 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.123     4.090    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X8Y15          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     4.131 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.343     4.474    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      5.000     5.000 r  
    AL30                                              0.000     5.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.286     5.287 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.338    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.338 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.469 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.901    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.976 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.054     8.030    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism              0.334     8.364    
                         clock uncertainty           -0.078     8.286    
    SLICE_X8Y15          FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.203    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.203    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.344ns (32.060%)  route 0.729ns (67.940%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 8.032 - 5.000 ) 
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.002ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483     0.484 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.574    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.574 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.447    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.621 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.126    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.209 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.202     3.411    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.525 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.253     3.778    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X8Y15          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     3.967 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.123     4.090    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X8Y15          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     4.131 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.353     4.484    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      5.000     5.000 r  
    AL30                                              0.000     5.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.286     5.287 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.338    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.338 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.469 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.901    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.976 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.056     8.032    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism              0.376     8.408    
                         clock uncertainty           -0.078     8.330    
    SLICE_X8Y15          FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.246    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.344ns (32.060%)  route 0.729ns (67.940%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 8.032 - 5.000 ) 
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.002ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483     0.484 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.574    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.574 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.447    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.621 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.126    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.209 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.202     3.411    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.525 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.253     3.778    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X8Y15          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     3.967 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.123     4.090    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X8Y15          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     4.131 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.353     4.484    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      5.000     5.000 r  
    AL30                                              0.000     5.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.286     5.287 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.338    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.338 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.469 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.901    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.976 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.056     8.032    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism              0.376     8.408    
                         clock uncertainty           -0.078     8.330    
    SLICE_X8Y15          FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     8.246    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.344ns (32.060%)  route 0.729ns (67.940%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 8.032 - 5.000 ) 
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.002ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483     0.484 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.574    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.574 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.447    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.621 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.126    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.209 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.202     3.411    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.525 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.253     3.778    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X8Y15          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     3.967 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.123     4.090    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X8Y15          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     4.131 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.353     4.484    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      5.000     5.000 r  
    AL30                                              0.000     5.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.286     5.287 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.338    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.338 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.469 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.901    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.976 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.056     8.032    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                         clock pessimism              0.376     8.408    
                         clock uncertainty           -0.078     8.330    
    SLICE_X8Y15          FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     8.248    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.344ns (32.060%)  route 0.729ns (67.940%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 8.032 - 5.000 ) 
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.002ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483     0.484 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.574    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.574 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.447    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.621 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.126    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.209 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.202     3.411    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.525 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.253     3.778    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X8Y15          LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189     3.967 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.123     4.090    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X8Y15          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.041     4.131 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.353     4.484    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      5.000     5.000 r  
    AL30                                              0.000     5.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.286     5.287 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.338    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.338 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.469 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.901    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.976 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.056     8.032    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism              0.376     8.408    
                         clock uncertainty           -0.078     8.330    
    SLICE_X8Y15          FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.082     8.248    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.299ns (33.185%)  route 0.602ns (66.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 8.030 - 5.000 ) 
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.002ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483     0.484 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.574    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.574 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.447    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.621 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.126    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.209 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.202     3.411    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.525 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.258     3.783    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X8Y15          LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     3.968 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[4]_i_1/O
                         net (fo=1, routed)           0.344     4.312    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[4]
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      5.000     5.000 r  
    AL30                                              0.000     5.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.286     5.287 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.338    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.338 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.469 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.901    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.976 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.054     8.030    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism              0.334     8.364    
                         clock uncertainty           -0.078     8.286    
    SLICE_X8Y15          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.346    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.346    
                         arrival time                          -4.312    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.399ns (48.599%)  route 0.422ns (51.401%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 8.032 - 5.000 ) 
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.002ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.002ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483     0.484 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.574    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.574 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.447    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.621 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.126    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.209 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.197     3.406    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.520 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/Q
                         net (fo=4, routed)           0.274     3.794    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[4]
    SLICE_X8Y15          LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     3.986 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_4/O
                         net (fo=1, routed)           0.106     4.092    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_4_n_0
    SLICE_X8Y15          LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.093     4.185 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_2/O
                         net (fo=1, routed)           0.042     4.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[6]
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      5.000     5.000 r  
    AL30                                              0.000     5.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.286     5.287 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.338    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.338 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.469 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.901    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.976 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.056     8.032    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism              0.334     8.366    
                         clock uncertainty           -0.078     8.288    
    SLICE_X8Y15          FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.349    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.349    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.117ns (19.730%)  route 0.476ns (80.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns = ( 8.023 - 5.000 ) 
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.002ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483     0.484 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.574    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.574 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.447    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.621 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.126    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.209 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.202     3.411    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.528 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/Q
                         net (fo=3, routed)           0.476     4.004    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
    SLICE_X5Y14          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      5.000     5.000 r  
    AL30                                              0.000     5.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.286     5.287 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.338    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.338 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.469 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.901    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.976 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.047     8.023    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X5Y14          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
                         clock pessimism              0.251     8.274    
                         clock uncertainty           -0.078     8.197    
    SLICE_X5Y14          FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     8.257    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                          -4.004    
  -------------------------------------------------------------------
                         slack                                  4.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.094ns (63.087%)  route 0.055ns (36.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      0.497ns (routing 0.002ns, distribution 0.495ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.002ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.164     0.165 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.193    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.193 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.607    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.647 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.855    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.882 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.497     1.379    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.428 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/Q
                         net (fo=4, routed)           0.040     1.468    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[4]
    SLICE_X8Y15          LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.045     1.513 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[5]_i_1/O
                         net (fo=1, routed)           0.015     1.528    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[5]
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.419     0.420 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.468    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.468 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.934    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.727 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.986    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.017 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.585     1.602    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism             -0.190     1.412    
    SLICE_X8Y15          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.468    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.093ns (60.390%)  route 0.061ns (39.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      0.497ns (routing 0.002ns, distribution 0.495ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.002ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.164     0.165 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.193    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.193 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.607    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.647 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.855    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.882 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.497     1.379    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.427 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.045     1.472    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[1]
    SLICE_X8Y15          LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.045     1.517 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[2]_i_1/O
                         net (fo=1, routed)           0.016     1.533    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[2]
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.419     0.420 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.468    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.468 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.934    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.727 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.986    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.017 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.585     1.602    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism             -0.190     1.412    
    SLICE_X8Y15          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.468    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.103ns (64.780%)  route 0.056ns (35.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      0.497ns (routing 0.002ns, distribution 0.495ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.002ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.164     0.165 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.193    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.193 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.607    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.647 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.855    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.882 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.497     1.379    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.427 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.045     1.472    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[1]
    SLICE_X8Y15          LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.527 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[3]_i_1/O
                         net (fo=1, routed)           0.011     1.538    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[3]
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.419     0.420 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.468    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.468 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.934    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.727 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.986    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.017 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.585     1.602    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                         clock pessimism             -0.190     1.412    
    SLICE_X8Y15          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.468    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.087ns (61.268%)  route 0.055ns (38.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      0.497ns (routing 0.002ns, distribution 0.495ns)
  Clock Net Delay (Destination): 0.582ns (routing 0.002ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.164     0.165 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.193    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.193 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.607    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.647 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.855    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.882 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.497     1.379    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.427 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.043     1.470    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[1]
    SLICE_X8Y15          LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.039     1.509 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[1]_i_1/O
                         net (fo=1, routed)           0.012     1.521    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[1]
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.419     0.420 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.468    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.468 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.934    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.727 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.986    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.017 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.582     1.599    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                         clock pessimism             -0.216     1.383    
    SLICE_X8Y15          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.439    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.104ns (67.532%)  route 0.050ns (32.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      0.499ns (routing 0.002ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.002ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.164     0.165 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.193    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.193 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.607    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.647 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.855    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.882 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.499     1.381    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.430 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/Q
                         net (fo=3, routed)           0.036     1.466    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
    SLICE_X8Y15          LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.055     1.521 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_2/O
                         net (fo=1, routed)           0.014     1.535    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[6]
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.419     0.420 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.468    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.468 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.934    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.727 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.986    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.017 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.585     1.602    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism             -0.216     1.386    
    SLICE_X8Y15          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.442    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.048ns (27.586%)  route 0.126ns (72.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Net Delay (Source):      0.494ns (routing 0.002ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.575ns (routing 0.002ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.164     0.165 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.193    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.193 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.607    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.647 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.855    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.882 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.494     1.376    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X5Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.424 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/Q
                         net (fo=1, routed)           0.126     1.550    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0
    SLICE_X5Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.419     0.420 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.468    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.468 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.934    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.727 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.986    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.017 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.575     1.592    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X5Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                         clock pessimism             -0.212     1.380    
    SLICE_X5Y15          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.435    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.049ns (18.702%)  route 0.213ns (81.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.499ns (routing 0.002ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.575ns (routing 0.002ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.164     0.165 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.193    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.193 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.607    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.647 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.855    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.882 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.499     1.381    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.430 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/Q
                         net (fo=3, routed)           0.213     1.643    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
    SLICE_X5Y14          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.419     0.420 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.468    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.468 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.934    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.727 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.986    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.017 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.575     1.592    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X5Y14          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
                         clock pessimism             -0.145     1.447    
    SLICE_X5Y14          FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.111ns (48.472%)  route 0.118ns (51.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      0.497ns (routing 0.002ns, distribution 0.495ns)
  Clock Net Delay (Destination): 0.582ns (routing 0.002ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.164     0.165 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.193    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.193 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.607    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.647 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.855    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.882 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.497     1.379    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.427 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.102     1.529    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X8Y15          LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.063     1.592 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[0]_i_1/O
                         net (fo=1, routed)           0.016     1.608    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[0]
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.419     0.420 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.468    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.468 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.934    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.727 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.986    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.017 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.582     1.599    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                         clock pessimism             -0.216     1.383    
    SLICE_X8Y15          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.439    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.079ns (28.938%)  route 0.194ns (71.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      0.499ns (routing 0.002ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.582ns (routing 0.002ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.164     0.165 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.193    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.193 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.607    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.647 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.855    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.882 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.499     1.381    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.430 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/Q
                         net (fo=5, routed)           0.043     1.473    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[3]
    SLICE_X8Y15          LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.030     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[4]_i_1/O
                         net (fo=1, routed)           0.151     1.654    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[4]
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.419     0.420 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.468    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.468 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.934    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.727 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.986    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.017 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.582     1.599    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism             -0.190     1.409    
    SLICE_X8Y15          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.465    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.078ns (22.941%)  route 0.262ns (77.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.494ns (routing 0.002ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.582ns (routing 0.002ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.164     0.165 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.193    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.193 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.607    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.647 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.855    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.882 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.494     1.376    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X5Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.424 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/Q
                         net (fo=1, routed)           0.107     1.531    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1
    SLICE_X8Y15          LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.030     1.561 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.155     1.716    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.419     0.420 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.468    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.468 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.934    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.727 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.986    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.017 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.582     1.599    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X8Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                         clock pessimism             -0.145     1.454    
    SLICE_X8Y15          FDRE (Hold_HFF_SLICEL_C_R)
                                                      0.005     1.459    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GEN_PLL_IN_IP_US.pll0_clkout0_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         5.000       3.621      BUFGCE_X0Y4     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/I
Min Period        n/a     PLLE3_ADV/CLKOUT0  n/a            1.071         5.000       3.929      PLLE3_ADV_X0Y1  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X5Y14     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X8Y15     bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_rst_top_inst_n_46_1
  To Clock:  clk_rst_top_inst_n_46_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rst_top_inst_n_46_1
Waveform(ns):       { 0.000 0.312 }
Period(ns):         0.625
Sources:            { bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X0Y0  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X0Y1  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X0Y2  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X0Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X0Y4  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X0Y5  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a            0.374         0.625       0.251      PLLE3_ADV_X0Y1         bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X0Y0  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X0Y0  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X0Y1  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X0Y1  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X0Y2  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X0Y2  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X0Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X0Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X0Y4  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X0Y4  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y0  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y0  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y1  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y1  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y2  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y2  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y4  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X0Y4  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk_p[3]
  To Clock:  rx_clk_p[3]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk_p[3]
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { rx_clk_p[3] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE3_ADV/CLKIN  n/a            1.071         1.250       0.179      PLLE3_ADV_X1Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN
Low Pulse Width   Slow    PLLE3_ADV/CLKIN  n/a            0.562         0.625       0.063      PLLE3_ADV_X1Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN
Low Pulse Width   Fast    PLLE3_ADV/CLKIN  n/a            0.562         0.625       0.063      PLLE3_ADV_X1Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN
High Pulse Width  Slow    PLLE3_ADV/CLKIN  n/a            0.562         0.625       0.062      PLLE3_ADV_X1Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN
High Pulse Width  Fast    PLLE3_ADV/CLKIN  n/a            0.562         0.625       0.062      PLLE3_ADV_X1Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  GEN_PLL_IN_IP_US.pll0_clkout0_3
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0_3

Setup :            0  Failing Endpoints,  Worst Slack        3.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.374ns (31.012%)  route 0.832ns (68.988%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 8.028 - 5.000 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.002ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.481     0.482 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.572    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.572 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.445    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.619 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.207 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.202     3.409    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.522 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.425     3.947    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X56Y76         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     4.136 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.064     4.200    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X56Y76         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.072     4.272 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.343     4.615    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      5.000     5.000 r  
    AK27                                              0.000     5.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     5.285 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.336    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.336 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.122    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.467 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.899    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.974 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.054     8.028    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                         clock pessimism              0.334     8.362    
                         clock uncertainty           -0.078     8.284    
    SLICE_X56Y76         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083     8.201    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -4.615    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.374ns (31.012%)  route 0.832ns (68.988%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 8.028 - 5.000 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.002ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.481     0.482 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.572    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.572 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.445    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.619 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.207 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.202     3.409    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.522 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.425     3.947    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X56Y76         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     4.136 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.064     4.200    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X56Y76         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.072     4.272 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.343     4.615    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      5.000     5.000 r  
    AK27                                              0.000     5.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     5.285 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.336    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.336 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.122    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.467 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.899    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.974 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.054     8.028    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                         clock pessimism              0.334     8.362    
                         clock uncertainty           -0.078     8.284    
    SLICE_X56Y76         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.083     8.201    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -4.615    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.374ns (31.012%)  route 0.832ns (68.988%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 8.028 - 5.000 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.002ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.481     0.482 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.572    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.572 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.445    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.619 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.207 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.202     3.409    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.522 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.425     3.947    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X56Y76         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     4.136 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.064     4.200    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X56Y76         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.072     4.272 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.343     4.615    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      5.000     5.000 r  
    AK27                                              0.000     5.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     5.285 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.336    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.336 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.122    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.467 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.899    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.974 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.054     8.028    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism              0.334     8.362    
                         clock uncertainty           -0.078     8.284    
    SLICE_X56Y76         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     8.201    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.201    
                         arrival time                          -4.615    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.374ns (30.757%)  route 0.842ns (69.243%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 8.030 - 5.000 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.002ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.481     0.482 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.572    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.572 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.445    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.619 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.207 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.202     3.409    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.522 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.425     3.947    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X56Y76         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     4.136 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.064     4.200    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X56Y76         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.072     4.272 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.353     4.625    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      5.000     5.000 r  
    AK27                                              0.000     5.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     5.285 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.336    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.336 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.122    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.467 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.899    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.974 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.056     8.030    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism              0.376     8.406    
                         clock uncertainty           -0.078     8.328    
    SLICE_X56Y76         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     8.244    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.374ns (30.757%)  route 0.842ns (69.243%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 8.030 - 5.000 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.002ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.481     0.482 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.572    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.572 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.445    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.619 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.207 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.202     3.409    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.522 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.425     3.947    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X56Y76         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     4.136 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.064     4.200    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X56Y76         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.072     4.272 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.353     4.625    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      5.000     5.000 r  
    AK27                                              0.000     5.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     5.285 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.336    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.336 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.122    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.467 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.899    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.974 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.056     8.030    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism              0.376     8.406    
                         clock uncertainty           -0.078     8.328    
    SLICE_X56Y76         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     8.244    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.374ns (30.757%)  route 0.842ns (69.243%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 8.030 - 5.000 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.002ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.481     0.482 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.572    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.572 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.445    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.619 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.207 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.202     3.409    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.522 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.425     3.947    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X56Y76         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     4.136 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.064     4.200    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X56Y76         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.072     4.272 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.353     4.625    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      5.000     5.000 r  
    AK27                                              0.000     5.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     5.285 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.336    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.336 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.122    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.467 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.899    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.974 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.056     8.030    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                         clock pessimism              0.376     8.406    
                         clock uncertainty           -0.078     8.328    
    SLICE_X56Y76         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     8.246    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns)
  Data Path Delay:        1.216ns  (logic 0.374ns (30.757%)  route 0.842ns (69.243%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 8.030 - 5.000 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.002ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.481     0.482 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.572    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.572 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.445    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.619 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.207 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.202     3.409    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.522 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.425     3.947    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X56Y76         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.189     4.136 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.064     4.200    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X56Y76         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.072     4.272 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.353     4.625    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      5.000     5.000 r  
    AK27                                              0.000     5.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     5.285 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.336    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.336 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.122    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.467 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.899    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.974 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.056     8.030    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism              0.376     8.406    
                         clock uncertainty           -0.078     8.328    
    SLICE_X56Y76         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.082     8.246    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -4.625    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.287ns (25.625%)  route 0.833ns (74.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 8.028 - 5.000 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.002ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.481     0.482 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.572    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.572 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.445    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.619 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.207 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.202     3.409    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.523 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.489     4.012    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X56Y76         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     4.185 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[4]_i_1/O
                         net (fo=1, routed)           0.344     4.529    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[4]
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      5.000     5.000 r  
    AK27                                              0.000     5.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     5.285 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.336    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.336 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.122    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.467 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.899    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.974 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.054     8.028    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism              0.334     8.362    
                         clock uncertainty           -0.078     8.284    
    SLICE_X56Y76         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.344    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.944ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.399ns (38.514%)  route 0.637ns (61.486%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 8.030 - 5.000 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.002ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.481     0.482 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.572    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.572 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.445    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.619 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.207 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.202     3.409    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.523 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/Q
                         net (fo=6, routed)           0.489     4.012    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[2]
    SLICE_X56Y76         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.192     4.204 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_4/O
                         net (fo=1, routed)           0.106     4.310    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_4_n_0
    SLICE_X56Y76         LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.093     4.403 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_2/O
                         net (fo=1, routed)           0.042     4.445    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[6]
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      5.000     5.000 r  
    AK27                                              0.000     5.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     5.285 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.336    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.336 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.122    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.467 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.899    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.974 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.056     8.030    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism              0.376     8.406    
                         clock uncertainty           -0.078     8.328    
    SLICE_X56Y76         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061     8.389    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.389    
                         arrival time                          -4.445    
  -------------------------------------------------------------------
                         slack                                  3.944    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.300ns (35.629%)  route 0.542ns (64.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 8.030 - 5.000 ) 
    Source Clock Delay      (SCD):    3.409ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.002ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.002ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.481     0.482 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.572    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.572 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.445    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.619 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.207 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.202     3.409    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.522 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/Q
                         net (fo=3, routed)           0.516     4.038    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[5]
    SLICE_X56Y76         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.187     4.225 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[5]_i_1/O
                         net (fo=1, routed)           0.026     4.251    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[5]
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      5.000     5.000 r  
    AK27                                              0.000     5.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     5.285 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.336    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.336 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.122    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.467 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     6.899    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.974 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.056     8.030    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism              0.376     8.406    
                         clock uncertainty           -0.078     8.328    
    SLICE_X56Y76         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.386    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  4.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.094ns (63.087%)  route 0.055ns (36.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      0.498ns (routing 0.002ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.002ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.162     0.163 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.191    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.191 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.605    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.645 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.853    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.880 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.498     1.378    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.427 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/Q
                         net (fo=4, routed)           0.040     1.467    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[4]
    SLICE_X56Y76         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.045     1.512 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[5]_i_1/O
                         net (fo=1, routed)           0.015     1.527    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[5]
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.418 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.466    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.466 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.932    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.725 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.984    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.015 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.585     1.600    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
                         clock pessimism             -0.189     1.411    
    SLICE_X56Y76         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.467    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.093ns (60.390%)  route 0.061ns (39.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      0.498ns (routing 0.002ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.002ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.162     0.163 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.191    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.191 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.605    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.645 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.853    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.880 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.498     1.378    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.426 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.045     1.471    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[1]
    SLICE_X56Y76         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.045     1.516 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[2]_i_1/O
                         net (fo=1, routed)           0.016     1.532    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[2]
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.418 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.466    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.466 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.932    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.725 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.984    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.015 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.585     1.600    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism             -0.189     1.411    
    SLICE_X56Y76         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.467    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.103ns (64.780%)  route 0.056ns (35.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      0.498ns (routing 0.002ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.002ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.162     0.163 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.191    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.191 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.605    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.645 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.853    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.880 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.498     1.378    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.426 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.045     1.471    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[1]
    SLICE_X56Y76         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.055     1.526 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[3]_i_1/O
                         net (fo=1, routed)           0.011     1.537    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[3]
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.418 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.466    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.466 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.932    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.725 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.984    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.015 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.585     1.600    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                         clock pessimism             -0.189     1.411    
    SLICE_X56Y76         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.467    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.087ns (61.268%)  route 0.055ns (38.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Net Delay (Source):      0.498ns (routing 0.002ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.582ns (routing 0.002ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.162     0.163 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.191    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.191 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.605    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.645 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.853    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.880 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.498     1.378    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.426 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/Q
                         net (fo=7, routed)           0.043     1.469    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[1]
    SLICE_X56Y76         LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.039     1.508 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[1]_i_1/O
                         net (fo=1, routed)           0.012     1.520    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[1]
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.418 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.466    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.466 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.932    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.725 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.984    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.015 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.582     1.597    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
                         clock pessimism             -0.215     1.382    
    SLICE_X56Y76         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     1.438    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.104ns (67.532%)  route 0.050ns (32.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Net Delay (Source):      0.500ns (routing 0.002ns, distribution 0.498ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.002ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.162     0.163 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.191    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.191 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.605    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.645 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.853    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.880 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.500     1.380    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.429 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/Q
                         net (fo=3, routed)           0.036     1.465    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
    SLICE_X56Y76         LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.055     1.520 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_2/O
                         net (fo=1, routed)           0.014     1.534    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[6]
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.418 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.466    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.466 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.932    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.725 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.984    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.015 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.585     1.600    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                         clock pessimism             -0.215     1.385    
    SLICE_X56Y76         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.441    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.111ns (48.472%)  route 0.118ns (51.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Net Delay (Source):      0.498ns (routing 0.002ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.582ns (routing 0.002ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.162     0.163 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.191    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.191 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.605    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.645 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.853    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.880 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.498     1.378    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.426 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.102     1.528    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X56Y76         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.063     1.591 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[0]_i_1/O
                         net (fo=1, routed)           0.016     1.607    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[0]
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.418 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.466    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.466 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.932    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.725 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.984    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.015 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.582     1.597    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                         clock pessimism             -0.215     1.382    
    SLICE_X56Y76         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.438    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.079ns (29.259%)  route 0.191ns (70.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      0.500ns (routing 0.002ns, distribution 0.498ns)
  Clock Net Delay (Destination): 0.582ns (routing 0.002ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.162     0.163 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.191    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.191 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.605    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.645 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.853    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.880 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.500     1.380    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.429 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/Q
                         net (fo=5, routed)           0.040     1.469    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[3]
    SLICE_X56Y76         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.030     1.499 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[4]_i_1/O
                         net (fo=1, routed)           0.151     1.650    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/p_0_in[4]
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.418 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.466    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.466 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.932    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.725 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.984    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.015 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.582     1.597    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
                         clock pessimism             -0.189     1.408    
    SLICE_X56Y76         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.464    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.048ns (19.123%)  route 0.203ns (80.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Net Delay (Source):      0.491ns (routing 0.002ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.571ns (routing 0.002ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.162     0.163 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.191    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.191 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.605    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.645 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.853    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.880 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.491     1.371    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X56Y79         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.419 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/Q
                         net (fo=1, routed)           0.203     1.622    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0
    SLICE_X56Y79         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.418 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.466    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.466 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.932    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.725 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.984    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.015 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.571     1.586    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X56Y79         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]/C
                         clock pessimism             -0.211     1.375    
    SLICE_X56Y79         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.430    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.049ns (16.781%)  route 0.243ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      0.500ns (routing 0.002ns, distribution 0.498ns)
  Clock Net Delay (Destination): 0.572ns (routing 0.002ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.162     0.163 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.191    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.191 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.605    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.645 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.853    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.880 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.500     1.380    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.429 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/Q
                         net (fo=3, routed)           0.243     1.672    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]
    SLICE_X55Y80         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.418 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.466    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.466 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.932    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.725 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.984    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.015 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.572     1.587    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X55Y80         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
                         clock pessimism             -0.178     1.409    
    SLICE_X55Y80         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.465    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0_3 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.093ns (28.528%)  route 0.233ns (71.472%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      0.498ns (routing 0.002ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.002ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.162     0.163 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.191    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.191 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.605    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.645 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.853    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.880 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.498     1.378    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.426 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/Q
                         net (fo=8, routed)           0.040     1.466    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg__0[0]
    SLICE_X56Y76         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.015     1.481 f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr[6]_i_3/O
                         net (fo=1, routed)           0.032     1.513    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr_reg[0]
    SLICE_X56Y76         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.030     1.543 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_fab_clk_cntr[6]_i_1/O
                         net (fo=7, routed)           0.161     1.704    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst_n_0
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.418 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.466    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.466 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.932    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.725 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.984    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.015 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.585     1.600    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X56Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
                         clock pessimism             -0.189     1.411    
    SLICE_X56Y76         FDRE (Hold_DFF_SLICEL_C_R)
                                                      0.005     1.416    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GEN_PLL_IN_IP_US.pll0_clkout0_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I           n/a            1.379         5.000       3.621      BUFGCE_X1Y47    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/I
Min Period        n/a     PLLE3_ADV/CLKOUT0  n/a            1.071         5.000       3.929      PLLE3_ADV_X1Y3  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X55Y80    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X56Y76    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_fab_clk_cntr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_rst_top_inst_n_46_2
  To Clock:  clk_rst_top_inst_n_46_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rst_top_inst_n_46_2
Waveform(ns):       { 0.000 0.312 }
Period(ns):         0.625
Sources:            { bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X1Y8   bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X1Y9   bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X1Y10  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X1Y11  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X1Y12  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.395         0.625       0.230      BITSLICE_CONTROL_X1Y13  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/PLL_CLK
Min Period        n/a     PLLE3_ADV/CLKOUTPHY       n/a            0.374         0.625       0.251      PLLE3_ADV_X1Y3          bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y8   bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y8   bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y9   bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y9   bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y10  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y10  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y11  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y11  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y12  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y12  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X1Y8   bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y8   bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[0].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X1Y9   bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y9   bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X1Y10  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y10  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X1Y11  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y11  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[3].bs_ctrl_inst/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.312       0.134      BITSLICE_CONTROL_X1Y12  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.178         0.313       0.135      BITSLICE_CONTROL_X1Y12  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  GEN_PLL_IN_IP_US.pll0_clkout0
  To Clock:  riu_clk_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      999.183ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.183ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.878ns  (logic 0.117ns (13.326%)  route 0.761ns (86.674%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30                                      0.000     0.000 r  <hidden>
    SLICE_X30Y30         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  <hidden>
                         net (fo=1, routed)           0.761     0.878    <hidden>
    SLICE_X30Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X30Y30         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061  1000.061    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.061    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                999.183    

Slack (MET) :             999.301ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.759ns  (logic 0.114ns (15.020%)  route 0.645ns (84.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59                                      0.000     0.000 r  <hidden>
    SLICE_X40Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  <hidden>
                         net (fo=1, routed)           0.645     0.759    <hidden>
    SLICE_X40Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y59         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060  1000.060    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.060    
                         arrival time                          -0.759    
  -------------------------------------------------------------------
                         slack                                999.301    

Slack (MET) :             999.322ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.739ns  (logic 0.114ns (15.426%)  route 0.625ns (84.574%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42                                      0.000     0.000 r  <hidden>
    SLICE_X32Y42         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  <hidden>
                         net (fo=1, routed)           0.625     0.739    <hidden>
    SLICE_X32Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X32Y42         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061  1000.061    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.061    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                999.322    

Slack (MET) :             999.343ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.717ns  (logic 0.114ns (15.900%)  route 0.603ns (84.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57                                      0.000     0.000 r  <hidden>
    SLICE_X35Y57         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  <hidden>
                         net (fo=1, routed)           0.603     0.717    <hidden>
    SLICE_X35Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X35Y57         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060  1000.060    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.060    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                999.343    

Slack (MET) :             999.348ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.715ns  (logic 0.114ns (15.944%)  route 0.601ns (84.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30                                      0.000     0.000 r  <hidden>
    SLICE_X30Y30         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  <hidden>
                         net (fo=1, routed)           0.601     0.715    <hidden>
    SLICE_X29Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y30         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063  1000.063    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.063    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                999.348    

Slack (MET) :             999.357ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.705ns  (logic 0.114ns (16.170%)  route 0.591ns (83.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30                                      0.000     0.000 r  <hidden>
    SLICE_X32Y30         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  <hidden>
                         net (fo=1, routed)           0.591     0.705    <hidden>
    SLICE_X32Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X32Y30         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062  1000.062    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.062    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                999.357    

Slack (MET) :             999.363ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.700ns  (logic 0.117ns (16.714%)  route 0.583ns (83.286%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58                                      0.000     0.000 r  <hidden>
    SLICE_X35Y58         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  <hidden>
                         net (fo=1, routed)           0.583     0.700    <hidden>
    SLICE_X36Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X36Y59         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063  1000.063    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.063    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                999.363    

Slack (MET) :             999.371ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.689ns  (logic 0.114ns (16.546%)  route 0.575ns (83.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61                                      0.000     0.000 r  <hidden>
    SLICE_X41Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  <hidden>
                         net (fo=1, routed)           0.575     0.689    <hidden>
    SLICE_X41Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X41Y61         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060  1000.060    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.060    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                999.371    

Slack (MET) :             999.374ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.687ns  (logic 0.117ns (17.031%)  route 0.570ns (82.969%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57                                      0.000     0.000 r  <hidden>
    SLICE_X35Y57         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  <hidden>
                         net (fo=1, routed)           0.570     0.687    <hidden>
    SLICE_X35Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X35Y57         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061  1000.061    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.061    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                999.374    

Slack (MET) :             999.376ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             riu_clk_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.686ns  (logic 0.114ns (16.618%)  route 0.572ns (83.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41                                      0.000     0.000 r  <hidden>
    SLICE_X32Y41         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  <hidden>
                         net (fo=1, routed)           0.572     0.686    <hidden>
    SLICE_X32Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X32Y41         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062  1000.062    <hidden>
  -------------------------------------------------------------------
                         required time                       1000.062    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                999.376    





---------------------------------------------------------------------------------------------------
From Clock:  GEN_PLL_IN_IP_US.pll0_clkout0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.289ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.774ns  (logic 0.114ns (14.729%)  route 0.660ns (85.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X31Y66         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.660     0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X31Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X31Y66         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.063    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  4.289    

Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.714ns  (logic 0.114ns (15.966%)  route 0.600ns (84.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X30Y66         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.600     0.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X30Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X30Y66         FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.642ns  (logic 0.114ns (17.757%)  route 0.528ns (82.243%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X30Y65         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.528     0.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X30Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X30Y65         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.626ns  (logic 0.113ns (18.051%)  route 0.513ns (81.949%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X36Y73         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     0.113 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.513     0.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X36Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X36Y73         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.611ns  (logic 0.114ns (18.658%)  route 0.497ns (81.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X36Y72         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.497     0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X36Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X36Y72         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.553ns  (logic 0.117ns (21.157%)  route 0.436ns (78.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X37Y72         FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.436     0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X37Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X37Y72         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.062     5.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.062    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.535ns  (logic 0.115ns (21.495%)  route 0.420ns (78.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X36Y73         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.420     0.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X36Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X36Y73         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.532ns  (logic 0.117ns (21.992%)  route 0.415ns (78.008%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X30Y65         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.415     0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X30Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X30Y65         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  4.529    





---------------------------------------------------------------------------------------------------
From Clock:  riu_clk_mmcm_1
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/CE
                            (rising edge-triggered cell BUFGCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 0.521ns (10.592%)  route 4.398ns (89.408%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.935ns = ( 6.935 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.556ns (routing 0.899ns, distribution 1.657ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.556    -0.417    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/riu_clk
    SLICE_X25Y50         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.300 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_1_reg[2]/Q
                         net (fo=1, routed)           0.496     0.196    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_1[2]
    SLICE_X26Y52         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     0.312 f  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/pll_bufg_i_2/O
                         net (fo=1, routed)           0.371     0.683    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/pll_bufg_i_2_n_0
    SLICE_X26Y52         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     0.855 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/pll_bufg_i_1/O
                         net (fo=2, routed)           2.421     3.276    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0_n_0
    SLICE_X2Y85          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.392 r  bd_ref_design_i/lrx_hier/LRX_0/inst/xlnx_opt_sync_stage_i0_n_0AND/O
                         net (fo=1, routed)           1.110     4.502    bd_ref_design_i/lrx_hier/LRX_0/inst/xlnx_opt_sync_stage_i0_n_0AND_1
    BUFGCE_X0Y27         BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/CE
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/I
                         clock pessimism              0.000     6.935    
                         clock uncertainty           -0.286     6.649    
    BUFGCE_X0Y27         BUFGCE (Setup_BUFCE_BUFGCE_I_CE)
                                                     -0.101     6.548    bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg
  -------------------------------------------------------------------
                         required time                          6.548    
                         arrival time                          -4.502    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.864ns  (logic 0.117ns (13.542%)  route 0.747ns (86.458%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30                                      0.000     0.000 r  <hidden>
    SLICE_X32Y30         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  <hidden>
                         net (fo=1, routed)           0.747     0.864    <hidden>
    SLICE_X32Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X32Y30         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.061    <hidden>
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.851ns  (logic 0.114ns (13.396%)  route 0.737ns (86.604%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57                                      0.000     0.000 r  <hidden>
    SLICE_X34Y57         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  <hidden>
                         net (fo=1, routed)           0.737     0.851    <hidden>
    SLICE_X34Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X34Y57         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     5.060    <hidden>
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.814ns  (logic 0.117ns (14.373%)  route 0.697ns (85.627%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57                                      0.000     0.000 r  <hidden>
    SLICE_X34Y57         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  <hidden>
                         net (fo=1, routed)           0.697     0.814    <hidden>
    SLICE_X34Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X34Y57         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     5.061    <hidden>
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.754ns  (logic 0.114ns (15.119%)  route 0.640ns (84.881%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58                                      0.000     0.000 r  <hidden>
    SLICE_X38Y58         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  <hidden>
                         net (fo=1, routed)           0.640     0.754    <hidden>
    SLICE_X38Y58         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X38Y58         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    <hidden>
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.750ns  (logic 0.114ns (15.200%)  route 0.636ns (84.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40                                      0.000     0.000 r  <hidden>
    SLICE_X30Y40         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  <hidden>
                         net (fo=1, routed)           0.636     0.750    <hidden>
    SLICE_X30Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X30Y40         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    <hidden>
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.732ns  (logic 0.117ns (15.984%)  route 0.615ns (84.016%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59                                      0.000     0.000 r  <hidden>
    SLICE_X41Y59         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  <hidden>
                         net (fo=1, routed)           0.615     0.732    <hidden>
    SLICE_X41Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X41Y59         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     5.060    <hidden>
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.730ns  (logic 0.117ns (16.027%)  route 0.613ns (83.973%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58                                      0.000     0.000 r  <hidden>
    SLICE_X34Y58         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  <hidden>
                         net (fo=1, routed)           0.613     0.730    <hidden>
    SLICE_X34Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X34Y59         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     5.061    <hidden>
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.729ns  (logic 0.113ns (15.501%)  route 0.616ns (84.499%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59                                      0.000     0.000 r  <hidden>
    SLICE_X41Y59         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.113 r  <hidden>
                         net (fo=1, routed)           0.616     0.729    <hidden>
    SLICE_X41Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X41Y62         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     5.060    <hidden>
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.717ns  (logic 0.114ns (15.900%)  route 0.603ns (84.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58                                      0.000     0.000 r  <hidden>
    SLICE_X33Y58         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  <hidden>
                         net (fo=1, routed)           0.603     0.717    <hidden>
    SLICE_X33Y59         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X33Y59         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     5.060    <hidden>
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                  4.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/CE
                            (rising edge-triggered cell BUFGCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.252ns (7.246%)  route 3.226ns (92.754%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        3.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.266ns (routing 0.829ns, distribution 1.437ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.266    -0.931    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/riu_clk
    SLICE_X25Y52         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.107    -0.824 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_1_reg[0]/Q
                         net (fo=1, routed)           0.399    -0.425    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_1[0]
    SLICE_X26Y52         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.057    -0.368 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/pll_bufg_i_1/O
                         net (fo=2, routed)           1.932     1.564    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0_n_0
    SLICE_X2Y85          LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.088     1.652 r  bd_ref_design_i/lrx_hier/LRX_0/inst/xlnx_opt_sync_stage_i0_n_0AND/O
                         net (fo=1, routed)           0.895     2.547    bd_ref_design_i/lrx_hier/LRX_0/inst/xlnx_opt_sync_stage_i0_n_0AND_1
    BUFGCE_X0Y27         BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/CE
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/I
                         clock pessimism              0.000     2.161    
                         clock uncertainty            0.286     2.447    
    BUFGCE_X0Y27         BUFGCE (Hold_BUFCE_BUFGCE_I_CE)
                                                     -0.019     2.428    bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack       32.219ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.841ns  (logic 0.115ns (13.674%)  route 0.726ns (86.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X29Y68         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.726     0.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X29Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y68         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                 32.219    

Slack (MET) :             32.388ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.672ns  (logic 0.117ns (17.411%)  route 0.555ns (82.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X36Y72         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.555     0.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X36Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y72         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                 32.388    

Slack (MET) :             32.443ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.619ns  (logic 0.114ns (18.417%)  route 0.505ns (81.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X30Y66         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.505     0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X29Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y67         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                 32.443    

Slack (MET) :             32.451ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.611ns  (logic 0.114ns (18.658%)  route 0.497ns (81.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X36Y73         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.497     0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X36Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y73         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                 32.451    

Slack (MET) :             32.506ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.555ns  (logic 0.114ns (20.541%)  route 0.441ns (79.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X36Y72         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.441     0.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X37Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X37Y72         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                 32.506    

Slack (MET) :             32.521ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.542ns  (logic 0.114ns (21.033%)  route 0.428ns (78.967%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X36Y73         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.428     0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X36Y73         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y73         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                 32.521    

Slack (MET) :             32.525ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.537ns  (logic 0.114ns (21.229%)  route 0.423ns (78.771%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X30Y66         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.423     0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X30Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X30Y66         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    33.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.062    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                 32.525    

Slack (MET) :             32.527ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             GEN_PLL_IN_IP_US.pll0_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.536ns  (logic 0.117ns (21.828%)  route 0.419ns (78.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X30Y66         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.419     0.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X30Y66         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X30Y66         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                 32.527    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GEN_PLL_IN_IP_US.pll0_clkout0
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_reg[4]/CLR
                            (recovery check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.117ns (3.758%)  route 2.996ns (96.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 8.986 - 5.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 0.688ns, distribution 1.543ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.633ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.231     4.475    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X3Y42          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     4.592 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/Q
                         net (fo=448, routed)         2.996     7.588    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sw_rst_app[0]
    SLICE_X16Y9          FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.976     8.986    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/CLK
    SLICE_X16Y9          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_reg[4]/C
                         clock pessimism              0.354     9.340    
                         clock uncertainty           -0.078     9.262    
    SLICE_X16Y9          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082     9.180    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_reg[4]
  -------------------------------------------------------------------
                         required time                          9.180    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_r_reg[0]/CLR
                            (recovery check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.117ns (3.766%)  route 2.990ns (96.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 8.985 - 5.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 0.688ns, distribution 1.543ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.633ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.231     4.475    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X3Y42          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     4.592 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/Q
                         net (fo=448, routed)         2.990     7.582    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sw_rst_app[0]
    SLICE_X16Y9          FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.975     8.985    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/CLK
    SLICE_X16Y9          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_r_reg[0]/C
                         clock pessimism              0.354     9.339    
                         clock uncertainty           -0.078     9.261    
    SLICE_X16Y9          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     9.179    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_r_reg[1]/CLR
                            (recovery check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.117ns (3.766%)  route 2.990ns (96.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 8.985 - 5.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 0.688ns, distribution 1.543ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.633ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.231     4.475    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X3Y42          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     4.592 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/Q
                         net (fo=448, routed)         2.990     7.582    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sw_rst_app[0]
    SLICE_X16Y9          FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.975     8.985    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/CLK
    SLICE_X16Y9          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_r_reg[1]/C
                         clock pessimism              0.354     9.339    
                         clock uncertainty           -0.078     9.261    
    SLICE_X16Y9          FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082     9.179    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_r_reg[4]/CLR
                            (recovery check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.117ns (3.766%)  route 2.990ns (96.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 8.985 - 5.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 0.688ns, distribution 1.543ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.633ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.231     4.475    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X3Y42          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     4.592 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/Q
                         net (fo=448, routed)         2.990     7.582    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sw_rst_app[0]
    SLICE_X16Y9          FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.975     8.985    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/CLK
    SLICE_X16Y9          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_r_reg[4]/C
                         clock pessimism              0.354     9.339    
                         clock uncertainty           -0.078     9.261    
    SLICE_X16Y9          FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082     9.179    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_r_reg[4]
  -------------------------------------------------------------------
                         required time                          9.179    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.603ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_reg[0]/CLR
                            (recovery check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.117ns (3.763%)  route 2.992ns (96.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 8.993 - 5.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 0.688ns, distribution 1.543ns)
  Clock Net Delay (Destination): 1.983ns (routing 0.633ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.231     4.475    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X3Y42          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     4.592 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/Q
                         net (fo=448, routed)         2.992     7.584    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sw_rst_app[0]
    SLICE_X15Y9          FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.983     8.993    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/CLK
    SLICE_X15Y9          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_reg[0]/C
                         clock pessimism              0.354     9.347    
                         clock uncertainty           -0.078     9.269    
    SLICE_X15Y9          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     9.187    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_reg[0]
  -------------------------------------------------------------------
                         required time                          9.187    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.603ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_reg[1]/CLR
                            (recovery check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.117ns (3.763%)  route 2.992ns (96.237%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 8.993 - 5.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 0.688ns, distribution 1.543ns)
  Clock Net Delay (Destination): 1.983ns (routing 0.633ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.231     4.475    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X3Y42          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     4.592 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/Q
                         net (fo=448, routed)         2.992     7.584    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sw_rst_app[0]
    SLICE_X15Y9          FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.983     8.993    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/CLK
    SLICE_X15Y9          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_reg[1]/C
                         clock pessimism              0.354     9.347    
                         clock uncertainty           -0.078     9.269    
    SLICE_X15Y9          FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     9.187    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data6_reg[1]
  -------------------------------------------------------------------
                         required time                          9.187    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.603ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data9_reg[4]/CLR
                            (recovery check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.117ns (3.764%)  route 2.991ns (96.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 8.992 - 5.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 0.688ns, distribution 1.543ns)
  Clock Net Delay (Destination): 1.982ns (routing 0.633ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.231     4.475    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X3Y42          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     4.592 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/Q
                         net (fo=448, routed)         2.991     7.583    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sw_rst_app[0]
    SLICE_X14Y9          FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data9_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.982     8.992    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/CLK
    SLICE_X14Y9          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data9_reg[4]/C
                         clock pessimism              0.354     9.346    
                         clock uncertainty           -0.078     9.268    
    SLICE_X14Y9          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082     9.186    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sync_data9_reg[4]
  -------------------------------------------------------------------
                         required time                          9.186    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/rx_rr6_reg[1]/CLR
                            (recovery check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.117ns (3.775%)  route 2.982ns (96.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 8.991 - 5.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 0.688ns, distribution 1.543ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.633ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.231     4.475    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X3Y42          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     4.592 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/Q
                         net (fo=448, routed)         2.982     7.574    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sw_rst_app[0]
    SLICE_X15Y9          FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/rx_rr6_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.981     8.991    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/CLK
    SLICE_X15Y9          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/rx_rr6_reg[1]/C
                         clock pessimism              0.354     9.345    
                         clock uncertainty           -0.078     9.267    
    SLICE_X15Y9          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     9.185    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/rx_rr6_reg[1]
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/rx_rr6_reg[2]/CLR
                            (recovery check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.117ns (3.775%)  route 2.982ns (96.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 8.991 - 5.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 0.688ns, distribution 1.543ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.633ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.231     4.475    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X3Y42          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     4.592 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/Q
                         net (fo=448, routed)         2.982     7.574    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sw_rst_app[0]
    SLICE_X15Y9          FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/rx_rr6_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.981     8.991    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/CLK
    SLICE_X15Y9          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/rx_rr6_reg[2]/C
                         clock pessimism              0.354     9.345    
                         clock uncertainty           -0.078     9.267    
    SLICE_X15Y9          FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     9.185    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/rx_rr6_reg[2]
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/rx_rr6_reg[4]/CLR
                            (recovery check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@5.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.117ns (3.775%)  route 2.982ns (96.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 8.991 - 5.000 ) 
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.231ns (routing 0.688ns, distribution 1.543ns)
  Clock Net Delay (Destination): 1.981ns (routing 0.633ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.231     4.475    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X3Y42          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     4.592 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[84]/Q
                         net (fo=448, routed)         2.982     7.574    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/sw_rst_app[0]
    SLICE_X15Y9          FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/rx_rr6_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      5.000     5.000 r  
    AP36                                              0.000     5.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     5.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     6.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     6.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     6.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.981     8.991    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/CLK
    SLICE_X15Y9          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/rx_rr6_reg[4]/C
                         clock pessimism              0.354     9.345    
                         clock uncertainty           -0.078     9.267    
    SLICE_X15Y9          FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082     9.185    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/bitslip_bank0/rx_rr6_reg[4]
  -------------------------------------------------------------------
                         required time                          9.185    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  1.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[109]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/cmp_err_reg/CLR
                            (removal check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.074ns (routing 0.310ns, distribution 0.764ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.344ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.074     1.990    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X48Y59         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.039 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[109]/Q
                         net (fo=21, routed)          0.165     2.204    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/sw_rst_app[0]
    SLICE_X48Y60         FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/cmp_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.240     2.292    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/CLK
    SLICE_X48Y60         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/cmp_err_reg/C
                         clock pessimism             -0.169     2.122    
    SLICE_X48Y60         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.127    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/cmp_err_reg
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[109]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/edge_det_e1/signal_in_r_reg/CLR
                            (removal check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.074ns (routing 0.310ns, distribution 0.764ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.344ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.074     1.990    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X48Y59         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.039 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[109]/Q
                         net (fo=21, routed)          0.165     2.204    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/edge_det_e1/sw_rst_app[0]
    SLICE_X48Y60         FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/edge_det_e1/signal_in_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.240     2.292    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/edge_det_e1/CLK
    SLICE_X48Y60         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/edge_det_e1/signal_in_r_reg/C
                         clock pessimism             -0.169     2.122    
    SLICE_X48Y60         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.127    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/edge_det_e1/signal_in_r_reg
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[109]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/check_ms_reg/CLR
                            (removal check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.074ns (routing 0.310ns, distribution 0.764ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.344ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.074     1.990    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X48Y59         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.039 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[109]/Q
                         net (fo=21, routed)          0.171     2.210    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/sw_rst_app[0]
    SLICE_X48Y60         FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/check_ms_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.243     2.295    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/CLK
    SLICE_X48Y60         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/check_ms_reg/C
                         clock pessimism             -0.169     2.125    
    SLICE_X48Y60         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     2.130    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/check_ms_reg
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[103]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/cmp_err_reg/CLR
                            (removal check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.049ns (25.000%)  route 0.147ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      1.049ns (routing 0.310ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.344ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.049     1.965    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X48Y105        FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.014 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[103]/Q
                         net (fo=21, routed)          0.147     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/sw_rst_app[0]
    SLICE_X49Y105        FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/cmp_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.254     2.306    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/CLK
    SLICE_X49Y105        FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/cmp_err_reg/C
                         clock pessimism             -0.244     2.062    
    SLICE_X49Y105        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     2.067    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/cmp_err_reg
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[103]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/edge_det_e1/signal_in_r_reg/CLR
                            (removal check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.049ns (25.000%)  route 0.147ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      1.049ns (routing 0.310ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.344ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.049     1.965    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X48Y105        FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.014 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[103]/Q
                         net (fo=21, routed)          0.147     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/edge_det_e1/sw_rst_app[0]
    SLICE_X49Y105        FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/edge_det_e1/signal_in_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.254     2.306    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/edge_det_e1/CLK
    SLICE_X49Y105        FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/edge_det_e1/signal_in_r_reg/C
                         clock pessimism             -0.244     2.062    
    SLICE_X49Y105        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     2.067    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/edge_det_e1/signal_in_r_reg
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[103]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/check_ms_reg/CLR
                            (removal check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.049ns (24.623%)  route 0.150ns (75.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      1.049ns (routing 0.310ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.344ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.049     1.965    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X48Y105        FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.014 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[103]/Q
                         net (fo=21, routed)          0.150     2.164    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/sw_rst_app[0]
    SLICE_X49Y105        FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/check_ms_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.256     2.308    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/CLK
    SLICE_X49Y105        FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/check_ms_reg/C
                         clock pessimism             -0.244     2.064    
    SLICE_X49Y105        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     2.069    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/check_ms_reg
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[99]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/shift_reg_data_reg[0]/CLR
                            (removal check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.049ns (25.128%)  route 0.146ns (74.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.083ns (routing 0.310ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.344ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.083     1.999    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X64Y75         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.048 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[99]/Q
                         net (fo=173, routed)         0.146     2.194    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/sw_rst_app[0]
    SLICE_X62Y75         FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/shift_reg_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.275     2.327    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/CLK
    SLICE_X62Y75         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/shift_reg_data_reg[0]/C
                         clock pessimism             -0.243     2.083    
    SLICE_X62Y75         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     2.088    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/shift_reg_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[99]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/shift_reg_data_reg[2]/CLR
                            (removal check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.049ns (25.128%)  route 0.146ns (74.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.083ns (routing 0.310ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.344ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.083     1.999    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X64Y75         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.048 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[99]/Q
                         net (fo=173, routed)         0.146     2.194    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/sw_rst_app[0]
    SLICE_X62Y75         FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/shift_reg_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.275     2.327    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/CLK
    SLICE_X62Y75         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/shift_reg_data_reg[2]/C
                         clock pessimism             -0.243     2.083    
    SLICE_X62Y75         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     2.088    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/shift_reg_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[99]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/shift_reg_data_reg[3]/CLR
                            (removal check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.049ns (25.128%)  route 0.146ns (74.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.083ns (routing 0.310ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.344ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.083     1.999    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X64Y75         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.048 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[99]/Q
                         net (fo=173, routed)         0.146     2.194    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/sw_rst_app[0]
    SLICE_X62Y75         FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/shift_reg_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.275     2.327    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/CLK
    SLICE_X62Y75         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/shift_reg_data_reg[3]/C
                         clock pessimism             -0.243     2.083    
    SLICE_X62Y75         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     2.088    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/shift_reg_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[99]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/shift_reg_data_reg[4]/CLR
                            (removal check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns - GEN_PLL_IN_IP_US.pll0_clkout0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.049ns (25.128%)  route 0.146ns (74.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.083ns (routing 0.310ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.344ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.083     1.999    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X64Y75         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.048 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[99]/Q
                         net (fo=173, routed)         0.146     2.194    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/sw_rst_app[0]
    SLICE_X62Y75         FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/shift_reg_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.275     2.327    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/CLK
    SLICE_X62Y75         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/shift_reg_data_reg[4]/C
                         clock pessimism             -0.243     2.083    
    SLICE_X62Y75         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     2.088    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[9].word_align_i/shift_reg_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.428ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.340ns (13.072%)  route 2.261ns (86.928%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.561ns = ( 39.561 - 33.000 ) 
    Source Clock Delay      (SCD):    7.582ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.298ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.593ns (routing 1.188ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.608     7.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.344     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X67Y63         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     8.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.249     8.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y63         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.093     8.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.668    10.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.593    39.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              1.168    40.729    
                         clock uncertainty           -0.035    40.693    
    SLICE_X37Y70         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    40.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         40.611    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                 30.428    

Slack (MET) :             30.428ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.340ns (13.072%)  route 2.261ns (86.928%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.561ns = ( 39.561 - 33.000 ) 
    Source Clock Delay      (SCD):    7.582ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.298ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.593ns (routing 1.188ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.608     7.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.344     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X67Y63         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     8.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.249     8.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y63         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.093     8.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.668    10.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.593    39.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              1.168    40.729    
                         clock uncertainty           -0.035    40.693    
    SLICE_X37Y70         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082    40.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         40.611    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                 30.428    

Slack (MET) :             30.428ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.340ns (13.072%)  route 2.261ns (86.928%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.561ns = ( 39.561 - 33.000 ) 
    Source Clock Delay      (SCD):    7.582ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.298ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.593ns (routing 1.188ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.608     7.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.344     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X67Y63         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     8.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.249     8.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y63         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.093     8.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.668    10.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.593    39.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              1.168    40.729    
                         clock uncertainty           -0.035    40.693    
    SLICE_X37Y70         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.082    40.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         40.611    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                 30.428    

Slack (MET) :             30.428ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.340ns (13.072%)  route 2.261ns (86.928%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.561ns = ( 39.561 - 33.000 ) 
    Source Clock Delay      (SCD):    7.582ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.298ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.593ns (routing 1.188ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.608     7.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.344     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X67Y63         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     8.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.249     8.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y63         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.093     8.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.668    10.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.593    39.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              1.168    40.729    
                         clock uncertainty           -0.035    40.693    
    SLICE_X37Y70         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.082    40.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         40.611    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                 30.428    

Slack (MET) :             30.428ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.340ns (13.072%)  route 2.261ns (86.928%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.561ns = ( 39.561 - 33.000 ) 
    Source Clock Delay      (SCD):    7.582ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.298ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.593ns (routing 1.188ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.608     7.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.344     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X67Y63         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     8.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.249     8.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y63         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.093     8.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.668    10.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.593    39.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              1.168    40.729    
                         clock uncertainty           -0.035    40.693    
    SLICE_X37Y70         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082    40.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         40.611    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                 30.428    

Slack (MET) :             30.428ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.340ns (13.072%)  route 2.261ns (86.928%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.561ns = ( 39.561 - 33.000 ) 
    Source Clock Delay      (SCD):    7.582ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.298ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.593ns (routing 1.188ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.608     7.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.344     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X67Y63         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     8.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.249     8.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y63         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.093     8.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.668    10.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.593    39.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              1.168    40.729    
                         clock uncertainty           -0.035    40.693    
    SLICE_X37Y70         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.082    40.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         40.611    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                 30.428    

Slack (MET) :             30.428ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.340ns (13.072%)  route 2.261ns (86.928%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.561ns = ( 39.561 - 33.000 ) 
    Source Clock Delay      (SCD):    7.582ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.298ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.593ns (routing 1.188ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.608     7.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.344     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X67Y63         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     8.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.249     8.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y63         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.093     8.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.668    10.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.593    39.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              1.168    40.729    
                         clock uncertainty           -0.035    40.693    
    SLICE_X37Y70         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082    40.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         40.611    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                 30.428    

Slack (MET) :             30.433ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.340ns (13.102%)  route 2.255ns (86.898%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.560ns = ( 39.560 - 33.000 ) 
    Source Clock Delay      (SCD):    7.582ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.298ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.592ns (routing 1.188ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.608     7.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.344     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X67Y63         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     8.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.249     8.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y63         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.093     8.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.662    10.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.592    39.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              1.168    40.728    
                         clock uncertainty           -0.035    40.692    
    SLICE_X37Y70         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    40.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         40.610    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                 30.433    

Slack (MET) :             30.433ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.340ns (13.102%)  route 2.255ns (86.898%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.560ns = ( 39.560 - 33.000 ) 
    Source Clock Delay      (SCD):    7.582ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.298ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.592ns (routing 1.188ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.608     7.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.344     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X67Y63         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     8.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.249     8.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y63         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.093     8.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.662    10.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.592    39.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              1.168    40.728    
                         clock uncertainty           -0.035    40.692    
    SLICE_X37Y70         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082    40.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         40.610    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                 30.433    

Slack (MET) :             30.580ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.340ns (13.849%)  route 2.115ns (86.151%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.567ns = ( 39.567 - 33.000 ) 
    Source Clock Delay      (SCD):    7.582ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.608ns (routing 1.298ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.599ns (routing 1.188ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.608     7.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     7.696 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.344     8.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X67Y63         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.133     8.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.249     8.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y63         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.093     8.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.522    10.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X37Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    36.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.599    39.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              1.168    40.735    
                         clock uncertainty           -0.035    40.699    
    SLICE_X37Y69         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    40.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         40.617    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                 30.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.049ns (26.203%)  route 0.138ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Net Delay (Source):      1.308ns (routing 0.606ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.671ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.308     3.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     3.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.138     4.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X39Y71         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.502     4.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.988     3.918    
    SLICE_X39Y71         FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     3.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.923    
                         arrival time                           4.041    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Net Delay (Source):      1.296ns (routing 0.606ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.671ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.296     3.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.890 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     4.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X37Y71         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.515     4.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y71         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.988     3.931    
    SLICE_X37Y71         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     3.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.936    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Net Delay (Source):      1.296ns (routing 0.606ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.671ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.296     3.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.890 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     4.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X37Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.515     4.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.988     3.931    
    SLICE_X37Y71         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     3.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.936    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Net Delay (Source):      1.296ns (routing 0.606ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.671ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.296     3.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.890 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     4.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X37Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.515     4.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.988     3.931    
    SLICE_X37Y71         FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     3.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.936    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Net Delay (Source):      1.296ns (routing 0.606ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.671ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.296     3.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.890 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     4.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X37Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.515     4.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.988     3.931    
    SLICE_X37Y71         FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     3.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.936    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Net Delay (Source):      1.296ns (routing 0.606ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.671ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.296     3.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.890 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     4.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X37Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.515     4.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.988     3.931    
    SLICE_X37Y71         FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     3.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.936    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Net Delay (Source):      1.296ns (routing 0.606ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.671ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.296     3.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.890 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     4.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X37Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.515     4.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.988     3.931    
    SLICE_X37Y71         FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     3.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.936    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Net Delay (Source):      1.296ns (routing 0.606ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.671ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.296     3.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.890 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     4.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X37Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.515     4.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.988     3.931    
    SLICE_X37Y71         FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005     3.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.936    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Net Delay (Source):      1.296ns (routing 0.606ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.515ns (routing 0.671ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.296     3.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.890 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.174     4.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X37Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.515     4.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.988     3.931    
    SLICE_X37Y71         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     3.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.936    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.048ns (21.333%)  route 0.177ns (78.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    3.842ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Net Delay (Source):      1.296ns (routing 0.606ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.671ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.296     3.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X39Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.890 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.177     4.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X37Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.517     4.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X37Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.988     3.933    
    SLICE_X37Y71         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     3.938    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.938    
                         arrival time                           4.067    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  riu_clk_mmcm_1
  To Clock:  riu_clk_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/ctrl_reg3_reg[13]/CLR
                            (recovery check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (riu_clk_mmcm_1 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 0.114ns (2.740%)  route 4.047ns (97.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 4.014 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.524ns (routing 0.899ns, distribution 1.625ns)
  Clock Net Delay (Destination): 2.211ns (routing 0.829ns, distribution 1.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.524    -0.449    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/CLK
    SLICE_X34Y51         FDCE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.335 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r_reg[0]/Q
                         net (fo=1689, routed)        4.047     3.712    bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/reset_n
    SLICE_X46Y80         FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/ctrl_reg3_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      5.000     5.000 r  
    AL19                                              0.000     5.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     5.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698     1.356 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.728    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.803 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.211     4.014    bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/clk
    SLICE_X46Y80         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/ctrl_reg3_reg[13]/C
                         clock pessimism              0.294     4.308    
                         clock uncertainty           -0.067     4.241    
    SLICE_X46Y80         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     4.159    bd_ref_design_i/lrx_hier/LRX_0/inst/busD_reg_map_iod_i/inst/ctrl_reg3_reg[13]
  -------------------------------------------------------------------
                         required time                          4.159    
                         arrival time                          -3.712    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/clk_cntr_reg[0]/CLR
                            (recovery check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (riu_clk_mmcm_1 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.115ns (2.896%)  route 3.856ns (97.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 3.753 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.459ns (routing 0.899ns, distribution 1.560ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.829ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.459    -0.514    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X45Y41         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.399 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/Q
                         net (fo=919, routed)         3.856     3.457    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/sw_rst_riu[0]
    SLICE_X50Y17         FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/clk_cntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      5.000     5.000 r  
    AL19                                              0.000     5.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     5.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698     1.356 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.728    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.803 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.950     3.753    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/riu_clk
    SLICE_X50Y17         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/clk_cntr_reg[0]/C
                         clock pessimism              0.345     4.098    
                         clock uncertainty           -0.067     4.030    
    SLICE_X50Y17         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     3.948    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          3.948    
                         arrival time                          -3.457    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/state_reg[2]/CLR
                            (recovery check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (riu_clk_mmcm_1 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.115ns (2.896%)  route 3.856ns (97.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 3.753 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.459ns (routing 0.899ns, distribution 1.560ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.829ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.459    -0.514    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X45Y41         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.399 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/Q
                         net (fo=919, routed)         3.856     3.457    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/sw_rst_riu[0]
    SLICE_X50Y17         FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      5.000     5.000 r  
    AL19                                              0.000     5.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     5.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698     1.356 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.728    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.803 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.950     3.753    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/riu_clk
    SLICE_X50Y17         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/state_reg[2]/C
                         clock pessimism              0.345     4.098    
                         clock uncertainty           -0.067     4.030    
    SLICE_X50Y17         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     3.948    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.948    
                         arrival time                          -3.457    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[0]/CLR
                            (recovery check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (riu_clk_mmcm_1 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.115ns (2.897%)  route 3.855ns (97.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 3.752 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.459ns (routing 0.899ns, distribution 1.560ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.829ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.459    -0.514    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X45Y41         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.399 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/Q
                         net (fo=919, routed)         3.855     3.456    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/sw_rst_riu[0]
    SLICE_X49Y17         FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      5.000     5.000 r  
    AL19                                              0.000     5.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     5.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698     1.356 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.728    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.803 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.949     3.752    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/riu_clk
    SLICE_X49Y17         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[0]/C
                         clock pessimism              0.345     4.097    
                         clock uncertainty           -0.067     4.029    
    SLICE_X49Y17         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082     3.947    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[0]
  -------------------------------------------------------------------
                         required time                          3.947    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[1]/CLR
                            (recovery check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (riu_clk_mmcm_1 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.115ns (2.897%)  route 3.855ns (97.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 3.752 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.459ns (routing 0.899ns, distribution 1.560ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.829ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.459    -0.514    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X45Y41         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.399 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/Q
                         net (fo=919, routed)         3.855     3.456    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/sw_rst_riu[0]
    SLICE_X49Y17         FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      5.000     5.000 r  
    AL19                                              0.000     5.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     5.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698     1.356 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.728    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.803 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.949     3.752    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/riu_clk
    SLICE_X49Y17         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[1]/C
                         clock pessimism              0.345     4.097    
                         clock uncertainty           -0.067     4.029    
    SLICE_X49Y17         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.082     3.947    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[1]
  -------------------------------------------------------------------
                         required time                          3.947    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[2]/CLR
                            (recovery check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (riu_clk_mmcm_1 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.115ns (2.897%)  route 3.855ns (97.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 3.752 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.459ns (routing 0.899ns, distribution 1.560ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.829ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.459    -0.514    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X45Y41         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.399 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/Q
                         net (fo=919, routed)         3.855     3.456    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/sw_rst_riu[0]
    SLICE_X49Y17         FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      5.000     5.000 r  
    AL19                                              0.000     5.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     5.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698     1.356 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.728    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.803 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.949     3.752    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/riu_clk
    SLICE_X49Y17         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[2]/C
                         clock pessimism              0.345     4.097    
                         clock uncertainty           -0.067     4.029    
    SLICE_X49Y17         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.082     3.947    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[2]
  -------------------------------------------------------------------
                         required time                          3.947    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[3]/CLR
                            (recovery check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (riu_clk_mmcm_1 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.115ns (2.897%)  route 3.855ns (97.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 3.752 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.459ns (routing 0.899ns, distribution 1.560ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.829ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.459    -0.514    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X45Y41         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.399 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/Q
                         net (fo=919, routed)         3.855     3.456    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/sw_rst_riu[0]
    SLICE_X49Y17         FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      5.000     5.000 r  
    AL19                                              0.000     5.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     5.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698     1.356 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.728    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.803 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.949     3.752    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/riu_clk
    SLICE_X49Y17         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[3]/C
                         clock pessimism              0.345     4.097    
                         clock uncertainty           -0.067     4.029    
    SLICE_X49Y17         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.082     3.947    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[3]
  -------------------------------------------------------------------
                         required time                          3.947    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[4]/CLR
                            (recovery check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (riu_clk_mmcm_1 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.115ns (2.901%)  route 3.849ns (97.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 3.751 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.459ns (routing 0.899ns, distribution 1.560ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.829ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.459    -0.514    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X45Y41         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.399 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/Q
                         net (fo=919, routed)         3.849     3.450    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/sw_rst_riu[0]
    SLICE_X49Y17         FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      5.000     5.000 r  
    AL19                                              0.000     5.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     5.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698     1.356 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.728    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.803 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.948     3.751    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/riu_clk
    SLICE_X49Y17         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[4]/C
                         clock pessimism              0.345     4.096    
                         clock uncertainty           -0.067     4.028    
    SLICE_X49Y17         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     3.946    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[4]
  -------------------------------------------------------------------
                         required time                          3.946    
                         arrival time                          -3.450    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[5]/CLR
                            (recovery check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (riu_clk_mmcm_1 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.115ns (2.901%)  route 3.849ns (97.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 3.751 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.459ns (routing 0.899ns, distribution 1.560ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.829ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.459    -0.514    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X45Y41         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.399 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/Q
                         net (fo=919, routed)         3.849     3.450    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/sw_rst_riu[0]
    SLICE_X49Y17         FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      5.000     5.000 r  
    AL19                                              0.000     5.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     5.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698     1.356 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.728    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.803 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.948     3.751    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/riu_clk
    SLICE_X49Y17         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[5]/C
                         clock pessimism              0.345     4.096    
                         clock uncertainty           -0.067     4.028    
    SLICE_X49Y17         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082     3.946    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[5]
  -------------------------------------------------------------------
                         required time                          3.946    
                         arrival time                          -3.450    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[6]/CLR
                            (recovery check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (riu_clk_mmcm_1 rise@5.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.115ns (2.901%)  route 3.849ns (97.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.249ns = ( 3.751 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.459ns (routing 0.899ns, distribution 1.560ns)
  Clock Net Delay (Destination): 1.948ns (routing 0.829ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.459    -0.514    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X45Y41         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y41         FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115    -0.399 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/Q
                         net (fo=919, routed)         3.849     3.450    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/sw_rst_riu[0]
    SLICE_X49Y17         FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      5.000     5.000 r  
    AL19                                              0.000     5.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     5.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     5.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     5.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     5.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     6.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698     1.356 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372     1.728    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.803 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.948     3.751    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/riu_clk
    SLICE_X49Y17         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[6]/C
                         clock pessimism              0.345     4.096    
                         clock uncertainty           -0.067     4.028    
    SLICE_X49Y17         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082     3.946    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/diff_reg[6]
  -------------------------------------------------------------------
                         required time                          3.946    
                         arrival time                          -3.450    
  -------------------------------------------------------------------
                         slack                                  0.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/diff_reg[8]/CLR
                            (removal check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_mmcm_1 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.418ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Net Delay (Source):      1.230ns (routing 0.442ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.490ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.107     0.108 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.135    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.150 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.495    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.433    -1.938 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.771    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.744 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.230    -0.514    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X7Y64          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.465 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/Q
                         net (fo=919, routed)         0.141    -0.324    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/sw_rst_riu[0]
    SLICE_X5Y64          FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/diff_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.436    -0.418    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/riu_clk
    SLICE_X5Y64          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/diff_reg[8]/C
                         clock pessimism             -0.008    -0.426    
    SLICE_X5Y64          FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005    -0.421    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/diff_reg[8]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/read_delay_reg[1]/CLR
                            (removal check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_mmcm_1 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.418ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Net Delay (Source):      1.230ns (routing 0.442ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.490ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.107     0.108 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.135    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.150 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.495    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.433    -1.938 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.771    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.744 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.230    -0.514    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X7Y64          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.465 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/Q
                         net (fo=919, routed)         0.141    -0.324    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/sw_rst_riu[0]
    SLICE_X5Y64          FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/read_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.436    -0.418    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/riu_clk
    SLICE_X5Y64          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/read_delay_reg[1]/C
                         clock pessimism             -0.008    -0.426    
    SLICE_X5Y64          FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005    -0.421    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/read_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/read_delay_reg[4]/CLR
                            (removal check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_mmcm_1 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.418ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Net Delay (Source):      1.230ns (routing 0.442ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.490ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.107     0.108 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.135    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.150 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.495    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.433    -1.938 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.771    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.744 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.230    -0.514    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X7Y64          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.465 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/Q
                         net (fo=919, routed)         0.141    -0.324    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/sw_rst_riu[0]
    SLICE_X5Y64          FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/read_delay_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.436    -0.418    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/riu_clk
    SLICE_X5Y64          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/read_delay_reg[4]/C
                         clock pessimism             -0.008    -0.426    
    SLICE_X5Y64          FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005    -0.421    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/read_delay_reg[4]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/read_delay_reg[6]/CLR
                            (removal check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_mmcm_1 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.418ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Net Delay (Source):      1.230ns (routing 0.442ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.490ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.107     0.108 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.135    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.150 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.495    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.433    -1.938 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.771    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.744 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.230    -0.514    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X7Y64          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.465 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/Q
                         net (fo=919, routed)         0.141    -0.324    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/sw_rst_riu[0]
    SLICE_X5Y64          FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/read_delay_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.436    -0.418    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/riu_clk
    SLICE_X5Y64          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/read_delay_reg[6]/C
                         clock pessimism             -0.008    -0.426    
    SLICE_X5Y64          FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                      0.005    -0.421    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/read_delay_reg[6]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/delay_addend_reg[0]/CLR
                            (removal check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_mmcm_1 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.049ns (21.973%)  route 0.174ns (78.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.428ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Net Delay (Source):      1.230ns (routing 0.442ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.490ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.107     0.108 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.135    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.150 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.495    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.433    -1.938 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.771    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.744 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.230    -0.514    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X7Y64          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.465 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/Q
                         net (fo=919, routed)         0.174    -0.291    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/sw_rst_riu[0]
    SLICE_X5Y65          FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/delay_addend_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.426    -0.428    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/riu_clk
    SLICE_X5Y65          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/delay_addend_reg[0]/C
                         clock pessimism             -0.008    -0.436    
    SLICE_X5Y65          FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005    -0.431    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/delay_addend_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/delay_addend_reg[1]/CLR
                            (removal check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_mmcm_1 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.049ns (21.973%)  route 0.174ns (78.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.428ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Net Delay (Source):      1.230ns (routing 0.442ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.490ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.107     0.108 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.135    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.150 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.495    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.433    -1.938 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.771    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.744 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.230    -0.514    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X7Y64          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.465 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/Q
                         net (fo=919, routed)         0.174    -0.291    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/sw_rst_riu[0]
    SLICE_X5Y65          FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/delay_addend_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.426    -0.428    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/riu_clk
    SLICE_X5Y65          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/delay_addend_reg[1]/C
                         clock pessimism             -0.008    -0.436    
    SLICE_X5Y65          FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005    -0.431    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[12].Bank0_iod/delay_addend_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/cmd_id_reg[1]/CLR
                            (removal check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_mmcm_1 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.418ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      1.230ns (routing 0.442ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.490ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.107     0.108 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.135    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.150 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.495    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.433    -1.938 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.771    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.744 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.230    -0.514    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X7Y64          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.465 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/Q
                         net (fo=919, routed)         0.171    -0.294    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/sw_rst_riu[0]
    SLICE_X7Y66          FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/cmd_id_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.436    -0.418    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/riu_clk
    SLICE_X7Y66          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/cmd_id_reg[1]/C
                         clock pessimism             -0.043    -0.461    
    SLICE_X7Y66          FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005    -0.456    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/cmd_id_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/cmd_id_reg[2]/CLR
                            (removal check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_mmcm_1 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.418ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      1.230ns (routing 0.442ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.490ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.107     0.108 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.135    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.150 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.495    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.433    -1.938 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.771    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.744 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.230    -0.514    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X7Y64          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.465 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/Q
                         net (fo=919, routed)         0.171    -0.294    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/sw_rst_riu[0]
    SLICE_X7Y66          FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/cmd_id_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.436    -0.418    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/riu_clk
    SLICE_X7Y66          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/cmd_id_reg[2]/C
                         clock pessimism             -0.043    -0.461    
    SLICE_X7Y66          FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005    -0.456    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/cmd_id_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/user_delay_i_reg[6]/CLR
                            (removal check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_mmcm_1 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.418ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      1.230ns (routing 0.442ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.490ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.107     0.108 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.135    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.150 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.495    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.433    -1.938 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.771    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.744 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.230    -0.514    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X7Y64          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.465 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/Q
                         net (fo=919, routed)         0.171    -0.294    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/sw_rst_riu[0]
    SLICE_X7Y66          FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/user_delay_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.436    -0.418    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/riu_clk
    SLICE_X7Y66          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/user_delay_i_reg[6]/C
                         clock pessimism             -0.043    -0.461    
    SLICE_X7Y66          FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.005    -0.456    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/user_delay_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/user_delay_i_reg[7]/CLR
                            (removal check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riu_clk_mmcm_1 rise@0.000ns - riu_clk_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.418ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      1.230ns (routing 0.442ns, distribution 0.788ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.490ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.107     0.108 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.135    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.150 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.495    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.433    -1.938 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.771    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.744 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.230    -0.514    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X7Y64          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049    -0.465 f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/Q
                         net (fo=919, routed)         0.171    -0.294    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/sw_rst_riu[0]
    SLICE_X7Y66          FDCE                                         f  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/user_delay_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.436    -0.418    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/riu_clk
    SLICE_X7Y66          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/user_delay_i_reg[7]/C
                         clock pessimism             -0.043    -0.461    
    SLICE_X7Y66          FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005    -0.456    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/user_delay_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.162    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  riu_clk_mmcm_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i3/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx_rst_done_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.839ns  (logic 2.439ns (35.660%)  route 4.400ns (64.340%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      2.521ns (routing 0.899ns, distribution 1.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.521    -0.452    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i3/riu_clk
    SLICE_X32Y52         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i3/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    -0.335 f  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i3/sync_flop_1_reg[0]/Q
                         net (fo=2, routed)           0.322    -0.013    bd_ref_design_i/lrx_hier/util_vector_logic_1/Op1[0]
    SLICE_X32Y52         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     0.119 r  bd_ref_design_i/lrx_hier/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=1, routed)           4.078     4.197    rx_rst_done_led_OBUF[0]
    AE18                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      2.190     6.387 r  rx_rst_done_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.387    rx_rst_done_led[0]
    AE18                                                              r  rx_rst_done_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i3/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx_rst_done_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.068ns  (logic 0.916ns (29.848%)  route 2.152ns (70.152%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.159ns (routing 0.442ns, distribution 0.717ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.107     0.108 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.135    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.150 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.495    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.433    -1.938 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.771    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.744 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.159    -0.585    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i3/riu_clk
    SLICE_X32Y52         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i3/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049    -0.536 f  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i3/sync_flop_1_reg[0]/Q
                         net (fo=2, routed)           0.152    -0.384    bd_ref_design_i/lrx_hier/util_vector_logic_1/Op1[0]
    SLICE_X32Y52         LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.053    -0.331 r  bd_ref_design_i/lrx_hier/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=1, routed)           2.000     1.669    rx_rst_done_led_OBUF[0]
    AE18                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.814     2.483 r  rx_rst_done_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.483    rx_rst_done_led[0]
    AE18                                                              r  rx_rst_done_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0

Max Delay           110 Endpoints
Min Delay           110 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[15]/PRE
                            (recovery check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.381ns  (logic 0.873ns (8.407%)  route 9.508ns (91.593%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Destination): 2.008ns (routing 0.633ns, distribution 1.375ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.830     0.830 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.922    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.965 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         9.416    10.381    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sw_rst
    SLICE_X2Y104         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[15]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.008     4.018    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X2Y104         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[15]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[12]/PRE
                            (recovery check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.103ns  (logic 0.873ns (8.638%)  route 9.230ns (91.362%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Destination): 1.995ns (routing 0.633ns, distribution 1.362ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.830     0.830 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.922    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.965 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         9.138    10.103    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sw_rst
    SLICE_X3Y99          FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[12]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.995     4.005    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X3Y99          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[12]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[21]/PRE
                            (recovery check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.949ns  (logic 0.873ns (8.772%)  route 9.076ns (91.228%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Destination): 1.994ns (routing 0.633ns, distribution 1.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.830     0.830 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.922    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.965 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         8.984     9.949    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sw_rst
    SLICE_X4Y101         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[21]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.994     4.004    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X4Y101         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[21]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[14]/PRE
                            (recovery check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.851ns  (logic 0.873ns (8.859%)  route 8.978ns (91.141%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Destination): 2.010ns (routing 0.633ns, distribution 1.377ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.830     0.830 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.922    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.965 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         8.886     9.851    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sw_rst
    SLICE_X5Y100         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[14]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.010     4.020    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X5Y100         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[14]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[3]/PRE
                            (recovery check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.843ns  (logic 0.873ns (8.866%)  route 8.970ns (91.134%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Destination): 1.981ns (routing 0.633ns, distribution 1.348ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.830     0.830 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.922    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.965 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         8.878     9.843    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sw_rst
    SLICE_X19Y105        FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.981     3.991    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X19Y105        FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[3]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[1]/PRE
                            (recovery check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.536ns  (logic 0.873ns (9.152%)  route 8.663ns (90.848%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Destination): 1.966ns (routing 0.633ns, distribution 1.333ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.830     0.830 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.922    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.965 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         8.571     9.536    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sw_rst
    SLICE_X16Y87         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.966     3.976    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X16Y87         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[1]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[25]/PRE
                            (recovery check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.536ns  (logic 0.873ns (9.152%)  route 8.663ns (90.848%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Destination): 1.966ns (routing 0.633ns, distribution 1.333ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.830     0.830 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.922    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.965 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         8.571     9.536    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sw_rst
    SLICE_X16Y87         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[25]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.966     3.976    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X16Y87         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[25]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[9]/PRE
                            (recovery check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.536ns  (logic 0.873ns (9.152%)  route 8.663ns (90.848%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Destination): 1.972ns (routing 0.633ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.830     0.830 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.922    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.965 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         8.571     9.536    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sw_rst
    SLICE_X10Y97         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[9]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.972     3.982    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X10Y97         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[9]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[2]/PRE
                            (recovery check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.453ns  (logic 0.873ns (9.232%)  route 8.580ns (90.768%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Destination): 1.984ns (routing 0.633ns, distribution 1.351ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.830     0.830 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.922    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.965 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         8.488     9.453    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sw_rst
    SLICE_X15Y97         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.984     3.994    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X15Y97         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[2]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[0]/PRE
                            (recovery check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.387ns  (logic 0.873ns (9.297%)  route 8.514ns (90.703%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Destination): 1.953ns (routing 0.633ns, distribution 1.320ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.830     0.830 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.922    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.965 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         8.422     9.387    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sw_rst
    SLICE_X17Y90         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.953     3.963    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X17Y90         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[95]/PRE
                            (removal check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.876ns  (logic 0.372ns (19.809%)  route 1.504ns (80.191%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.277ns (routing 0.344ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.357     0.357 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.382    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.397 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         1.479     1.876    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sw_rst
    SLICE_X60Y53         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[95]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.277     2.329    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X60Y53         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[95]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[96]/PRE
                            (removal check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.918ns  (logic 0.372ns (19.375%)  route 1.546ns (80.625%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.255ns (routing 0.344ns, distribution 0.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.357     0.357 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.382    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.397 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         1.521     1.918    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sw_rst
    SLICE_X59Y63         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[96]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.255     2.307    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X59Y63         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[96]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[97]/PRE
                            (removal check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.948ns  (logic 0.372ns (19.077%)  route 1.576ns (80.923%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.268ns (routing 0.344ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.357     0.357 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.382    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.397 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         1.551     1.948    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sw_rst
    SLICE_X60Y50         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[97]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.268     2.320    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X60Y50         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[97]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[0]/PRE
                            (removal check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.962ns  (logic 0.372ns (18.941%)  route 1.590ns (81.059%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.277ns (routing 0.344ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.357     0.357 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.382    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.397 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         1.565     1.962    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sw_rst
    SLICE_X63Y52         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.277     2.329    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X63Y52         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[0]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/PRE
                            (removal check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.962ns  (logic 0.372ns (18.941%)  route 1.590ns (81.059%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.277ns (routing 0.344ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.357     0.357 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.382    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.397 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         1.565     1.962    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sw_rst
    SLICE_X63Y52         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.277     2.329    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X63Y52         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/synced_async_rst_r_reg[1]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[101]/PRE
                            (removal check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.999ns  (logic 0.372ns (18.590%)  route 1.627ns (81.410%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.244ns (routing 0.344ns, distribution 0.900ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.357     0.357 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.382    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.397 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         1.602     1.999    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sw_rst
    SLICE_X58Y69         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[101]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.244     2.296    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X58Y69         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[101]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[31]/PRE
                            (removal check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.051ns  (logic 0.372ns (18.119%)  route 1.679ns (81.881%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.299ns (routing 0.344ns, distribution 0.955ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.357     0.357 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.382    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.397 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         1.654     2.051    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sw_rst
    SLICE_X63Y47         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[31]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.299     2.351    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X63Y47         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[31]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[32]/PRE
                            (removal check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.052ns  (logic 0.372ns (18.110%)  route 1.680ns (81.890%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.301ns (routing 0.344ns, distribution 0.957ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.357     0.357 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.382    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.397 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         1.655     2.052    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sw_rst
    SLICE_X62Y47         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[32]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.301     2.353    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X62Y47         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[32]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[102]/PRE
                            (removal check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.054ns  (logic 0.372ns (18.092%)  route 1.682ns (81.908%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.253ns (routing 0.344ns, distribution 0.909ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.357     0.357 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.382    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.397 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         1.657     2.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sw_rst
    SLICE_X56Y70         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[102]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.253     2.305    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X56Y70         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[102]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[30]/PRE
                            (removal check against rising-edge clock GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.055ns  (logic 0.372ns (18.083%)  route 1.683ns (81.917%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.256ns (routing 0.344ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.357     0.357 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.382    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.397 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         1.658     2.055    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sw_rst
    SLICE_X56Y50         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[30]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.256     2.308    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X56Y50         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[30]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GEN_PLL_IN_IP_US.pll0_clkout0
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0

Max Delay           545 Endpoints
Min Delay           593 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[19].rx_bitslice_if_bs/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.764ns  (logic 0.726ns (26.266%)  route 2.038ns (73.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns
    Source Clock Delay      (SCD):    4.864ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.620ns (routing 0.688ns, distribution 1.932ns)
  Clock Net Delay (Destination): 2.156ns (routing 0.633ns, distribution 1.523ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.620     4.864    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_top_inst/u_rx_bs/app_clk
    BITSLICE_RX_TX_X1Y19 RX_BITSLICE                                  r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[19].rx_bitslice_if_bs/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y19 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[2])
                                                      0.726     5.590 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[19].rx_bitslice_if_bs/Q[2]
                         net (fo=2, routed)           2.038     7.628    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/check_ms_i/sync_stage_i5/data_to_fabric_rx_data11_p[2]
    SLICE_X57Y19         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.156     4.166    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/check_ms_i/sync_stage_i5/CLK
    SLICE_X57Y19         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[2]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[21].rx_bitslice_if_bs/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[5].Bank1_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.695ns  (logic 0.725ns (26.902%)  route 1.970ns (73.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    4.867ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.623ns (routing 0.688ns, distribution 1.935ns)
  Clock Net Delay (Destination): 2.163ns (routing 0.633ns, distribution 1.530ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.623     4.867    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_top_inst/u_rx_bs/app_clk
    BITSLICE_RX_TX_X1Y21 RX_BITSLICE                                  r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[21].rx_bitslice_if_bs/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y21 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[1])
                                                      0.725     5.592 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[21].rx_bitslice_if_bs/Q[1]
                         net (fo=2, routed)           1.970     7.562    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[5].Bank1_iod/check_ms_i/sync_stage_i5/data_to_fabric_rx_data5_p[1]
    SLICE_X58Y23         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[5].Bank1_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.163     4.173    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[5].Bank1_iod/check_ms_i/sync_stage_i5/CLK
    SLICE_X58Y23         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[5].Bank1_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[1]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[2].rx_bitslice_if_bs/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.562ns  (logic 0.838ns (32.709%)  route 1.724ns (67.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.172ns
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.647ns (routing 0.688ns, distribution 1.959ns)
  Clock Net Delay (Destination): 2.162ns (routing 0.633ns, distribution 1.529ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.647     4.891    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/app_clk
    BITSLICE_RX_TX_X1Y54 RX_BITSLICE                                  r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[2].rx_bitslice_if_bs/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y54 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[4])
                                                      0.838     5.729 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[2].rx_bitslice_if_bs/Q[4]
                         net (fo=2, routed)           1.724     7.453    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/sync_stage_i5/data_to_fabric_rx_data7_p[4]
    SLICE_X48Y58         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.162     4.172    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/sync_stage_i5/CLK
    SLICE_X48Y58         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[7].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[4]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[17].rx_bitslice_if_bs/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.326ns  (logic 0.710ns (30.525%)  route 1.616ns (69.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.632ns (routing 0.688ns, distribution 1.944ns)
  Clock Net Delay (Destination): 2.188ns (routing 0.633ns, distribution 1.555ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.632     4.876    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/app_clk
    BITSLICE_RX_TX_X1Y69 RX_BITSLICE                                  r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[17].rx_bitslice_if_bs/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y69 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[3])
                                                      0.710     5.586 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[17].rx_bitslice_if_bs/Q[3]
                         net (fo=2, routed)           1.616     7.202    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/check_ms_i/sync_stage_i5/data_to_fabric_rx_data8_p[3]
    SLICE_X59Y80         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.188     4.198    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/check_ms_i/sync_stage_i5/CLK
    SLICE_X59Y80         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[3]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[34].rx_bitslice_if_bs/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.199ns  (logic 0.852ns (38.745%)  route 1.347ns (61.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.170ns
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.640ns (routing 0.688ns, distribution 1.952ns)
  Clock Net Delay (Destination): 2.160ns (routing 0.633ns, distribution 1.527ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.640     4.884    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/app_clk
    BITSLICE_RX_TX_X1Y86 RX_BITSLICE                                  r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[34].rx_bitslice_if_bs/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y86 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[6])
                                                      0.852     5.736 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[34].rx_bitslice_if_bs/Q[6]
                         net (fo=2, routed)           1.347     7.083    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/sync_stage_i5/data_to_fabric_rx_data1_p[6]
    SLICE_X48Y106        FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.160     4.170    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/sync_stage_i5/CLK
    SLICE_X48Y106        FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[1].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[6]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[23].rx_bitslice_if_bs/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[10].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.105ns  (logic 0.838ns (39.810%)  route 1.267ns (60.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns
    Source Clock Delay      (SCD):    4.836ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.592ns (routing 0.688ns, distribution 1.904ns)
  Clock Net Delay (Destination): 2.163ns (routing 0.633ns, distribution 1.530ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.592     4.836    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/app_clk
    BITSLICE_RX_TX_X1Y75 RX_BITSLICE                                  r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[23].rx_bitslice_if_bs/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y75 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[7])
                                                      0.838     5.674 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[23].rx_bitslice_if_bs/Q[7]
                         net (fo=2, routed)           1.267     6.941    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[10].Bank3_iod/check_ms_i/sync_stage_i5/data_to_fabric_rx_data10_p[7]
    SLICE_X58Y88         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[10].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.163     4.173    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[10].Bank3_iod/check_ms_i/sync_stage_i5/CLK
    SLICE_X58Y88         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[10].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[7]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[10].rx_bitslice_if_bs/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[6].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.085ns  (logic 0.934ns (44.796%)  route 1.151ns (55.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns
    Source Clock Delay      (SCD):    4.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 0.688ns, distribution 1.922ns)
  Clock Net Delay (Destination): 2.174ns (routing 0.633ns, distribution 1.541ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.610     4.854    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/app_clk
    BITSLICE_RX_TX_X1Y62 RX_BITSLICE                                  r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[10].rx_bitslice_if_bs/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y62 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[4])
                                                      0.934     5.788 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[10].rx_bitslice_if_bs/Q[4]
                         net (fo=2, routed)           1.151     6.939    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[6].Bank3_iod/check_ms_i/sync_stage_i5/data_to_fabric_rx_data6_p[4]
    SLICE_X57Y71         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[6].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.174     4.184    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[6].Bank3_iod/check_ms_i/sync_stage_i5/CLK
    SLICE_X57Y71         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[6].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[4]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[10].rx_bitslice_if_bs/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[6].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.084ns  (logic 0.911ns (43.714%)  route 1.173ns (56.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.186ns
    Source Clock Delay      (SCD):    4.854ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 0.688ns, distribution 1.922ns)
  Clock Net Delay (Destination): 2.176ns (routing 0.633ns, distribution 1.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.610     4.854    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/app_clk
    BITSLICE_RX_TX_X1Y62 RX_BITSLICE                                  r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[10].rx_bitslice_if_bs/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y62 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[6])
                                                      0.911     5.765 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[10].rx_bitslice_if_bs/Q[6]
                         net (fo=2, routed)           1.173     6.938    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[6].Bank3_iod/check_ms_i/sync_stage_i5/data_to_fabric_rx_data6_p[6]
    SLICE_X57Y71         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[6].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.176     4.186    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[6].Bank3_iod/check_ms_i/sync_stage_i5/CLK
    SLICE_X57Y71         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[6].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[6]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[15].rx_bitslice_if_bs/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.058ns  (logic 0.864ns (41.983%)  route 1.194ns (58.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.176ns
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.632ns (routing 0.688ns, distribution 1.944ns)
  Clock Net Delay (Destination): 2.166ns (routing 0.633ns, distribution 1.533ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.632     4.876    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_top_inst/u_rx_bs/app_clk
    BITSLICE_RX_TX_X1Y15 RX_BITSLICE                                  r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[15].rx_bitslice_if_bs/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y15 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[6])
                                                      0.864     5.740 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[15].rx_bitslice_if_bs/Q[6]
                         net (fo=2, routed)           1.194     6.934    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/check_ms_i/sync_stage_i5/data_to_fabric_rx_data8_p[6]
    SLICE_X53Y9          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.166     4.176    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/check_ms_i/sync_stage_i5/CLK
    SLICE_X53Y9          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[8].Bank1_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[6]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[13].rx_bitslice_if_bs/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[0].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.992ns  (logic 0.818ns (41.064%)  route 1.174ns (58.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.629ns (routing 0.688ns, distribution 1.941ns)
  Clock Net Delay (Destination): 2.185ns (routing 0.633ns, distribution 1.552ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.629     4.873    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/app_clk
    BITSLICE_RX_TX_X1Y65 RX_BITSLICE                                  r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[13].rx_bitslice_if_bs/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y65 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[2])
                                                      0.818     5.691 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[13].rx_bitslice_if_bs/Q[2]
                         net (fo=2, routed)           1.174     6.865    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[0].Bank3_iod/check_ms_i/sync_stage_i5/data_to_fabric_rx_data0_p[2]
    SLICE_X55Y71         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[0].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.185     4.195    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[0].Bank3_iod/check_ms_i/sync_stage_i5/CLK
    SLICE_X55Y71         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[0].Bank3_iod/check_ms_i/sync_stage_i5/sync_flop_0_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.048ns (33.103%)  route 0.097ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.903ns (routing 0.310ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.344ns, distribution 0.732ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.903     1.819    <hidden>
    SLICE_X24Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.867 r  <hidden>
                         net (fo=2, routed)           0.097     1.964    <hidden>
    SLICE_X24Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.076     2.128    <hidden>
    SLICE_X24Y63         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.048ns (30.573%)  route 0.109ns (69.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.904ns (routing 0.310ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.344ns, distribution 0.730ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.904     1.820    <hidden>
    SLICE_X26Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.868 r  <hidden>
                         net (fo=1, routed)           0.109     1.977    <hidden>
    SLICE_X26Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.074     2.126    <hidden>
    SLICE_X26Y65         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.049ns (31.210%)  route 0.108ns (68.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.904ns (routing 0.310ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.344ns, distribution 0.730ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.904     1.820    <hidden>
    SLICE_X26Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.869 r  <hidden>
                         net (fo=1, routed)           0.108     1.977    <hidden>
    SLICE_X26Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.074     2.126    <hidden>
    SLICE_X26Y64         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.049ns (29.518%)  route 0.117ns (70.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.900ns (routing 0.310ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.344ns, distribution 0.723ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.900     1.816    <hidden>
    SLICE_X23Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y66         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.865 r  <hidden>
                         net (fo=1, routed)           0.117     1.982    <hidden>
    SLICE_X23Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.067     2.119    <hidden>
    SLICE_X23Y64         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.049ns (28.488%)  route 0.123ns (71.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.900ns (routing 0.310ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.344ns, distribution 0.730ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.900     1.816    <hidden>
    SLICE_X24Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y72         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.865 r  <hidden>
                         net (fo=2, routed)           0.123     1.988    <hidden>
    SLICE_X24Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.074     2.126    <hidden>
    SLICE_X24Y72         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.310ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.344ns, distribution 0.733ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.905     1.821    <hidden>
    SLICE_X24Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.870 r  <hidden>
                         net (fo=2, routed)           0.120     1.990    <hidden>
    SLICE_X24Y60         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.077     2.129    <hidden>
    SLICE_X24Y60         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.310ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.344ns, distribution 0.733ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.906     1.822    <hidden>
    SLICE_X26Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y65         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.871 r  <hidden>
                         net (fo=2, routed)           0.120     1.991    <hidden>
    SLICE_X26Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.077     2.129    <hidden>
    SLICE_X26Y65         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[26]/C
                            (rising edge-triggered cell FDPE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.310ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.344ns, distribution 0.724ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.888     1.804    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/app_clk
    SLICE_X23Y75         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y75         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.853 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i0/sync_clk_rst_fo_r_reg[26]/Q
                         net (fo=2, routed)           0.143     1.996    <hidden>
    SLICE_X24Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.068     2.120    <hidden>
    SLICE_X24Y76         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.048ns (26.667%)  route 0.132ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.900ns (routing 0.310ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.344ns, distribution 0.729ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.900     1.816    <hidden>
    SLICE_X24Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y66         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.864 r  <hidden>
                         net (fo=21, routed)          0.132     1.996    <hidden>
    SLICE_X24Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.073     2.125    <hidden>
    SLICE_X24Y63         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.183ns  (logic 0.048ns (26.229%)  route 0.135ns (73.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.310ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.344ns, distribution 0.729ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.898     1.814    <hidden>
    SLICE_X24Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y66         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.862 r  <hidden>
                         net (fo=1, routed)           0.135     1.997    <hidden>
    SLICE_X24Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.073     2.125    <hidden>
    SLICE_X24Y65         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0

Max Delay            79 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.982ns  (logic 0.116ns (11.813%)  route 0.866ns (88.187%))
  Logic Levels:           0  
  Clock Path Skew:        -3.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns
    Source Clock Delay      (SCD):    7.874ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.900ns (routing 1.298ns, distribution 1.602ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.633ns, distribution 1.269ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.900     7.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X36Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     7.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/Q
                         net (fo=6, routed)           0.866     8.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/p_1_in1_in
    SLICE_X28Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.902     3.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X28Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.926ns  (logic 0.445ns (48.056%)  route 0.481ns (51.944%))
  Logic Levels:           0  
  Clock Path Skew:        -3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.947ns
    Source Clock Delay      (SCD):    7.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.894ns (routing 1.298ns, distribution 1.596ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.633ns, distribution 1.304ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.894     7.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X37Y67         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.445     8.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/O
                         net (fo=1, routed)           0.481     8.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X36Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.937     3.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.870ns  (logic 0.422ns (48.506%)  route 0.448ns (51.494%))
  Logic Levels:           0  
  Clock Path Skew:        -3.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.947ns
    Source Clock Delay      (SCD):    7.920ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.946ns (routing 1.298ns, distribution 1.648ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.633ns, distribution 1.304ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.946     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X37Y68         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.422     8.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/O
                         net (fo=1, routed)           0.448     8.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X36Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.937     3.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.892ns  (logic 0.445ns (49.888%)  route 0.447ns (50.112%))
  Logic Levels:           0  
  Clock Path Skew:        -3.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns
    Source Clock Delay      (SCD):    7.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.894ns (routing 1.298ns, distribution 1.596ns)
  Clock Net Delay (Destination): 1.939ns (routing 0.633ns, distribution 1.306ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.894     7.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X37Y67         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.445     8.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/O
                         net (fo=1, routed)           0.447     8.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X36Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.939     3.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.826ns  (logic 0.458ns (55.448%)  route 0.368ns (44.552%))
  Logic Levels:           0  
  Clock Path Skew:        -3.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.947ns
    Source Clock Delay      (SCD):    7.920ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.946ns (routing 1.298ns, distribution 1.648ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.633ns, distribution 1.304ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.946     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X37Y68         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y68         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.458     8.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/O
                         net (fo=1, routed)           0.368     8.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X36Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.937     3.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.858ns  (logic 0.419ns (48.835%)  route 0.439ns (51.166%))
  Logic Levels:           0  
  Clock Path Skew:        -3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.947ns
    Source Clock Delay      (SCD):    7.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.894ns (routing 1.298ns, distribution 1.596ns)
  Clock Net Delay (Destination): 1.937ns (routing 0.633ns, distribution 1.304ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.894     7.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X37Y67         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.419     8.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.439     8.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X36Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.937     3.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.820ns  (logic 0.117ns (14.268%)  route 0.703ns (85.732%))
  Logic Levels:           0  
  Clock Path Skew:        -3.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns
    Source Clock Delay      (SCD):    7.902ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.928ns (routing 1.298ns, distribution 1.630ns)
  Clock Net Delay (Destination): 1.908ns (routing 0.633ns, distribution 1.275ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.928     7.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X28Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     8.019 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.703     8.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X29Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.908     3.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X29Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.852ns  (logic 0.413ns (48.474%)  route 0.439ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        -3.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns
    Source Clock Delay      (SCD):    7.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.894ns (routing 1.298ns, distribution 1.596ns)
  Clock Net Delay (Destination): 1.939ns (routing 0.633ns, distribution 1.306ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.894     7.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X37Y67         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.413     8.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.439     8.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X36Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.939     3.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.847ns  (logic 0.413ns (48.760%)  route 0.434ns (51.240%))
  Logic Levels:           0  
  Clock Path Skew:        -3.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns
    Source Clock Delay      (SCD):    7.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.894ns (routing 1.298ns, distribution 1.596ns)
  Clock Net Delay (Destination): 1.939ns (routing 0.633ns, distribution 1.306ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.894     7.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X37Y67         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.413     8.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.434     8.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X36Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.939     3.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X36Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.826ns  (logic 0.117ns (14.165%)  route 0.709ns (85.835%))
  Logic Levels:           0  
  Clock Path Skew:        -3.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns
    Source Clock Delay      (SCD):    7.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.909ns (routing 1.298ns, distribution 1.611ns)
  Clock Net Delay (Destination): 1.923ns (routing 0.633ns, distribution 1.290ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.891     4.891    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.909     7.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X33Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     8.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/Q
                         net (fo=6, routed)           0.709     8.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp
    SLICE_X33Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.923     3.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X33Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.049ns (34.266%)  route 0.094ns (65.734%))
  Logic Levels:           0  
  Clock Path Skew:        -1.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.309ns (routing 0.606ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.344ns, distribution 0.731ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.309     3.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X33Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     3.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.094     3.998    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X33Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.075     2.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X33Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.048ns (30.968%)  route 0.107ns (69.032%))
  Logic Levels:           0  
  Clock Path Skew:        -1.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    3.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.320ns (routing 0.606ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.344ns, distribution 0.744ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.320     3.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X32Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     3.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.107     4.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[2]
    SLICE_X32Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.088     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.152ns  (logic 0.048ns (31.579%)  route 0.104ns (68.421%))
  Logic Levels:           0  
  Clock Path Skew:        -1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.325ns (routing 0.606ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.344ns, distribution 0.716ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.325     3.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     3.919 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]/Q
                         net (fo=2, routed)           0.104     4.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[19]
    SLICE_X27Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.060     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X27Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[19]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.158ns  (logic 0.048ns (30.380%)  route 0.110ns (69.620%))
  Logic Levels:           0  
  Clock Path Skew:        -1.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    3.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.320ns (routing 0.606ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.344ns, distribution 0.744ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.320     3.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X32Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.110     4.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[1]
    SLICE_X32Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.088     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X32Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.151ns  (logic 0.049ns (32.450%)  route 0.102ns (67.550%))
  Logic Levels:           0  
  Clock Path Skew:        -1.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.328ns (routing 0.606ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.344ns, distribution 0.723ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.328     3.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X28Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     3.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.102     4.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X27Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.067     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X27Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.049ns (31.613%)  route 0.106ns (68.387%))
  Logic Levels:           0  
  Clock Path Skew:        -1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.325ns (routing 0.606ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.344ns, distribution 0.719ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.325     3.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     3.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.106     4.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[1]
    SLICE_X27Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.063     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X27Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.048ns (29.814%)  route 0.113ns (70.186%))
  Logic Levels:           0  
  Clock Path Skew:        -1.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.324ns (routing 0.606ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.344ns, distribution 0.708ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.324     3.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.918 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.113     4.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[2]
    SLICE_X27Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.052     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X27Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.048ns (30.573%)  route 0.109ns (69.427%))
  Logic Levels:           0  
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    3.875ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.329ns (routing 0.606ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.344ns, distribution 0.727ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.329     3.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X28Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     3.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.109     4.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[4]
    SLICE_X28Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.071     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X28Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.162ns  (logic 0.049ns (30.247%)  route 0.113ns (69.753%))
  Logic Levels:           0  
  Clock Path Skew:        -1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.325ns (routing 0.606ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.344ns, distribution 0.716ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.325     3.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y74         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     3.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.113     4.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X27Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.060     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X27Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.049ns (28.655%)  route 0.122ns (71.345%))
  Logic Levels:           0  
  Clock Path Skew:        -1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.316ns (routing 0.606ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.344ns, distribution 0.721ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.519     2.519    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.316     3.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X30Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.122     4.033    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp
    SLICE_X30Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.052 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.065     2.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X30Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  riu_clk_mmcm_1
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0

Max Delay            79 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/sync_stage_i3/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.197ns  (logic 0.435ns (13.607%)  route 2.762ns (86.393%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        4.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.169ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.595ns (routing 0.899ns, distribution 1.696ns)
  Clock Net Delay (Destination): 2.159ns (routing 0.633ns, distribution 1.526ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.595    -0.378    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/riu_clk
    SLICE_X11Y45         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118    -0.260 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_1_reg[2]/Q
                         net (fo=1, routed)           0.690     0.430    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_1[2]
    SLICE_X26Y52         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     0.615 f  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/src_data_inferred_i_2__2/O
                         net (fo=1, routed)           0.125     0.740    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/src_data_inferred_i_2__2_n_0
    SLICE_X26Y52         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.132     0.872 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/src_data_inferred_i_1__41/O
                         net (fo=5, routed)           1.947     2.819    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/sync_stage_i3/sync_flop_0_reg[0]_0[0]
    SLICE_X54Y82         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/sync_stage_i3/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.159     4.169    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/sync_stage_i3/CLK
    SLICE_X54Y82         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/sync_stage_i3/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/sync_stage_i3/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.734ns  (logic 0.435ns (15.911%)  route 2.299ns (84.089%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        4.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.174ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.595ns (routing 0.899ns, distribution 1.696ns)
  Clock Net Delay (Destination): 2.164ns (routing 0.633ns, distribution 1.531ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.595    -0.378    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/riu_clk
    SLICE_X11Y45         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118    -0.260 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_1_reg[2]/Q
                         net (fo=1, routed)           0.690     0.430    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_1[2]
    SLICE_X26Y52         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     0.615 f  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/src_data_inferred_i_2__2/O
                         net (fo=1, routed)           0.125     0.740    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/src_data_inferred_i_2__2_n_0
    SLICE_X26Y52         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.132     0.872 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/src_data_inferred_i_1__41/O
                         net (fo=5, routed)           1.484     2.356    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/sync_stage_i3/sync_flop_0_reg[0]_0[0]
    SLICE_X56Y39         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/sync_stage_i3/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.164     4.174    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/sync_stage_i3/CLK
    SLICE_X56Y39         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/sync_stage_i3/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/sync_stage_i3/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.208ns  (logic 0.435ns (19.701%)  route 1.773ns (80.299%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        4.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.595ns (routing 0.899ns, distribution 1.696ns)
  Clock Net Delay (Destination): 1.973ns (routing 0.633ns, distribution 1.340ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.595    -0.378    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/riu_clk
    SLICE_X11Y45         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118    -0.260 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_1_reg[2]/Q
                         net (fo=1, routed)           0.690     0.430    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_1[2]
    SLICE_X26Y52         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     0.615 f  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/src_data_inferred_i_2__2/O
                         net (fo=1, routed)           0.125     0.740    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/src_data_inferred_i_2__2_n_0
    SLICE_X26Y52         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.132     0.872 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/src_data_inferred_i_1__41/O
                         net (fo=5, routed)           0.958     1.830    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/sync_stage_i3/sync_flop_0_reg[0]_0[0]
    SLICE_X16Y83         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/sync_stage_i3/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.973     3.983    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/sync_stage_i3/CLK
    SLICE_X16Y83         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/sync_stage_i3/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/sync_stage_i3/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.981ns  (logic 0.435ns (21.959%)  route 1.546ns (78.041%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        4.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.595ns (routing 0.899ns, distribution 1.696ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.633ns, distribution 1.330ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.595    -0.378    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/riu_clk
    SLICE_X11Y45         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118    -0.260 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_1_reg[2]/Q
                         net (fo=1, routed)           0.690     0.430    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_1[2]
    SLICE_X26Y52         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     0.615 f  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/src_data_inferred_i_2__2/O
                         net (fo=1, routed)           0.125     0.740    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/src_data_inferred_i_2__2_n_0
    SLICE_X26Y52         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.132     0.872 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/src_data_inferred_i_1__41/O
                         net (fo=5, routed)           0.731     1.603    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/sync_stage_i3/sync_flop_0_reg[0]_0[0]
    SLICE_X17Y40         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/sync_stage_i3/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.963     3.973    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/sync_stage_i3/CLK
    SLICE_X17Y40         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/sync_stage_i3/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.765ns  (logic 0.113ns (6.402%)  route 1.652ns (93.598%))
  Logic Levels:           0  
  Clock Path Skew:        4.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.624ns (routing 0.899ns, distribution 1.725ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.633ns, distribution 1.351ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.624    -0.349    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/rx_clk
    SLICE_X6Y14          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113    -0.236 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg/Q
                         net (fo=16, routed)          1.652     1.416    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/out
    SLICE_X11Y44         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.984     3.994    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/app_clk
    SLICE_X11Y44         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.907ns  (logic 0.114ns (5.978%)  route 1.793ns (94.022%))
  Logic Levels:           0  
  Clock Path Skew:        4.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.948ns
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.197ns (routing 0.899ns, distribution 1.298ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.633ns, distribution 1.305ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.197    -0.776    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/rx_clk
    SLICE_X54Y81         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.662 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg/Q
                         net (fo=16, routed)          1.793     1.131    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/out
    SLICE_X42Y64         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.938     3.948    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/app_clk
    SLICE_X42Y64         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.864ns  (logic 0.114ns (6.116%)  route 1.750ns (93.884%))
  Logic Levels:           0  
  Clock Path Skew:        4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.153ns (routing 0.899ns, distribution 1.254ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.633ns, distribution 1.296ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.153    -0.820    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/rx_clk
    SLICE_X51Y19         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    -0.706 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg/Q
                         net (fo=16, routed)          1.750     1.044    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/out
    SLICE_X43Y46         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.929     3.939    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/app_clk
    SLICE_X43Y46         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[12].Bank3_iod/rx_bitslice_en_vtc_reg/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[12].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.175ns  (logic 0.113ns (9.617%)  route 1.062ns (90.383%))
  Logic Levels:           0  
  Clock Path Skew:        4.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.474ns (routing 0.899ns, distribution 1.575ns)
  Clock Net Delay (Destination): 2.144ns (routing 0.633ns, distribution 1.511ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.474    -0.499    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[12].Bank3_iod/riu_clk
    SLICE_X47Y84         FDPE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[12].Bank3_iod/rx_bitslice_en_vtc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.113    -0.386 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[12].Bank3_iod/rx_bitslice_en_vtc_reg/Q
                         net (fo=3, routed)           1.062     0.676    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[12].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]_0[0]
    SLICE_X51Y90         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[12].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.144     4.154    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[12].Bank3_iod/check_ms_i/sync_stage_i4/CLK
    SLICE_X51Y90         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[12].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.994ns  (logic 0.113ns (11.368%)  route 0.881ns (88.632%))
  Logic Levels:           0  
  Clock Path Skew:        4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.647ns (routing 0.899ns, distribution 1.748ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.633ns, distribution 1.342ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.647    -0.326    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/rx_clk
    SLICE_X0Y59          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113    -0.213 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg/Q
                         net (fo=16, routed)          0.881     0.668    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/out
    SLICE_X11Y52         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.975     3.985    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/app_clk
    SLICE_X11Y52         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/rx_bitslice_en_vtc_reg/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.978ns  (logic 0.114ns (11.656%)  route 0.864ns (88.344%))
  Logic Levels:           0  
  Clock Path Skew:        4.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.659ns (routing 0.899ns, distribution 1.760ns)
  Clock Net Delay (Destination): 1.986ns (routing 0.633ns, distribution 1.353ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.659    -0.314    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/riu_clk
    SLICE_X3Y68          FDPE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/rx_bitslice_en_vtc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    -0.200 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/rx_bitslice_en_vtc_reg/Q
                         net (fo=3, routed)           0.864     0.664    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]_0[0]
    SLICE_X4Y94          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     2.010 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       1.986     3.996    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/check_ms_i/sync_stage_i4/CLK
    SLICE_X4Y94          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[1].Bank1_iod/rx_bitslice_en_vtc_reg/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[1].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.309ns  (logic 0.104ns (33.657%)  route 0.205ns (66.343%))
  Logic Levels:           0  
  Clock Path Skew:        5.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.664ns
    Source Clock Delay      (SCD):    -1.252ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      1.945ns (routing 0.829ns, distribution 1.116ns)
  Clock Net Delay (Destination): 2.420ns (routing 0.688ns, distribution 1.732ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.945    -1.252    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[1].Bank1_iod/riu_clk
    SLICE_X50Y44         FDPE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[1].Bank1_iod/rx_bitslice_en_vtc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.104    -1.148 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[1].Bank1_iod/rx_bitslice_en_vtc_reg/Q
                         net (fo=3, routed)           0.205    -0.943    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[1].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]_0[0]
    SLICE_X51Y44         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[1].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.420     4.664    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[1].Bank1_iod/check_ms_i/sync_stage_i4/CLK
    SLICE_X51Y44         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[1].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[9].Bank1_iod/rx_bitslice_en_vtc_reg/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[9].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.341ns  (logic 0.104ns (30.499%)  route 0.237ns (69.501%))
  Logic Levels:           0  
  Clock Path Skew:        5.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.687ns
    Source Clock Delay      (SCD):    -1.283ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      1.914ns (routing 0.829ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.443ns (routing 0.688ns, distribution 1.755ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.914    -1.283    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[9].Bank1_iod/riu_clk
    SLICE_X53Y29         FDPE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[9].Bank1_iod/rx_bitslice_en_vtc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y29         FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.104    -1.179 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[9].Bank1_iod/rx_bitslice_en_vtc_reg/Q
                         net (fo=3, routed)           0.237    -0.942    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[9].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]_0[0]
    SLICE_X53Y26         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[9].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.443     4.687    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[9].Bank1_iod/check_ms_i/sync_stage_i4/CLK
    SLICE_X53Y26         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[9].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[4].Bank3_iod/rx_bitslice_en_vtc_reg/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[4].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.352ns  (logic 0.104ns (29.545%)  route 0.248ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        5.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.677ns
    Source Clock Delay      (SCD):    -1.237ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      1.960ns (routing 0.829ns, distribution 1.131ns)
  Clock Net Delay (Destination): 2.433ns (routing 0.688ns, distribution 1.745ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.960    -1.237    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[4].Bank3_iod/riu_clk
    SLICE_X51Y98         FDPE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[4].Bank3_iod/rx_bitslice_en_vtc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.104    -1.133 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[4].Bank3_iod/rx_bitslice_en_vtc_reg/Q
                         net (fo=3, routed)           0.248    -0.885    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[4].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]_0[0]
    SLICE_X51Y105        FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[4].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.433     4.677    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[4].Bank3_iod/check_ms_i/sync_stage_i4/CLK
    SLICE_X51Y105        FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[4].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/rx_bitslice_en_vtc_reg/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.393ns  (logic 0.103ns (26.209%)  route 0.290ns (73.791%))
  Logic Levels:           0  
  Clock Path Skew:        5.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.668ns
    Source Clock Delay      (SCD):    -1.267ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      1.930ns (routing 0.829ns, distribution 1.101ns)
  Clock Net Delay (Destination): 2.424ns (routing 0.688ns, distribution 1.736ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.930    -1.267    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/riu_clk
    SLICE_X52Y21         FDPE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/rx_bitslice_en_vtc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.103    -1.164 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/rx_bitslice_en_vtc_reg/Q
                         net (fo=3, routed)           0.290    -0.874    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]_0[0]
    SLICE_X56Y21         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.424     4.668    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/check_ms_i/sync_stage_i4/CLK
    SLICE_X56Y21         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[11].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[9].Bank3_iod/rx_bitslice_en_vtc_reg/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[9].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.365ns  (logic 0.104ns (28.493%)  route 0.261ns (71.507%))
  Logic Levels:           0  
  Clock Path Skew:        5.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.672ns
    Source Clock Delay      (SCD):    -1.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      1.967ns (routing 0.829ns, distribution 1.138ns)
  Clock Net Delay (Destination): 2.428ns (routing 0.688ns, distribution 1.740ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.967    -1.230    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[9].Bank3_iod/riu_clk
    SLICE_X55Y77         FDPE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[9].Bank3_iod/rx_bitslice_en_vtc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.104    -1.126 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[9].Bank3_iod/rx_bitslice_en_vtc_reg/Q
                         net (fo=3, routed)           0.261    -0.865    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[9].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]_0[0]
    SLICE_X55Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[9].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.428     4.672    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[9].Bank3_iod/check_ms_i/sync_stage_i4/CLK
    SLICE_X55Y76         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[9].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/rx_bitslice_en_vtc_reg/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.423ns  (logic 0.104ns (24.586%)  route 0.319ns (75.414%))
  Logic Levels:           0  
  Clock Path Skew:        5.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.663ns
    Source Clock Delay      (SCD):    -1.264ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      1.933ns (routing 0.829ns, distribution 1.104ns)
  Clock Net Delay (Destination): 2.419ns (routing 0.688ns, distribution 1.731ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.933    -1.264    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/riu_clk
    SLICE_X52Y42         FDPE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/rx_bitslice_en_vtc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y42         FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.104    -1.160 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/rx_bitslice_en_vtc_reg/Q
                         net (fo=3, routed)           0.319    -0.841    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]_0[0]
    SLICE_X52Y36         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.419     4.663    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/check_ms_i/sync_stage_i4/CLK
    SLICE_X52Y36         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[5].Bank3_iod/rx_bitslice_en_vtc_reg/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[5].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.387ns  (logic 0.103ns (26.615%)  route 0.284ns (73.385%))
  Logic Levels:           0  
  Clock Path Skew:        5.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.693ns
    Source Clock Delay      (SCD):    -1.216ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      1.981ns (routing 0.829ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.449ns (routing 0.688ns, distribution 1.761ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.981    -1.216    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[5].Bank3_iod/riu_clk
    SLICE_X50Y62         FDPE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[5].Bank3_iod/rx_bitslice_en_vtc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.103    -1.113 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[5].Bank3_iod/rx_bitslice_en_vtc_reg/Q
                         net (fo=3, routed)           0.284    -0.829    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[5].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]_0[0]
    SLICE_X50Y56         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[5].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.449     4.693    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[5].Bank3_iod/check_ms_i/sync_stage_i4/CLK
    SLICE_X50Y56         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[5].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[12].Bank1_iod/rx_bitslice_en_vtc_reg/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[12].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.424ns  (logic 0.104ns (24.528%)  route 0.320ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        5.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.693ns
    Source Clock Delay      (SCD):    -1.252ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      1.945ns (routing 0.829ns, distribution 1.116ns)
  Clock Net Delay (Destination): 2.449ns (routing 0.688ns, distribution 1.761ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.945    -1.252    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[12].Bank1_iod/riu_clk
    SLICE_X49Y38         FDPE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[12].Bank1_iod/rx_bitslice_en_vtc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.104    -1.148 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[12].Bank1_iod/rx_bitslice_en_vtc_reg/Q
                         net (fo=3, routed)           0.320    -0.828    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[12].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]_0[0]
    SLICE_X53Y38         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[12].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.449     4.693    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[12].Bank1_iod/check_ms_i/sync_stage_i4/CLK
    SLICE_X53Y38         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[12].Bank1_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/rx_bitslice_en_vtc_reg/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.400ns  (logic 0.103ns (25.750%)  route 0.297ns (74.250%))
  Logic Levels:           0  
  Clock Path Skew:        5.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.666ns
    Source Clock Delay      (SCD):    -1.226ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      1.971ns (routing 0.829ns, distribution 1.142ns)
  Clock Net Delay (Destination): 2.422ns (routing 0.688ns, distribution 1.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.971    -1.226    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/riu_clk
    SLICE_X53Y78         FDPE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/rx_bitslice_en_vtc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.103    -1.123 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/rx_bitslice_en_vtc_reg/Q
                         net (fo=3, routed)           0.297    -0.826    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]_0[0]
    SLICE_X55Y82         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.422     4.666    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/check_ms_i/sync_stage_i4/CLK
    SLICE_X55Y82         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[8].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[11].Bank3_iod/rx_bitslice_en_vtc_reg/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[11].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.460ns  (logic 0.103ns (22.391%)  route 0.357ns (77.609%))
  Logic Levels:           0  
  Clock Path Skew:        5.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.676ns
    Source Clock Delay      (SCD):    -1.230ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      1.967ns (routing 0.829ns, distribution 1.138ns)
  Clock Net Delay (Destination): 2.432ns (routing 0.688ns, distribution 1.744ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.967    -1.230    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[11].Bank3_iod/riu_clk
    SLICE_X55Y77         FDPE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[11].Bank3_iod/rx_bitslice_en_vtc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDPE (Prop_CFF_SLICEM_C_Q)
                                                      0.103    -1.127 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[11].Bank3_iod/rx_bitslice_en_vtc_reg/Q
                         net (fo=3, routed)           0.357    -0.770    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[11].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]_0[0]
    SLICE_X57Y80         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[11].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.432     4.676    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[11].Bank3_iod/check_ms_i/sync_stage_i4/CLK
    SLICE_X57Y80         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[11].Bank3_iod/check_ms_i/sync_stage_i4/sync_flop_0_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  riu_clk_mmcm_1
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.430ns  (logic 0.114ns (26.512%)  route 0.316ns (73.488%))
  Logic Levels:           0  
  Clock Path Skew:        3.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.153ns (routing 0.899ns, distribution 1.254ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.002ns, distribution 1.045ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.153    -0.820    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/rx_clk
    SLICE_X51Y19         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114    -0.706 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/Q
                         net (fo=2, routed)           0.316    -0.390    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/in0[0]
    SLICE_X51Y19         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.265 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.316    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.316 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.102    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.447 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     1.879    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.954 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.047     3.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X51Y19         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.334ns  (logic 0.104ns (31.138%)  route 0.230ns (68.862%))
  Logic Levels:           0  
  Clock Path Skew:        4.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.370ns
    Source Clock Delay      (SCD):    -1.279ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      1.918ns (routing 0.829ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.002ns, distribution 1.181ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.918    -1.279    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/rx_clk
    SLICE_X51Y19         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104    -1.175 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/Q
                         net (fo=2, routed)           0.230    -0.945    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/in0[0]
    SLICE_X51Y19         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.461     0.462 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.552    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.552 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.425    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.599 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.104    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.187 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.183     3.370    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X51Y19         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  riu_clk_mmcm_1
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0_2

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.539ns  (logic 0.113ns (20.965%)  route 0.426ns (79.035%))
  Logic Levels:           0  
  Clock Path Skew:        3.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    -0.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.634ns (routing 0.899ns, distribution 1.735ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.002ns, distribution 1.045ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.634    -0.339    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/rx_clk
    SLICE_X5Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113    -0.226 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/Q
                         net (fo=2, routed)           0.426     0.200    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/in0[0]
    SLICE_X5Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.286     0.287 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.338    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.338 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.469 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     1.901    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.976 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.047     3.023    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X5Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.416ns  (logic 0.104ns (25.000%)  route 0.312ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        4.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.352ns (routing 0.829ns, distribution 1.523ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.002ns, distribution 1.185ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.352    -0.845    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/rx_clk
    SLICE_X5Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104    -0.741 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/Q
                         net (fo=2, routed)           0.312    -0.429    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/in0[0]
    SLICE_X5Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483     0.484 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.574    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.574 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.447    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.621 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.126    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.209 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.187     3.396    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X5Y15          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  riu_clk_mmcm_1
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0_3

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.480ns  (logic 0.113ns (23.542%)  route 0.367ns (76.458%))
  Logic Levels:           0  
  Clock Path Skew:        3.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.207ns (routing 0.899ns, distribution 1.308ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.002ns, distribution 1.044ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.207    -0.766    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/rx_clk
    SLICE_X56Y79         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113    -0.653 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/Q
                         net (fo=2, routed)           0.367    -0.286    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/in0[0]
    SLICE_X56Y79         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.285 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.336    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.336 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.122    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.467 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     1.899    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     1.974 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.046     3.020    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X56Y79         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.375ns  (logic 0.104ns (27.733%)  route 0.271ns (72.267%))
  Logic Levels:           0  
  Clock Path Skew:        4.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    -1.242ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      1.955ns (routing 0.829ns, distribution 1.126ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.002ns, distribution 1.179ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.955    -1.242    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/rx_clk
    SLICE_X56Y79         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104    -1.138 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg/Q
                         net (fo=2, routed)           0.271    -0.867    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/in0[0]
    SLICE_X56Y79         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.481     0.482 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.572    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.572 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.445    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.619 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.207 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.181     3.388    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/pll0_clkout0_out
    SLICE_X56Y79         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_start_fab_cntr_pll0_inst/sync_flop_0_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GEN_PLL_IN_IP_US.pll0_clkout0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            95 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.075ns  (logic 0.114ns (10.605%)  route 0.961ns (89.395%))
  Logic Levels:           0  
  Clock Path Skew:        2.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.565ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.159ns (routing 0.688ns, distribution 1.471ns)
  Clock Net Delay (Destination): 2.597ns (routing 1.188ns, distribution 1.409ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.159     4.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.961     5.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X33Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.597     6.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X33Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.075ns  (logic 0.114ns (10.605%)  route 0.961ns (89.395%))
  Logic Levels:           0  
  Clock Path Skew:        2.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.565ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.159ns (routing 0.688ns, distribution 1.471ns)
  Clock Net Delay (Destination): 2.597ns (routing 1.188ns, distribution 1.409ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.159     4.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.961     5.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X33Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.597     6.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X33Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.075ns  (logic 0.114ns (10.605%)  route 0.961ns (89.395%))
  Logic Levels:           0  
  Clock Path Skew:        2.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.565ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.159ns (routing 0.688ns, distribution 1.471ns)
  Clock Net Delay (Destination): 2.597ns (routing 1.188ns, distribution 1.409ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.159     4.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.961     5.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X33Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.597     6.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X33Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.024ns  (logic 0.413ns (40.332%)  route 0.611ns (59.668%))
  Logic Levels:           0  
  Clock Path Skew:        2.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.593ns
    Source Clock Delay      (SCD):    4.400ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.156ns (routing 0.688ns, distribution 1.468ns)
  Clock Net Delay (Destination): 2.625ns (routing 1.188ns, distribution 1.437ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.156     4.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X31Y65         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.413     4.813 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.611     5.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X31Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.625     6.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.002ns  (logic 0.458ns (45.709%)  route 0.544ns (54.291%))
  Logic Levels:           0  
  Clock Path Skew:        2.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.590ns
    Source Clock Delay      (SCD):    4.413ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.169ns (routing 0.688ns, distribution 1.481ns)
  Clock Net Delay (Destination): 2.622ns (routing 1.188ns, distribution 1.434ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.169     4.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X31Y66         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.458     4.871 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/O
                         net (fo=1, routed)           0.544     5.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X32Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.622     6.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X32Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.009ns  (logic 0.114ns (11.298%)  route 0.895ns (88.702%))
  Logic Levels:           0  
  Clock Path Skew:        2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.584ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.159ns (routing 0.688ns, distribution 1.471ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.188ns, distribution 1.428ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.159     4.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.895     5.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X28Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.616     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.009ns  (logic 0.114ns (11.298%)  route 0.895ns (88.702%))
  Logic Levels:           0  
  Clock Path Skew:        2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.584ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.159ns (routing 0.688ns, distribution 1.471ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.188ns, distribution 1.428ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.159     4.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.895     5.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X28Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.616     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.009ns  (logic 0.114ns (11.298%)  route 0.895ns (88.702%))
  Logic Levels:           0  
  Clock Path Skew:        2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.584ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.159ns (routing 0.688ns, distribution 1.471ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.188ns, distribution 1.428ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.159     4.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.895     5.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X28Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.616     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.009ns  (logic 0.114ns (11.298%)  route 0.895ns (88.702%))
  Logic Levels:           0  
  Clock Path Skew:        2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.584ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.159ns (routing 0.688ns, distribution 1.471ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.188ns, distribution 1.428ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.159     4.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.895     5.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X28Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.616     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.009ns  (logic 0.114ns (11.298%)  route 0.895ns (88.702%))
  Logic Levels:           0  
  Clock Path Skew:        2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.584ns
    Source Clock Delay      (SCD):    4.403ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.159ns (routing 0.688ns, distribution 1.471ns)
  Clock Net Delay (Destination): 2.616ns (routing 1.188ns, distribution 1.428ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.159     4.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.895     5.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X28Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.616     6.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X28Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.049ns (26.064%)  route 0.139ns (73.936%))
  Logic Levels:           0  
  Clock Path Skew:        3.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.902ns (routing 0.310ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.671ns, distribution 0.846ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.902     1.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X30Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.867 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.139     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X30Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.517     4.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X30Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.049ns (26.064%)  route 0.139ns (73.936%))
  Logic Levels:           0  
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.916ns (routing 0.310ns, distribution 0.606ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.671ns, distribution 0.835ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.916     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X33Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.139     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X33Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.506     4.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X33Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.049ns (26.203%)  route 0.138ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        3.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.920ns (routing 0.310ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.671ns, distribution 0.846ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.920     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.138     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst
    SLICE_X33Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.517     4.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X33Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.049ns (26.064%)  route 0.139ns (73.936%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.921ns (routing 0.310ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.671ns, distribution 0.855ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.921     1.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X32Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.139     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X32Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.526     4.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X32Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        3.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.919ns (routing 0.310ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.671ns, distribution 0.857ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.919     1.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X32Y70         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.142     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X32Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.528     4.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X32Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        3.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.920ns (routing 0.310ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.671ns, distribution 0.849ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.920     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X33Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.142     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X33Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.520     4.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X33Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.049ns (23.671%)  route 0.158ns (76.329%))
  Logic Levels:           0  
  Clock Path Skew:        3.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.904ns (routing 0.310ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.671ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.904     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X28Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.158     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y68         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.546     4.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y68         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.049ns (23.671%)  route 0.158ns (76.329%))
  Logic Levels:           0  
  Clock Path Skew:        3.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.904ns (routing 0.310ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.671ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.904     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X28Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.158     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y68         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.546     4.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y68         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.049ns (23.671%)  route 0.158ns (76.329%))
  Logic Levels:           0  
  Clock Path Skew:        3.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.904ns (routing 0.310ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.671ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.904     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X28Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.158     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X31Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.546     4.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X31Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.049ns (23.671%)  route 0.158ns (76.329%))
  Logic Levels:           0  
  Clock Path Skew:        3.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.950ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.904ns (routing 0.310ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.671ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.904     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X28Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.869 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.158     2.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X31Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.546     4.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X31Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  riu_clk_mmcm_1

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/PRE
                            (recovery check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.961ns  (logic 0.873ns (10.963%)  route 7.088ns (89.037%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 2.394ns (routing 0.829ns, distribution 1.565ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.830     0.830 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.922    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.965 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         6.996     7.961    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sw_rst
    SLICE_X7Y64          FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.394    -0.803    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X7Y64          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[1]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[4]/PRE
                            (recovery check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.903ns  (logic 0.873ns (11.043%)  route 7.030ns (88.957%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 2.350ns (routing 0.829ns, distribution 1.521ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.830     0.830 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.922    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.965 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         6.938     7.903    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sw_rst
    SLICE_X6Y18          FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[4]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.350    -0.847    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X6Y18          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[4]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[0]/PRE
                            (recovery check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.495ns  (logic 0.873ns (11.644%)  route 6.622ns (88.356%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 2.347ns (routing 0.829ns, distribution 1.518ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.830     0.830 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.922    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.965 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         6.530     7.495    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sw_rst
    SLICE_X6Y57          FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.347    -0.850    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X6Y57          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[0]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[5]/PRE
                            (recovery check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.009ns  (logic 0.873ns (12.452%)  route 6.136ns (87.548%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 2.343ns (routing 0.829ns, distribution 1.514ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.830     0.830 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.922    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.965 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         6.044     7.009    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sw_rst
    SLICE_X6Y45          FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[5]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.343    -0.854    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X6Y45          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[5]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r_reg[0]/CLR
                            (recovery check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.864ns  (logic 0.873ns (14.883%)  route 4.991ns (85.117%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 2.250ns (routing 0.829ns, distribution 1.421ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.830     0.830 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.922    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.965 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         4.899     5.864    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sw_rst
    SLICE_X34Y51         FDCE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.250    -0.947    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/CLK
    SLICE_X34Y51         FDCE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sync_clk_rst_fo_r_reg[0]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/PRE
                            (recovery check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.623ns  (logic 0.873ns (15.521%)  route 4.750ns (84.479%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 2.204ns (routing 0.829ns, distribution 1.375ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.830     0.830 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.922    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.965 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         4.658     5.623    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sw_rst
    SLICE_X45Y41         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.204    -0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X45Y41         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[3]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[2]/PRE
                            (recovery check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.444ns  (logic 0.873ns (16.031%)  route 4.571ns (83.969%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.923ns (routing 0.829ns, distribution 1.094ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.830     0.830 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.922    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.965 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         4.479     5.444    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sw_rst
    SLICE_X53Y21         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.923    -1.274    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X53Y21         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[2]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/synced_async_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.141ns  (logic 0.873ns (16.976%)  route 4.268ns (83.024%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 2.190ns (routing 0.829ns, distribution 1.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.830     0.830 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.922    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.965 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         4.176     5.141    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sw_rst
    SLICE_X46Y50         FDCE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/synced_async_rst_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.190    -1.007    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/CLK
    SLICE_X46Y50         FDCE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/synced_async_rst_r_reg[0]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/synced_async_rst_r_reg[1]/CLR
                            (recovery check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.141ns  (logic 0.873ns (16.976%)  route 4.268ns (83.024%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 2.190ns (routing 0.829ns, distribution 1.361ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.830     0.830 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.922    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.965 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         4.176     5.141    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/sw_rst
    SLICE_X46Y50         FDCE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/synced_async_rst_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.190    -1.007    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/CLK
    SLICE_X46Y50         FDCE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i3/synced_async_rst_r_reg[1]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[6]/PRE
                            (recovery check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.014ns  (logic 0.873ns (17.406%)  route 4.141ns (82.594%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -1.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.971ns (routing 0.829ns, distribution 1.142ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.830     0.830 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.922    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.965 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         4.049     5.014    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sw_rst
    SLICE_X54Y77         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[6]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.971    -1.226    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X54Y77         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.000ns (0.000%)  route 0.327ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.119ns (routing 0.490ns, distribution 0.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X1Y1       PLLE3_ADV                    0.000     0.000 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=3, routed)           0.327     0.327    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/pll0_locked_out
    SLICE_X51Y21         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.119    -0.735    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/rx_clk
    SLICE_X51Y21         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.000ns (0.000%)  route 0.356ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.408ns (routing 0.490ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X0Y3       PLLE3_ADV                    0.000     0.000 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=4, routed)           0.356     0.356    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/pll0_locked_out
    SLICE_X0Y58          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.408    -0.446    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/rx_clk
    SLICE_X0Y58          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.000ns (0.000%)  route 0.367ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.397ns (routing 0.490ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X0Y1       PLLE3_ADV                    0.000     0.000 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=3, routed)           0.367     0.367    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/pll0_locked_out
    SLICE_X6Y18          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.397    -0.457    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/rx_clk
    SLICE_X6Y18          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.000ns (0.000%)  route 0.427ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.158ns (routing 0.490ns, distribution 0.668ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X1Y3       PLLE3_ADV                    0.000     0.000 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=3, routed)           0.427     0.427    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/pll0_locked_out
    SLICE_X56Y81         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.158    -0.696    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/rx_clk
    SLICE_X56Y81         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_pll0lock_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.000ns (0.000%)  route 0.766ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.371ns (routing 0.490ns, distribution 0.881ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X0Y1       PLLE3_ADV                    0.000     0.000 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=3, routed)           0.766     0.766    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/in0[2]
    SLICE_X25Y50         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.371    -0.483    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/riu_clk
    SLICE_X25Y50         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_0_reg[2]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.000ns (0.000%)  route 0.899ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.364ns (routing 0.490ns, distribution 0.874ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X0Y3       PLLE3_ADV                    0.000     0.000 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=4, routed)           0.899     0.899    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/in0[0]
    SLICE_X25Y52         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.364    -0.490    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/riu_clk
    SLICE_X25Y52         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.000ns (0.000%)  route 0.942ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.371ns (routing 0.490ns, distribution 0.881ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X1Y1       PLLE3_ADV                    0.000     0.000 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=3, routed)           0.942     0.942    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/in0[1]
    SLICE_X25Y49         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.371    -0.483    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/riu_clk
    SLICE_X25Y49         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_0_reg[1]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.000ns (0.000%)  route 1.094ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.344ns (routing 0.490ns, distribution 0.854ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X1Y3       PLLE3_ADV                    0.000     0.000 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=3, routed)           1.094     1.094    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/in0[3]
    SLICE_X27Y53         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.344    -0.510    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/riu_clk
    SLICE_X27Y53         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_0_reg[3]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[7]/PRE
                            (removal check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.167ns  (logic 0.372ns (17.149%)  route 1.795ns (82.851%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.149ns (routing 0.490ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.357     0.357 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.382    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.397 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         1.770     2.167    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sw_rst
    SLICE_X52Y65         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[7]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.149    -0.705    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X52Y65         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[7]/C

Slack:                    inf
  Source:                 hw_rst_n
                            (input port)
  Destination:            bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/synced_async_rst_r_reg[0]/PRE
                            (removal check against rising-edge clock riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.169ns  (logic 0.372ns (17.133%)  route 1.797ns (82.867%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.123ns (routing 0.490ns, distribution 0.633ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  hw_rst_n (IN)
                         net (fo=0)                   0.000     0.000    hw_rst_n_IBUF_inst/I
    AE15                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.357     0.357 r  hw_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.382    hw_rst_n_IBUF_inst/OUT
    AE15                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.397 r  hw_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=123, routed)         1.772     2.169    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sw_rst
    SLICE_X52Y52         FDPE                                         f  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/synced_async_rst_r_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.123    -0.731    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X52Y52         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/synced_async_rst_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GEN_PLL_IN_IP_US.pll0_clkout0
  To Clock:  riu_clk_mmcm_1

Max Delay            98 Endpoints
Min Delay           122 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[0].lane_sync_i/data_valid_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i7/sync_flop_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.443ns  (logic 0.115ns (7.970%)  route 1.328ns (92.030%))
  Logic Levels:           0  
  Clock Path Skew:        -5.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.982ns
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.427ns (routing 0.688ns, distribution 1.739ns)
  Clock Net Delay (Destination): 2.215ns (routing 0.829ns, distribution 1.386ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.427     4.671    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[0].lane_sync_i/CLK
    SLICE_X49Y61         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[0].lane_sync_i/data_valid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.786 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/inst_generator[0].lane_sync_i/data_valid_reg[3]/Q
                         net (fo=2, routed)           1.328     6.114    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i7/in0[3]
    SLICE_X42Y59         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i7/sync_flop_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.215    -0.982    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i7/riu_clk
    SLICE_X42Y59         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i7/sync_flop_0_reg[3]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[0].lane_sync_i/data_valid_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i7/sync_flop_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.191ns  (logic 0.115ns (9.656%)  route 1.076ns (90.344%))
  Logic Levels:           0  
  Clock Path Skew:        -5.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.983ns
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.412ns (routing 0.688ns, distribution 1.724ns)
  Clock Net Delay (Destination): 2.214ns (routing 0.829ns, distribution 1.385ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.412     4.656    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[0].lane_sync_i/CLK
    SLICE_X48Y50         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[0].lane_sync_i/data_valid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     4.771 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/inst_generator[0].lane_sync_i/data_valid_reg[3]/Q
                         net (fo=2, routed)           1.076     5.847    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i7/in0[1]
    SLICE_X43Y51         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i7/sync_flop_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.214    -0.983    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i7/riu_clk
    SLICE_X43Y51         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i7/sync_flop_0_reg[1]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD64E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.098ns  (logic 0.529ns (48.179%)  route 0.569ns (51.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    4.423ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.179ns (routing 0.688ns, distribution 1.491ns)
  Clock Net Delay (Destination): 2.231ns (routing 0.829ns, distribution 1.402ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.179     4.423    <hidden>
    SLICE_X37Y52         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         RAMD64E (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.458     4.881 r  <hidden>
                         net (fo=1, routed)           0.546     5.427    <hidden>
    SLICE_X38Y51         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     5.498 r  <hidden>
                         net (fo=1, routed)           0.023     5.521    <hidden>
    SLICE_X38Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.231    -0.966    <hidden>
    SLICE_X38Y51         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD64E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.079ns  (logic 0.577ns (53.475%)  route 0.502ns (46.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.959ns
    Source Clock Delay      (SCD):    4.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.181ns (routing 0.688ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.238ns (routing 0.829ns, distribution 1.409ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.181     4.425    <hidden>
    SLICE_X37Y58         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         RAMD64E (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.445     4.870 r  <hidden>
                         net (fo=1, routed)           0.475     5.345    <hidden>
    SLICE_X38Y57         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.132     5.477 r  <hidden>
                         net (fo=1, routed)           0.027     5.504    <hidden>
    SLICE_X38Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.238    -0.959    <hidden>
    SLICE_X38Y57         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/check_ms_i/cmp_err_reg/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/sync_stage_i1/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.826ns  (logic 0.114ns (13.801%)  route 0.712ns (86.199%))
  Logic Levels:           0  
  Clock Path Skew:        -5.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.428ns (routing 0.688ns, distribution 1.740ns)
  Clock Net Delay (Destination): 1.916ns (routing 0.829ns, distribution 1.087ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.428     4.672    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/check_ms_i/CLK
    SLICE_X58Y36         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/check_ms_i/cmp_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.786 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/check_ms_i/cmp_err_reg/Q
                         net (fo=2, routed)           0.712     5.498    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/sync_stage_i1/sync_flop_0_reg[0]_0[0]
    SLICE_X53Y27         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/sync_stage_i1/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.916    -1.281    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/sync_stage_i1/riu_clk
    SLICE_X53Y27         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/genblk2[3].Bank1_iod/sync_stage_i1/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD64E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.054ns  (logic 0.634ns (60.152%)  route 0.420ns (39.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    4.412ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.168ns (routing 0.688ns, distribution 1.480ns)
  Clock Net Delay (Destination): 2.234ns (routing 0.829ns, distribution 1.405ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.168     4.412    <hidden>
    SLICE_X37Y57         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         RAMD64E (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.449     4.861 r  <hidden>
                         net (fo=1, routed)           0.391     5.252    <hidden>
    SLICE_X40Y57         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.437 r  <hidden>
                         net (fo=1, routed)           0.029     5.466    <hidden>
    SLICE_X40Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.234    -0.963    <hidden>
    SLICE_X40Y57         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD64E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.045ns  (logic 0.633ns (60.574%)  route 0.412ns (39.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.170ns (routing 0.688ns, distribution 1.482ns)
  Clock Net Delay (Destination): 2.233ns (routing 0.829ns, distribution 1.404ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.170     4.414    <hidden>
    SLICE_X41Y52         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         RAMD64E (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.445     4.859 r  <hidden>
                         net (fo=1, routed)           0.385     5.244    <hidden>
    SLICE_X40Y51         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.188     5.432 r  <hidden>
                         net (fo=1, routed)           0.027     5.459    <hidden>
    SLICE_X40Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.233    -0.964    <hidden>
    SLICE_X40Y51         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD64E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.035ns  (logic 0.578ns (55.845%)  route 0.457ns (44.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.170ns (routing 0.688ns, distribution 1.482ns)
  Clock Net Delay (Destination): 2.231ns (routing 0.829ns, distribution 1.402ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.170     4.414    <hidden>
    SLICE_X41Y52         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         RAMD64E (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.446     4.860 r  <hidden>
                         net (fo=1, routed)           0.430     5.290    <hidden>
    SLICE_X40Y51         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     5.422 r  <hidden>
                         net (fo=1, routed)           0.027     5.449    <hidden>
    SLICE_X40Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.231    -0.966    <hidden>
    SLICE_X40Y51         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[2].Bank3_iod/check_ms_i/cmp_err_reg/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[2].Bank3_iod/sync_stage_i1/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.735ns  (logic 0.114ns (15.510%)  route 0.621ns (84.490%))
  Logic Levels:           0  
  Clock Path Skew:        -5.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.453ns (routing 0.688ns, distribution 1.765ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.829ns, distribution 1.113ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.453     4.697    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[2].Bank3_iod/check_ms_i/CLK
    SLICE_X49Y100        FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[2].Bank3_iod/check_ms_i/cmp_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.811 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[2].Bank3_iod/check_ms_i/cmp_err_reg/Q
                         net (fo=2, routed)           0.621     5.432    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[2].Bank3_iod/sync_stage_i1/sync_flop_0_reg[0]_0[0]
    SLICE_X51Y90         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[2].Bank3_iod/sync_stage_i1/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.942    -1.255    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[2].Bank3_iod/sync_stage_i1/riu_clk
    SLICE_X51Y90         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/genblk2[2].Bank3_iod/sync_stage_i1/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD64E clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.001ns  (logic 0.633ns (63.237%)  route 0.368ns (36.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    4.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      2.181ns (routing 0.688ns, distribution 1.493ns)
  Clock Net Delay (Destination): 2.234ns (routing 0.829ns, distribution 1.405ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.181     4.425    <hidden>
    SLICE_X37Y58         RAMD64E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         RAMD64E (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.445     4.870 r  <hidden>
                         net (fo=1, routed)           0.341     5.211    <hidden>
    SLICE_X40Y57         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.188     5.399 r  <hidden>
                         net (fo=1, routed)           0.027     5.426    <hidden>
    SLICE_X40Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.234    -0.963    <hidden>
    SLICE_X40Y57         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.049ns (23.333%)  route 0.161ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        -2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      0.845ns (routing 0.335ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.490ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.845     1.761    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X1Y55          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.810 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/Q
                         net (fo=1, routed)           0.161     1.971    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/in0[0]
    SLICE_X1Y56          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.388    -0.466    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/rx_clk
    SLICE_X1Y56          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[6].Bank2_iod/check_ms_i/cmp_err_reg/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[6].Bank2_iod/sync_stage_i1/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.049ns (34.266%)  route 0.094ns (65.734%))
  Logic Levels:           0  
  Clock Path Skew:        -2.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      0.950ns (routing 0.310ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.490ns, distribution 0.867ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.950     1.866    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[6].Bank2_iod/check_ms_i/CLK
    SLICE_X12Y18         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[6].Bank2_iod/check_ms_i/cmp_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.915 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[6].Bank2_iod/check_ms_i/cmp_err_reg/Q
                         net (fo=2, routed)           0.094     2.009    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[6].Bank2_iod/sync_stage_i1/sync_flop_0_reg[0]_0[0]
    SLICE_X12Y19         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[6].Bank2_iod/sync_stage_i1/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.357    -0.497    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[6].Bank2_iod/sync_stage_i1/riu_clk
    SLICE_X12Y19         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[6].Bank2_iod/sync_stage_i1/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[0].Bank2_iod/check_ms_i/cmp_err_reg/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[0].Bank2_iod/sync_stage_i1/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.049ns (31.210%)  route 0.108ns (68.790%))
  Logic Levels:           0  
  Clock Path Skew:        -2.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      0.956ns (routing 0.310ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.490ns, distribution 0.873ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.956     1.872    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[0].Bank2_iod/check_ms_i/CLK
    SLICE_X10Y15         FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[0].Bank2_iod/check_ms_i/cmp_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.921 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[0].Bank2_iod/check_ms_i/cmp_err_reg/Q
                         net (fo=2, routed)           0.108     2.029    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[0].Bank2_iod/sync_stage_i1/sync_flop_0_reg[0]_0[0]
    SLICE_X10Y17         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[0].Bank2_iod/sync_stage_i1/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.363    -0.491    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[0].Bank2_iod/sync_stage_i1/riu_clk
    SLICE_X10Y17         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[0].Bank2_iod/sync_stage_i1/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[4].Bank0_iod/check_ms_i/cmp_err_reg/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[4].Bank0_iod/sync_stage_i1/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.049ns (30.625%)  route 0.111ns (69.375%))
  Logic Levels:           0  
  Clock Path Skew:        -2.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.446ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      0.954ns (routing 0.310ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.408ns (routing 0.490ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.954     1.870    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[4].Bank0_iod/check_ms_i/CLK
    SLICE_X5Y84          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[4].Bank0_iod/check_ms_i/cmp_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.919 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[4].Bank0_iod/check_ms_i/cmp_err_reg/Q
                         net (fo=2, routed)           0.111     2.030    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[4].Bank0_iod/sync_stage_i1/sync_flop_0_reg[0]_0[0]
    SLICE_X5Y83          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[4].Bank0_iod/sync_stage_i1/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.408    -0.446    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[4].Bank0_iod/sync_stage_i1/riu_clk
    SLICE_X5Y83          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[4].Bank0_iod/sync_stage_i1/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.049ns (25.128%)  route 0.146ns (74.872%))
  Logic Levels:           0  
  Clock Path Skew:        -2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      0.936ns (routing 0.310ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.490ns, distribution 0.840ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.936     1.852    <hidden>
    SLICE_X33Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.901 r  <hidden>
                         net (fo=1, routed)           0.146     2.047    <hidden>
    SLICE_X33Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.330    -0.524    <hidden>
    SLICE_X33Y50         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.049ns (24.500%)  route 0.151ns (75.500%))
  Logic Levels:           0  
  Clock Path Skew:        -2.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.514ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      0.935ns (routing 0.310ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.340ns (routing 0.490ns, distribution 0.850ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.935     1.851    <hidden>
    SLICE_X41Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.900 r  <hidden>
                         net (fo=1, routed)           0.151     2.051    <hidden>
    SLICE_X41Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.340    -0.514    <hidden>
    SLICE_X41Y61         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.048ns (25.397%)  route 0.141ns (74.603%))
  Logic Levels:           0  
  Clock Path Skew:        -2.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      0.949ns (routing 0.310ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.490ns, distribution 0.814ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.949     1.865    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/app_clk
    SLICE_X43Y46         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.913 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/sync_flop_1_reg[0]/Q
                         net (fo=1, routed)           0.141     2.054    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/in0[1]
    SLICE_X43Y47         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.304    -0.550    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/riu_clk
    SLICE_X43Y47         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_0_reg[1]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.048ns (23.415%)  route 0.157ns (76.585%))
  Logic Levels:           0  
  Clock Path Skew:        -2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      0.936ns (routing 0.310ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.490ns, distribution 0.843ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.936     1.852    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/app_clk
    SLICE_X42Y64         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.900 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_APP_CLK_RST_SEQ_DONE.sync_cell_rst_seq_app_clk_inst/sync_flop_1_reg[0]/Q
                         net (fo=1, routed)           0.157     2.057    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/in0[3]
    SLICE_X42Y65         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.333    -0.521    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/riu_clk
    SLICE_X42Y65         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_0_reg[3]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/check_ms_i/cmp_err_reg/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/sync_stage_i1/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        -2.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      0.950ns (routing 0.310ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.490ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.950     1.866    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/check_ms_i/CLK
    SLICE_X4Y96          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/check_ms_i/cmp_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.915 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/check_ms_i/cmp_err_reg/Q
                         net (fo=2, routed)           0.143     2.058    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/sync_stage_i1/sync_flop_0_reg[0]_0[0]
    SLICE_X4Y94          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/sync_stage_i1/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.402    -0.452    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/sync_stage_i1/riu_clk
    SLICE_X4Y94          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/genblk2[0].Bank0_iod/sync_stage_i1/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[5].Bank2_iod/check_ms_i/cmp_err_reg/C
                            (rising edge-triggered cell FDCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[5].Bank2_iod/sync_stage_i1/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.049ns (27.222%)  route 0.131ns (72.778%))
  Logic Levels:           0  
  Clock Path Skew:        -2.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      0.962ns (routing 0.310ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.373ns (routing 0.490ns, distribution 0.883ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.962     1.878    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[5].Bank2_iod/check_ms_i/CLK
    SLICE_X8Y22          FDCE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[5].Bank2_iod/check_ms_i/cmp_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.927 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[5].Bank2_iod/check_ms_i/cmp_err_reg/Q
                         net (fo=2, routed)           0.131     2.058    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[5].Bank2_iod/sync_stage_i1/sync_flop_0_reg[0]_0[0]
    SLICE_X8Y25          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[5].Bank2_iod/sync_stage_i1/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.373    -0.481    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[5].Bank2_iod/sync_stage_i1/riu_clk
    SLICE_X8Y25          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/genblk2[5].Bank2_iod/sync_stage_i1/sync_flop_0_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GEN_PLL_IN_IP_US.pll0_clkout0_1
  To Clock:  riu_clk_mmcm_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.382ns  (logic 0.114ns (29.843%)  route 0.268ns (70.157%))
  Logic Levels:           0  
  Clock Path Skew:        -4.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      1.210ns (routing 0.002ns, distribution 1.208ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.829ns, distribution 1.089ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.461     0.462 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.552    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.552 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.425    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.599 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.104    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.187 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.210     3.397    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X54Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.511 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/Q
                         net (fo=1, routed)           0.268     3.779    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/in0[0]
    SLICE_X54Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.918    -1.279    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/rx_clk
    SLICE_X54Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.049ns (29.341%)  route 0.118ns (70.659%))
  Logic Levels:           0  
  Clock Path Skew:        -2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      0.500ns (routing 0.002ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.490ns, distribution 0.621ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.142     0.143 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.171    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.171 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.585    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.625 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.833    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.860 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.500     1.360    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X54Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.409 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/Q
                         net (fo=1, routed)           0.118     1.527    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/in0[0]
    SLICE_X54Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.111    -0.743    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/rx_clk
    SLICE_X54Y18         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GEN_PLL_IN_IP_US.pll0_clkout0_2
  To Clock:  riu_clk_mmcm_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.520ns  (logic 0.114ns (21.923%)  route 0.406ns (78.077%))
  Logic Levels:           0  
  Clock Path Skew:        -4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      1.187ns (routing 0.002ns, distribution 1.185ns)
  Clock Net Delay (Destination): 2.347ns (routing 0.829ns, distribution 1.518ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.483     0.484 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.574    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.574 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.447    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.621 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.126    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.209 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          1.187     3.396    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X5Y14          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.510 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/Q
                         net (fo=1, routed)           0.406     3.916    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/in0[0]
    SLICE_X5Y14          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.347    -0.850    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/rx_clk
    SLICE_X5Y14          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.049ns (21.121%)  route 0.183ns (78.879%))
  Logic Levels:           0  
  Clock Path Skew:        -1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      0.495ns (routing 0.002ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.490ns, distribution 0.894ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.164     0.165 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.193    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.193 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.607    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.647 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.855    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.882 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.495     1.377    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X5Y14          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.426 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/Q
                         net (fo=1, routed)           0.183     1.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/in0[0]
    SLICE_X5Y14          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.384    -0.470    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/rx_clk
    SLICE_X5Y14          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GEN_PLL_IN_IP_US.pll0_clkout0_3
  To Clock:  riu_clk_mmcm_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.387ns  (logic 0.114ns (29.457%)  route 0.273ns (70.543%))
  Logic Levels:           0  
  Clock Path Skew:        -4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      1.184ns (routing 0.002ns, distribution 1.182ns)
  Clock Net Delay (Destination): 1.959ns (routing 0.829ns, distribution 1.130ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.481     0.482 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.572    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.572 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.445    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.619 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.505     2.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.207 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          1.184     3.391    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X55Y80         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.505 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/Q
                         net (fo=1, routed)           0.273     3.778    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/in0[0]
    SLICE_X56Y81         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.959    -1.238    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/rx_clk
    SLICE_X56Y81         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.049ns (27.841%)  route 0.127ns (72.159%))
  Logic Levels:           0  
  Clock Path Skew:        -2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.155ns
  Clock Net Delay (Source):      0.492ns (routing 0.002ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.490ns, distribution 0.668ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.162     0.163 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.191    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.191 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.605    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.645 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.208     0.853    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.880 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=10, routed)          0.492     1.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/pll0_clkout0_out
    SLICE_X55Y80         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.421 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/wait_pll0_x_fab_clk_timeout_reg/Q
                         net (fo=1, routed)           0.127     1.548    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/in0[0]
    SLICE_X56Y81         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.158    -0.696    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/rx_clk
    SLICE_X56Y81         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_wait_pll0_fab_timeout_inst/sync_flop_0_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  riu_clk_mmcm_1
  To Clock:  riu_clk_mmcm_1

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.622ns  (logic 0.118ns (3.258%)  route 3.504ns (96.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.661ns (routing 0.899ns, distribution 1.762ns)
  Clock Net Delay (Destination): 1.947ns (routing 0.829ns, distribution 1.118ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.661    -0.312    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/riu_clk
    SLICE_X2Y59          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118    -0.194 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/sync_flop_1_reg[0]/Q
                         net (fo=4, routed)           3.504     3.310    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/multi_intf_lock_in
    SLICE_X56Y74         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.947    -1.250    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/rx_clk
    SLICE_X56Y74         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.702ns  (logic 1.962ns (52.998%)  route 1.740ns (47.002%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.513ns (routing 0.899ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.367ns (routing 0.829ns, distribution 1.538ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.513    -0.460    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/rx_clk
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X0Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_DLY_RDY)
                                                      1.698     1.238 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/DLY_RDY
                         net (fo=1, routed)           0.886     2.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst_n_2
    SLICE_X0Y86          LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.132     2.256 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/src_data_inferred_i_2/O
                         net (fo=1, routed)           0.471     2.727    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/src_data_inferred_i_2_n_0
    SLICE_X0Y63          LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     2.859 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/bs_ctrl_top_inst/src_data_inferred_i_1/O
                         net (fo=1, routed)           0.383     3.242    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/in0[0]
    SLICE_X0Y59          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.367    -0.830    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/rx_clk
    SLICE_X0Y59          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.099ns  (logic 1.886ns (60.858%)  route 1.213ns (39.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.489ns (routing 0.899ns, distribution 1.590ns)
  Clock Net Delay (Destination): 2.355ns (routing 0.829ns, distribution 1.526ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.489    -0.484    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/rx_clk
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X0Y1
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_DLY_RDY)
                                                      1.698     1.214 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst/DLY_RDY
                         net (fo=1, routed)           0.684     1.898    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[1].bs_ctrl_inst_n_2
    SLICE_X0Y18          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188     2.086 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/src_data_inferred_i_1/O
                         net (fo=1, routed)           0.529     2.615    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/in0[0]
    SLICE_X5Y17          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.355    -0.842    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/rx_clk
    SLICE_X5Y17          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.683ns  (logic 0.118ns (4.398%)  route 2.565ns (95.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.661ns (routing 0.899ns, distribution 1.762ns)
  Clock Net Delay (Destination): 1.923ns (routing 0.829ns, distribution 1.094ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.661    -0.312    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/riu_clk
    SLICE_X2Y59          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118    -0.194 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/sync_flop_1_reg[0]/Q
                         net (fo=4, routed)           2.565     2.371    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/multi_intf_lock_in
    SLICE_X51Y20         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.923    -1.274    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/rx_clk
    SLICE_X51Y20         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.233ns  (logic 1.886ns (58.336%)  route 1.347ns (41.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.051ns (routing 0.899ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.829ns, distribution 1.123ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.051    -0.922    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/rx_clk
    BITSLICE_CONTROL_X1Y13
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X1Y13
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_DLY_RDY)
                                                      1.698     0.776 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/DLY_RDY
                         net (fo=1, routed)           0.790     1.566    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst_n_2
    SLICE_X48Y82         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     1.754 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/src_data_inferred_i_1/O
                         net (fo=1, routed)           0.557     2.311    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/in0[0]
    SLICE_X56Y82         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.952    -1.245    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/rx_clk
    SLICE_X56Y82         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.428ns  (logic 0.405ns (16.680%)  route 2.023ns (83.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.417ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.556ns (routing 0.899ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.367ns (routing 0.829ns, distribution 1.538ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.556    -0.417    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/riu_clk
    SLICE_X25Y50         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y50         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117    -0.300 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_1_reg[2]/Q
                         net (fo=1, routed)           0.496     0.196    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/sync_flop_1[2]
    SLICE_X26Y52         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     0.312 f  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/pll_bufg_i_2/O
                         net (fo=1, routed)           0.371     0.683    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/pll_bufg_i_2_n_0
    SLICE_X26Y52         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     0.855 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i0/pll_bufg_i_1/O
                         net (fo=2, routed)           1.156     2.011    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/sync_flop_0_reg[0]_0[0]
    SLICE_X2Y59          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.367    -0.830    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/riu_clk
    SLICE_X2Y59          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.835ns  (logic 1.770ns (62.434%)  route 1.065ns (37.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.899ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.829ns, distribution 1.120ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.022    -0.951    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/rx_clk
    BITSLICE_CONTROL_X1Y5
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X1Y5
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_DLY_RDY)
                                                      1.698     0.747 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst/DLY_RDY
                         net (fo=1, routed)           0.721     1.468    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[5].bs_ctrl_inst_n_2
    SLICE_X48Y19         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.072     1.540 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/src_data_inferred_i_1/O
                         net (fo=1, routed)           0.344     1.884    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/in0[0]
    SLICE_X50Y19         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.949    -1.248    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/rx_clk
    SLICE_X50Y19         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i3/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.766ns  (logic 0.435ns (24.632%)  route 1.331ns (75.368%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.943ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.595ns (routing 0.899ns, distribution 1.696ns)
  Clock Net Delay (Destination): 2.254ns (routing 0.829ns, distribution 1.425ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.595    -0.378    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/riu_clk
    SLICE_X11Y45         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118    -0.260 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_1_reg[2]/Q
                         net (fo=1, routed)           0.690     0.430    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/sync_flop_1[2]
    SLICE_X26Y52         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     0.615 f  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/src_data_inferred_i_2__2/O
                         net (fo=1, routed)           0.125     0.740    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/src_data_inferred_i_2__2_n_0
    SLICE_X26Y52         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.132     0.872 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/src_data_inferred_i_1__41/O
                         net (fo=5, routed)           0.516     1.388    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i3/sync_flop_0_reg[0]_0[0]
    SLICE_X32Y52         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i3/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.254    -0.943    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i3/riu_clk
    SLICE_X32Y52         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i3/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.223ns  (logic 0.118ns (9.648%)  route 1.105ns (90.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.661ns (routing 0.899ns, distribution 1.762ns)
  Clock Net Delay (Destination): 2.351ns (routing 0.829ns, distribution 1.522ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.661    -0.312    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/riu_clk
    SLICE_X2Y59          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118    -0.194 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/sync_flop_1_reg[0]/Q
                         net (fo=4, routed)           1.105     0.911    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/multi_intf_lock_in
    SLICE_X6Y17          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.351    -0.846    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/rx_clk
    SLICE_X6Y17          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.590ns  (logic 0.114ns (19.322%)  route 0.476ns (80.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.613ns (routing 0.899ns, distribution 1.714ns)
  Clock Net Delay (Destination): 2.366ns (routing 0.829ns, distribution 1.537ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.613    -0.360    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X6Y57          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.246 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[0]/Q
                         net (fo=1, routed)           0.476     0.230    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/rst
    SLICE_X0Y57          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.366    -0.831    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/rx_clk
    SLICE_X0Y57          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_0_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.253ns  (logic 0.103ns (40.711%)  route 0.150ns (59.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -1.226ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 0.829ns, distribution 1.142ns)
  Clock Net Delay (Destination): 2.226ns (routing 0.899ns, distribution 1.327ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.971    -1.226    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X54Y77         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.103    -1.123 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[6]/Q
                         net (fo=1, routed)           0.150    -0.973    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/rst
    SLICE_X54Y78         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.226    -0.747    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/rx_clk
    SLICE_X54Y78         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.333ns  (logic 0.103ns (30.931%)  route 0.230ns (69.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -1.274ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.829ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.168ns (routing 0.899ns, distribution 1.269ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.923    -1.274    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X53Y21         FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.103    -1.171 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[2]/Q
                         net (fo=1, routed)           0.230    -0.941    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/rst
    SLICE_X51Y21         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.168    -0.805    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/rx_clk
    SLICE_X51Y21         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.302ns  (logic 0.103ns (34.106%)  route 0.199ns (65.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.521ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.350ns (routing 0.829ns, distribution 1.521ns)
  Clock Net Delay (Destination): 2.647ns (routing 0.899ns, distribution 1.748ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.350    -0.847    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X6Y18          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.103    -0.744 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[4]/Q
                         net (fo=1, routed)           0.199    -0.545    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/rst
    SLICE_X6Y18          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.647    -0.326    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/rx_clk
    SLICE_X6Y18          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.376ns  (logic 0.106ns (28.191%)  route 0.270ns (71.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.367ns (routing 0.829ns, distribution 1.538ns)
  Clock Net Delay (Destination): 2.661ns (routing 0.899ns, distribution 1.762ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.367    -0.830    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/riu_clk
    SLICE_X2Y59          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.106    -0.724 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/sync_flop_1_reg[0]/Q
                         net (fo=4, routed)           0.270    -0.454    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/multi_intf_lock_in
    SLICE_X2Y59          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.661    -0.312    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/rx_clk
    SLICE_X2Y59          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.478ns  (logic 0.103ns (21.548%)  route 0.375ns (78.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.347ns (routing 0.829ns, distribution 1.518ns)
  Clock Net Delay (Destination): 2.641ns (routing 0.899ns, distribution 1.742ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.347    -0.850    bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/CLK
    SLICE_X6Y57          FDPE                                         r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.103    -0.747 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/reset_sync_i2/sync_clk_rst_fo_r_reg[0]/Q
                         net (fo=1, routed)           0.375    -0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/rst
    SLICE_X0Y57          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.641    -0.332    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/rx_clk
    SLICE_X0Y57          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_rst_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i10/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i3/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.780ns  (logic 0.195ns (25.000%)  route 0.585ns (75.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.265ns (routing 0.829ns, distribution 1.436ns)
  Clock Net Delay (Destination): 2.521ns (routing 0.899ns, distribution 1.622ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.184     0.185 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059     0.244    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.276 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.054    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.698    -3.644 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -3.272    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -3.197 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.265    -0.932    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i10/riu_clk
    SLICE_X26Y52         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i10/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.106    -0.826 f  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i10/sync_flop_1_reg[0]/Q
                         net (fo=3, routed)           0.182    -0.644    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/out[0]
    SLICE_X26Y52         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.089    -0.555 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i2/src_data_inferred_i_1__41/O
                         net (fo=5, routed)           0.403    -0.152    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i3/sync_flop_0_reg[0]_0[0]
    SLICE_X32Y52         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i3/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.549     0.550 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.644    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.687 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.552    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.045    -3.493 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.056    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.973 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        2.521    -0.452    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i3/riu_clk
    SLICE_X32Y52         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i3/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.424ns (56.458%)  route 0.327ns (43.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.897ns (routing 0.442ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.490ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.107     0.108 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.135    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.150 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.495    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.433    -1.938 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.771    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.744 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        0.897    -0.847    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/rx_clk
    BITSLICE_CONTROL_X1Y2
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X1Y2
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_DLY_RDY)
                                                      0.379    -0.468 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/DLY_RDY
                         net (fo=1, routed)           0.173    -0.295    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst_n_2
    SLICE_X48Y19         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.045    -0.250 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/bs_ctrl_top_inst/src_data_inferred_i_1/O
                         net (fo=1, routed)           0.154    -0.096    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/in0[0]
    SLICE_X50Y19         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.143    -0.711    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/rx_clk
    SLICE_X50Y19         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.048ns (7.921%)  route 0.558ns (92.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.210ns (routing 0.442ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.490ns, distribution 0.905ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.107     0.108 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.135    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.150 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.495    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.433    -1.938 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.771    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.744 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.210    -0.534    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/riu_clk
    SLICE_X2Y59          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048    -0.486 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i1/sync_flop_1_reg[0]/Q
                         net (fo=4, routed)           0.558     0.072    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/multi_intf_lock_in
    SLICE_X6Y17          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.395    -0.459    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/rx_clk
    SLICE_X6Y17          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_mult_intf_lock_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.410ns (43.617%)  route 0.530ns (56.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.913ns (routing 0.442ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.490ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.107     0.108 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.135    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.150 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.495    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.433    -1.938 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.771    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.744 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        0.913    -0.831    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/rx_clk
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_DLY_RDY)
                                                      0.379    -0.452 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst/DLY_RDY
                         net (fo=1, routed)           0.259    -0.193    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[4].bs_ctrl_inst_n_2
    SLICE_X48Y82         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.031    -0.162 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/bs_ctrl_top_inst/src_data_inferred_i_1/O
                         net (fo=1, routed)           0.271     0.109    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/in0[0]
    SLICE_X56Y82         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.149    -0.705    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/rx_clk
    SLICE_X56Y82         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/C

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/RIU_CLK
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riu_clk_mmcm_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.424ns (51.834%)  route 0.394ns (48.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.442ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.395ns (routing 0.490ns, distribution 0.905ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.107     0.108 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.135    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.150 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.495    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.433    -1.938 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.771    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.744 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.140    -0.604    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/rx_clk
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL                             r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/RIU_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_CONTROL_X0Y2
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RIU_CLK_DLY_RDY)
                                                      0.379    -0.225 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst/DLY_RDY
                         net (fo=1, routed)           0.140    -0.085    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/BITSLICE_CTRL[2].bs_ctrl_inst_n_2
    SLICE_X0Y18          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.045    -0.040 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/bs_ctrl_top_inst/src_data_inferred_i_1/O
                         net (fo=1, routed)           0.254     0.214    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/in0[0]
    SLICE_X5Y17          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riu_clk_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    AL19                                              0.000     0.000 r  clk_100m_p (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y13  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.510     0.511 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.554    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/OUT
    AL19                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.576 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     0.993    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clk_in1_mmcm_1
    MMCME3_ADV_X2Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.087    -2.094 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.885    bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/riu_clk_mmcm_1
    BUFGCE_X2Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.854 r  bd_ref_design_i/lrx_hier/clock_manager_0/inst/riu_clk_mmcm/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=7114, routed)        1.395    -0.459    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/rx_clk
    SLICE_X5Y17          FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/rst_scheme_inst/sync_cell_dly_rdy_inst/sync_flop_0_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GEN_PLL_IN_IP_US.pll0_clkout0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            and_of_all_busdata
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.376ns  (logic 1.875ns (25.420%)  route 5.501ns (74.580%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.263ns (routing 0.688ns, distribution 1.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.263     4.507    <hidden>
    RAMB36_X5Y6          RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y6          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[11])
                                                      0.403     4.910 r  <hidden>
                         net (fo=1, routed)           1.253     6.163    bd_ref_design_i/dummy_adc_data_capture_0/busB_sample0[6]
    SLICE_X46Y33         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     6.337 r  bd_ref_design_i/dummy_adc_data_capture_0/and_of_all_busdata_INST_0_i_71/O
                         net (fo=1, routed)           0.295     6.632    bd_ref_design_i/dummy_adc_data_capture_0/and_of_all_busdata_INST_0_i_71_n_0
    SLICE_X46Y38         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     6.748 r  bd_ref_design_i/dummy_adc_data_capture_0/and_of_all_busdata_INST_0_i_12/O
                         net (fo=1, routed)           0.785     7.533    bd_ref_design_i/dummy_adc_data_capture_0/and_of_all_busdata_INST_0_i_12_n_0
    SLICE_X27Y39         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.173     7.706 r  bd_ref_design_i/dummy_adc_data_capture_0/and_of_all_busdata_INST_0_i_2/O
                         net (fo=1, routed)           0.600     8.306    bd_ref_design_i/dummy_adc_data_capture_0/and_of_all_busdata_INST_0_i_2_n_0
    SLICE_X27Y60         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     8.478 r  bd_ref_design_i/dummy_adc_data_capture_0/and_of_all_busdata_INST_0/O
                         net (fo=1, routed)           2.568    11.046    and_of_all_busdata_OBUF
    AK36                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.837    11.882 r  and_of_all_busdata_OBUF_inst/O
                         net (fo=0)                   0.000    11.882    and_of_all_busdata
    AK36                                                              r  and_of_all_busdata (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i4/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.660ns  (logic 0.960ns (26.220%)  route 2.700ns (73.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.110ns (routing 0.688ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     0.519 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.609    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.609 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.873     1.482    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.174     1.656 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.505     2.161    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.244 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       2.110     4.354    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i4/CLK
    SLICE_X25Y52         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i4/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.470 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i4/sync_flop_1_reg[0]/Q
                         net (fo=1, routed)           2.700     7.170    rx_sync_OBUF
    AL39                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.844     8.013 r  rx_sync_OBUF_inst/O
                         net (fo=0)                   0.000     8.013    rx_sync
    AL39                                                              r  rx_sync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i4/sync_flop_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rx_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 0.461ns (26.410%)  route 1.285ns (73.590%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.908ns (routing 0.310ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.908     1.824    bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i4/CLK
    SLICE_X25Y52         FDRE                                         r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i4/sync_flop_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.872 r  bd_ref_design_i/lrx_hier/LRX_0/inst/sync_stage_i4/sync_flop_1_reg[0]/Q
                         net (fo=1, routed)           1.285     3.157    rx_sync_OBUF
    AL39                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.413     3.570 r  rx_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.570    rx_sync
    AL39                                                              r  rx_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            and_of_all_busdata
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 0.601ns (26.028%)  route 1.707ns (73.972%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.918ns (routing 0.310ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.198     0.199 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.227    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.227 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.414     0.641    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.040     0.681 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.208     0.889    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.916 r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/O
    X1Y1 (CLOCK_ROOT)    net (fo=19391, routed)       0.918     1.834    <hidden>
    RAMB36_X3Y7          RAMB36E2                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTBDOUT[28])
                                                      0.132     1.966 r  <hidden>
                         net (fo=1, routed)           0.105     2.071    bd_ref_design_i/dummy_adc_data_capture_0/busC_strb[4]
    SLICE_X27Y36         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.086 r  bd_ref_design_i/dummy_adc_data_capture_0/and_of_all_busdata_INST_0_i_47/O
                         net (fo=1, routed)           0.249     2.335    bd_ref_design_i/dummy_adc_data_capture_0/and_of_all_busdata_INST_0_i_47_n_0
    SLICE_X28Y59         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.016     2.351 r  bd_ref_design_i/dummy_adc_data_capture_0/and_of_all_busdata_INST_0_i_8/O
                         net (fo=1, routed)           0.072     2.423    bd_ref_design_i/dummy_adc_data_capture_0/and_of_all_busdata_INST_0_i_8_n_0
    SLICE_X28Y60         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.016     2.439 r  bd_ref_design_i/dummy_adc_data_capture_0/and_of_all_busdata_INST_0_i_1/O
                         net (fo=1, routed)           0.075     2.514    bd_ref_design_i/dummy_adc_data_capture_0/and_of_all_busdata_INST_0_i_1_n_0
    SLICE_X27Y60         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     2.529 r  bd_ref_design_i/dummy_adc_data_capture_0/and_of_all_busdata_INST_0/O
                         net (fo=1, routed)           1.206     3.735    and_of_all_busdata_OBUF
    AK36                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.407     4.142 r  and_of_all_busdata_OBUF_inst/O
                         net (fo=0)                   0.000     4.142    and_of_all_busdata
    AK36                                                              r  and_of_all_busdata (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/CE
                            (rising edge-triggered cell BUFGCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.481ns  (logic 0.040ns (2.701%)  route 1.441ns (97.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X0Y3       PLLE3_ADV                    0.000     0.000 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=4, routed)           0.331     0.331    bd_ref_design_i/lrx_hier/LRX_0/inst/rx_pll0_locked[0]
    SLICE_X2Y85          LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     0.371 r  bd_ref_design_i/lrx_hier/LRX_0/inst/xlnx_opt_sync_stage_i0_n_0AND/O
                         net (fo=1, routed)           1.110     1.481    bd_ref_design_i/lrx_hier/LRX_0/inst/xlnx_opt_sync_stage_i0_n_0AND_1
    BUFGCE_X0Y27         BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/CE
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/I

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.661ns  (logic 0.000ns (0.000%)  route 0.661ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X0Y3       PLLE3_ADV                    0.000     0.000 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=4, routed)           0.661     0.661    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_locked_out
    BUFGCE_X0Y24         BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.320     0.321 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.372    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.372 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.158    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.432     1.935    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/I





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.000ns (0.000%)  route 0.257ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X0Y3       PLLE3_ADV                    0.000     0.000 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=4, routed)           0.257     0.257    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_locked_out
    BUFGCE_X0Y24         BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y24         BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/I

Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/CE
                            (rising edge-triggered cell BUFGCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.015ns (2.171%)  route 0.676ns (97.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X0Y3       PLLE3_ADV                    0.000     0.000 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=4, routed)           0.147     0.147    bd_ref_design_i/lrx_hier/LRX_0/inst/rx_pll0_locked[0]
    SLICE_X2Y85          LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.162 r  bd_ref_design_i/lrx_hier/LRX_0/inst/xlnx_opt_sync_stage_i0_n_0AND/O
                         net (fo=1, routed)           0.529     0.691    bd_ref_design_i/lrx_hier/LRX_0/inst/xlnx_opt_sync_stage_i0_n_0AND_1
    BUFGCE_X0Y27         BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/CE
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0 rise edge)
                                                      0.000     0.000 r  
    AP36                                              0.000     0.000 r  rx_clk_p[0] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.454     0.455 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.503    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AP36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.503 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.969    bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.762 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch0_i/rx0_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=2, routed)           0.259     1.021    bd_ref_design_i/lrx_hier/LRX_0/inst/lopt
    BUFGCE_X0Y27         BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/pll_bufg/I





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.679ns  (logic 0.000ns (0.000%)  route 0.679ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X1Y1       PLLE3_ADV                    0.000     0.000 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=3, routed)           0.679     0.679    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_locked_out
    BUFGCE_X1Y2          BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.264     0.265 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.316    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.316 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.102    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.447 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     1.879    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/I





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.000ns (0.000%)  route 0.235ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X1Y1       PLLE3_ADV                    0.000     0.000 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=3, routed)           0.235     0.235    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_locked_out
    BUFGCE_X1Y2          BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AK23                                              0.000     0.000 r  rx_clk_p[1] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.397     0.398 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.446    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.446 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.912    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.705 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.964    bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y2          BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch1_i/rx1_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/I





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0_2

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.674ns  (logic 0.000ns (0.000%)  route 0.674ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X0Y1       PLLE3_ADV                    0.000     0.000 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=3, routed)           0.674     0.674    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_locked_out
    BUFGCE_X0Y4          BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.286     0.287 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.338    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.338 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.124    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.469 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     1.901    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/I





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.000ns (0.000%)  route 0.233ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X0Y1       PLLE3_ADV                    0.000     0.000 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=3, routed)           0.233     0.233    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_locked_out
    BUFGCE_X0Y4          BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_2 rise edge)
                                                      0.000     0.000 r  
    AL30                                              0.000     0.000 r  rx_clk_p[2] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.419     0.420 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.468    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AL30                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.468 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.934    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X0Y1       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.727 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.986    bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X0Y4          BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch2_i/rx2_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/I





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  GEN_PLL_IN_IP_US.pll0_clkout0_3

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.000ns (0.000%)  route 0.660ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X1Y3       PLLE3_ADV                    0.000     0.000 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=3, routed)           0.660     0.660    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_locked_out
    BUFGCE_X1Y47         BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.285 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     0.336    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.336 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.786     1.122    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                      0.345     1.467 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.432     1.899    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/I





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                            (internal pin)
  Destination:            bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by GEN_PLL_IN_IP_US.pll0_clkout0_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.000ns (0.000%)  route 0.251ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE3_ADV_X1Y3       PLLE3_ADV                    0.000     0.000 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/LOCKED
                         net (fo=3, routed)           0.251     0.251    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_locked_out
    BUFGCE_X1Y47         BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock GEN_PLL_IN_IP_US.pll0_clkout0_3 rise edge)
                                                      0.000     0.000 r  
    AK27                                              0.000     0.000 r  rx_clk_p[3] (IN)
                         net (fo=0)                   0.001     0.001    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.418 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.466    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/OUT
    AK27                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.466 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/GEN_IOBUF.iobuf_top_inst/GEN_CLK_IN_BUFFERS.if0_clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.466     0.932    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/clk_from_ibuf
    PLLE3_ADV_X1Y3       PLLE3_ADV (Prop_PLLE3_ADV_CLKIN_CLKOUT0)
                                                     -0.207     0.725 r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.plle3_adv_pll0_inst/CLKOUT0
                         net (fo=1, routed)           0.259     0.984    bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0
    BUFGCE_X1Y47         BUFGCE                                       r  bd_ref_design_i/lrx_hier/LRX_0/inst/ch3_i/rx3_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_US.pll0_clkout0_buf/I





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.043ns  (logic 0.281ns (5.572%)  route 4.762ns (94.428%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.599ns (routing 1.188ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.701     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X66Y63         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069     2.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.490     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y68         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212     4.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.571     5.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.599     6.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.989ns  (logic 0.281ns (5.632%)  route 4.708ns (94.368%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.593ns (routing 1.188ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.701     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X66Y63         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069     2.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.490     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y68         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212     4.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.517     4.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.593     6.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.989ns  (logic 0.281ns (5.632%)  route 4.708ns (94.368%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.593ns (routing 1.188ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.701     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X66Y63         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069     2.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.490     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y68         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212     4.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.517     4.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.593     6.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.989ns  (logic 0.281ns (5.632%)  route 4.708ns (94.368%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.593ns (routing 1.188ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.701     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X66Y63         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069     2.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.490     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y68         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212     4.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.517     4.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.593     6.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.986ns  (logic 0.281ns (5.636%)  route 4.705ns (94.364%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.593ns (routing 1.188ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.701     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X66Y63         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069     2.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.490     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y68         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212     4.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.514     4.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.593     6.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.986ns  (logic 0.281ns (5.636%)  route 4.705ns (94.364%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.593ns (routing 1.188ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.701     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X66Y63         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069     2.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.490     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y68         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212     4.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.514     4.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.593     6.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.986ns  (logic 0.281ns (5.636%)  route 4.705ns (94.364%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.593ns (routing 1.188ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.701     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X66Y63         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069     2.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.490     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y68         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212     4.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.514     4.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.593     6.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.986ns  (logic 0.281ns (5.636%)  route 4.705ns (94.364%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.593ns (routing 1.188ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.701     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X66Y63         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069     2.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.490     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y68         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212     4.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.514     4.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.593     6.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.942ns  (logic 0.281ns (5.686%)  route 4.661ns (94.314%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.592ns (routing 1.188ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.701     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X66Y63         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069     2.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.490     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y68         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212     4.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.470     4.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.592     6.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.939ns  (logic 0.281ns (5.689%)  route 4.658ns (94.311%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.592ns (routing 1.188ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.701     2.701    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X66Y63         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.069     2.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.490     4.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X37Y68         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.212     4.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.467     4.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.893     3.893    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     3.968 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         2.592     6.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X37Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.000ns (0.000%)  route 1.318ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.342ns (routing 0.671ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.318     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.342     4.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.000ns (0.000%)  route 1.320ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.342ns (routing 0.671ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.320     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.342     4.746    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.000ns (0.000%)  route 1.353ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.345ns (routing 0.671ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.353     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X67Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.345     4.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.000ns (0.000%)  route 1.353ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.345ns (routing 0.671ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.353     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X67Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.345     4.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.000ns (0.000%)  route 1.353ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.345ns (routing 0.671ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.353     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X67Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.345     4.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.000ns (0.000%)  route 1.353ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.345ns (routing 0.671ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.353     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X67Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.345     4.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.418ns  (logic 0.030ns (2.116%)  route 1.388ns (97.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.346ns (routing 0.671ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.372     1.372    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X67Y62         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.030     1.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.016     1.418    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X67Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.346     4.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X67Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.486ns  (logic 0.065ns (4.374%)  route 1.421ns (95.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.403ns (routing 0.671ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           1.409     1.409    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X71Y62         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.065     1.474 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.012     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X71Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.403     4.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.045ns (3.020%)  route 1.445ns (96.980%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.359ns (routing 0.671ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.429     1.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X66Y62         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.045     1.474 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[1]_i_1/O
                         net (fo=1, routed)           0.016     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[1]_i_1_n_0
    SLICE_X66Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.359     4.763    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.015ns (1.003%)  route 1.480ns (98.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.356ns (routing 0.671ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.466     1.466    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X66Y61         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.015     1.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[17]_i_1/O
                         net (fo=1, routed)           0.014     1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[17]_i_1_n_0
    SLICE_X66Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.373     3.373    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y101        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     3.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y0 (CLOCK_ROOT)    net (fo=482, routed)         1.356     4.760    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/C





