// Seed: 918229398
module module_0;
  logic id_1;
  ;
  if (1) logic [7:0][1 'b0 : -1] id_2 = 1;
  else wire id_3;
  logic id_4 = 1;
  wire  id_5;
  wire  id_6;
  ;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  input wire id_31;
  inout wire id_30;
  input wire id_29;
  inout wire id_28;
  inout reg id_27;
  output wire id_26;
  output reg id_25;
  input wire id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  input logic [7:0] id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_28;
  module_0 modCall_1 ();
  parameter id_32 = -1;
  initial
  fork
    id_25 <= id_19[1];
    id_27 <= id_18;
  join
  or primCall (
      id_1,
      id_11,
      id_12,
      id_18,
      id_19,
      id_21,
      id_22,
      id_23,
      id_24,
      id_27,
      id_28,
      id_29,
      id_3,
      id_30,
      id_31,
      id_4,
      id_6,
      id_7,
      id_8,
      id_9
  );
endprogram
