$date
	Sun Oct 23 09:30:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#332214
b1100 &
b1100 %
1$
b1100 !
1"
#332215
0"
#332218
b110 &
b110 %
#332222
b11 &
b11 %
#332226
b1010 &
b1010 %
#332230
b101 &
b101 %
#332234
b10000 &
b10000 %
#332238
b1000 &
b1000 %
#332242
b100 &
b100 %
#332246
b10 &
b10 %
#332250
b1 &
b1 %
1#
#332254
b0 &
0#
b0 %
0$
#1346001
b11101 !
1"
#1346002
b11101 &
b11101 %
1$
#1346003
0"
#1346006
b1011000 &
b1011000 %
#1346010
b101100 &
b101100 %
#1346014
b10110 &
b10110 %
#1346018
b1011 &
b1011 %
#1346022
b100010 &
b100010 %
#1346026
b10001 &
b10001 %
#1346030
b110100 &
b110100 %
#1346034
b11010 &
b11010 %
#1346038
b1101 &
b1101 %
#1346042
b101000 &
b101000 %
#1346046
b10100 &
b10100 %
#1346050
b1010 &
b1010 %
#1346054
b101 &
b101 %
#1346058
b10000 &
b10000 %
#1346062
b1000 &
b1000 %
#1346066
b100 &
b100 %
#1346070
b10 &
b10 %
#1346074
b1 &
b1 %
1#
#1346078
b0 &
0#
b0 %
0$
#2339432
b1010 !
1"
#2339434
b1010 &
b1010 %
1$
#2339435
0"
#2339438
b101 &
b101 %
#2339442
b10000 &
b10000 %
#2339446
b1000 &
b1000 %
#2339450
b100 &
b100 %
#2339454
b10 &
b10 %
#2339458
b1 &
b1 %
1#
#2339462
b0 &
0#
b0 %
0$
#4500012
