NDContentPage.OnToolTipsLoaded({11:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype11\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> SOUND_ADDR_CACHE = <span class=\"SHNumber\">8\'h50</span></div></div><div class=\"TTSummary\">Defines the address of r_snd_addr_cache</div></div>",12:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype12\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> SOUND_CACHE = <span class=\"SHNumber\">8\'h51</span></div></div><div class=\"TTSummary\">Defines the address of r_snd_cache</div></div>",13:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype13\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> RAM_24K_ENABLE = <span class=\"SHNumber\">8\'h53</span></div></div><div class=\"TTSummary\">Defines the address of r_24k_ena</div></div>",14:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype14\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> SWAP_BIOS_TO_RAM = <span class=\"SHNumber\">8\'h7F</span></div></div><div class=\"TTSummary\">Defines the address of r_swap_ena</div></div>",25:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype25\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> s_ram_csn = (</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">(s_y0_seln | r_swap_ena[<span class=\"SHNumber\">1</span>]) &amp; (s_ram2_csn | ~r_24k_ena[<span class=\"SHNumber\">0</span>]) &amp; (s_ram1_csn | ~r_24k_ena[<span class=\"SHNumber\">0</span>]) &amp;&nbsp;</div><div class=\"PSymbols\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">(</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">s_ram0_csn | ~r_24k_ena[<span class=\"SHNumber\">0</span>])</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"3/1/4/5\" style=\"grid-area:1/5/2/6\">)</div></div></div></div><div class=\"TTSummary\">RAM Chip select when address is requested (active low). When the 24k is not enabled, use internal memory.</div></div>"});