{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561232386888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561232386888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 16:39:46 2019 " "Processing started: Sat Jun 22 16:39:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561232386888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561232386888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv_microcontroller -c riscv_microcontroller " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_microcontroller -c riscv_microcontroller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561232386888 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561232387167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents-bkp/ufrn/tcc/quartus/datapath/progmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents-bkp/ufrn/tcc/quartus/datapath/progmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 progmem-SYN " "Found design unit 1: progmem-SYN" {  } { { "../Datapath/progmem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/progmem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387642 ""} { "Info" "ISGN_ENTITY_NAME" "1 progmem " "Found entity 1: progmem" {  } { { "../Datapath/progmem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/progmem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561232387642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents-bkp/ufrn/tcc/quartus/datapath/datamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents-bkp/ufrn/tcc/quartus/datapath/datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem-SYN " "Found design unit 1: datamem-SYN" {  } { { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387642 ""} { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561232387642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents-bkp/ufrn/tcc/project/components/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents-bkp/ufrn/tcc/project/components/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-Behavioral " "Found design unit 1: register_file-Behavioral" {  } { { "../../Project/Components/register_file.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/register_file.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387642 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../Project/Components/register_file.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561232387642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents-bkp/ufrn/tcc/project/components/reg32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents-bkp/ufrn/tcc/project/components/reg32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32b-description " "Found design unit 1: reg32b-description" {  } { { "../../Project/Components/reg32b.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/reg32b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387650 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32b " "Found entity 1: reg32b" {  } { { "../../Project/Components/reg32b.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/reg32b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561232387650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents-bkp/ufrn/tcc/project/components/program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents-bkp/ufrn/tcc/project/components/program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-behavioral " "Found design unit 1: program_counter-behavioral" {  } { { "../../Project/Components/program_counter.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/program_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387650 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../../Project/Components/program_counter.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/program_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561232387650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents-bkp/ufrn/tcc/project/components/progmem_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents-bkp/ufrn/tcc/project/components/progmem_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 progmem_interface-behavioural " "Found design unit 1: progmem_interface-behavioural" {  } { { "../../Project/Components/progmem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/progmem_interface.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387650 ""} { "Info" "ISGN_ENTITY_NAME" "1 progmem_interface " "Found entity 1: progmem_interface" {  } { { "../../Project/Components/progmem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/progmem_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561232387650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents-bkp/ufrn/tcc/project/components/mux_32_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents-bkp/ufrn/tcc/project/components/mux_32_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32_1-behavioral " "Found design unit 1: mux_32_1-behavioral" {  } { { "../../Project/Components/mux_32_1.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/mux_32_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387650 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32_1 " "Found entity 1: mux_32_1" {  } { { "../../Project/Components/mux_32_1.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/mux_32_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561232387650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents-bkp/ufrn/tcc/project/components/mux_3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents-bkp/ufrn/tcc/project/components/mux_3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3_1-behavioral " "Found design unit 1: mux_3_1-behavioral" {  } { { "../../Project/Components/mux_3_1.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/mux_3_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387660 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3_1 " "Found entity 1: mux_3_1" {  } { { "../../Project/Components/mux_3_1.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/mux_3_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561232387660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents-bkp/ufrn/tcc/project/components/mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents-bkp/ufrn/tcc/project/components/mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1-behavioral " "Found design unit 1: mux_2_1-behavioral" {  } { { "../../Project/Components/mux_2_1.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/mux_2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387660 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "../../Project/Components/mux_2_1.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/mux_2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561232387660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents-bkp/ufrn/tcc/project/components/microcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents-bkp/ufrn/tcc/project/components/microcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv_microcontroller-structural " "Found design unit 1: riscv_microcontroller-structural" {  } { { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387660 ""} { "Info" "ISGN_ENTITY_NAME" "1 riscv_microcontroller " "Found entity 1: riscv_microcontroller" {  } { { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561232387660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents-bkp/ufrn/tcc/project/components/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents-bkp/ufrn/tcc/project/components/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-structural " "Found design unit 1: datapath-structural" {  } { { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387660 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561232387660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents-bkp/ufrn/tcc/project/components/datamem_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents-bkp/ufrn/tcc/project/components/datamem_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem_interface-behavioural " "Found design unit 1: datamem_interface-behavioural" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387660 ""} { "Info" "ISGN_ENTITY_NAME" "1 datamem_interface " "Found entity 1: datamem_interface" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561232387660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents-bkp/ufrn/tcc/project/components/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents-bkp/ufrn/tcc/project/components/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-Behavioral " "Found design unit 1: controller-Behavioral" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387676 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561232387676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents-bkp/ufrn/tcc/project/components/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents-bkp/ufrn/tcc/project/components/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387676 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232387676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561232387676 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_microcontroller " "Elaborating entity \"riscv_microcontroller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561232387723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"controller:controller_0\"" {  } { { "../../Project/Components/microcontroller.vhd" "controller_0" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232387754 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction controller.vhd(95) " "VHDL Process Statement warning at controller.vhd(95): signal \"instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387754 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decoded_cluster controller.vhd(304) " "VHDL Process Statement warning at controller.vhd(304): signal \"decoded_cluster\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_ALU_operation controller.vhd(313) " "VHDL Process Statement warning at controller.vhd(313): signal \"internal_ALU_operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_immediate controller.vhd(327) " "VHDL Process Statement warning at controller.vhd(327): signal \"internal_immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_ALU_operation controller.vhd(330) " "VHDL Process Statement warning at controller.vhd(330): signal \"internal_ALU_operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_immediate controller.vhd(345) " "VHDL Process Statement warning at controller.vhd(345): signal \"internal_immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_ALU_operation controller.vhd(348) " "VHDL Process Statement warning at controller.vhd(348): signal \"internal_ALU_operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_immediate controller.vhd(363) " "VHDL Process Statement warning at controller.vhd(363): signal \"internal_immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_ALU_operation controller.vhd(366) " "VHDL Process Statement warning at controller.vhd(366): signal \"internal_ALU_operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_immediate controller.vhd(381) " "VHDL Process Statement warning at controller.vhd(381): signal \"internal_immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_ALU_operation controller.vhd(384) " "VHDL Process Statement warning at controller.vhd(384): signal \"internal_ALU_operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_immediate controller.vhd(399) " "VHDL Process Statement warning at controller.vhd(399): signal \"internal_immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_ALU_operation controller.vhd(402) " "VHDL Process Statement warning at controller.vhd(402): signal \"internal_ALU_operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decoded_opcode controller.vhd(424) " "VHDL Process Statement warning at controller.vhd(424): signal \"decoded_opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_ALU_operation controller.vhd(427) " "VHDL Process Statement warning at controller.vhd(427): signal \"internal_ALU_operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_immediate controller.vhd(429) " "VHDL Process Statement warning at controller.vhd(429): signal \"internal_immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_ALU_operation controller.vhd(432) " "VHDL Process Statement warning at controller.vhd(432): signal \"internal_ALU_operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_immediate controller.vhd(434) " "VHDL Process Statement warning at controller.vhd(434): signal \"internal_immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_ALU_operation controller.vhd(437) " "VHDL Process Statement warning at controller.vhd(437): signal \"internal_ALU_operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_immediate controller.vhd(439) " "VHDL Process Statement warning at controller.vhd(439): signal \"internal_immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_ALU_operation controller.vhd(442) " "VHDL Process Statement warning at controller.vhd(442): signal \"internal_ALU_operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_immediate controller.vhd(444) " "VHDL Process Statement warning at controller.vhd(444): signal \"internal_immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 444 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_ALU_operation controller.vhd(456) " "VHDL Process Statement warning at controller.vhd(456): signal \"internal_ALU_operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_immediate controller.vhd(471) " "VHDL Process Statement warning at controller.vhd(471): signal \"internal_immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 471 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_ALU_operation controller.vhd(474) " "VHDL Process Statement warning at controller.vhd(474): signal \"internal_ALU_operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_immediate controller.vhd(489) " "VHDL Process Statement warning at controller.vhd(489): signal \"internal_immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 489 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_ALU_operation controller.vhd(492) " "VHDL Process Statement warning at controller.vhd(492): signal \"internal_ALU_operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_immediate controller.vhd(506) " "VHDL Process Statement warning at controller.vhd(506): signal \"internal_immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_ALU_operation controller.vhd(507) " "VHDL Process Statement warning at controller.vhd(507): signal \"internal_ALU_operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decoded_cluster controller.vhd(508) " "VHDL Process Statement warning at controller.vhd(508): signal \"decoded_cluster\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 508 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_immediate controller.vhd(518) " "VHDL Process Statement warning at controller.vhd(518): signal \"internal_immediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_ALU_operation controller.vhd(519) " "VHDL Process Statement warning at controller.vhd(519): signal \"internal_ALU_operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decoded_cluster controller.vhd(520) " "VHDL Process Statement warning at controller.vhd(520): signal \"decoded_cluster\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 520 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_file_read_address_0 controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): inferring latch(es) for signal or variable \"reg_file_read_address_0\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_file_read_address_1 controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): inferring latch(es) for signal or variable \"reg_file_read_address_1\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_file_write controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): inferring latch(es) for signal or variable \"reg_file_write\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_file_write_address controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): inferring latch(es) for signal or variable \"reg_file_write_address\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "immediate controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): inferring latch(es) for signal or variable \"immediate\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_operation controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): inferring latch(es) for signal or variable \"PC_operation\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_operation controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): inferring latch(es) for signal or variable \"ALU_operation\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_branch controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): inferring latch(es) for signal or variable \"ALU_branch\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_branch_control controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): inferring latch(es) for signal or variable \"ALU_branch_control\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_format controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): inferring latch(es) for signal or variable \"data_format\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "datamem_write controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): inferring latch(es) for signal or variable \"datamem_write\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux0_sel controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): inferring latch(es) for signal or variable \"mux0_sel\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux1_sel controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): inferring latch(es) for signal or variable \"mux1_sel\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux2_sel controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): inferring latch(es) for signal or variable \"mux2_sel\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fetched_instruction controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): inferring latch(es) for signal or variable \"fetched_instruction\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "decoded_cluster controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): inferring latch(es) for signal or variable \"decoded_cluster\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "decoded_opcode controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): inferring latch(es) for signal or variable \"decoded_opcode\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_ALU_operation controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): inferring latch(es) for signal or variable \"internal_ALU_operation\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_immediate controller.vhd(75) " "VHDL Process Statement warning at controller.vhd(75): inferring latch(es) for signal or variable \"internal_immediate\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[0\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[0\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[1\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[1\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[2\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[2\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[3\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[3\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[4\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[4\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[5\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[5\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[6\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[6\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[7\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[7\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[8\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[8\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[9\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[9\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[10\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[10\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[11\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[11\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[12\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[12\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[13\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[13\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[14\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[14\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[15\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[15\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[16\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[16\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[17\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[17\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[18\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[18\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[19\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[19\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[20\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[20\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[21\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[21\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[22\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[22\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[23\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[23\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[24\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[24\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387761 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[25\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[25\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[26\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[26\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[27\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[27\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[28\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[28\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[29\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[29\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[30\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[30\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_immediate\[31\] controller.vhd(75) " "Inferred latch for \"internal_immediate\[31\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_operation\[0\] controller.vhd(75) " "Inferred latch for \"internal_ALU_operation\[0\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_operation\[1\] controller.vhd(75) " "Inferred latch for \"internal_ALU_operation\[1\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_operation\[2\] controller.vhd(75) " "Inferred latch for \"internal_ALU_operation\[2\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_ALU_operation\[3\] controller.vhd(75) " "Inferred latch for \"internal_ALU_operation\[3\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.CSRRCI controller.vhd(75) " "Inferred latch for \"decoded_opcode.CSRRCI\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.CSRRSI controller.vhd(75) " "Inferred latch for \"decoded_opcode.CSRRSI\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.CSRRC controller.vhd(75) " "Inferred latch for \"decoded_opcode.CSRRC\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.CSRRS controller.vhd(75) " "Inferred latch for \"decoded_opcode.CSRRS\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.CSRRW controller.vhd(75) " "Inferred latch for \"decoded_opcode.CSRRW\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.EBREAK controller.vhd(75) " "Inferred latch for \"decoded_opcode.EBREAK\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.EXALL controller.vhd(75) " "Inferred latch for \"decoded_opcode.EXALL\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.FENCEI controller.vhd(75) " "Inferred latch for \"decoded_opcode.FENCEI\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.FENCE controller.vhd(75) " "Inferred latch for \"decoded_opcode.FENCE\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.inst_AND controller.vhd(75) " "Inferred latch for \"decoded_opcode.inst_AND\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.inst_OR controller.vhd(75) " "Inferred latch for \"decoded_opcode.inst_OR\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.inst_SRA controller.vhd(75) " "Inferred latch for \"decoded_opcode.inst_SRA\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.inst_SRL controller.vhd(75) " "Inferred latch for \"decoded_opcode.inst_SRL\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.inst_XOR controller.vhd(75) " "Inferred latch for \"decoded_opcode.inst_XOR\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.SLTU controller.vhd(75) " "Inferred latch for \"decoded_opcode.SLTU\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.SLT controller.vhd(75) " "Inferred latch for \"decoded_opcode.SLT\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.inst_SLL controller.vhd(75) " "Inferred latch for \"decoded_opcode.inst_SLL\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.SUB controller.vhd(75) " "Inferred latch for \"decoded_opcode.SUB\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.ADD controller.vhd(75) " "Inferred latch for \"decoded_opcode.ADD\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.SRAI controller.vhd(75) " "Inferred latch for \"decoded_opcode.SRAI\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.SRLI controller.vhd(75) " "Inferred latch for \"decoded_opcode.SRLI\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.SLLI controller.vhd(75) " "Inferred latch for \"decoded_opcode.SLLI\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.ANDI controller.vhd(75) " "Inferred latch for \"decoded_opcode.ANDI\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.ORI controller.vhd(75) " "Inferred latch for \"decoded_opcode.ORI\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.XORI controller.vhd(75) " "Inferred latch for \"decoded_opcode.XORI\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.SLTIU controller.vhd(75) " "Inferred latch for \"decoded_opcode.SLTIU\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.SLTI controller.vhd(75) " "Inferred latch for \"decoded_opcode.SLTI\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.ADDI controller.vhd(75) " "Inferred latch for \"decoded_opcode.ADDI\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.SW controller.vhd(75) " "Inferred latch for \"decoded_opcode.SW\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.SH controller.vhd(75) " "Inferred latch for \"decoded_opcode.SH\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.SB controller.vhd(75) " "Inferred latch for \"decoded_opcode.SB\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.LHU controller.vhd(75) " "Inferred latch for \"decoded_opcode.LHU\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.LBU controller.vhd(75) " "Inferred latch for \"decoded_opcode.LBU\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.LW controller.vhd(75) " "Inferred latch for \"decoded_opcode.LW\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.LH controller.vhd(75) " "Inferred latch for \"decoded_opcode.LH\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.LB controller.vhd(75) " "Inferred latch for \"decoded_opcode.LB\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.BGEU controller.vhd(75) " "Inferred latch for \"decoded_opcode.BGEU\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.BLTU controller.vhd(75) " "Inferred latch for \"decoded_opcode.BLTU\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.BGE controller.vhd(75) " "Inferred latch for \"decoded_opcode.BGE\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.BLT controller.vhd(75) " "Inferred latch for \"decoded_opcode.BLT\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.BNE controller.vhd(75) " "Inferred latch for \"decoded_opcode.BNE\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.BEQ controller.vhd(75) " "Inferred latch for \"decoded_opcode.BEQ\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.JALR controller.vhd(75) " "Inferred latch for \"decoded_opcode.JALR\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.JAL controller.vhd(75) " "Inferred latch for \"decoded_opcode.JAL\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.AUIPC controller.vhd(75) " "Inferred latch for \"decoded_opcode.AUIPC\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.LUI controller.vhd(75) " "Inferred latch for \"decoded_opcode.LUI\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_opcode.INVALID controller.vhd(75) " "Inferred latch for \"decoded_opcode.INVALID\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.OP_32 controller.vhd(75) " "Inferred latch for \"decoded_cluster.OP_32\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.OP_IMM_32 controller.vhd(75) " "Inferred latch for \"decoded_cluster.OP_IMM_32\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.LUI controller.vhd(75) " "Inferred latch for \"decoded_cluster.LUI\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.AUIPC controller.vhd(75) " "Inferred latch for \"decoded_cluster.AUIPC\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.SYSTEM controller.vhd(75) " "Inferred latch for \"decoded_cluster.SYSTEM\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.OP_FP controller.vhd(75) " "Inferred latch for \"decoded_cluster.OP_FP\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.OP controller.vhd(75) " "Inferred latch for \"decoded_cluster.OP\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.OP_IMM controller.vhd(75) " "Inferred latch for \"decoded_cluster.OP_IMM\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.JAL controller.vhd(75) " "Inferred latch for \"decoded_cluster.JAL\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.NMADD controller.vhd(75) " "Inferred latch for \"decoded_cluster.NMADD\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.AMO controller.vhd(75) " "Inferred latch for \"decoded_cluster.AMO\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.MISC_MEM controller.vhd(75) " "Inferred latch for \"decoded_cluster.MISC_MEM\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.NMSUB controller.vhd(75) " "Inferred latch for \"decoded_cluster.NMSUB\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.JALR controller.vhd(75) " "Inferred latch for \"decoded_cluster.JALR\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.MSUB controller.vhd(75) " "Inferred latch for \"decoded_cluster.MSUB\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.STORE_FP controller.vhd(75) " "Inferred latch for \"decoded_cluster.STORE_FP\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.LOAD_FP controller.vhd(75) " "Inferred latch for \"decoded_cluster.LOAD_FP\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.BRANCH controller.vhd(75) " "Inferred latch for \"decoded_cluster.BRANCH\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.MADD controller.vhd(75) " "Inferred latch for \"decoded_cluster.MADD\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.STORE controller.vhd(75) " "Inferred latch for \"decoded_cluster.STORE\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.LOAD controller.vhd(75) " "Inferred latch for \"decoded_cluster.LOAD\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoded_cluster.INVALID controller.vhd(75) " "Inferred latch for \"decoded_cluster.INVALID\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[2\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[2\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[3\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[3\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[4\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[4\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[5\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[5\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[6\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[6\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[7\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[7\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[8\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[8\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[9\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[9\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[10\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[10\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[11\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[11\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[12\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[12\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[13\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[13\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[14\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[14\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[15\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[15\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[16\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[16\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[17\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[17\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[18\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[18\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[19\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[19\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[20\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[20\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[21\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[21\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[22\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[22\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[23\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[23\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[24\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[24\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[25\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[25\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[26\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[26\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[27\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[27\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[28\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[28\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[29\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[29\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[30\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[30\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fetched_instruction\[31\] controller.vhd(75) " "Inferred latch for \"fetched_instruction\[31\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_sel controller.vhd(75) " "Inferred latch for \"mux2_sel\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux1_sel controller.vhd(75) " "Inferred latch for \"mux1_sel\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux0_sel\[0\] controller.vhd(75) " "Inferred latch for \"mux0_sel\[0\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux0_sel\[1\] controller.vhd(75) " "Inferred latch for \"mux0_sel\[1\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datamem_write controller.vhd(75) " "Inferred latch for \"datamem_write\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_format\[0\] controller.vhd(75) " "Inferred latch for \"data_format\[0\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_format\[1\] controller.vhd(75) " "Inferred latch for \"data_format\[1\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_format\[2\] controller.vhd(75) " "Inferred latch for \"data_format\[2\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_branch_control\[0\] controller.vhd(75) " "Inferred latch for \"ALU_branch_control\[0\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_branch_control\[1\] controller.vhd(75) " "Inferred latch for \"ALU_branch_control\[1\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_branch_control\[2\] controller.vhd(75) " "Inferred latch for \"ALU_branch_control\[2\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_branch controller.vhd(75) " "Inferred latch for \"ALU_branch\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_operation\[0\] controller.vhd(75) " "Inferred latch for \"ALU_operation\[0\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_operation\[1\] controller.vhd(75) " "Inferred latch for \"ALU_operation\[1\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387776 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_operation\[2\] controller.vhd(75) " "Inferred latch for \"ALU_operation\[2\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_operation\[3\] controller.vhd(75) " "Inferred latch for \"ALU_operation\[3\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_operation\[0\] controller.vhd(75) " "Inferred latch for \"PC_operation\[0\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_operation\[1\] controller.vhd(75) " "Inferred latch for \"PC_operation\[1\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_operation\[2\] controller.vhd(75) " "Inferred latch for \"PC_operation\[2\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[0\] controller.vhd(75) " "Inferred latch for \"immediate\[0\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[1\] controller.vhd(75) " "Inferred latch for \"immediate\[1\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[2\] controller.vhd(75) " "Inferred latch for \"immediate\[2\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[3\] controller.vhd(75) " "Inferred latch for \"immediate\[3\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[4\] controller.vhd(75) " "Inferred latch for \"immediate\[4\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[5\] controller.vhd(75) " "Inferred latch for \"immediate\[5\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[6\] controller.vhd(75) " "Inferred latch for \"immediate\[6\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[7\] controller.vhd(75) " "Inferred latch for \"immediate\[7\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[8\] controller.vhd(75) " "Inferred latch for \"immediate\[8\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[9\] controller.vhd(75) " "Inferred latch for \"immediate\[9\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[10\] controller.vhd(75) " "Inferred latch for \"immediate\[10\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[11\] controller.vhd(75) " "Inferred latch for \"immediate\[11\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[12\] controller.vhd(75) " "Inferred latch for \"immediate\[12\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[13\] controller.vhd(75) " "Inferred latch for \"immediate\[13\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[14\] controller.vhd(75) " "Inferred latch for \"immediate\[14\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[15\] controller.vhd(75) " "Inferred latch for \"immediate\[15\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[16\] controller.vhd(75) " "Inferred latch for \"immediate\[16\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[17\] controller.vhd(75) " "Inferred latch for \"immediate\[17\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[18\] controller.vhd(75) " "Inferred latch for \"immediate\[18\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[19\] controller.vhd(75) " "Inferred latch for \"immediate\[19\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[20\] controller.vhd(75) " "Inferred latch for \"immediate\[20\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[21\] controller.vhd(75) " "Inferred latch for \"immediate\[21\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[22\] controller.vhd(75) " "Inferred latch for \"immediate\[22\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[23\] controller.vhd(75) " "Inferred latch for \"immediate\[23\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[24\] controller.vhd(75) " "Inferred latch for \"immediate\[24\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[25\] controller.vhd(75) " "Inferred latch for \"immediate\[25\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[26\] controller.vhd(75) " "Inferred latch for \"immediate\[26\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[27\] controller.vhd(75) " "Inferred latch for \"immediate\[27\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[28\] controller.vhd(75) " "Inferred latch for \"immediate\[28\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[29\] controller.vhd(75) " "Inferred latch for \"immediate\[29\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[30\] controller.vhd(75) " "Inferred latch for \"immediate\[30\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[31\] controller.vhd(75) " "Inferred latch for \"immediate\[31\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_file_write_address\[0\] controller.vhd(75) " "Inferred latch for \"reg_file_write_address\[0\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_file_write_address\[1\] controller.vhd(75) " "Inferred latch for \"reg_file_write_address\[1\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_file_write_address\[2\] controller.vhd(75) " "Inferred latch for \"reg_file_write_address\[2\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_file_write_address\[3\] controller.vhd(75) " "Inferred latch for \"reg_file_write_address\[3\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_file_write_address\[4\] controller.vhd(75) " "Inferred latch for \"reg_file_write_address\[4\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_file_write controller.vhd(75) " "Inferred latch for \"reg_file_write\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_file_read_address_1\[0\] controller.vhd(75) " "Inferred latch for \"reg_file_read_address_1\[0\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_file_read_address_1\[1\] controller.vhd(75) " "Inferred latch for \"reg_file_read_address_1\[1\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_file_read_address_1\[2\] controller.vhd(75) " "Inferred latch for \"reg_file_read_address_1\[2\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_file_read_address_1\[3\] controller.vhd(75) " "Inferred latch for \"reg_file_read_address_1\[3\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_file_read_address_1\[4\] controller.vhd(75) " "Inferred latch for \"reg_file_read_address_1\[4\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_file_read_address_0\[0\] controller.vhd(75) " "Inferred latch for \"reg_file_read_address_0\[0\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_file_read_address_0\[1\] controller.vhd(75) " "Inferred latch for \"reg_file_read_address_0\[1\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_file_read_address_0\[2\] controller.vhd(75) " "Inferred latch for \"reg_file_read_address_0\[2\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_file_read_address_0\[3\] controller.vhd(75) " "Inferred latch for \"reg_file_read_address_0\[3\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_file_read_address_0\[4\] controller.vhd(75) " "Inferred latch for \"reg_file_read_address_0\[4\]\" at controller.vhd(75)" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232387792 "|riscv_microcontroller|controller:controller_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath_0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath_0\"" {  } { { "../../Project/Components/microcontroller.vhd" "datapath_0" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232387823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter datapath:datapath_0\|program_counter:program_counter_0 " "Elaborating entity \"program_counter\" for hierarchy \"datapath:datapath_0\|program_counter:program_counter_0\"" {  } { { "../../Project/Components/datapath.vhd" "program_counter_0" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232387961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3_1 datapath:datapath_0\|mux_3_1:mux_0 " "Elaborating entity \"mux_3_1\" for hierarchy \"datapath:datapath_0\|mux_3_1:mux_0\"" {  } { { "../../Project/Components/datapath.vhd" "mux_0" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232387993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 datapath:datapath_0\|mux_2_1:mux_1 " "Elaborating entity \"mux_2_1\" for hierarchy \"datapath:datapath_0\|mux_2_1:mux_1\"" {  } { { "../../Project/Components/datapath.vhd" "mux_1" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:datapath_0\|register_file:register_file_0 " "Elaborating entity \"register_file\" for hierarchy \"datapath:datapath_0\|register_file:register_file_0\"" {  } { { "../../Project/Components/datapath.vhd" "register_file_0" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388024 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_control register_file.vhd(60) " "VHDL Process Statement warning at register_file.vhd(60): signal \"write_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/register_file.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/register_file.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388024 "|riscv_microcontroller|datapath:datapath_0|register_file:register_file_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32b datapath:datapath_0\|register_file:register_file_0\|reg32b:reg_x0 " "Elaborating entity \"reg32b\" for hierarchy \"datapath:datapath_0\|register_file:register_file_0\|reg32b:reg_x0\"" {  } { { "../../Project/Components/register_file.vhd" "reg_x0" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/register_file.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_1 datapath:datapath_0\|register_file:register_file_0\|mux_32_1:output_1_mux " "Elaborating entity \"mux_32_1\" for hierarchy \"datapath:datapath_0\|register_file:register_file_0\|mux_32_1:output_1_mux\"" {  } { { "../../Project/Components/register_file.vhd" "output_1_mux" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/register_file.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:datapath_0\|ALU:ALU_0 " "Elaborating entity \"ALU\" for hierarchy \"datapath:datapath_0\|ALU:ALU_0\"" {  } { { "../../Project/Components/datapath.vhd" "ALU_0" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388224 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_output ALU.vhd(21) " "VHDL Process Statement warning at ALU.vhd(21): inferring latch(es) for signal or variable \"ALU_output\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[0\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[0\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[1\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[1\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[2\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[2\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[3\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[3\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[4\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[4\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[5\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[5\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[6\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[6\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[7\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[7\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[8\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[8\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[9\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[9\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[10\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[10\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[11\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[11\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[12\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[12\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[13\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[13\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[14\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[14\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[15\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[15\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[16\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[16\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[17\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[17\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[18\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[18\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[19\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[19\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[20\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[20\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[21\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[21\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[22\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[22\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[23\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[23\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[24\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[24\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[25\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[25\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[26\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[26\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[27\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[27\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[28\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[28\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[29\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[29\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[30\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[30\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[31\] ALU.vhd(21) " "Inferred latch for \"ALU_output\[31\]\" at ALU.vhd(21)" {  } { { "../../Project/Components/ALU.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388224 "|riscv_microcontroller|datapath:datapath_0|ALU:ALU_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progmem_interface datapath:datapath_0\|progmem_interface:progmem_module_0 " "Elaborating entity \"progmem_interface\" for hierarchy \"datapath:datapath_0\|progmem_interface:progmem_module_0\"" {  } { { "../../Project/Components/datapath.vhd" "progmem_module_0" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progmem datapath:datapath_0\|progmem_interface:progmem_module_0\|progmem:progmem_0 " "Elaborating entity \"progmem\" for hierarchy \"datapath:datapath_0\|progmem_interface:progmem_module_0\|progmem:progmem_0\"" {  } { { "../../Project/Components/progmem_interface.vhd" "progmem_0" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/progmem_interface.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:datapath_0\|progmem_interface:progmem_module_0\|progmem:progmem_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:datapath_0\|progmem_interface:progmem_module_0\|progmem:progmem_0\|altsyncram:altsyncram_component\"" {  } { { "../Datapath/progmem.vhd" "altsyncram_component" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/progmem.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath_0\|progmem_interface:progmem_module_0\|progmem:progmem_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:datapath_0\|progmem_interface:progmem_module_0\|progmem:progmem_0\|altsyncram:altsyncram_component\"" {  } { { "../Datapath/progmem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/progmem.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath_0\|progmem_interface:progmem_module_0\|progmem:progmem_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:datapath_0\|progmem_interface:progmem_module_0\|progmem:progmem_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file progmem.mif " "Parameter \"init_file\" = \"progmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388309 ""}  } { { "../Datapath/progmem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/progmem.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1561232388309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d9h1 " "Found entity 1: altsyncram_d9h1" {  } { { "db/altsyncram_d9h1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_d9h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232388378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561232388378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d9h1 datapath:datapath_0\|progmem_interface:progmem_module_0\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_d9h1:auto_generated " "Elaborating entity \"altsyncram_d9h1\" for hierarchy \"datapath:datapath_0\|progmem_interface:progmem_module_0\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_d9h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem_interface datapath:datapath_0\|datamem_interface:datamem_module_0 " "Elaborating entity \"datamem_interface\" for hierarchy \"datapath:datapath_0\|datamem_interface:datamem_module_0\"" {  } { { "../../Project/Components/datapath.vhd" "datamem_module_0" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388378 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load datamem_interface.vhd(38) " "VHDL Process Statement warning at datamem_interface.vhd(38): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388378 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(41) " "VHDL Process Statement warning at datamem_interface.vhd(41): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388378 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_data datamem_interface.vhd(43) " "VHDL Process Statement warning at datamem_interface.vhd(43): signal \"input_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388378 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_data datamem_interface.vhd(44) " "VHDL Process Statement warning at datamem_interface.vhd(44): signal \"input_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388378 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_data datamem_interface.vhd(45) " "VHDL Process Statement warning at datamem_interface.vhd(45): signal \"input_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388378 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_data datamem_interface.vhd(46) " "VHDL Process Statement warning at datamem_interface.vhd(46): signal \"input_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388378 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(56) " "VHDL Process Statement warning at datamem_interface.vhd(56): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388378 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_data datamem_interface.vhd(60) " "VHDL Process Statement warning at datamem_interface.vhd(60): signal \"input_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388378 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_data datamem_interface.vhd(61) " "VHDL Process Statement warning at datamem_interface.vhd(61): signal \"input_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388378 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(62) " "VHDL Process Statement warning at datamem_interface.vhd(62): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388378 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_data datamem_interface.vhd(64) " "VHDL Process Statement warning at datamem_interface.vhd(64): signal \"input_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388378 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_data datamem_interface.vhd(65) " "VHDL Process Statement warning at datamem_interface.vhd(65): signal \"input_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388378 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(77) " "VHDL Process Statement warning at datamem_interface.vhd(77): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388378 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_data datamem_interface.vhd(81) " "VHDL Process Statement warning at datamem_interface.vhd(81): signal \"input_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388378 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_data datamem_interface.vhd(82) " "VHDL Process Statement warning at datamem_interface.vhd(82): signal \"input_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388378 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(83) " "VHDL Process Statement warning at datamem_interface.vhd(83): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388378 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_data datamem_interface.vhd(85) " "VHDL Process Statement warning at datamem_interface.vhd(85): signal \"input_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_data datamem_interface.vhd(86) " "VHDL Process Statement warning at datamem_interface.vhd(86): signal \"input_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(98) " "VHDL Process Statement warning at datamem_interface.vhd(98): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_data datamem_interface.vhd(103) " "VHDL Process Statement warning at datamem_interface.vhd(103): signal \"input_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(104) " "VHDL Process Statement warning at datamem_interface.vhd(104): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_data datamem_interface.vhd(108) " "VHDL Process Statement warning at datamem_interface.vhd(108): signal \"input_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(110) " "VHDL Process Statement warning at datamem_interface.vhd(110): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_data datamem_interface.vhd(113) " "VHDL Process Statement warning at datamem_interface.vhd(113): signal \"input_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(116) " "VHDL Process Statement warning at datamem_interface.vhd(116): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_data datamem_interface.vhd(118) " "VHDL Process Statement warning at datamem_interface.vhd(118): signal \"input_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(126) " "VHDL Process Statement warning at datamem_interface.vhd(126): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_data datamem_interface.vhd(131) " "VHDL Process Statement warning at datamem_interface.vhd(131): signal \"input_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(132) " "VHDL Process Statement warning at datamem_interface.vhd(132): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_data datamem_interface.vhd(136) " "VHDL Process Statement warning at datamem_interface.vhd(136): signal \"input_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(138) " "VHDL Process Statement warning at datamem_interface.vhd(138): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_data datamem_interface.vhd(141) " "VHDL Process Statement warning at datamem_interface.vhd(141): signal \"input_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(144) " "VHDL Process Statement warning at datamem_interface.vhd(144): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_data datamem_interface.vhd(146) " "VHDL Process Statement warning at datamem_interface.vhd(146): signal \"input_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(163) " "VHDL Process Statement warning at datamem_interface.vhd(163): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_output_3 datamem_interface.vhd(164) " "VHDL Process Statement warning at datamem_interface.vhd(164): signal \"memory_output_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_output_2 datamem_interface.vhd(164) " "VHDL Process Statement warning at datamem_interface.vhd(164): signal \"memory_output_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_output_1 datamem_interface.vhd(164) " "VHDL Process Statement warning at datamem_interface.vhd(164): signal \"memory_output_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_output_0 datamem_interface.vhd(164) " "VHDL Process Statement warning at datamem_interface.vhd(164): signal \"memory_output_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(169) " "VHDL Process Statement warning at datamem_interface.vhd(169): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_output_1 datamem_interface.vhd(170) " "VHDL Process Statement warning at datamem_interface.vhd(170): signal \"memory_output_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_output_0 datamem_interface.vhd(170) " "VHDL Process Statement warning at datamem_interface.vhd(170): signal \"memory_output_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(171) " "VHDL Process Statement warning at datamem_interface.vhd(171): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_output_3 datamem_interface.vhd(172) " "VHDL Process Statement warning at datamem_interface.vhd(172): signal \"memory_output_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_output_2 datamem_interface.vhd(172) " "VHDL Process Statement warning at datamem_interface.vhd(172): signal \"memory_output_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(177) " "VHDL Process Statement warning at datamem_interface.vhd(177): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_output_1 datamem_interface.vhd(178) " "VHDL Process Statement warning at datamem_interface.vhd(178): signal \"memory_output_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_output_0 datamem_interface.vhd(178) " "VHDL Process Statement warning at datamem_interface.vhd(178): signal \"memory_output_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(179) " "VHDL Process Statement warning at datamem_interface.vhd(179): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_output_3 datamem_interface.vhd(180) " "VHDL Process Statement warning at datamem_interface.vhd(180): signal \"memory_output_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_output_2 datamem_interface.vhd(180) " "VHDL Process Statement warning at datamem_interface.vhd(180): signal \"memory_output_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(185) " "VHDL Process Statement warning at datamem_interface.vhd(185): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_output_0 datamem_interface.vhd(186) " "VHDL Process Statement warning at datamem_interface.vhd(186): signal \"memory_output_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(187) " "VHDL Process Statement warning at datamem_interface.vhd(187): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_output_1 datamem_interface.vhd(188) " "VHDL Process Statement warning at datamem_interface.vhd(188): signal \"memory_output_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(189) " "VHDL Process Statement warning at datamem_interface.vhd(189): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_output_2 datamem_interface.vhd(190) " "VHDL Process Statement warning at datamem_interface.vhd(190): signal \"memory_output_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(191) " "VHDL Process Statement warning at datamem_interface.vhd(191): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_output_3 datamem_interface.vhd(192) " "VHDL Process Statement warning at datamem_interface.vhd(192): signal \"memory_output_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(195) " "VHDL Process Statement warning at datamem_interface.vhd(195): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_output_0 datamem_interface.vhd(196) " "VHDL Process Statement warning at datamem_interface.vhd(196): signal \"memory_output_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(197) " "VHDL Process Statement warning at datamem_interface.vhd(197): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_output_1 datamem_interface.vhd(198) " "VHDL Process Statement warning at datamem_interface.vhd(198): signal \"memory_output_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(199) " "VHDL Process Statement warning at datamem_interface.vhd(199): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_output_2 datamem_interface.vhd(200) " "VHDL Process Statement warning at datamem_interface.vhd(200): signal \"memory_output_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "byte_starting_position datamem_interface.vhd(201) " "VHDL Process Statement warning at datamem_interface.vhd(201): signal \"byte_starting_position\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_output_3 datamem_interface.vhd(202) " "VHDL Process Statement warning at datamem_interface.vhd(202): signal \"memory_output_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_load datamem_interface.vhd(34) " "VHDL Process Statement warning at datamem_interface.vhd(34): inferring latch(es) for signal or variable \"internal_load\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_input_3 datamem_interface.vhd(34) " "VHDL Process Statement warning at datamem_interface.vhd(34): inferring latch(es) for signal or variable \"memory_input_3\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_input_2 datamem_interface.vhd(34) " "VHDL Process Statement warning at datamem_interface.vhd(34): inferring latch(es) for signal or variable \"memory_input_2\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_input_1 datamem_interface.vhd(34) " "VHDL Process Statement warning at datamem_interface.vhd(34): inferring latch(es) for signal or variable \"memory_input_1\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_input_0 datamem_interface.vhd(34) " "VHDL Process Statement warning at datamem_interface.vhd(34): inferring latch(es) for signal or variable \"memory_input_0\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_data datamem_interface.vhd(34) " "VHDL Process Statement warning at datamem_interface.vhd(34): inferring latch(es) for signal or variable \"output_data\", which holds its previous value in one or more paths through the process" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[0\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[0\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[1\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[1\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[2\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[2\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[3\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[3\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[4\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[4\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[5\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[5\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[6\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[6\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[7\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[7\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[8\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[8\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[9\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[9\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[10\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[10\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[11\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[11\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[12\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[12\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388394 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[13\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[13\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[14\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[14\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[15\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[15\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[16\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[16\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[17\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[17\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[18\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[18\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[19\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[19\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[20\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[20\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[21\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[21\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[22\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[22\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[23\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[23\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[24\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[24\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[25\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[25\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[26\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[26\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[27\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[27\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[28\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[28\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[29\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[29\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[30\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[30\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[31\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[31\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[0\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[0\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[1\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[1\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[2\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[2\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[3\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[3\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[4\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[4\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[5\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[5\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[6\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[6\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[7\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[7\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[0\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[0\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[1\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[1\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[2\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[2\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[3\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[3\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[4\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[4\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[5\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[5\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[6\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[6\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[7\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[7\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[0\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[0\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[1\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[1\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[2\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[2\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[3\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[3\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[4\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[4\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[5\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[5\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[6\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[6\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[7\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[7\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[0\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[0\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[1\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[1\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[2\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[2\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[3\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[3\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[4\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[4\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[5\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[5\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[6\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[6\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[7\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[7\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_load\[0\] datamem_interface.vhd(34) " "Inferred latch for \"internal_load\[0\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_load\[1\] datamem_interface.vhd(34) " "Inferred latch for \"internal_load\[1\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_load\[2\] datamem_interface.vhd(34) " "Inferred latch for \"internal_load\[2\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_load\[3\] datamem_interface.vhd(34) " "Inferred latch for \"internal_load\[3\]\" at datamem_interface.vhd(34)" {  } { { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561232388409 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3 " "Elaborating entity \"datamem\" for hierarchy \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\"" {  } { { "../../Project/Components/datamem_interface.vhd" "datamem_3" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\"" {  } { { "../Datapath/datamem.vhd" "altsyncram_component" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\"" {  } { { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388456 ""}  } { { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1561232388456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b2f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b2f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b2f1 " "Found entity 1: altsyncram_b2f1" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561232388525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561232388525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b2f1 datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated " "Elaborating entity \"altsyncram_b2f1\" for hierarchy \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561232388525 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|progmem_interface:progmem_module_0\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_d9h1:auto_generated\|q_a\[0\] " "Synthesized away node \"datapath:datapath_0\|progmem_interface:progmem_module_0\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_d9h1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_d9h1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_d9h1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/progmem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/progmem.vhd" 90 0 0 } } { "../../Project/Components/progmem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/progmem_interface.vhd" 24 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 67 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|progmem_interface:progmem_module_0|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_d9h1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|progmem_interface:progmem_module_0\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_d9h1:auto_generated\|q_a\[1\] " "Synthesized away node \"datapath:datapath_0\|progmem_interface:progmem_module_0\|progmem:progmem_0\|altsyncram:altsyncram_component\|altsyncram_d9h1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_d9h1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_d9h1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/progmem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/progmem.vhd" 90 0 0 } } { "../../Project/Components/progmem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/progmem_interface.vhd" 24 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 67 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|progmem_interface:progmem_module_0|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_d9h1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_0\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[0\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_0\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 213 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_0|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_0\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[1\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_0\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 213 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_0|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_0\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[2\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_0\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 213 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_0|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_0\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[3\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_0\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 213 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_0|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_0\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[4\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_0\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 213 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_0|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_0\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[5\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_0\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 213 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_0|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_0\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[6\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_0\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 213 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_0|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_0\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[7\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_0\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 213 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_0|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_1\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[0\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_1\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 212 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_1|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_1\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[1\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_1\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 212 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_1|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_1\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[2\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_1\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 212 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_1|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_1\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[3\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_1\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 212 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_1|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_1\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[4\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_1\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 212 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_1|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_1\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[5\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_1\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 212 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_1|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_1\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[6\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_1\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 212 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_1|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_1\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[7\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_1\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 212 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_1|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_2\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[0\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_2\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 211 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_2|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_2\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[1\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_2\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 211 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_2|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_2\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[2\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_2\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 211 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_2|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_2\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[3\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_2\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 211 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_2|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_2\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[4\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_2\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 211 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_2|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_2\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[5\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_2\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 211 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_2|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_2\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[6\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_2\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 211 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_2|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_2\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[7\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_2\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 211 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_2|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[0\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 210 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_3|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[1\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 210 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_3|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[2\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 210 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_3|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[3\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 210 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_3|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[4\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 210 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_3|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[5\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 210 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_3|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[6\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 210 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_3|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[7\] " "Synthesized away node \"datapath:datapath_0\|datamem_interface:datamem_module_0\|datamem:datamem_3\|altsyncram:altsyncram_component\|altsyncram_b2f1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_b2f1.tdf" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/riscv_microcontroller/db/altsyncram_b2f1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "d:/programs/altera/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../Datapath/datamem.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Quartus/Datapath/datamem.vhd" 89 0 0 } } { "../../Project/Components/datamem_interface.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datamem_interface.vhd" 210 0 0 } } { "../../Project/Components/datapath.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/datapath.vhd" 68 0 0 } } { "../../Project/Components/microcontroller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/microcontroller.vhd" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232388879 "|riscv_microcontroller|datapath:datapath_0|datamem_interface:datamem_module_0|datamem:datamem_3|altsyncram:altsyncram_component|altsyncram_b2f1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1561232388879 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1561232388879 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:datapath_0\|register_file:register_file_0\|Ram0 " "RAM logic \"datapath:datapath_0\|register_file:register_file_0\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../../Project/Components/register_file.vhd" "Ram0" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/register_file.vhd" 61 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1561232389343 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1561232389343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|reg_file_write " "Latch controller:controller_0\|reg_file_write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.LUI_2517 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.LUI_2517" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|reg_file_read_address_0\[3\] " "Latch controller:controller_0\|reg_file_read_address_0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|reg_file_read_address_0\[2\] " "Latch controller:controller_0\|reg_file_read_address_0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|reg_file_read_address_0\[1\] " "Latch controller:controller_0\|reg_file_read_address_0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|reg_file_read_address_0\[0\] " "Latch controller:controller_0\|reg_file_read_address_0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|reg_file_read_address_0\[4\] " "Latch controller:controller_0\|reg_file_read_address_0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|reg_file_read_address_1\[3\] " "Latch controller:controller_0\|reg_file_read_address_1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|reg_file_read_address_1\[2\] " "Latch controller:controller_0\|reg_file_read_address_1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|reg_file_read_address_1\[1\] " "Latch controller:controller_0\|reg_file_read_address_1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|reg_file_read_address_1\[0\] " "Latch controller:controller_0\|reg_file_read_address_1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|reg_file_read_address_1\[4\] " "Latch controller:controller_0\|reg_file_read_address_1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[0\] " "Latch controller:controller_0\|immediate\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|mux1_sel " "Latch controller:controller_0\|mux1_sel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[1\] " "Latch controller:controller_0\|immediate\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[2\] " "Latch controller:controller_0\|immediate\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[3\] " "Latch controller:controller_0\|immediate\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[4\] " "Latch controller:controller_0\|immediate\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[5\] " "Latch controller:controller_0\|immediate\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[6\] " "Latch controller:controller_0\|immediate\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[7\] " "Latch controller:controller_0\|immediate\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[8\] " "Latch controller:controller_0\|immediate\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[9\] " "Latch controller:controller_0\|immediate\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[10\] " "Latch controller:controller_0\|immediate\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[11\] " "Latch controller:controller_0\|immediate\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[12\] " "Latch controller:controller_0\|immediate\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[13\] " "Latch controller:controller_0\|immediate\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[14\] " "Latch controller:controller_0\|immediate\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[15\] " "Latch controller:controller_0\|immediate\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[16\] " "Latch controller:controller_0\|immediate\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[17\] " "Latch controller:controller_0\|immediate\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[18\] " "Latch controller:controller_0\|immediate\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[19\] " "Latch controller:controller_0\|immediate\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[20\] " "Latch controller:controller_0\|immediate\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[21\] " "Latch controller:controller_0\|immediate\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[22\] " "Latch controller:controller_0\|immediate\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[23\] " "Latch controller:controller_0\|immediate\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[24\] " "Latch controller:controller_0\|immediate\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[25\] " "Latch controller:controller_0\|immediate\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[26\] " "Latch controller:controller_0\|immediate\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[27\] " "Latch controller:controller_0\|immediate\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[28\] " "Latch controller:controller_0\|immediate\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[29\] " "Latch controller:controller_0\|immediate\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[30\] " "Latch controller:controller_0\|immediate\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|immediate\[31\] " "Latch controller:controller_0\|immediate\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|mux0_sel\[0\] " "Latch controller:controller_0\|mux0_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.LUI_2517 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.LUI_2517" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|mux0_sel\[1\] " "Latch controller:controller_0\|mux0_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|PC_operation\[2\] " "Latch controller:controller_0\|PC_operation\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|PC_operation\[1\] " "Latch controller:controller_0\|PC_operation\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|PC_operation\[0\] " "Latch controller:controller_0\|PC_operation\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.AUIPC_2527 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.AUIPC_2527" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|ALU_branch " "Latch controller:controller_0\|ALU_branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.BRANCH_2667 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.BRANCH_2667" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|ALU_branch_control\[1\] " "Latch controller:controller_0\|ALU_branch_control\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.BRANCH_2667 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.BRANCH_2667" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|ALU_branch_control\[0\] " "Latch controller:controller_0\|ALU_branch_control\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.BRANCH_2667 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.BRANCH_2667" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|ALU_branch_control\[2\] " "Latch controller:controller_0\|ALU_branch_control\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.BRANCH_2667 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.BRANCH_2667" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|reg_file_write_address\[0\] " "Latch controller:controller_0\|reg_file_write_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|reg_file_write_address\[4\] " "Latch controller:controller_0\|reg_file_write_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|reg_file_write_address\[3\] " "Latch controller:controller_0\|reg_file_write_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|reg_file_write_address\[2\] " "Latch controller:controller_0\|reg_file_write_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|reg_file_write_address\[1\] " "Latch controller:controller_0\|reg_file_write_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|current_state.execute " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|current_state.execute" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|decoded_cluster.LUI_2517 " "Latch controller:controller_0\|decoded_cluster.LUI_2517 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|fetched_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|fetched_instruction\[2\]" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|decoded_cluster.AUIPC_2527 " "Latch controller:controller_0\|decoded_cluster.AUIPC_2527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|fetched_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|fetched_instruction\[2\]" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|decoded_cluster.OP_2557 " "Latch controller:controller_0\|decoded_cluster.OP_2557 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|fetched_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|fetched_instruction\[2\]" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Latch controller:controller_0\|decoded_cluster.OP_IMM_2567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|fetched_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|fetched_instruction\[2\]" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|decoded_cluster.JAL_2577 " "Latch controller:controller_0\|decoded_cluster.JAL_2577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|fetched_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|fetched_instruction\[2\]" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|decoded_cluster.JALR_2627 " "Latch controller:controller_0\|decoded_cluster.JALR_2627 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|fetched_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|fetched_instruction\[2\]" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|decoded_cluster.LOAD_2697 " "Latch controller:controller_0\|decoded_cluster.LOAD_2697 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|fetched_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|fetched_instruction\[2\]" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|decoded_cluster.BRANCH_2667 " "Latch controller:controller_0\|decoded_cluster.BRANCH_2667 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|fetched_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|fetched_instruction\[2\]" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|decoded_cluster.STORE_2687 " "Latch controller:controller_0\|decoded_cluster.STORE_2687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|fetched_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|fetched_instruction\[2\]" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|decoded_cluster.INVALID_2707 " "Latch controller:controller_0\|decoded_cluster.INVALID_2707 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|fetched_instruction\[4\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|fetched_instruction\[4\]" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[0\] " "Latch controller:controller_0\|internal_immediate\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|decoded_opcode.SRAI_2217 " "Latch controller:controller_0\|decoded_opcode.SRAI_2217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|fetched_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|fetched_instruction\[2\]" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|decoded_opcode.SRLI_2227 " "Latch controller:controller_0\|decoded_opcode.SRLI_2227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|fetched_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|fetched_instruction\[2\]" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|decoded_opcode.SLLI_2237 " "Latch controller:controller_0\|decoded_opcode.SLLI_2237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|fetched_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|fetched_instruction\[2\]" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|decoded_opcode.ANDI_2247 " "Latch controller:controller_0\|decoded_opcode.ANDI_2247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|fetched_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|fetched_instruction\[2\]" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|decoded_opcode.ORI_2257 " "Latch controller:controller_0\|decoded_opcode.ORI_2257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|fetched_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|fetched_instruction\[2\]" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|decoded_opcode.XORI_2267 " "Latch controller:controller_0\|decoded_opcode.XORI_2267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|fetched_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|fetched_instruction\[2\]" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|decoded_opcode.SLTIU_2277 " "Latch controller:controller_0\|decoded_opcode.SLTIU_2277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|fetched_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|fetched_instruction\[2\]" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|decoded_opcode.SLTI_2287 " "Latch controller:controller_0\|decoded_opcode.SLTI_2287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|fetched_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|fetched_instruction\[2\]" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|decoded_opcode.ADDI_2297 " "Latch controller:controller_0\|decoded_opcode.ADDI_2297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|fetched_instruction\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|fetched_instruction\[2\]" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[1\] " "Latch controller:controller_0\|internal_immediate\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.LUI_2517 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.LUI_2517" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[2\] " "Latch controller:controller_0\|internal_immediate\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.LUI_2517 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.LUI_2517" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[3\] " "Latch controller:controller_0\|internal_immediate\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.LUI_2517 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.LUI_2517" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[4\] " "Latch controller:controller_0\|internal_immediate\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.LUI_2517 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.LUI_2517" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[5\] " "Latch controller:controller_0\|internal_immediate\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.LUI_2517 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.LUI_2517" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[6\] " "Latch controller:controller_0\|internal_immediate\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.LUI_2517 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.LUI_2517" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[7\] " "Latch controller:controller_0\|internal_immediate\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.LUI_2517 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.LUI_2517" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392244 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392244 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[8\] " "Latch controller:controller_0\|internal_immediate\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.LUI_2517 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.LUI_2517" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[9\] " "Latch controller:controller_0\|internal_immediate\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.LUI_2517 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.LUI_2517" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[10\] " "Latch controller:controller_0\|internal_immediate\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.LUI_2517 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.LUI_2517" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[11\] " "Latch controller:controller_0\|internal_immediate\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[12\] " "Latch controller:controller_0\|internal_immediate\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[13\] " "Latch controller:controller_0\|internal_immediate\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[14\] " "Latch controller:controller_0\|internal_immediate\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[15\] " "Latch controller:controller_0\|internal_immediate\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[16\] " "Latch controller:controller_0\|internal_immediate\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[17\] " "Latch controller:controller_0\|internal_immediate\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[18\] " "Latch controller:controller_0\|internal_immediate\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[19\] " "Latch controller:controller_0\|internal_immediate\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[20\] " "Latch controller:controller_0\|internal_immediate\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[21\] " "Latch controller:controller_0\|internal_immediate\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[22\] " "Latch controller:controller_0\|internal_immediate\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[23\] " "Latch controller:controller_0\|internal_immediate\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[24\] " "Latch controller:controller_0\|internal_immediate\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[25\] " "Latch controller:controller_0\|internal_immediate\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[26\] " "Latch controller:controller_0\|internal_immediate\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[27\] " "Latch controller:controller_0\|internal_immediate\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[28\] " "Latch controller:controller_0\|internal_immediate\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[29\] " "Latch controller:controller_0\|internal_immediate\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[30\] " "Latch controller:controller_0\|internal_immediate\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_immediate\[31\] " "Latch controller:controller_0\|internal_immediate\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.OP_IMM_2567 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.OP_IMM_2567" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_ALU_operation\[0\] " "Latch controller:controller_0\|internal_ALU_operation\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.LUI_2517 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.LUI_2517" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_ALU_operation\[1\] " "Latch controller:controller_0\|internal_ALU_operation\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.LUI_2517 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.LUI_2517" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_ALU_operation\[2\] " "Latch controller:controller_0\|internal_ALU_operation\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.LUI_2517 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.LUI_2517" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:controller_0\|internal_ALU_operation\[3\] " "Latch controller:controller_0\|internal_ALU_operation\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller_0\|decoded_cluster.INVALID_2707 " "Ports D and ENA on the latch are fed by the same signal controller:controller_0\|decoded_cluster.INVALID_2707" {  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561232392259 ""}  } { { "../../Project/Components/controller.vhd" "" { Text "E:/Documents-bkp/UFRN/TCC/Project/Components/controller.vhd" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561232392259 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1561232394750 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561232399017 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561232399017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3937 " "Implemented 3937 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561232399286 ""} { "Info" "ICUT_CUT_TM_OPINS" "276 " "Implemented 276 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561232399286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3629 " "Implemented 3629 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561232399286 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1561232399286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561232399286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 390 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 390 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561232399349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 16:39:59 2019 " "Processing ended: Sat Jun 22 16:39:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561232399349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561232399349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561232399349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561232399349 ""}
