<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Processors and Peripherals/Peripherals,Library/Qsys Interconnect/Memory-Mapped,Library/University Program/Clock,Library/Basic Functions/Bridges and Adaptors/Clock,Library,Library/Processors and Peripherals,Library/University Program,Library/Processors and Peripherals/Hard Processor Components,Library/Basic Functions/Configuration and Programming,Library/Basic Functions/Bridges and Adaptors,Library/Basic Functions/Bridges and Adaptors/Interrupt,Library/DSP,Library/University Program/Audio &amp; Video/Video,Library/Qsys Interconnect,Library/Interface Protocols/RapidIO,Library/Basic Functions/Bridges and Adaptors/Memory Mapped,Library/Basic Functions/Bridges and Adaptors/Reset,Library/Basic Functions/Simulation; Debug and Verification,Library/Interface Protocols,Library/Low Power,Library/University Program/Bridges,Library/DSP/Video and Image Processing,Library/Qsys Interconnect/Tri-State Components,Library/Basic Functions,Project,Library/Basic Functions/Simulation; Debug and Verification/Debug and Performance,Library/University Program/Audio &amp; Video" />
 <window width="1936" height="1176" x="-8" y="-8" />
 <generation block_symbol_file="1" />
 <hdlexample language="VERILOG" />
</preferences>
