xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/ip/xpm/xpm_VCOMP.vhd,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_14,../../../ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
c_reg_fd_v12_0_vh_rfs.vhd,vhdl,c_reg_fd_v12_0_10,../../../ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_wrapper_v3_0_7,../../../ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
xbip_pipe_v3_0_vh_rfs.vhd,vhdl,xbip_pipe_v3_0_10,../../../ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
c_addsub_v12_0_vh_rfs.vhd,vhdl,c_addsub_v12_0_20,../../../ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
Sub.vhd,vhdl,xil_defaultlib,../../../../hw.gen/sources_1/ip/Sub/sim/Sub.vhd,incdir="C:/Xilinx/2025.1/Vivado/data/rsb/busdef"
glbl.v,Verilog,xil_defaultlib,glbl.v
