Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Jul  9 09:14:28 2025
| Host         : DESKTOP-K4298A2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             103 |           30 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              22 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | u_fsm/u_btnC/btn_debounced0_out              | btnU_IBUF                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_fsm/u_btnD/btn_debounced0_out              | btnU_IBUF                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_fsm/u_btnL/btn_debounced0_out              | btnU_IBUF                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_fsm/u_btnR/btn_debounced0_out              | btnU_IBUF                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | u_fsm/u_fnd/u_fnd_digit_select/r_digit_sel_0 | u_fsm/u_fnd/u_fnd_digit_select/rst_n |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | u_fsm/u_btnD/E[0]                            | btnU_IBUF                            |                6 |             14 |         2.33 |
|  clk_IBUF_BUFG |                                              | u_fsm/u_fnd/u_fnd_digit_select/rst_n |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                              | btnU_IBUF                            |               25 |             86 |         3.44 |
+----------------+----------------------------------------------+--------------------------------------+------------------+----------------+--------------+


