<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>defines.h source code [linux-4.14.y/drivers/net/ethernet/intel/e1000e/defines.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/drivers/net/ethernet/intel/e1000e/defines.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-4.14.y</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>net</a>/<a href='../..'>ethernet</a>/<a href='..'>intel</a>/<a href='./'>e1000e</a>/<a href='defines.h.html'>defines.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* Intel PRO/1000 Linux driver</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 1999 - 2015 Intel Corporation.</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * This program is free software; you can redistribute it and/or modify it</i></td></tr>
<tr><th id="5">5</th><td><i> * under the terms and conditions of the GNU General Public License,</i></td></tr>
<tr><th id="6">6</th><td><i> * version 2, as published by the Free Software Foundation.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * This program is distributed in the hope it will be useful, but WITHOUT</i></td></tr>
<tr><th id="9">9</th><td><i> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</i></td></tr>
<tr><th id="10">10</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</i></td></tr>
<tr><th id="11">11</th><td><i> * more details.</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * The full GNU General Public License is included in this distribution in</i></td></tr>
<tr><th id="14">14</th><td><i> * the file called "COPYING".</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * Contact Information:</i></td></tr>
<tr><th id="17">17</th><td><i> * Linux NICS &lt;linux.nics@intel.com&gt;</i></td></tr>
<tr><th id="18">18</th><td><i> * e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</i></td></tr>
<tr><th id="19">19</th><td><i> * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</i></td></tr>
<tr><th id="20">20</th><td><i> */</i></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#<span data-ppcond="22">ifndef</span> <span class="macro" data-ref="_M/_E1000_DEFINES_H_">_E1000_DEFINES_H_</span></u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/_E1000_DEFINES_H_" data-ref="_M/_E1000_DEFINES_H_">_E1000_DEFINES_H_</dfn></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><i>/* Number of Transmit and Receive Descriptors must be a multiple of 8 */</i></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/REQ_TX_DESCRIPTOR_MULTIPLE" data-ref="_M/REQ_TX_DESCRIPTOR_MULTIPLE">REQ_TX_DESCRIPTOR_MULTIPLE</dfn>  8</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/REQ_RX_DESCRIPTOR_MULTIPLE" data-ref="_M/REQ_RX_DESCRIPTOR_MULTIPLE">REQ_RX_DESCRIPTOR_MULTIPLE</dfn>  8</u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i>/* Definitions for power management and wakeup registers */</i></td></tr>
<tr><th id="30">30</th><td><i>/* Wake Up Control */</i></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC_APME" data-ref="_M/E1000_WUC_APME">E1000_WUC_APME</dfn>		0x00000001	/* APM Enable */</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC_PME_EN" data-ref="_M/E1000_WUC_PME_EN">E1000_WUC_PME_EN</dfn>	0x00000002	/* PME Enable */</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC_PME_STATUS" data-ref="_M/E1000_WUC_PME_STATUS">E1000_WUC_PME_STATUS</dfn>	0x00000004	/* PME Status */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC_APMPME" data-ref="_M/E1000_WUC_APMPME">E1000_WUC_APMPME</dfn>	0x00000008	/* Assert PME on APM Wakeup */</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/E1000_WUC_PHY_WAKE" data-ref="_M/E1000_WUC_PHY_WAKE">E1000_WUC_PHY_WAKE</dfn>	0x00000100	/* if PHY supports wakeup */</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/* Wake Up Filter Control */</i></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_LNKC" data-ref="_M/E1000_WUFC_LNKC">E1000_WUFC_LNKC</dfn> 0x00000001 /* Link Status Change Wakeup Enable */</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_MAG" data-ref="_M/E1000_WUFC_MAG">E1000_WUFC_MAG</dfn>  0x00000002 /* Magic Packet Wakeup Enable */</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_EX" data-ref="_M/E1000_WUFC_EX">E1000_WUFC_EX</dfn>   0x00000004 /* Directed Exact Wakeup Enable */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_MC" data-ref="_M/E1000_WUFC_MC">E1000_WUFC_MC</dfn>   0x00000008 /* Directed Multicast Wakeup Enable */</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_BC" data-ref="_M/E1000_WUFC_BC">E1000_WUFC_BC</dfn>   0x00000010 /* Broadcast Wakeup Enable */</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/E1000_WUFC_ARP" data-ref="_M/E1000_WUFC_ARP">E1000_WUFC_ARP</dfn>  0x00000020 /* ARP Request Packet Wakeup Enable */</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><i>/* Wake Up Status */</i></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_LNKC" data-ref="_M/E1000_WUS_LNKC">E1000_WUS_LNKC</dfn>         E1000_WUFC_LNKC</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_MAG" data-ref="_M/E1000_WUS_MAG">E1000_WUS_MAG</dfn>          E1000_WUFC_MAG</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_EX" data-ref="_M/E1000_WUS_EX">E1000_WUS_EX</dfn>           E1000_WUFC_EX</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_MC" data-ref="_M/E1000_WUS_MC">E1000_WUS_MC</dfn>           E1000_WUFC_MC</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/E1000_WUS_BC" data-ref="_M/E1000_WUS_BC">E1000_WUS_BC</dfn>           E1000_WUFC_BC</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><i>/* Extended Device Control */</i></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LPCD" data-ref="_M/E1000_CTRL_EXT_LPCD">E1000_CTRL_EXT_LPCD</dfn>  0x00000004     /* LCD Power Cycle Done */</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SDP3_DATA" data-ref="_M/E1000_CTRL_EXT_SDP3_DATA">E1000_CTRL_EXT_SDP3_DATA</dfn> 0x00000080 /* Value of SW Definable Pin 3 */</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_FORCE_SMBUS" data-ref="_M/E1000_CTRL_EXT_FORCE_SMBUS">E1000_CTRL_EXT_FORCE_SMBUS</dfn> 0x00000800 /* Force SMBus mode */</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_EE_RST" data-ref="_M/E1000_CTRL_EXT_EE_RST">E1000_CTRL_EXT_EE_RST</dfn>    0x00002000 /* Reinitialize from EEPROM */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_SPD_BYPS" data-ref="_M/E1000_CTRL_EXT_SPD_BYPS">E1000_CTRL_EXT_SPD_BYPS</dfn>  0x00008000 /* Speed Select Bypass */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_RO_DIS" data-ref="_M/E1000_CTRL_EXT_RO_DIS">E1000_CTRL_EXT_RO_DIS</dfn>    0x00020000 /* Relaxed Ordering disable */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_DMA_DYN_CLK_EN" data-ref="_M/E1000_CTRL_EXT_DMA_DYN_CLK_EN">E1000_CTRL_EXT_DMA_DYN_CLK_EN</dfn> 0x00080000 /* DMA Dynamic Clock Gating */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_MODE_MASK" data-ref="_M/E1000_CTRL_EXT_LINK_MODE_MASK">E1000_CTRL_EXT_LINK_MODE_MASK</dfn> 0x00C00000</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES" data-ref="_M/E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES">E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES</dfn>  0x00C00000</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_EIAME" data-ref="_M/E1000_CTRL_EXT_EIAME">E1000_CTRL_EXT_EIAME</dfn>          0x01000000</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_DRV_LOAD" data-ref="_M/E1000_CTRL_EXT_DRV_LOAD">E1000_CTRL_EXT_DRV_LOAD</dfn>       0x10000000 /* Driver loaded bit for FW */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_IAME" data-ref="_M/E1000_CTRL_EXT_IAME">E1000_CTRL_EXT_IAME</dfn>		0x08000000 /* Int ACK Auto-mask */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_PBA_CLR" data-ref="_M/E1000_CTRL_EXT_PBA_CLR">E1000_CTRL_EXT_PBA_CLR</dfn>        0x80000000 /* PBA Clear */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_LSECCK" data-ref="_M/E1000_CTRL_EXT_LSECCK">E1000_CTRL_EXT_LSECCK</dfn>         0x00001000</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EXT_PHYPDEN" data-ref="_M/E1000_CTRL_EXT_PHYPDEN">E1000_CTRL_EXT_PHYPDEN</dfn>        0x00100000</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/* Receive Descriptor bit definitions */</i></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_DD" data-ref="_M/E1000_RXD_STAT_DD">E1000_RXD_STAT_DD</dfn>       0x01    /* Descriptor Done */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_EOP" data-ref="_M/E1000_RXD_STAT_EOP">E1000_RXD_STAT_EOP</dfn>      0x02    /* End of Packet */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_IXSM" data-ref="_M/E1000_RXD_STAT_IXSM">E1000_RXD_STAT_IXSM</dfn>     0x04    /* Ignore checksum */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_VP" data-ref="_M/E1000_RXD_STAT_VP">E1000_RXD_STAT_VP</dfn>       0x08    /* IEEE VLAN Packet */</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_UDPCS" data-ref="_M/E1000_RXD_STAT_UDPCS">E1000_RXD_STAT_UDPCS</dfn>    0x10    /* UDP xsum calculated */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_STAT_TCPCS" data-ref="_M/E1000_RXD_STAT_TCPCS">E1000_RXD_STAT_TCPCS</dfn>    0x20    /* TCP xsum calculated */</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_CE" data-ref="_M/E1000_RXD_ERR_CE">E1000_RXD_ERR_CE</dfn>        0x01    /* CRC Error */</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_SE" data-ref="_M/E1000_RXD_ERR_SE">E1000_RXD_ERR_SE</dfn>        0x02    /* Symbol Error */</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_SEQ" data-ref="_M/E1000_RXD_ERR_SEQ">E1000_RXD_ERR_SEQ</dfn>       0x04    /* Sequence Error */</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_CXE" data-ref="_M/E1000_RXD_ERR_CXE">E1000_RXD_ERR_CXE</dfn>       0x10    /* Carrier Extension Error */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_TCPE" data-ref="_M/E1000_RXD_ERR_TCPE">E1000_RXD_ERR_TCPE</dfn>      0x20    /* TCP/UDP Checksum Error */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_IPE" data-ref="_M/E1000_RXD_ERR_IPE">E1000_RXD_ERR_IPE</dfn>       0x40    /* IP Checksum Error */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_RXE" data-ref="_M/E1000_RXD_ERR_RXE">E1000_RXD_ERR_RXE</dfn>       0x80    /* Rx Data Error */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_SPC_VLAN_MASK" data-ref="_M/E1000_RXD_SPC_VLAN_MASK">E1000_RXD_SPC_VLAN_MASK</dfn> 0x0FFF  /* VLAN ID is in lower 12 bits */</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_TST" data-ref="_M/E1000_RXDEXT_STATERR_TST">E1000_RXDEXT_STATERR_TST</dfn>   0x00000100	/* Time Stamp taken */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_CE" data-ref="_M/E1000_RXDEXT_STATERR_CE">E1000_RXDEXT_STATERR_CE</dfn>    0x01000000</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_SE" data-ref="_M/E1000_RXDEXT_STATERR_SE">E1000_RXDEXT_STATERR_SE</dfn>    0x02000000</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_SEQ" data-ref="_M/E1000_RXDEXT_STATERR_SEQ">E1000_RXDEXT_STATERR_SEQ</dfn>   0x04000000</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_CXE" data-ref="_M/E1000_RXDEXT_STATERR_CXE">E1000_RXDEXT_STATERR_CXE</dfn>   0x10000000</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_STATERR_RXE" data-ref="_M/E1000_RXDEXT_STATERR_RXE">E1000_RXDEXT_STATERR_RXE</dfn>   0x80000000</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><i>/* mask to determine if packets should be dropped due to frame errors */</i></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/E1000_RXD_ERR_FRAME_ERR_MASK" data-ref="_M/E1000_RXD_ERR_FRAME_ERR_MASK">E1000_RXD_ERR_FRAME_ERR_MASK</dfn> ( \</u></td></tr>
<tr><th id="94">94</th><td><u>	E1000_RXD_ERR_CE  |		\</u></td></tr>
<tr><th id="95">95</th><td><u>	E1000_RXD_ERR_SE  |		\</u></td></tr>
<tr><th id="96">96</th><td><u>	E1000_RXD_ERR_SEQ |		\</u></td></tr>
<tr><th id="97">97</th><td><u>	E1000_RXD_ERR_CXE |		\</u></td></tr>
<tr><th id="98">98</th><td><u>	E1000_RXD_ERR_RXE)</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i>/* Same mask, but for extended and packet split descriptors */</i></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDEXT_ERR_FRAME_ERR_MASK" data-ref="_M/E1000_RXDEXT_ERR_FRAME_ERR_MASK">E1000_RXDEXT_ERR_FRAME_ERR_MASK</dfn> ( \</u></td></tr>
<tr><th id="102">102</th><td><u>	E1000_RXDEXT_STATERR_CE  |	\</u></td></tr>
<tr><th id="103">103</th><td><u>	E1000_RXDEXT_STATERR_SE  |	\</u></td></tr>
<tr><th id="104">104</th><td><u>	E1000_RXDEXT_STATERR_SEQ |	\</u></td></tr>
<tr><th id="105">105</th><td><u>	E1000_RXDEXT_STATERR_CXE |	\</u></td></tr>
<tr><th id="106">106</th><td><u>	E1000_RXDEXT_STATERR_RXE)</u></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_MASK" data-ref="_M/E1000_MRQC_RSS_FIELD_MASK">E1000_MRQC_RSS_FIELD_MASK</dfn>              0xFFFF0000</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV4_TCP" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV4_TCP">E1000_MRQC_RSS_FIELD_IPV4_TCP</dfn>          0x00010000</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV4" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV4">E1000_MRQC_RSS_FIELD_IPV4</dfn>              0x00020000</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV6_TCP_EX" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV6_TCP_EX">E1000_MRQC_RSS_FIELD_IPV6_TCP_EX</dfn>       0x00040000</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV6" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV6">E1000_MRQC_RSS_FIELD_IPV6</dfn>              0x00100000</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV6_TCP" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV6_TCP">E1000_MRQC_RSS_FIELD_IPV6_TCP</dfn>          0x00200000</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDPS_HDRSTAT_HDRSP" data-ref="_M/E1000_RXDPS_HDRSTAT_HDRSP">E1000_RXDPS_HDRSTAT_HDRSP</dfn>              0x00008000</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><i>/* Management Control */</i></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_SMBUS_EN" data-ref="_M/E1000_MANC_SMBUS_EN">E1000_MANC_SMBUS_EN</dfn>      0x00000001 /* SMBus Enabled - RO */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_ASF_EN" data-ref="_M/E1000_MANC_ASF_EN">E1000_MANC_ASF_EN</dfn>        0x00000002 /* ASF Enabled - RO */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_ARP_EN" data-ref="_M/E1000_MANC_ARP_EN">E1000_MANC_ARP_EN</dfn>        0x00002000 /* Enable ARP Request Filtering */</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_RCV_TCO_EN" data-ref="_M/E1000_MANC_RCV_TCO_EN">E1000_MANC_RCV_TCO_EN</dfn>    0x00020000 /* Receive TCO Packets Enabled */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_BLK_PHY_RST_ON_IDE" data-ref="_M/E1000_MANC_BLK_PHY_RST_ON_IDE">E1000_MANC_BLK_PHY_RST_ON_IDE</dfn>   0x00040000 /* Block phy resets */</u></td></tr>
<tr><th id="123">123</th><td><i>/* Enable MAC address filtering */</i></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_EN_MAC_ADDR_FILTER" data-ref="_M/E1000_MANC_EN_MAC_ADDR_FILTER">E1000_MANC_EN_MAC_ADDR_FILTER</dfn>   0x00100000</u></td></tr>
<tr><th id="125">125</th><td><i>/* Enable MNG packets to host memory */</i></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC_EN_MNG2HOST" data-ref="_M/E1000_MANC_EN_MNG2HOST">E1000_MANC_EN_MNG2HOST</dfn>   0x00200000</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC2H_PORT_623" data-ref="_M/E1000_MANC2H_PORT_623">E1000_MANC2H_PORT_623</dfn>    0x00000020 /* Port 0x26f */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/E1000_MANC2H_PORT_664" data-ref="_M/E1000_MANC2H_PORT_664">E1000_MANC2H_PORT_664</dfn>    0x00000040 /* Port 0x298 */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/E1000_MDEF_PORT_623" data-ref="_M/E1000_MDEF_PORT_623">E1000_MDEF_PORT_623</dfn>      0x00000800 /* Port 0x26f */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/E1000_MDEF_PORT_664" data-ref="_M/E1000_MDEF_PORT_664">E1000_MDEF_PORT_664</dfn>      0x00000400 /* Port 0x298 */</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><i>/* Receive Control */</i></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_EN" data-ref="_M/E1000_RCTL_EN">E1000_RCTL_EN</dfn>             0x00000002    /* enable */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SBP" data-ref="_M/E1000_RCTL_SBP">E1000_RCTL_SBP</dfn>            0x00000004    /* store bad packet */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_UPE" data-ref="_M/E1000_RCTL_UPE">E1000_RCTL_UPE</dfn>            0x00000008    /* unicast promiscuous enable */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MPE" data-ref="_M/E1000_RCTL_MPE">E1000_RCTL_MPE</dfn>            0x00000010    /* multicast promiscuous enab */</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LPE" data-ref="_M/E1000_RCTL_LPE">E1000_RCTL_LPE</dfn>            0x00000020    /* long packet enable */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LBM_NO" data-ref="_M/E1000_RCTL_LBM_NO">E1000_RCTL_LBM_NO</dfn>         0x00000000    /* no loopback mode */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LBM_MAC" data-ref="_M/E1000_RCTL_LBM_MAC">E1000_RCTL_LBM_MAC</dfn>        0x00000040    /* MAC loopback mode */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_LBM_TCVR" data-ref="_M/E1000_RCTL_LBM_TCVR">E1000_RCTL_LBM_TCVR</dfn>       0x000000C0    /* tcvr loopback mode */</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_DTYP_PS" data-ref="_M/E1000_RCTL_DTYP_PS">E1000_RCTL_DTYP_PS</dfn>        0x00000400    /* Packet Split descriptor */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_RDMTS_HALF" data-ref="_M/E1000_RCTL_RDMTS_HALF">E1000_RCTL_RDMTS_HALF</dfn>     0x00000000    /* Rx desc min threshold size */</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_RDMTS_HEX" data-ref="_M/E1000_RCTL_RDMTS_HEX">E1000_RCTL_RDMTS_HEX</dfn>      0x00010000</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MO_SHIFT" data-ref="_M/E1000_RCTL_MO_SHIFT">E1000_RCTL_MO_SHIFT</dfn>       12            /* multicast offset shift */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_MO_3" data-ref="_M/E1000_RCTL_MO_3">E1000_RCTL_MO_3</dfn>           0x00003000    /* multicast offset 15:4 */</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_BAM" data-ref="_M/E1000_RCTL_BAM">E1000_RCTL_BAM</dfn>            0x00008000    /* broadcast enable */</u></td></tr>
<tr><th id="148">148</th><td><i>/* these buffer sizes are valid if E1000_RCTL_BSEX is 0 */</i></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_2048" data-ref="_M/E1000_RCTL_SZ_2048">E1000_RCTL_SZ_2048</dfn>        0x00000000    /* Rx buffer size 2048 */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_1024" data-ref="_M/E1000_RCTL_SZ_1024">E1000_RCTL_SZ_1024</dfn>        0x00010000    /* Rx buffer size 1024 */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_512" data-ref="_M/E1000_RCTL_SZ_512">E1000_RCTL_SZ_512</dfn>         0x00020000    /* Rx buffer size 512 */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_256" data-ref="_M/E1000_RCTL_SZ_256">E1000_RCTL_SZ_256</dfn>         0x00030000    /* Rx buffer size 256 */</u></td></tr>
<tr><th id="153">153</th><td><i>/* these buffer sizes are valid if E1000_RCTL_BSEX is 1 */</i></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_16384" data-ref="_M/E1000_RCTL_SZ_16384">E1000_RCTL_SZ_16384</dfn>       0x00010000    /* Rx buffer size 16384 */</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_8192" data-ref="_M/E1000_RCTL_SZ_8192">E1000_RCTL_SZ_8192</dfn>        0x00020000    /* Rx buffer size 8192 */</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SZ_4096" data-ref="_M/E1000_RCTL_SZ_4096">E1000_RCTL_SZ_4096</dfn>        0x00030000    /* Rx buffer size 4096 */</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_VFE" data-ref="_M/E1000_RCTL_VFE">E1000_RCTL_VFE</dfn>            0x00040000    /* vlan filter enable */</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_CFIEN" data-ref="_M/E1000_RCTL_CFIEN">E1000_RCTL_CFIEN</dfn>          0x00080000    /* canonical form enable */</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_CFI" data-ref="_M/E1000_RCTL_CFI">E1000_RCTL_CFI</dfn>            0x00100000    /* canonical form indicator */</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_DPF" data-ref="_M/E1000_RCTL_DPF">E1000_RCTL_DPF</dfn>            0x00400000    /* Discard Pause Frames */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_PMCF" data-ref="_M/E1000_RCTL_PMCF">E1000_RCTL_PMCF</dfn>           0x00800000    /* pass MAC control frames */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_BSEX" data-ref="_M/E1000_RCTL_BSEX">E1000_RCTL_BSEX</dfn>           0x02000000    /* Buffer size extension */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/E1000_RCTL_SECRC" data-ref="_M/E1000_RCTL_SECRC">E1000_RCTL_SECRC</dfn>          0x04000000    /* Strip Ethernet CRC */</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><i>/* Use byte values for the following shift parameters</i></td></tr>
<tr><th id="166">166</th><td><i> * Usage:</i></td></tr>
<tr><th id="167">167</th><td><i> *     psrctl |= (((ROUNDUP(value0, 128) &gt;&gt; E1000_PSRCTL_BSIZE0_SHIFT) &amp;</i></td></tr>
<tr><th id="168">168</th><td><i> *                  E1000_PSRCTL_BSIZE0_MASK) |</i></td></tr>
<tr><th id="169">169</th><td><i> *                ((ROUNDUP(value1, 1024) &gt;&gt; E1000_PSRCTL_BSIZE1_SHIFT) &amp;</i></td></tr>
<tr><th id="170">170</th><td><i> *                  E1000_PSRCTL_BSIZE1_MASK) |</i></td></tr>
<tr><th id="171">171</th><td><i> *                ((ROUNDUP(value2, 1024) &lt;&lt; E1000_PSRCTL_BSIZE2_SHIFT) &amp;</i></td></tr>
<tr><th id="172">172</th><td><i> *                  E1000_PSRCTL_BSIZE2_MASK) |</i></td></tr>
<tr><th id="173">173</th><td><i> *                ((ROUNDUP(value3, 1024) &lt;&lt; E1000_PSRCTL_BSIZE3_SHIFT) |;</i></td></tr>
<tr><th id="174">174</th><td><i> *                  E1000_PSRCTL_BSIZE3_MASK))</i></td></tr>
<tr><th id="175">175</th><td><i> * where value0 = [128..16256],  default=256</i></td></tr>
<tr><th id="176">176</th><td><i> *       value1 = [1024..64512], default=4096</i></td></tr>
<tr><th id="177">177</th><td><i> *       value2 = [0..64512],    default=4096</i></td></tr>
<tr><th id="178">178</th><td><i> *       value3 = [0..64512],    default=0</i></td></tr>
<tr><th id="179">179</th><td><i> */</i></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE0_MASK" data-ref="_M/E1000_PSRCTL_BSIZE0_MASK">E1000_PSRCTL_BSIZE0_MASK</dfn>   0x0000007F</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE1_MASK" data-ref="_M/E1000_PSRCTL_BSIZE1_MASK">E1000_PSRCTL_BSIZE1_MASK</dfn>   0x00003F00</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE2_MASK" data-ref="_M/E1000_PSRCTL_BSIZE2_MASK">E1000_PSRCTL_BSIZE2_MASK</dfn>   0x003F0000</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE3_MASK" data-ref="_M/E1000_PSRCTL_BSIZE3_MASK">E1000_PSRCTL_BSIZE3_MASK</dfn>   0x3F000000</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE0_SHIFT" data-ref="_M/E1000_PSRCTL_BSIZE0_SHIFT">E1000_PSRCTL_BSIZE0_SHIFT</dfn>  7            /* Shift _right_ 7 */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE1_SHIFT" data-ref="_M/E1000_PSRCTL_BSIZE1_SHIFT">E1000_PSRCTL_BSIZE1_SHIFT</dfn>  2            /* Shift _right_ 2 */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE2_SHIFT" data-ref="_M/E1000_PSRCTL_BSIZE2_SHIFT">E1000_PSRCTL_BSIZE2_SHIFT</dfn>  6            /* Shift _left_ 6 */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/E1000_PSRCTL_BSIZE3_SHIFT" data-ref="_M/E1000_PSRCTL_BSIZE3_SHIFT">E1000_PSRCTL_BSIZE3_SHIFT</dfn> 14            /* Shift _left_ 14 */</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><i>/* SWFW_SYNC Definitions */</i></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/E1000_SWFW_EEP_SM" data-ref="_M/E1000_SWFW_EEP_SM">E1000_SWFW_EEP_SM</dfn>   0x1</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/E1000_SWFW_PHY0_SM" data-ref="_M/E1000_SWFW_PHY0_SM">E1000_SWFW_PHY0_SM</dfn>  0x2</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/E1000_SWFW_PHY1_SM" data-ref="_M/E1000_SWFW_PHY1_SM">E1000_SWFW_PHY1_SM</dfn>  0x4</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/E1000_SWFW_CSR_SM" data-ref="_M/E1000_SWFW_CSR_SM">E1000_SWFW_CSR_SM</dfn>   0x8</u></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><i>/* Device Control */</i></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_FD" data-ref="_M/E1000_CTRL_FD">E1000_CTRL_FD</dfn>       0x00000001  /* Full duplex.0=half; 1=full */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_GIO_MASTER_DISABLE" data-ref="_M/E1000_CTRL_GIO_MASTER_DISABLE">E1000_CTRL_GIO_MASTER_DISABLE</dfn> 0x00000004 /*Blocks new Master requests */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_LRST" data-ref="_M/E1000_CTRL_LRST">E1000_CTRL_LRST</dfn>     0x00000008  /* Link reset. 0=normal,1=reset */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_ASDE" data-ref="_M/E1000_CTRL_ASDE">E1000_CTRL_ASDE</dfn>     0x00000020  /* Auto-speed detect enable */</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SLU" data-ref="_M/E1000_CTRL_SLU">E1000_CTRL_SLU</dfn>      0x00000040  /* Set link up (Force Link) */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_ILOS" data-ref="_M/E1000_CTRL_ILOS">E1000_CTRL_ILOS</dfn>     0x00000080  /* Invert Loss-Of Signal */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SPD_SEL" data-ref="_M/E1000_CTRL_SPD_SEL">E1000_CTRL_SPD_SEL</dfn>  0x00000300  /* Speed Select Mask */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SPD_10" data-ref="_M/E1000_CTRL_SPD_10">E1000_CTRL_SPD_10</dfn>   0x00000000  /* Force 10Mb */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SPD_100" data-ref="_M/E1000_CTRL_SPD_100">E1000_CTRL_SPD_100</dfn>  0x00000100  /* Force 100Mb */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SPD_1000" data-ref="_M/E1000_CTRL_SPD_1000">E1000_CTRL_SPD_1000</dfn> 0x00000200  /* Force 1Gb */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_FRCSPD" data-ref="_M/E1000_CTRL_FRCSPD">E1000_CTRL_FRCSPD</dfn>   0x00000800  /* Force Speed */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_FRCDPX" data-ref="_M/E1000_CTRL_FRCDPX">E1000_CTRL_FRCDPX</dfn>   0x00001000  /* Force Duplex */</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_LANPHYPC_OVERRIDE" data-ref="_M/E1000_CTRL_LANPHYPC_OVERRIDE">E1000_CTRL_LANPHYPC_OVERRIDE</dfn> 0x00010000 /* SW control of LANPHYPC */</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_LANPHYPC_VALUE" data-ref="_M/E1000_CTRL_LANPHYPC_VALUE">E1000_CTRL_LANPHYPC_VALUE</dfn>    0x00020000 /* SW value of LANPHYPC */</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_MEHE" data-ref="_M/E1000_CTRL_MEHE">E1000_CTRL_MEHE</dfn>     0x00080000  /* Memory Error Handling Enable */</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIN0" data-ref="_M/E1000_CTRL_SWDPIN0">E1000_CTRL_SWDPIN0</dfn>  0x00040000  /* SWDPIN 0 value */</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIN1" data-ref="_M/E1000_CTRL_SWDPIN1">E1000_CTRL_SWDPIN1</dfn>  0x00080000  /* SWDPIN 1 value */</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_ADVD3WUC" data-ref="_M/E1000_CTRL_ADVD3WUC">E1000_CTRL_ADVD3WUC</dfn> 0x00100000  /* D3 WUC */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_EN_PHY_PWR_MGMT" data-ref="_M/E1000_CTRL_EN_PHY_PWR_MGMT">E1000_CTRL_EN_PHY_PWR_MGMT</dfn> 0x00200000 /* PHY PM enable */</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_SWDPIO0" data-ref="_M/E1000_CTRL_SWDPIO0">E1000_CTRL_SWDPIO0</dfn>  0x00400000  /* SWDPIN 0 Input or output */</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_RST" data-ref="_M/E1000_CTRL_RST">E1000_CTRL_RST</dfn>      0x04000000  /* Global reset */</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_RFCE" data-ref="_M/E1000_CTRL_RFCE">E1000_CTRL_RFCE</dfn>     0x08000000  /* Receive Flow Control enable */</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_TFCE" data-ref="_M/E1000_CTRL_TFCE">E1000_CTRL_TFCE</dfn>     0x10000000  /* Transmit flow control enable */</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_VME" data-ref="_M/E1000_CTRL_VME">E1000_CTRL_VME</dfn>      0x40000000  /* IEEE VLAN mode enable */</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_PHY_RST" data-ref="_M/E1000_CTRL_PHY_RST">E1000_CTRL_PHY_RST</dfn>  0x80000000  /* PHY Reset */</u></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LCTL_FORCE_FCTRL" data-ref="_M/E1000_PCS_LCTL_FORCE_FCTRL">E1000_PCS_LCTL_FORCE_FCTRL</dfn>	0x80</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/E1000_PCS_LSTS_AN_COMPLETE" data-ref="_M/E1000_PCS_LSTS_AN_COMPLETE">E1000_PCS_LSTS_AN_COMPLETE</dfn>	0x10000</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><i>/* Device Status */</i></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FD" data-ref="_M/E1000_STATUS_FD">E1000_STATUS_FD</dfn>         0x00000001      /* Full duplex.0=half,1=full */</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_LU" data-ref="_M/E1000_STATUS_LU">E1000_STATUS_LU</dfn>         0x00000002      /* Link up.0=no,1=link */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUNC_MASK" data-ref="_M/E1000_STATUS_FUNC_MASK">E1000_STATUS_FUNC_MASK</dfn>  0x0000000C      /* PCI Function Mask */</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUNC_SHIFT" data-ref="_M/E1000_STATUS_FUNC_SHIFT">E1000_STATUS_FUNC_SHIFT</dfn> 2</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_FUNC_1" data-ref="_M/E1000_STATUS_FUNC_1">E1000_STATUS_FUNC_1</dfn>     0x00000004      /* Function 1 */</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_TXOFF" data-ref="_M/E1000_STATUS_TXOFF">E1000_STATUS_TXOFF</dfn>      0x00000010      /* transmission paused */</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_MASK" data-ref="_M/E1000_STATUS_SPEED_MASK">E1000_STATUS_SPEED_MASK</dfn> 0x000000C0</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_10" data-ref="_M/E1000_STATUS_SPEED_10">E1000_STATUS_SPEED_10</dfn>   0x00000000      /* Speed 10Mb/s */</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_100" data-ref="_M/E1000_STATUS_SPEED_100">E1000_STATUS_SPEED_100</dfn>  0x00000040      /* Speed 100Mb/s */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_SPEED_1000" data-ref="_M/E1000_STATUS_SPEED_1000">E1000_STATUS_SPEED_1000</dfn> 0x00000080      /* Speed 1000Mb/s */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_LAN_INIT_DONE" data-ref="_M/E1000_STATUS_LAN_INIT_DONE">E1000_STATUS_LAN_INIT_DONE</dfn> 0x00000200   /* Lan Init Completion by NVM */</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_PHYRA" data-ref="_M/E1000_STATUS_PHYRA">E1000_STATUS_PHYRA</dfn>      0x00000400      /* PHY Reset Asserted */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/E1000_STATUS_GIO_MASTER_ENABLE" data-ref="_M/E1000_STATUS_GIO_MASTER_ENABLE">E1000_STATUS_GIO_MASTER_ENABLE</dfn>	0x00080000	/* Master Req status */</u></td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/HALF_DUPLEX" data-ref="_M/HALF_DUPLEX">HALF_DUPLEX</dfn> 1</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/FULL_DUPLEX" data-ref="_M/FULL_DUPLEX">FULL_DUPLEX</dfn> 2</u></td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_10_HALF" data-ref="_M/ADVERTISE_10_HALF">ADVERTISE_10_HALF</dfn>                 0x0001</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_10_FULL" data-ref="_M/ADVERTISE_10_FULL">ADVERTISE_10_FULL</dfn>                 0x0002</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_100_HALF" data-ref="_M/ADVERTISE_100_HALF">ADVERTISE_100_HALF</dfn>                0x0004</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_100_FULL" data-ref="_M/ADVERTISE_100_FULL">ADVERTISE_100_FULL</dfn>                0x0008</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_1000_HALF" data-ref="_M/ADVERTISE_1000_HALF">ADVERTISE_1000_HALF</dfn>               0x0010 /* Not used, just FYI */</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/ADVERTISE_1000_FULL" data-ref="_M/ADVERTISE_1000_FULL">ADVERTISE_1000_FULL</dfn>               0x0020</u></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><i>/* 1000/H is not supported, nor spec-compliant. */</i></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/E1000_ALL_SPEED_DUPLEX" data-ref="_M/E1000_ALL_SPEED_DUPLEX">E1000_ALL_SPEED_DUPLEX</dfn>	( \</u></td></tr>
<tr><th id="255">255</th><td><u>	ADVERTISE_10_HALF | ADVERTISE_10_FULL | ADVERTISE_100_HALF | \</u></td></tr>
<tr><th id="256">256</th><td><u>	ADVERTISE_100_FULL | ADVERTISE_1000_FULL)</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/E1000_ALL_NOT_GIG" data-ref="_M/E1000_ALL_NOT_GIG">E1000_ALL_NOT_GIG</dfn>	( \</u></td></tr>
<tr><th id="258">258</th><td><u>	ADVERTISE_10_HALF | ADVERTISE_10_FULL | ADVERTISE_100_HALF | \</u></td></tr>
<tr><th id="259">259</th><td><u>	ADVERTISE_100_FULL)</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/E1000_ALL_100_SPEED" data-ref="_M/E1000_ALL_100_SPEED">E1000_ALL_100_SPEED</dfn>	(ADVERTISE_100_HALF | ADVERTISE_100_FULL)</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/E1000_ALL_10_SPEED" data-ref="_M/E1000_ALL_10_SPEED">E1000_ALL_10_SPEED</dfn>	(ADVERTISE_10_HALF | ADVERTISE_10_FULL)</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/E1000_ALL_HALF_DUPLEX" data-ref="_M/E1000_ALL_HALF_DUPLEX">E1000_ALL_HALF_DUPLEX</dfn>	(ADVERTISE_10_HALF | ADVERTISE_100_HALF)</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/AUTONEG_ADVERTISE_SPEED_DEFAULT" data-ref="_M/AUTONEG_ADVERTISE_SPEED_DEFAULT">AUTONEG_ADVERTISE_SPEED_DEFAULT</dfn>   E1000_ALL_SPEED_DUPLEX</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><i>/* LED Control */</i></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_LED0_MODE_MASK" data-ref="_M/E1000_PHY_LED0_MODE_MASK">E1000_PHY_LED0_MODE_MASK</dfn>          0x00000007</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_LED0_IVRT" data-ref="_M/E1000_PHY_LED0_IVRT">E1000_PHY_LED0_IVRT</dfn>               0x00000008</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_LED0_MASK" data-ref="_M/E1000_PHY_LED0_MASK">E1000_PHY_LED0_MASK</dfn>               0x0000001F</u></td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED0_MODE_MASK" data-ref="_M/E1000_LEDCTL_LED0_MODE_MASK">E1000_LEDCTL_LED0_MODE_MASK</dfn>       0x0000000F</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED0_MODE_SHIFT" data-ref="_M/E1000_LEDCTL_LED0_MODE_SHIFT">E1000_LEDCTL_LED0_MODE_SHIFT</dfn>      0</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED0_IVRT" data-ref="_M/E1000_LEDCTL_LED0_IVRT">E1000_LEDCTL_LED0_IVRT</dfn>            0x00000040</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_LED0_BLINK" data-ref="_M/E1000_LEDCTL_LED0_BLINK">E1000_LEDCTL_LED0_BLINK</dfn>           0x00000080</u></td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_LINK_UP" data-ref="_M/E1000_LEDCTL_MODE_LINK_UP">E1000_LEDCTL_MODE_LINK_UP</dfn>       0x2</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_LED_ON" data-ref="_M/E1000_LEDCTL_MODE_LED_ON">E1000_LEDCTL_MODE_LED_ON</dfn>        0xE</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/E1000_LEDCTL_MODE_LED_OFF" data-ref="_M/E1000_LEDCTL_MODE_LED_OFF">E1000_LEDCTL_MODE_LED_OFF</dfn>       0xF</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><i>/* Transmit Descriptor bit definitions */</i></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_DTYP_D" data-ref="_M/E1000_TXD_DTYP_D">E1000_TXD_DTYP_D</dfn>     0x00100000 /* Data Descriptor */</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_POPTS_IXSM" data-ref="_M/E1000_TXD_POPTS_IXSM">E1000_TXD_POPTS_IXSM</dfn> 0x01       /* Insert IP checksum */</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_POPTS_TXSM" data-ref="_M/E1000_TXD_POPTS_TXSM">E1000_TXD_POPTS_TXSM</dfn> 0x02       /* Insert TCP/UDP checksum */</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_EOP" data-ref="_M/E1000_TXD_CMD_EOP">E1000_TXD_CMD_EOP</dfn>    0x01000000 /* End of Packet */</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_IFCS" data-ref="_M/E1000_TXD_CMD_IFCS">E1000_TXD_CMD_IFCS</dfn>   0x02000000 /* Insert FCS (Ethernet CRC) */</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_IC" data-ref="_M/E1000_TXD_CMD_IC">E1000_TXD_CMD_IC</dfn>     0x04000000 /* Insert Checksum */</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_RS" data-ref="_M/E1000_TXD_CMD_RS">E1000_TXD_CMD_RS</dfn>     0x08000000 /* Report Status */</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_RPS" data-ref="_M/E1000_TXD_CMD_RPS">E1000_TXD_CMD_RPS</dfn>    0x10000000 /* Report Packet Sent */</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_DEXT" data-ref="_M/E1000_TXD_CMD_DEXT">E1000_TXD_CMD_DEXT</dfn>   0x20000000 /* Descriptor extension (0 = legacy) */</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_VLE" data-ref="_M/E1000_TXD_CMD_VLE">E1000_TXD_CMD_VLE</dfn>    0x40000000 /* Add VLAN tag */</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_IDE" data-ref="_M/E1000_TXD_CMD_IDE">E1000_TXD_CMD_IDE</dfn>    0x80000000 /* Enable Tidv register */</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_DD" data-ref="_M/E1000_TXD_STAT_DD">E1000_TXD_STAT_DD</dfn>    0x00000001 /* Descriptor Done */</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_EC" data-ref="_M/E1000_TXD_STAT_EC">E1000_TXD_STAT_EC</dfn>    0x00000002 /* Excess Collisions */</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_LC" data-ref="_M/E1000_TXD_STAT_LC">E1000_TXD_STAT_LC</dfn>    0x00000004 /* Late Collisions */</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_TU" data-ref="_M/E1000_TXD_STAT_TU">E1000_TXD_STAT_TU</dfn>    0x00000008 /* Transmit underrun */</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_TCP" data-ref="_M/E1000_TXD_CMD_TCP">E1000_TXD_CMD_TCP</dfn>    0x01000000 /* TCP packet */</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_IP" data-ref="_M/E1000_TXD_CMD_IP">E1000_TXD_CMD_IP</dfn>     0x02000000 /* IP packet */</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_CMD_TSE" data-ref="_M/E1000_TXD_CMD_TSE">E1000_TXD_CMD_TSE</dfn>    0x04000000 /* TCP Seg enable */</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_STAT_TC" data-ref="_M/E1000_TXD_STAT_TC">E1000_TXD_STAT_TC</dfn>    0x00000004 /* Tx Underrun */</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/E1000_TXD_EXTCMD_TSTAMP" data-ref="_M/E1000_TXD_EXTCMD_TSTAMP">E1000_TXD_EXTCMD_TSTAMP</dfn>	0x00000010 /* IEEE1588 Timestamp packet */</u></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><i>/* Transmit Control */</i></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_EN" data-ref="_M/E1000_TCTL_EN">E1000_TCTL_EN</dfn>     0x00000002    /* enable Tx */</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_PSP" data-ref="_M/E1000_TCTL_PSP">E1000_TCTL_PSP</dfn>    0x00000008    /* pad short packets */</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_CT" data-ref="_M/E1000_TCTL_CT">E1000_TCTL_CT</dfn>     0x00000ff0    /* collision threshold */</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_COLD" data-ref="_M/E1000_TCTL_COLD">E1000_TCTL_COLD</dfn>   0x003ff000    /* collision distance */</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_RTLC" data-ref="_M/E1000_TCTL_RTLC">E1000_TCTL_RTLC</dfn>   0x01000000    /* Re-transmit on late collision */</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_MULR" data-ref="_M/E1000_TCTL_MULR">E1000_TCTL_MULR</dfn>   0x10000000    /* Multiple request support */</u></td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><i>/* SerDes Control */</i></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/E1000_SCTL_DISABLE_SERDES_LOOPBACK" data-ref="_M/E1000_SCTL_DISABLE_SERDES_LOOPBACK">E1000_SCTL_DISABLE_SERDES_LOOPBACK</dfn> 0x0400</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/E1000_SCTL_ENABLE_SERDES_LOOPBACK" data-ref="_M/E1000_SCTL_ENABLE_SERDES_LOOPBACK">E1000_SCTL_ENABLE_SERDES_LOOPBACK</dfn>	0x0410</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><i>/* Receive Checksum Control */</i></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_TUOFL" data-ref="_M/E1000_RXCSUM_TUOFL">E1000_RXCSUM_TUOFL</dfn>     0x00000200   /* TCP / UDP checksum offload */</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_IPPCSE" data-ref="_M/E1000_RXCSUM_IPPCSE">E1000_RXCSUM_IPPCSE</dfn>    0x00001000   /* IP payload checksum enable */</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCSUM_PCSD" data-ref="_M/E1000_RXCSUM_PCSD">E1000_RXCSUM_PCSD</dfn>      0x00002000   /* packet checksum disabled */</u></td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><i>/* Header split receive */</i></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_NFSW_DIS" data-ref="_M/E1000_RFCTL_NFSW_DIS">E1000_RFCTL_NFSW_DIS</dfn>            0x00000040</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_NFSR_DIS" data-ref="_M/E1000_RFCTL_NFSR_DIS">E1000_RFCTL_NFSR_DIS</dfn>            0x00000080</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_ACK_DIS" data-ref="_M/E1000_RFCTL_ACK_DIS">E1000_RFCTL_ACK_DIS</dfn>             0x00001000</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_EXTEN" data-ref="_M/E1000_RFCTL_EXTEN">E1000_RFCTL_EXTEN</dfn>               0x00008000</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_IPV6_EX_DIS" data-ref="_M/E1000_RFCTL_IPV6_EX_DIS">E1000_RFCTL_IPV6_EX_DIS</dfn>         0x00010000</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/E1000_RFCTL_NEW_IPV6_EXT_DIS" data-ref="_M/E1000_RFCTL_NEW_IPV6_EXT_DIS">E1000_RFCTL_NEW_IPV6_EXT_DIS</dfn>    0x00020000</u></td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td><i>/* Collision related configuration parameters */</i></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/E1000_COLLISION_THRESHOLD" data-ref="_M/E1000_COLLISION_THRESHOLD">E1000_COLLISION_THRESHOLD</dfn>       15</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/E1000_CT_SHIFT" data-ref="_M/E1000_CT_SHIFT">E1000_CT_SHIFT</dfn>                  4</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/E1000_COLLISION_DISTANCE" data-ref="_M/E1000_COLLISION_DISTANCE">E1000_COLLISION_DISTANCE</dfn>        63</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/E1000_COLD_SHIFT" data-ref="_M/E1000_COLD_SHIFT">E1000_COLD_SHIFT</dfn>                12</u></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><i>/* Default values for the transmit IPG register */</i></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_82543_TIPG_IPGT_COPPER" data-ref="_M/DEFAULT_82543_TIPG_IPGT_COPPER">DEFAULT_82543_TIPG_IPGT_COPPER</dfn> 8</u></td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/E1000_TIPG_IPGT_MASK" data-ref="_M/E1000_TIPG_IPGT_MASK">E1000_TIPG_IPGT_MASK</dfn>  0x000003FF</u></td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_82543_TIPG_IPGR1" data-ref="_M/DEFAULT_82543_TIPG_IPGR1">DEFAULT_82543_TIPG_IPGR1</dfn> 8</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/E1000_TIPG_IPGR1_SHIFT" data-ref="_M/E1000_TIPG_IPGR1_SHIFT">E1000_TIPG_IPGR1_SHIFT</dfn>  10</u></td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_82543_TIPG_IPGR2" data-ref="_M/DEFAULT_82543_TIPG_IPGR2">DEFAULT_82543_TIPG_IPGR2</dfn> 6</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/DEFAULT_80003ES2LAN_TIPG_IPGR2" data-ref="_M/DEFAULT_80003ES2LAN_TIPG_IPGR2">DEFAULT_80003ES2LAN_TIPG_IPGR2</dfn> 7</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/E1000_TIPG_IPGR2_SHIFT" data-ref="_M/E1000_TIPG_IPGR2_SHIFT">E1000_TIPG_IPGR2_SHIFT</dfn>  20</u></td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/MAX_JUMBO_FRAME_SIZE" data-ref="_M/MAX_JUMBO_FRAME_SIZE">MAX_JUMBO_FRAME_SIZE</dfn>    0x3F00</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/E1000_TX_PTR_GAP" data-ref="_M/E1000_TX_PTR_GAP">E1000_TX_PTR_GAP</dfn>		0x1F</u></td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td><i>/* Extended Configuration Control and Size */</i></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP" data-ref="_M/E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP">E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP</dfn>      0x00000020</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE" data-ref="_M/E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE">E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE</dfn>       0x00000001</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_OEM_WRITE_ENABLE" data-ref="_M/E1000_EXTCNF_CTRL_OEM_WRITE_ENABLE">E1000_EXTCNF_CTRL_OEM_WRITE_ENABLE</dfn>       0x00000008</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_SWFLAG" data-ref="_M/E1000_EXTCNF_CTRL_SWFLAG">E1000_EXTCNF_CTRL_SWFLAG</dfn>                 0x00000020</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_GATE_PHY_CFG" data-ref="_M/E1000_EXTCNF_CTRL_GATE_PHY_CFG">E1000_EXTCNF_CTRL_GATE_PHY_CFG</dfn>           0x00000080</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_MASK" data-ref="_M/E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_MASK">E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_MASK</dfn>   0x00FF0000</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_SHIFT" data-ref="_M/E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_SHIFT">E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_SHIFT</dfn>          16</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_EXT_CNF_POINTER_MASK" data-ref="_M/E1000_EXTCNF_CTRL_EXT_CNF_POINTER_MASK">E1000_EXTCNF_CTRL_EXT_CNF_POINTER_MASK</dfn>   0x0FFF0000</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/E1000_EXTCNF_CTRL_EXT_CNF_POINTER_SHIFT" data-ref="_M/E1000_EXTCNF_CTRL_EXT_CNF_POINTER_SHIFT">E1000_EXTCNF_CTRL_EXT_CNF_POINTER_SHIFT</dfn>          16</u></td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_CTRL_D0A_LPLU" data-ref="_M/E1000_PHY_CTRL_D0A_LPLU">E1000_PHY_CTRL_D0A_LPLU</dfn>           0x00000002</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_CTRL_NOND0A_LPLU" data-ref="_M/E1000_PHY_CTRL_NOND0A_LPLU">E1000_PHY_CTRL_NOND0A_LPLU</dfn>        0x00000004</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_CTRL_NOND0A_GBE_DISABLE" data-ref="_M/E1000_PHY_CTRL_NOND0A_GBE_DISABLE">E1000_PHY_CTRL_NOND0A_GBE_DISABLE</dfn> 0x00000008</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/E1000_PHY_CTRL_GBE_DISABLE" data-ref="_M/E1000_PHY_CTRL_GBE_DISABLE">E1000_PHY_CTRL_GBE_DISABLE</dfn>        0x00000040</u></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/E1000_KABGTXD_BGSQLBIAS" data-ref="_M/E1000_KABGTXD_BGSQLBIAS">E1000_KABGTXD_BGSQLBIAS</dfn>           0x00050000</u></td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><i>/* Low Power IDLE Control */</i></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/E1000_LPIC_LPIET_SHIFT" data-ref="_M/E1000_LPIC_LPIET_SHIFT">E1000_LPIC_LPIET_SHIFT</dfn>		24	/* Low Power Idle Entry Time */</u></td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><i>/* PBA constants */</i></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_8K" data-ref="_M/E1000_PBA_8K">E1000_PBA_8K</dfn>  0x0008    /* 8KB */</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_16K" data-ref="_M/E1000_PBA_16K">E1000_PBA_16K</dfn> 0x0010    /* 16KB */</u></td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_RXA_MASK" data-ref="_M/E1000_PBA_RXA_MASK">E1000_PBA_RXA_MASK</dfn>	0xFFFF</u></td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/E1000_PBS_16K" data-ref="_M/E1000_PBS_16K">E1000_PBS_16K</dfn> E1000_PBA_16K</u></td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><i>/* Uncorrectable/correctable ECC Error counts and enable bits */</i></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/E1000_PBECCSTS_CORR_ERR_CNT_MASK" data-ref="_M/E1000_PBECCSTS_CORR_ERR_CNT_MASK">E1000_PBECCSTS_CORR_ERR_CNT_MASK</dfn>	0x000000FF</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/E1000_PBECCSTS_UNCORR_ERR_CNT_MASK" data-ref="_M/E1000_PBECCSTS_UNCORR_ERR_CNT_MASK">E1000_PBECCSTS_UNCORR_ERR_CNT_MASK</dfn>	0x0000FF00</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/E1000_PBECCSTS_UNCORR_ERR_CNT_SHIFT" data-ref="_M/E1000_PBECCSTS_UNCORR_ERR_CNT_SHIFT">E1000_PBECCSTS_UNCORR_ERR_CNT_SHIFT</dfn>	8</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/E1000_PBECCSTS_ECC_ENABLE" data-ref="_M/E1000_PBECCSTS_ECC_ENABLE">E1000_PBECCSTS_ECC_ENABLE</dfn>		0x00010000</u></td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/IFS_MAX" data-ref="_M/IFS_MAX">IFS_MAX</dfn>       80</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/IFS_MIN" data-ref="_M/IFS_MIN">IFS_MIN</dfn>       40</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/IFS_RATIO" data-ref="_M/IFS_RATIO">IFS_RATIO</dfn>     4</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/IFS_STEP" data-ref="_M/IFS_STEP">IFS_STEP</dfn>      10</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/MIN_NUM_XMITS" data-ref="_M/MIN_NUM_XMITS">MIN_NUM_XMITS</dfn> 1000</u></td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td><i>/* SW Semaphore Register */</i></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM_SMBI" data-ref="_M/E1000_SWSM_SMBI">E1000_SWSM_SMBI</dfn>         0x00000001 /* Driver Semaphore bit */</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM_SWESMBI" data-ref="_M/E1000_SWSM_SWESMBI">E1000_SWSM_SWESMBI</dfn>      0x00000002 /* FW Semaphore bit */</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM_DRV_LOAD" data-ref="_M/E1000_SWSM_DRV_LOAD">E1000_SWSM_DRV_LOAD</dfn>     0x00000008 /* Driver Loaded Bit */</u></td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/E1000_SWSM2_LOCK" data-ref="_M/E1000_SWSM2_LOCK">E1000_SWSM2_LOCK</dfn>        0x00000002 /* Secondary driver semaphore bit */</u></td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><i>/* Interrupt Cause Read */</i></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXDW" data-ref="_M/E1000_ICR_TXDW">E1000_ICR_TXDW</dfn>          0x00000001 /* Transmit desc written back */</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_LSC" data-ref="_M/E1000_ICR_LSC">E1000_ICR_LSC</dfn>           0x00000004 /* Link Status Change */</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXSEQ" data-ref="_M/E1000_ICR_RXSEQ">E1000_ICR_RXSEQ</dfn>         0x00000008 /* Rx sequence error */</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXDMT0" data-ref="_M/E1000_ICR_RXDMT0">E1000_ICR_RXDMT0</dfn>        0x00000010 /* Rx desc min. threshold (0) */</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXO" data-ref="_M/E1000_ICR_RXO">E1000_ICR_RXO</dfn>           0x00000040 /* Receiver Overrun */</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXT0" data-ref="_M/E1000_ICR_RXT0">E1000_ICR_RXT0</dfn>          0x00000080 /* Rx timer intr (ring 0) */</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_ECCER" data-ref="_M/E1000_ICR_ECCER">E1000_ICR_ECCER</dfn>         0x00400000 /* Uncorrectable ECC Error */</u></td></tr>
<tr><th id="404">404</th><td><i>/* If this bit asserted, the driver should claim the interrupt */</i></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_INT_ASSERTED" data-ref="_M/E1000_ICR_INT_ASSERTED">E1000_ICR_INT_ASSERTED</dfn>	0x80000000</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXQ0" data-ref="_M/E1000_ICR_RXQ0">E1000_ICR_RXQ0</dfn>          0x00100000 /* Rx Queue 0 Interrupt */</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_RXQ1" data-ref="_M/E1000_ICR_RXQ1">E1000_ICR_RXQ1</dfn>          0x00200000 /* Rx Queue 1 Interrupt */</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXQ0" data-ref="_M/E1000_ICR_TXQ0">E1000_ICR_TXQ0</dfn>          0x00400000 /* Tx Queue 0 Interrupt */</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_TXQ1" data-ref="_M/E1000_ICR_TXQ1">E1000_ICR_TXQ1</dfn>          0x00800000 /* Tx Queue 1 Interrupt */</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_OTHER" data-ref="_M/E1000_ICR_OTHER">E1000_ICR_OTHER</dfn>         0x01000000 /* Other Interrupts */</u></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><i>/* PBA ECC Register */</i></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_ECC_COUNTER_MASK" data-ref="_M/E1000_PBA_ECC_COUNTER_MASK">E1000_PBA_ECC_COUNTER_MASK</dfn>  0xFFF00000 /* ECC counter mask */</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_ECC_COUNTER_SHIFT" data-ref="_M/E1000_PBA_ECC_COUNTER_SHIFT">E1000_PBA_ECC_COUNTER_SHIFT</dfn> 20         /* ECC counter shift value */</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_ECC_CORR_EN" data-ref="_M/E1000_PBA_ECC_CORR_EN">E1000_PBA_ECC_CORR_EN</dfn>       0x00000001 /* ECC correction enable */</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_ECC_STAT_CLR" data-ref="_M/E1000_PBA_ECC_STAT_CLR">E1000_PBA_ECC_STAT_CLR</dfn>      0x00000002 /* Clear ECC error counter */</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/E1000_PBA_ECC_INT_EN" data-ref="_M/E1000_PBA_ECC_INT_EN">E1000_PBA_ECC_INT_EN</dfn>        0x00000004 /* Enable ICR bit 5 for ECC */</u></td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><i>/* This defines the bits that are set in the Interrupt Mask</i></td></tr>
<tr><th id="420">420</th><td><i> * Set/Read Register.  Each bit is documented below:</i></td></tr>
<tr><th id="421">421</th><td><i> *   o RXT0   = Receiver Timer Interrupt (ring 0)</i></td></tr>
<tr><th id="422">422</th><td><i> *   o TXDW   = Transmit Descriptor Written Back</i></td></tr>
<tr><th id="423">423</th><td><i> *   o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)</i></td></tr>
<tr><th id="424">424</th><td><i> *   o RXSEQ  = Receive Sequence Error</i></td></tr>
<tr><th id="425">425</th><td><i> *   o LSC    = Link Status Change</i></td></tr>
<tr><th id="426">426</th><td><i> */</i></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/IMS_ENABLE_MASK" data-ref="_M/IMS_ENABLE_MASK">IMS_ENABLE_MASK</dfn> ( \</u></td></tr>
<tr><th id="428">428</th><td><u>	E1000_IMS_RXT0   |    \</u></td></tr>
<tr><th id="429">429</th><td><u>	E1000_IMS_TXDW   |    \</u></td></tr>
<tr><th id="430">430</th><td><u>	E1000_IMS_RXDMT0 |    \</u></td></tr>
<tr><th id="431">431</th><td><u>	E1000_IMS_RXSEQ  |    \</u></td></tr>
<tr><th id="432">432</th><td><u>	E1000_IMS_LSC)</u></td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td><i>/* Interrupt Mask Set */</i></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXDW" data-ref="_M/E1000_IMS_TXDW">E1000_IMS_TXDW</dfn>      E1000_ICR_TXDW      /* Transmit desc written back */</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_LSC" data-ref="_M/E1000_IMS_LSC">E1000_IMS_LSC</dfn>       E1000_ICR_LSC       /* Link Status Change */</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXSEQ" data-ref="_M/E1000_IMS_RXSEQ">E1000_IMS_RXSEQ</dfn>     E1000_ICR_RXSEQ     /* Rx sequence error */</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXDMT0" data-ref="_M/E1000_IMS_RXDMT0">E1000_IMS_RXDMT0</dfn>    E1000_ICR_RXDMT0    /* Rx desc min. threshold */</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXT0" data-ref="_M/E1000_IMS_RXT0">E1000_IMS_RXT0</dfn>      E1000_ICR_RXT0      /* Rx timer intr */</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_ECCER" data-ref="_M/E1000_IMS_ECCER">E1000_IMS_ECCER</dfn>     E1000_ICR_ECCER     /* Uncorrectable ECC Error */</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXQ0" data-ref="_M/E1000_IMS_RXQ0">E1000_IMS_RXQ0</dfn>      E1000_ICR_RXQ0      /* Rx Queue 0 Interrupt */</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_RXQ1" data-ref="_M/E1000_IMS_RXQ1">E1000_IMS_RXQ1</dfn>      E1000_ICR_RXQ1      /* Rx Queue 1 Interrupt */</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXQ0" data-ref="_M/E1000_IMS_TXQ0">E1000_IMS_TXQ0</dfn>      E1000_ICR_TXQ0      /* Tx Queue 0 Interrupt */</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_TXQ1" data-ref="_M/E1000_IMS_TXQ1">E1000_IMS_TXQ1</dfn>      E1000_ICR_TXQ1      /* Tx Queue 1 Interrupt */</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_OTHER" data-ref="_M/E1000_IMS_OTHER">E1000_IMS_OTHER</dfn>     E1000_ICR_OTHER     /* Other Interrupt */</u></td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><i>/* Interrupt Cause Set */</i></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_LSC" data-ref="_M/E1000_ICS_LSC">E1000_ICS_LSC</dfn>       E1000_ICR_LSC       /* Link Status Change */</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_RXSEQ" data-ref="_M/E1000_ICS_RXSEQ">E1000_ICS_RXSEQ</dfn>     E1000_ICR_RXSEQ     /* Rx sequence error */</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_RXDMT0" data-ref="_M/E1000_ICS_RXDMT0">E1000_ICS_RXDMT0</dfn>    E1000_ICR_RXDMT0    /* Rx desc min. threshold */</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_OTHER" data-ref="_M/E1000_ICS_OTHER">E1000_ICS_OTHER</dfn>     E1000_ICR_OTHER     /* Other Interrupt */</u></td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><i>/* Transmit Descriptor Control */</i></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_PTHRESH" data-ref="_M/E1000_TXDCTL_PTHRESH">E1000_TXDCTL_PTHRESH</dfn> 0x0000003F /* TXDCTL Prefetch Threshold */</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_HTHRESH" data-ref="_M/E1000_TXDCTL_HTHRESH">E1000_TXDCTL_HTHRESH</dfn> 0x00003F00 /* TXDCTL Host Threshold */</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_WTHRESH" data-ref="_M/E1000_TXDCTL_WTHRESH">E1000_TXDCTL_WTHRESH</dfn> 0x003F0000 /* TXDCTL Writeback Threshold */</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_GRAN" data-ref="_M/E1000_TXDCTL_GRAN">E1000_TXDCTL_GRAN</dfn>    0x01000000 /* TXDCTL Granularity */</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_FULL_TX_DESC_WB" data-ref="_M/E1000_TXDCTL_FULL_TX_DESC_WB">E1000_TXDCTL_FULL_TX_DESC_WB</dfn> 0x01010000 /* GRAN=1, WTHRESH=1 */</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_MAX_TX_DESC_PREFETCH" data-ref="_M/E1000_TXDCTL_MAX_TX_DESC_PREFETCH">E1000_TXDCTL_MAX_TX_DESC_PREFETCH</dfn> 0x0100001F /* GRAN=1, PTHRESH=31 */</u></td></tr>
<tr><th id="460">460</th><td><i>/* Enable the counting of desc. still to be processed. */</i></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_COUNT_DESC" data-ref="_M/E1000_TXDCTL_COUNT_DESC">E1000_TXDCTL_COUNT_DESC</dfn> 0x00400000</u></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><i>/* Flow Control Constants */</i></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/FLOW_CONTROL_ADDRESS_LOW" data-ref="_M/FLOW_CONTROL_ADDRESS_LOW">FLOW_CONTROL_ADDRESS_LOW</dfn>  0x00C28001</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/FLOW_CONTROL_ADDRESS_HIGH" data-ref="_M/FLOW_CONTROL_ADDRESS_HIGH">FLOW_CONTROL_ADDRESS_HIGH</dfn> 0x00000100</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/FLOW_CONTROL_TYPE" data-ref="_M/FLOW_CONTROL_TYPE">FLOW_CONTROL_TYPE</dfn>         0x8808</u></td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><i>/* 802.1q VLAN Packet Size */</i></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/E1000_VLAN_FILTER_TBL_SIZE" data-ref="_M/E1000_VLAN_FILTER_TBL_SIZE">E1000_VLAN_FILTER_TBL_SIZE</dfn> 128  /* VLAN Filter Table (4096 bits) */</u></td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><i>/* Receive Address</i></td></tr>
<tr><th id="472">472</th><td><i> * Number of high/low register pairs in the RAR. The RAR (Receive Address</i></td></tr>
<tr><th id="473">473</th><td><i> * Registers) holds the directed and multicast addresses that we monitor.</i></td></tr>
<tr><th id="474">474</th><td><i> * Technically, we have 16 spots.  However, we reserve one of these spots</i></td></tr>
<tr><th id="475">475</th><td><i> * (RAR[15]) for our directed address used by controllers with</i></td></tr>
<tr><th id="476">476</th><td><i> * manageability enabled, allowing us room for 15 multicast addresses.</i></td></tr>
<tr><th id="477">477</th><td><i> */</i></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/E1000_RAR_ENTRIES" data-ref="_M/E1000_RAR_ENTRIES">E1000_RAR_ENTRIES</dfn>     15</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/E1000_RAH_AV" data-ref="_M/E1000_RAH_AV">E1000_RAH_AV</dfn>  0x80000000        /* Receive descriptor valid */</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/E1000_RAL_MAC_ADDR_LEN" data-ref="_M/E1000_RAL_MAC_ADDR_LEN">E1000_RAL_MAC_ADDR_LEN</dfn> 4</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/E1000_RAH_MAC_ADDR_LEN" data-ref="_M/E1000_RAH_MAC_ADDR_LEN">E1000_RAH_MAC_ADDR_LEN</dfn> 2</u></td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td><i>/* Error Codes */</i></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_NVM" data-ref="_M/E1000_ERR_NVM">E1000_ERR_NVM</dfn>      1</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_PHY" data-ref="_M/E1000_ERR_PHY">E1000_ERR_PHY</dfn>      2</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_CONFIG" data-ref="_M/E1000_ERR_CONFIG">E1000_ERR_CONFIG</dfn>   3</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_PARAM" data-ref="_M/E1000_ERR_PARAM">E1000_ERR_PARAM</dfn>    4</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_MAC_INIT" data-ref="_M/E1000_ERR_MAC_INIT">E1000_ERR_MAC_INIT</dfn> 5</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_PHY_TYPE" data-ref="_M/E1000_ERR_PHY_TYPE">E1000_ERR_PHY_TYPE</dfn> 6</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_RESET" data-ref="_M/E1000_ERR_RESET">E1000_ERR_RESET</dfn>   9</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_MASTER_REQUESTS_PENDING" data-ref="_M/E1000_ERR_MASTER_REQUESTS_PENDING">E1000_ERR_MASTER_REQUESTS_PENDING</dfn> 10</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_HOST_INTERFACE_COMMAND" data-ref="_M/E1000_ERR_HOST_INTERFACE_COMMAND">E1000_ERR_HOST_INTERFACE_COMMAND</dfn> 11</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/E1000_BLK_PHY_RESET" data-ref="_M/E1000_BLK_PHY_RESET">E1000_BLK_PHY_RESET</dfn>   12</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_SWFW_SYNC" data-ref="_M/E1000_ERR_SWFW_SYNC">E1000_ERR_SWFW_SYNC</dfn> 13</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/E1000_NOT_IMPLEMENTED" data-ref="_M/E1000_NOT_IMPLEMENTED">E1000_NOT_IMPLEMENTED</dfn> 14</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_INVALID_ARGUMENT" data-ref="_M/E1000_ERR_INVALID_ARGUMENT">E1000_ERR_INVALID_ARGUMENT</dfn>  16</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_NO_SPACE" data-ref="_M/E1000_ERR_NO_SPACE">E1000_ERR_NO_SPACE</dfn>          17</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/E1000_ERR_NVM_PBA_SECTION" data-ref="_M/E1000_ERR_NVM_PBA_SECTION">E1000_ERR_NVM_PBA_SECTION</dfn>   18</u></td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><i>/* Loop limit on how long we wait for auto-negotiation to complete */</i></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/FIBER_LINK_UP_LIMIT" data-ref="_M/FIBER_LINK_UP_LIMIT">FIBER_LINK_UP_LIMIT</dfn>               50</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/COPPER_LINK_UP_LIMIT" data-ref="_M/COPPER_LINK_UP_LIMIT">COPPER_LINK_UP_LIMIT</dfn>              10</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/PHY_AUTO_NEG_LIMIT" data-ref="_M/PHY_AUTO_NEG_LIMIT">PHY_AUTO_NEG_LIMIT</dfn>                45</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/PHY_FORCE_LIMIT" data-ref="_M/PHY_FORCE_LIMIT">PHY_FORCE_LIMIT</dfn>                   20</u></td></tr>
<tr><th id="505">505</th><td><i>/* Number of 100 microseconds we wait for PCI Express master disable */</i></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/MASTER_DISABLE_TIMEOUT" data-ref="_M/MASTER_DISABLE_TIMEOUT">MASTER_DISABLE_TIMEOUT</dfn>      800</u></td></tr>
<tr><th id="507">507</th><td><i>/* Number of milliseconds we wait for PHY configuration done after MAC reset */</i></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/PHY_CFG_TIMEOUT" data-ref="_M/PHY_CFG_TIMEOUT">PHY_CFG_TIMEOUT</dfn>             100</u></td></tr>
<tr><th id="509">509</th><td><i>/* Number of 2 milliseconds we wait for acquiring MDIO ownership. */</i></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/MDIO_OWNERSHIP_TIMEOUT" data-ref="_M/MDIO_OWNERSHIP_TIMEOUT">MDIO_OWNERSHIP_TIMEOUT</dfn>      10</u></td></tr>
<tr><th id="511">511</th><td><i>/* Number of milliseconds for NVM auto read done after MAC reset. */</i></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/AUTO_READ_DONE_TIMEOUT" data-ref="_M/AUTO_READ_DONE_TIMEOUT">AUTO_READ_DONE_TIMEOUT</dfn>      10</u></td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><i>/* Flow Control */</i></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTH_RTH" data-ref="_M/E1000_FCRTH_RTH">E1000_FCRTH_RTH</dfn>  0x0000FFF8     /* Mask Bits[15:3] for RTH */</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTL_RTL" data-ref="_M/E1000_FCRTL_RTL">E1000_FCRTL_RTL</dfn>  0x0000FFF8     /* Mask Bits[15:3] for RTL */</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/E1000_FCRTL_XONE" data-ref="_M/E1000_FCRTL_XONE">E1000_FCRTL_XONE</dfn> 0x80000000     /* Enable XON frame transmission */</u></td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><i>/* Transmit Configuration Word */</i></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_FD" data-ref="_M/E1000_TXCW_FD">E1000_TXCW_FD</dfn>         0x00000020        /* TXCW full duplex */</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_PAUSE" data-ref="_M/E1000_TXCW_PAUSE">E1000_TXCW_PAUSE</dfn>      0x00000080        /* TXCW sym pause request */</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_ASM_DIR" data-ref="_M/E1000_TXCW_ASM_DIR">E1000_TXCW_ASM_DIR</dfn>    0x00000100        /* TXCW astm pause direction */</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_PAUSE_MASK" data-ref="_M/E1000_TXCW_PAUSE_MASK">E1000_TXCW_PAUSE_MASK</dfn> 0x00000180        /* TXCW pause request mask */</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/E1000_TXCW_ANE" data-ref="_M/E1000_TXCW_ANE">E1000_TXCW_ANE</dfn>        0x80000000        /* Auto-neg enable */</u></td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><i>/* Receive Configuration Word */</i></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCW_CW" data-ref="_M/E1000_RXCW_CW">E1000_RXCW_CW</dfn>         0x0000ffff        /* RxConfigWord mask */</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCW_IV" data-ref="_M/E1000_RXCW_IV">E1000_RXCW_IV</dfn>         0x08000000        /* Receive config invalid */</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCW_C" data-ref="_M/E1000_RXCW_C">E1000_RXCW_C</dfn>          0x20000000        /* Receive config */</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/E1000_RXCW_SYNCH" data-ref="_M/E1000_RXCW_SYNCH">E1000_RXCW_SYNCH</dfn>      0x40000000        /* Receive config synch */</u></td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td><i>/* HH Time Sync */</i></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCTXCTL_MAX_ALLOWED_DLY_MASK" data-ref="_M/E1000_TSYNCTXCTL_MAX_ALLOWED_DLY_MASK">E1000_TSYNCTXCTL_MAX_ALLOWED_DLY_MASK</dfn>	0x0000F000 /* max delay */</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCTXCTL_SYNC_COMP" data-ref="_M/E1000_TSYNCTXCTL_SYNC_COMP">E1000_TSYNCTXCTL_SYNC_COMP</dfn>		0x40000000 /* sync complete */</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCTXCTL_START_SYNC" data-ref="_M/E1000_TSYNCTXCTL_START_SYNC">E1000_TSYNCTXCTL_START_SYNC</dfn>		0x80000000 /* initiate sync */</u></td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCTXCTL_VALID" data-ref="_M/E1000_TSYNCTXCTL_VALID">E1000_TSYNCTXCTL_VALID</dfn>		0x00000001 /* Tx timestamp valid */</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCTXCTL_ENABLED" data-ref="_M/E1000_TSYNCTXCTL_ENABLED">E1000_TSYNCTXCTL_ENABLED</dfn>	0x00000010 /* enable Tx timestamping */</u></td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_VALID" data-ref="_M/E1000_TSYNCRXCTL_VALID">E1000_TSYNCRXCTL_VALID</dfn>		0x00000001 /* Rx timestamp valid */</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_TYPE_MASK" data-ref="_M/E1000_TSYNCRXCTL_TYPE_MASK">E1000_TSYNCRXCTL_TYPE_MASK</dfn>	0x0000000E /* Rx type mask */</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_TYPE_L2_V2" data-ref="_M/E1000_TSYNCRXCTL_TYPE_L2_V2">E1000_TSYNCRXCTL_TYPE_L2_V2</dfn>	0x00</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_TYPE_L4_V1" data-ref="_M/E1000_TSYNCRXCTL_TYPE_L4_V1">E1000_TSYNCRXCTL_TYPE_L4_V1</dfn>	0x02</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_TYPE_L2_L4_V2" data-ref="_M/E1000_TSYNCRXCTL_TYPE_L2_L4_V2">E1000_TSYNCRXCTL_TYPE_L2_L4_V2</dfn>	0x04</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_TYPE_ALL" data-ref="_M/E1000_TSYNCRXCTL_TYPE_ALL">E1000_TSYNCRXCTL_TYPE_ALL</dfn>	0x08</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_TYPE_EVENT_V2" data-ref="_M/E1000_TSYNCRXCTL_TYPE_EVENT_V2">E1000_TSYNCRXCTL_TYPE_EVENT_V2</dfn>	0x0A</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_ENABLED" data-ref="_M/E1000_TSYNCRXCTL_ENABLED">E1000_TSYNCRXCTL_ENABLED</dfn>	0x00000010 /* enable Rx timestamping */</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/E1000_TSYNCRXCTL_SYSCFI" data-ref="_M/E1000_TSYNCRXCTL_SYSCFI">E1000_TSYNCRXCTL_SYSCFI</dfn>		0x00000020 /* Sys clock frequency */</u></td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/E1000_RXMTRL_PTP_V1_SYNC_MESSAGE" data-ref="_M/E1000_RXMTRL_PTP_V1_SYNC_MESSAGE">E1000_RXMTRL_PTP_V1_SYNC_MESSAGE</dfn>	0x00000000</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/E1000_RXMTRL_PTP_V1_DELAY_REQ_MESSAGE" data-ref="_M/E1000_RXMTRL_PTP_V1_DELAY_REQ_MESSAGE">E1000_RXMTRL_PTP_V1_DELAY_REQ_MESSAGE</dfn>	0x00010000</u></td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/E1000_RXMTRL_PTP_V2_SYNC_MESSAGE" data-ref="_M/E1000_RXMTRL_PTP_V2_SYNC_MESSAGE">E1000_RXMTRL_PTP_V2_SYNC_MESSAGE</dfn>	0x00000000</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/E1000_RXMTRL_PTP_V2_DELAY_REQ_MESSAGE" data-ref="_M/E1000_RXMTRL_PTP_V2_DELAY_REQ_MESSAGE">E1000_RXMTRL_PTP_V2_DELAY_REQ_MESSAGE</dfn>	0x01000000</u></td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/E1000_TIMINCA_INCPERIOD_SHIFT" data-ref="_M/E1000_TIMINCA_INCPERIOD_SHIFT">E1000_TIMINCA_INCPERIOD_SHIFT</dfn>	24</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/E1000_TIMINCA_INCVALUE_MASK" data-ref="_M/E1000_TIMINCA_INCVALUE_MASK">E1000_TIMINCA_INCVALUE_MASK</dfn>	0x00FFFFFF</u></td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td><i>/* PCI Express Control */</i></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_RXD_NO_SNOOP" data-ref="_M/E1000_GCR_RXD_NO_SNOOP">E1000_GCR_RXD_NO_SNOOP</dfn>          0x00000001</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_RXDSCW_NO_SNOOP" data-ref="_M/E1000_GCR_RXDSCW_NO_SNOOP">E1000_GCR_RXDSCW_NO_SNOOP</dfn>       0x00000002</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_RXDSCR_NO_SNOOP" data-ref="_M/E1000_GCR_RXDSCR_NO_SNOOP">E1000_GCR_RXDSCR_NO_SNOOP</dfn>       0x00000004</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_TXD_NO_SNOOP" data-ref="_M/E1000_GCR_TXD_NO_SNOOP">E1000_GCR_TXD_NO_SNOOP</dfn>          0x00000008</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_TXDSCW_NO_SNOOP" data-ref="_M/E1000_GCR_TXDSCW_NO_SNOOP">E1000_GCR_TXDSCW_NO_SNOOP</dfn>       0x00000010</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/E1000_GCR_TXDSCR_NO_SNOOP" data-ref="_M/E1000_GCR_TXDSCR_NO_SNOOP">E1000_GCR_TXDSCR_NO_SNOOP</dfn>       0x00000020</u></td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/PCIE_NO_SNOOP_ALL" data-ref="_M/PCIE_NO_SNOOP_ALL">PCIE_NO_SNOOP_ALL</dfn> (E1000_GCR_RXD_NO_SNOOP         | \</u></td></tr>
<tr><th id="568">568</th><td><u>			   E1000_GCR_RXDSCW_NO_SNOOP      | \</u></td></tr>
<tr><th id="569">569</th><td><u>			   E1000_GCR_RXDSCR_NO_SNOOP      | \</u></td></tr>
<tr><th id="570">570</th><td><u>			   E1000_GCR_TXD_NO_SNOOP         | \</u></td></tr>
<tr><th id="571">571</th><td><u>			   E1000_GCR_TXDSCW_NO_SNOOP      | \</u></td></tr>
<tr><th id="572">572</th><td><u>			   E1000_GCR_TXDSCR_NO_SNOOP)</u></td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td><i>/* NVM Control */</i></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SK" data-ref="_M/E1000_EECD_SK">E1000_EECD_SK</dfn>        0x00000001 /* NVM Clock */</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_CS" data-ref="_M/E1000_EECD_CS">E1000_EECD_CS</dfn>        0x00000002 /* NVM Chip Select */</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_DI" data-ref="_M/E1000_EECD_DI">E1000_EECD_DI</dfn>        0x00000004 /* NVM Data In */</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_DO" data-ref="_M/E1000_EECD_DO">E1000_EECD_DO</dfn>        0x00000008 /* NVM Data Out */</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_REQ" data-ref="_M/E1000_EECD_REQ">E1000_EECD_REQ</dfn>       0x00000040 /* NVM Access Request */</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_GNT" data-ref="_M/E1000_EECD_GNT">E1000_EECD_GNT</dfn>       0x00000080 /* NVM Access Grant */</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_PRES" data-ref="_M/E1000_EECD_PRES">E1000_EECD_PRES</dfn>      0x00000100 /* NVM Present */</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SIZE" data-ref="_M/E1000_EECD_SIZE">E1000_EECD_SIZE</dfn>      0x00000200 /* NVM Size (0=64 word 1=256 word) */</u></td></tr>
<tr><th id="583">583</th><td><i>/* NVM Addressing bits based on type (0-small, 1-large) */</i></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_ADDR_BITS" data-ref="_M/E1000_EECD_ADDR_BITS">E1000_EECD_ADDR_BITS</dfn> 0x00000400</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_GRANT_ATTEMPTS" data-ref="_M/E1000_NVM_GRANT_ATTEMPTS">E1000_NVM_GRANT_ATTEMPTS</dfn>   1000 /* NVM # attempts to gain grant */</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_AUTO_RD" data-ref="_M/E1000_EECD_AUTO_RD">E1000_EECD_AUTO_RD</dfn>          0x00000200  /* NVM Auto Read done */</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SIZE_EX_MASK" data-ref="_M/E1000_EECD_SIZE_EX_MASK">E1000_EECD_SIZE_EX_MASK</dfn>     0x00007800  /* NVM Size */</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SIZE_EX_SHIFT" data-ref="_M/E1000_EECD_SIZE_EX_SHIFT">E1000_EECD_SIZE_EX_SHIFT</dfn>     11</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_FLUPD" data-ref="_M/E1000_EECD_FLUPD">E1000_EECD_FLUPD</dfn>     0x00080000 /* Update FLASH */</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_AUPDEN" data-ref="_M/E1000_EECD_AUPDEN">E1000_EECD_AUPDEN</dfn>    0x00100000 /* Enable Autonomous FLASH update */</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SEC1VAL" data-ref="_M/E1000_EECD_SEC1VAL">E1000_EECD_SEC1VAL</dfn>   0x00400000 /* Sector One Valid */</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/E1000_EECD_SEC1VAL_VALID_MASK" data-ref="_M/E1000_EECD_SEC1VAL_VALID_MASK">E1000_EECD_SEC1VAL_VALID_MASK</dfn> (E1000_EECD_AUTO_RD | E1000_EECD_PRES)</u></td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_RW_REG_DATA" data-ref="_M/E1000_NVM_RW_REG_DATA">E1000_NVM_RW_REG_DATA</dfn>	16	/* Offset to data in NVM r/w regs */</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_RW_REG_DONE" data-ref="_M/E1000_NVM_RW_REG_DONE">E1000_NVM_RW_REG_DONE</dfn>	2	/* Offset to READ/WRITE done bit */</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_RW_REG_START" data-ref="_M/E1000_NVM_RW_REG_START">E1000_NVM_RW_REG_START</dfn>	1	/* Start operation */</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_RW_ADDR_SHIFT" data-ref="_M/E1000_NVM_RW_ADDR_SHIFT">E1000_NVM_RW_ADDR_SHIFT</dfn>	2	/* Shift to the address bits */</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_POLL_WRITE" data-ref="_M/E1000_NVM_POLL_WRITE">E1000_NVM_POLL_WRITE</dfn>	1	/* Flag for polling write complete */</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_POLL_READ" data-ref="_M/E1000_NVM_POLL_READ">E1000_NVM_POLL_READ</dfn>	0	/* Flag for polling read complete */</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/E1000_FLASH_UPDATES" data-ref="_M/E1000_FLASH_UPDATES">E1000_FLASH_UPDATES</dfn>	2000</u></td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td><i>/* NVM Word Offsets */</i></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/NVM_COMPAT" data-ref="_M/NVM_COMPAT">NVM_COMPAT</dfn>                 0x0003</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/NVM_ID_LED_SETTINGS" data-ref="_M/NVM_ID_LED_SETTINGS">NVM_ID_LED_SETTINGS</dfn>        0x0004</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/NVM_FUTURE_INIT_WORD1" data-ref="_M/NVM_FUTURE_INIT_WORD1">NVM_FUTURE_INIT_WORD1</dfn>      0x0019</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/NVM_COMPAT_VALID_CSUM" data-ref="_M/NVM_COMPAT_VALID_CSUM">NVM_COMPAT_VALID_CSUM</dfn>      0x0001</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/NVM_FUTURE_INIT_WORD1_VALID_CSUM" data-ref="_M/NVM_FUTURE_INIT_WORD1_VALID_CSUM">NVM_FUTURE_INIT_WORD1_VALID_CSUM</dfn>	0x0040</u></td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/NVM_INIT_CONTROL2_REG" data-ref="_M/NVM_INIT_CONTROL2_REG">NVM_INIT_CONTROL2_REG</dfn>      0x000F</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/NVM_INIT_CONTROL3_PORT_B" data-ref="_M/NVM_INIT_CONTROL3_PORT_B">NVM_INIT_CONTROL3_PORT_B</dfn>   0x0014</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/NVM_INIT_3GIO_3" data-ref="_M/NVM_INIT_3GIO_3">NVM_INIT_3GIO_3</dfn>            0x001A</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/NVM_INIT_CONTROL3_PORT_A" data-ref="_M/NVM_INIT_CONTROL3_PORT_A">NVM_INIT_CONTROL3_PORT_A</dfn>   0x0024</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/NVM_CFG" data-ref="_M/NVM_CFG">NVM_CFG</dfn>                    0x0012</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/NVM_ALT_MAC_ADDR_PTR" data-ref="_M/NVM_ALT_MAC_ADDR_PTR">NVM_ALT_MAC_ADDR_PTR</dfn>       0x0037</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/NVM_CHECKSUM_REG" data-ref="_M/NVM_CHECKSUM_REG">NVM_CHECKSUM_REG</dfn>           0x003F</u></td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_CFG_DONE_PORT_0" data-ref="_M/E1000_NVM_CFG_DONE_PORT_0">E1000_NVM_CFG_DONE_PORT_0</dfn>  0x40000 /* MNG config cycle done */</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_CFG_DONE_PORT_1" data-ref="_M/E1000_NVM_CFG_DONE_PORT_1">E1000_NVM_CFG_DONE_PORT_1</dfn>  0x80000 /* ...for second port */</u></td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td><i>/* Mask bits for fields in Word 0x0f of the NVM */</i></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD0F_PAUSE_MASK" data-ref="_M/NVM_WORD0F_PAUSE_MASK">NVM_WORD0F_PAUSE_MASK</dfn>       0x3000</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD0F_PAUSE" data-ref="_M/NVM_WORD0F_PAUSE">NVM_WORD0F_PAUSE</dfn>            0x1000</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD0F_ASM_DIR" data-ref="_M/NVM_WORD0F_ASM_DIR">NVM_WORD0F_ASM_DIR</dfn>          0x2000</u></td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td><i>/* Mask bits for fields in Word 0x1a of the NVM */</i></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD1A_ASPM_MASK" data-ref="_M/NVM_WORD1A_ASPM_MASK">NVM_WORD1A_ASPM_MASK</dfn>  0x000C</u></td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td><i>/* Mask bits for fields in Word 0x03 of the EEPROM */</i></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/NVM_COMPAT_LOM" data-ref="_M/NVM_COMPAT_LOM">NVM_COMPAT_LOM</dfn>    0x0800</u></td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td><i>/* length of string needed to store PBA number */</i></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/E1000_PBANUM_LENGTH" data-ref="_M/E1000_PBANUM_LENGTH">E1000_PBANUM_LENGTH</dfn>             11</u></td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td><i>/* For checksumming, the sum of all words in the NVM should equal 0xBABA. */</i></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/NVM_SUM" data-ref="_M/NVM_SUM">NVM_SUM</dfn>                    0xBABA</u></td></tr>
<tr><th id="636">636</th><td></td></tr>
<tr><th id="637">637</th><td><i>/* PBA (printed board assembly) number words */</i></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/NVM_PBA_OFFSET_0" data-ref="_M/NVM_PBA_OFFSET_0">NVM_PBA_OFFSET_0</dfn>           8</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/NVM_PBA_OFFSET_1" data-ref="_M/NVM_PBA_OFFSET_1">NVM_PBA_OFFSET_1</dfn>           9</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/NVM_PBA_PTR_GUARD" data-ref="_M/NVM_PBA_PTR_GUARD">NVM_PBA_PTR_GUARD</dfn>          0xFAFA</u></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD_SIZE_BASE_SHIFT" data-ref="_M/NVM_WORD_SIZE_BASE_SHIFT">NVM_WORD_SIZE_BASE_SHIFT</dfn>   6</u></td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td><i>/* NVM Commands - SPI */</i></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/NVM_MAX_RETRY_SPI" data-ref="_M/NVM_MAX_RETRY_SPI">NVM_MAX_RETRY_SPI</dfn>          5000 /* Max wait of 5ms, for RDY signal */</u></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/NVM_READ_OPCODE_SPI" data-ref="_M/NVM_READ_OPCODE_SPI">NVM_READ_OPCODE_SPI</dfn>        0x03 /* NVM read opcode */</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/NVM_WRITE_OPCODE_SPI" data-ref="_M/NVM_WRITE_OPCODE_SPI">NVM_WRITE_OPCODE_SPI</dfn>       0x02 /* NVM write opcode */</u></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/NVM_A8_OPCODE_SPI" data-ref="_M/NVM_A8_OPCODE_SPI">NVM_A8_OPCODE_SPI</dfn>          0x08 /* opcode bit-3 = address bit-8 */</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/NVM_WREN_OPCODE_SPI" data-ref="_M/NVM_WREN_OPCODE_SPI">NVM_WREN_OPCODE_SPI</dfn>        0x06 /* NVM set Write Enable latch */</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/NVM_RDSR_OPCODE_SPI" data-ref="_M/NVM_RDSR_OPCODE_SPI">NVM_RDSR_OPCODE_SPI</dfn>        0x05 /* NVM read Status register */</u></td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><i>/* SPI NVM Status Register */</i></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/NVM_STATUS_RDY_SPI" data-ref="_M/NVM_STATUS_RDY_SPI">NVM_STATUS_RDY_SPI</dfn>         0x01</u></td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td><i>/* Word definitions for ID LED Settings */</i></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/ID_LED_RESERVED_0000" data-ref="_M/ID_LED_RESERVED_0000">ID_LED_RESERVED_0000</dfn> 0x0000</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/ID_LED_RESERVED_FFFF" data-ref="_M/ID_LED_RESERVED_FFFF">ID_LED_RESERVED_FFFF</dfn> 0xFFFF</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/ID_LED_DEFAULT" data-ref="_M/ID_LED_DEFAULT">ID_LED_DEFAULT</dfn>       ((ID_LED_OFF1_ON2  &lt;&lt; 12) | \</u></td></tr>
<tr><th id="658">658</th><td><u>			      (ID_LED_OFF1_OFF2 &lt;&lt;  8) | \</u></td></tr>
<tr><th id="659">659</th><td><u>			      (ID_LED_DEF1_DEF2 &lt;&lt;  4) | \</u></td></tr>
<tr><th id="660">660</th><td><u>			      (ID_LED_DEF1_DEF2))</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/ID_LED_DEF1_DEF2" data-ref="_M/ID_LED_DEF1_DEF2">ID_LED_DEF1_DEF2</dfn>     0x1</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/ID_LED_DEF1_ON2" data-ref="_M/ID_LED_DEF1_ON2">ID_LED_DEF1_ON2</dfn>      0x2</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/ID_LED_DEF1_OFF2" data-ref="_M/ID_LED_DEF1_OFF2">ID_LED_DEF1_OFF2</dfn>     0x3</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/ID_LED_ON1_DEF2" data-ref="_M/ID_LED_ON1_DEF2">ID_LED_ON1_DEF2</dfn>      0x4</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/ID_LED_ON1_ON2" data-ref="_M/ID_LED_ON1_ON2">ID_LED_ON1_ON2</dfn>       0x5</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/ID_LED_ON1_OFF2" data-ref="_M/ID_LED_ON1_OFF2">ID_LED_ON1_OFF2</dfn>      0x6</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/ID_LED_OFF1_DEF2" data-ref="_M/ID_LED_OFF1_DEF2">ID_LED_OFF1_DEF2</dfn>     0x7</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/ID_LED_OFF1_ON2" data-ref="_M/ID_LED_OFF1_ON2">ID_LED_OFF1_ON2</dfn>      0x8</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/ID_LED_OFF1_OFF2" data-ref="_M/ID_LED_OFF1_OFF2">ID_LED_OFF1_OFF2</dfn>     0x9</u></td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/IGP_ACTIVITY_LED_MASK" data-ref="_M/IGP_ACTIVITY_LED_MASK">IGP_ACTIVITY_LED_MASK</dfn>   0xFFFFF0FF</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/IGP_ACTIVITY_LED_ENABLE" data-ref="_M/IGP_ACTIVITY_LED_ENABLE">IGP_ACTIVITY_LED_ENABLE</dfn> 0x0300</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/IGP_LED3_MODE" data-ref="_M/IGP_LED3_MODE">IGP_LED3_MODE</dfn>           0x07000000</u></td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><i>/* PCI/PCI-X/PCI-EX Config space */</i></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/PCI_HEADER_TYPE_REGISTER" data-ref="_M/PCI_HEADER_TYPE_REGISTER">PCI_HEADER_TYPE_REGISTER</dfn>     0x0E</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/PCIE_LINK_STATUS" data-ref="_M/PCIE_LINK_STATUS">PCIE_LINK_STATUS</dfn>             0x12</u></td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/PCI_HEADER_TYPE_MULTIFUNC" data-ref="_M/PCI_HEADER_TYPE_MULTIFUNC">PCI_HEADER_TYPE_MULTIFUNC</dfn>    0x80</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/PCIE_LINK_WIDTH_MASK" data-ref="_M/PCIE_LINK_WIDTH_MASK">PCIE_LINK_WIDTH_MASK</dfn>         0x3F0</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/PCIE_LINK_WIDTH_SHIFT" data-ref="_M/PCIE_LINK_WIDTH_SHIFT">PCIE_LINK_WIDTH_SHIFT</dfn>        4</u></td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/PHY_REVISION_MASK" data-ref="_M/PHY_REVISION_MASK">PHY_REVISION_MASK</dfn>      0xFFFFFFF0</u></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/MAX_PHY_REG_ADDRESS" data-ref="_M/MAX_PHY_REG_ADDRESS">MAX_PHY_REG_ADDRESS</dfn>    0x1F  /* 5 bit address bus (0-0x1F) */</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/MAX_PHY_MULTI_PAGE_REG" data-ref="_M/MAX_PHY_MULTI_PAGE_REG">MAX_PHY_MULTI_PAGE_REG</dfn> 0xF</u></td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><i>/* Bit definitions for valid PHY IDs.</i></td></tr>
<tr><th id="688">688</th><td><i> * I = Integrated</i></td></tr>
<tr><th id="689">689</th><td><i> * E = External</i></td></tr>
<tr><th id="690">690</th><td><i> */</i></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/M88E1000_E_PHY_ID" data-ref="_M/M88E1000_E_PHY_ID">M88E1000_E_PHY_ID</dfn>    0x01410C50</u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/M88E1000_I_PHY_ID" data-ref="_M/M88E1000_I_PHY_ID">M88E1000_I_PHY_ID</dfn>    0x01410C30</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/M88E1011_I_PHY_ID" data-ref="_M/M88E1011_I_PHY_ID">M88E1011_I_PHY_ID</dfn>    0x01410C20</u></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/IGP01E1000_I_PHY_ID" data-ref="_M/IGP01E1000_I_PHY_ID">IGP01E1000_I_PHY_ID</dfn>  0x02A80380</u></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/M88E1111_I_PHY_ID" data-ref="_M/M88E1111_I_PHY_ID">M88E1111_I_PHY_ID</dfn>    0x01410CC0</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/GG82563_E_PHY_ID" data-ref="_M/GG82563_E_PHY_ID">GG82563_E_PHY_ID</dfn>     0x01410CA0</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/IGP03E1000_E_PHY_ID" data-ref="_M/IGP03E1000_E_PHY_ID">IGP03E1000_E_PHY_ID</dfn>  0x02A80390</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/IFE_E_PHY_ID" data-ref="_M/IFE_E_PHY_ID">IFE_E_PHY_ID</dfn>         0x02A80330</u></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/IFE_PLUS_E_PHY_ID" data-ref="_M/IFE_PLUS_E_PHY_ID">IFE_PLUS_E_PHY_ID</dfn>    0x02A80320</u></td></tr>
<tr><th id="700">700</th><td><u>#define <dfn class="macro" id="_M/IFE_C_E_PHY_ID" data-ref="_M/IFE_C_E_PHY_ID">IFE_C_E_PHY_ID</dfn>       0x02A80310</u></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/BME1000_E_PHY_ID" data-ref="_M/BME1000_E_PHY_ID">BME1000_E_PHY_ID</dfn>     0x01410CB0</u></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/BME1000_E_PHY_ID_R2" data-ref="_M/BME1000_E_PHY_ID_R2">BME1000_E_PHY_ID_R2</dfn>  0x01410CB1</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/I82577_E_PHY_ID" data-ref="_M/I82577_E_PHY_ID">I82577_E_PHY_ID</dfn>      0x01540050</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/I82578_E_PHY_ID" data-ref="_M/I82578_E_PHY_ID">I82578_E_PHY_ID</dfn>      0x004DD040</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/I82579_E_PHY_ID" data-ref="_M/I82579_E_PHY_ID">I82579_E_PHY_ID</dfn>      0x01540090</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/I217_E_PHY_ID" data-ref="_M/I217_E_PHY_ID">I217_E_PHY_ID</dfn>        0x015400A0</u></td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td><i>/* M88E1000 Specific Registers */</i></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_SPEC_CTRL" data-ref="_M/M88E1000_PHY_SPEC_CTRL">M88E1000_PHY_SPEC_CTRL</dfn>     0x10  /* PHY Specific Control Register */</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_SPEC_STATUS" data-ref="_M/M88E1000_PHY_SPEC_STATUS">M88E1000_PHY_SPEC_STATUS</dfn>   0x11  /* PHY Specific Status Register */</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EXT_PHY_SPEC_CTRL" data-ref="_M/M88E1000_EXT_PHY_SPEC_CTRL">M88E1000_EXT_PHY_SPEC_CTRL</dfn> 0x14  /* Extended PHY Specific Control */</u></td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_PAGE_SELECT" data-ref="_M/M88E1000_PHY_PAGE_SELECT">M88E1000_PHY_PAGE_SELECT</dfn>   0x1D  /* Reg 29 for page number setting */</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PHY_GEN_CONTROL" data-ref="_M/M88E1000_PHY_GEN_CONTROL">M88E1000_PHY_GEN_CONTROL</dfn>   0x1E  /* Its meaning depends on reg 29 */</u></td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td><i>/* M88E1000 PHY Specific Control Register */</i></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_POLARITY_REVERSAL" data-ref="_M/M88E1000_PSCR_POLARITY_REVERSAL">M88E1000_PSCR_POLARITY_REVERSAL</dfn> 0x0002 /* 1=Polarity Reversal enabled */</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_MDI_MANUAL_MODE" data-ref="_M/M88E1000_PSCR_MDI_MANUAL_MODE">M88E1000_PSCR_MDI_MANUAL_MODE</dfn>  0x0000  /* MDI Crossover Mode bits 6:5 */</u></td></tr>
<tr><th id="719">719</th><td>					       <i>/* Manual MDI configuration */</i></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_MDIX_MANUAL_MODE" data-ref="_M/M88E1000_PSCR_MDIX_MANUAL_MODE">M88E1000_PSCR_MDIX_MANUAL_MODE</dfn> 0x0020  /* Manual MDIX configuration */</u></td></tr>
<tr><th id="721">721</th><td><i>/* 1000BASE-T: Auto crossover, 100BASE-TX/10BASE-T: MDI Mode */</i></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_AUTO_X_1000T" data-ref="_M/M88E1000_PSCR_AUTO_X_1000T">M88E1000_PSCR_AUTO_X_1000T</dfn>     0x0040</u></td></tr>
<tr><th id="723">723</th><td><i>/* Auto crossover enabled all speeds */</i></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_AUTO_X_MODE" data-ref="_M/M88E1000_PSCR_AUTO_X_MODE">M88E1000_PSCR_AUTO_X_MODE</dfn>      0x0060</u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSCR_ASSERT_CRS_ON_TX" data-ref="_M/M88E1000_PSCR_ASSERT_CRS_ON_TX">M88E1000_PSCR_ASSERT_CRS_ON_TX</dfn> 0x0800 /* 1=Assert CRS on Transmit */</u></td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><i>/* M88E1000 PHY Specific Status Register */</i></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_REV_POLARITY" data-ref="_M/M88E1000_PSSR_REV_POLARITY">M88E1000_PSSR_REV_POLARITY</dfn>       0x0002 /* 1=Polarity reversed */</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_DOWNSHIFT" data-ref="_M/M88E1000_PSSR_DOWNSHIFT">M88E1000_PSSR_DOWNSHIFT</dfn>          0x0020 /* 1=Downshifted */</u></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_MDIX" data-ref="_M/M88E1000_PSSR_MDIX">M88E1000_PSSR_MDIX</dfn>               0x0040 /* 1=MDIX; 0=MDI */</u></td></tr>
<tr><th id="731">731</th><td><i>/* 0=&lt;50M; 1=50-80M; 2=80-110M; 3=110-140M; 4=&gt;140M */</i></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_CABLE_LENGTH" data-ref="_M/M88E1000_PSSR_CABLE_LENGTH">M88E1000_PSSR_CABLE_LENGTH</dfn>       0x0380</u></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_SPEED" data-ref="_M/M88E1000_PSSR_SPEED">M88E1000_PSSR_SPEED</dfn>              0xC000 /* Speed, bits 14:15 */</u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_1000MBS" data-ref="_M/M88E1000_PSSR_1000MBS">M88E1000_PSSR_1000MBS</dfn>            0x8000 /* 10=1000Mbs */</u></td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/M88E1000_PSSR_CABLE_LENGTH_SHIFT" data-ref="_M/M88E1000_PSSR_CABLE_LENGTH_SHIFT">M88E1000_PSSR_CABLE_LENGTH_SHIFT</dfn> 7</u></td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td><i>/* Number of times we will attempt to autonegotiate before downshifting if we</i></td></tr>
<tr><th id="739">739</th><td><i> * are the master</i></td></tr>
<tr><th id="740">740</th><td><i> */</i></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK" data-ref="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK">M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK</dfn> 0x0C00</u></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_1X" data-ref="_M/M88E1000_EPSCR_MASTER_DOWNSHIFT_1X">M88E1000_EPSCR_MASTER_DOWNSHIFT_1X</dfn>   0x0000</u></td></tr>
<tr><th id="743">743</th><td><i>/* Number of times we will attempt to autonegotiate before downshifting if we</i></td></tr>
<tr><th id="744">744</th><td><i> * are the slave</i></td></tr>
<tr><th id="745">745</th><td><i> */</i></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK" data-ref="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK">M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK</dfn>  0x0300</u></td></tr>
<tr><th id="747">747</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X" data-ref="_M/M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X">M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X</dfn>    0x0100</u></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/M88E1000_EPSCR_TX_CLK_25" data-ref="_M/M88E1000_EPSCR_TX_CLK_25">M88E1000_EPSCR_TX_CLK_25</dfn>      0x0070 /* 25  MHz TX_CLK */</u></td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td><i>/* M88EC018 Rev 2 specific DownShift settings */</i></td></tr>
<tr><th id="751">751</th><td><u>#define <dfn class="macro" id="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK" data-ref="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK">M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK</dfn>  0x0E00</u></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X" data-ref="_M/M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X">M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X</dfn>    0x0800</u></td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/I82578_EPSCR_DOWNSHIFT_ENABLE" data-ref="_M/I82578_EPSCR_DOWNSHIFT_ENABLE">I82578_EPSCR_DOWNSHIFT_ENABLE</dfn>          0x0020</u></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/I82578_EPSCR_DOWNSHIFT_COUNTER_MASK" data-ref="_M/I82578_EPSCR_DOWNSHIFT_COUNTER_MASK">I82578_EPSCR_DOWNSHIFT_COUNTER_MASK</dfn>    0x001C</u></td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td><i>/* BME1000 PHY Specific Control Register */</i></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/BME1000_PSCR_ENABLE_DOWNSHIFT" data-ref="_M/BME1000_PSCR_ENABLE_DOWNSHIFT">BME1000_PSCR_ENABLE_DOWNSHIFT</dfn>   0x0800 /* 1 = enable downshift */</u></td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td><i>/* Bits...</i></td></tr>
<tr><th id="761">761</th><td><i> * 15-5: page</i></td></tr>
<tr><th id="762">762</th><td><i> * 4-0: register offset</i></td></tr>
<tr><th id="763">763</th><td><i> */</i></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/GG82563_PAGE_SHIFT" data-ref="_M/GG82563_PAGE_SHIFT">GG82563_PAGE_SHIFT</dfn>        5</u></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/GG82563_REG" data-ref="_M/GG82563_REG">GG82563_REG</dfn>(page, reg)    \</u></td></tr>
<tr><th id="766">766</th><td><u>	(((page) &lt;&lt; GG82563_PAGE_SHIFT) | ((reg) &amp; MAX_PHY_REG_ADDRESS))</u></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/GG82563_MIN_ALT_REG" data-ref="_M/GG82563_MIN_ALT_REG">GG82563_MIN_ALT_REG</dfn>       30</u></td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td><i>/* GG82563 Specific Registers */</i></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_SPEC_CTRL" data-ref="_M/GG82563_PHY_SPEC_CTRL">GG82563_PHY_SPEC_CTRL</dfn>           \</u></td></tr>
<tr><th id="771">771</th><td><u>	GG82563_REG(0, 16) /* PHY Specific Control */</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_PAGE_SELECT" data-ref="_M/GG82563_PHY_PAGE_SELECT">GG82563_PHY_PAGE_SELECT</dfn>         \</u></td></tr>
<tr><th id="773">773</th><td><u>	GG82563_REG(0, 22) /* Page Select */</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_SPEC_CTRL_2" data-ref="_M/GG82563_PHY_SPEC_CTRL_2">GG82563_PHY_SPEC_CTRL_2</dfn>         \</u></td></tr>
<tr><th id="775">775</th><td><u>	GG82563_REG(0, 26) /* PHY Specific Control 2 */</u></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_PAGE_SELECT_ALT" data-ref="_M/GG82563_PHY_PAGE_SELECT_ALT">GG82563_PHY_PAGE_SELECT_ALT</dfn>     \</u></td></tr>
<tr><th id="777">777</th><td><u>	GG82563_REG(0, 29) /* Alternate Page Select */</u></td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_MAC_SPEC_CTRL" data-ref="_M/GG82563_PHY_MAC_SPEC_CTRL">GG82563_PHY_MAC_SPEC_CTRL</dfn>       \</u></td></tr>
<tr><th id="780">780</th><td><u>	GG82563_REG(2, 21) /* MAC Specific Control Register */</u></td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_DSP_DISTANCE" data-ref="_M/GG82563_PHY_DSP_DISTANCE">GG82563_PHY_DSP_DISTANCE</dfn>    \</u></td></tr>
<tr><th id="783">783</th><td><u>	GG82563_REG(5, 26) /* DSP Distance */</u></td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td><i>/* Page 193 - Port Control Registers */</i></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_KMRN_MODE_CTRL" data-ref="_M/GG82563_PHY_KMRN_MODE_CTRL">GG82563_PHY_KMRN_MODE_CTRL</dfn>   \</u></td></tr>
<tr><th id="787">787</th><td><u>	GG82563_REG(193, 16) /* Kumeran Mode Control */</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_PWR_MGMT_CTRL" data-ref="_M/GG82563_PHY_PWR_MGMT_CTRL">GG82563_PHY_PWR_MGMT_CTRL</dfn>       \</u></td></tr>
<tr><th id="789">789</th><td><u>	GG82563_REG(193, 20) /* Power Management Control */</u></td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td><i>/* Page 194 - KMRN Registers */</i></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/GG82563_PHY_INBAND_CTRL" data-ref="_M/GG82563_PHY_INBAND_CTRL">GG82563_PHY_INBAND_CTRL</dfn>         \</u></td></tr>
<tr><th id="793">793</th><td><u>	GG82563_REG(194, 18) /* Inband Control */</u></td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td><i>/* MDI Control */</i></td></tr>
<tr><th id="796">796</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_REG_MASK" data-ref="_M/E1000_MDIC_REG_MASK">E1000_MDIC_REG_MASK</dfn>	0x001F0000</u></td></tr>
<tr><th id="797">797</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_REG_SHIFT" data-ref="_M/E1000_MDIC_REG_SHIFT">E1000_MDIC_REG_SHIFT</dfn> 16</u></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_PHY_SHIFT" data-ref="_M/E1000_MDIC_PHY_SHIFT">E1000_MDIC_PHY_SHIFT</dfn> 21</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_OP_WRITE" data-ref="_M/E1000_MDIC_OP_WRITE">E1000_MDIC_OP_WRITE</dfn>  0x04000000</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_OP_READ" data-ref="_M/E1000_MDIC_OP_READ">E1000_MDIC_OP_READ</dfn>   0x08000000</u></td></tr>
<tr><th id="801">801</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_READY" data-ref="_M/E1000_MDIC_READY">E1000_MDIC_READY</dfn>     0x10000000</u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/E1000_MDIC_ERROR" data-ref="_M/E1000_MDIC_ERROR">E1000_MDIC_ERROR</dfn>     0x40000000</u></td></tr>
<tr><th id="803">803</th><td></td></tr>
<tr><th id="804">804</th><td><i>/* SerDes Control */</i></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/E1000_GEN_POLL_TIMEOUT" data-ref="_M/E1000_GEN_POLL_TIMEOUT">E1000_GEN_POLL_TIMEOUT</dfn>          640</u></td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td><u>#<span data-ppcond="22">endif</span> /* _E1000_DEFINES_H_ */</u></td></tr>
<tr><th id="808">808</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='80003es2lan.c.html'>linux-4.14.y/drivers/net/ethernet/intel/e1000e/80003es2lan.c</a><br/>Generated on <em>2018-Aug-01</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
