<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: Sdramc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_sdramc-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Sdramc Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_e70___s_d_r_a_m_c.xhtml">SDRAM Controller</a> &#124; <a class="el" href="group___s_a_m_s70___s_d_r_a_m_c.xhtml">SDRAM Controller</a> &#124; <a class="el" href="group___s_a_m_v71___s_d_r_a_m_c.xhtml">SDRAM Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> hardware registers.  
 <a href="struct_sdramc.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="same70_2component_2component__sdramc_8h_source.xhtml">component_sdramc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:af2d458a78e4c77f355f21cab77f9f1a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.xhtml#af2d458a78e4c77f355f21cab77f9f1a6">SDRAMC_MR</a></td></tr>
<tr class="memdesc:af2d458a78e4c77f355f21cab77f9f1a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x00) SDRAMC Mode Register  <a href="#af2d458a78e4c77f355f21cab77f9f1a6">More...</a><br /></td></tr>
<tr class="separator:af2d458a78e4c77f355f21cab77f9f1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03181151411a263f647c5a9c5cfeb5a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.xhtml#a03181151411a263f647c5a9c5cfeb5a7">SDRAMC_TR</a></td></tr>
<tr class="memdesc:a03181151411a263f647c5a9c5cfeb5a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x04) SDRAMC Refresh Timer Register  <a href="#a03181151411a263f647c5a9c5cfeb5a7">More...</a><br /></td></tr>
<tr class="separator:a03181151411a263f647c5a9c5cfeb5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5289b590d79aa35b2fc67f8dd541472"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.xhtml#ad5289b590d79aa35b2fc67f8dd541472">SDRAMC_CR</a></td></tr>
<tr class="memdesc:ad5289b590d79aa35b2fc67f8dd541472"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x08) SDRAMC Configuration Register  <a href="#ad5289b590d79aa35b2fc67f8dd541472">More...</a><br /></td></tr>
<tr class="separator:ad5289b590d79aa35b2fc67f8dd541472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d32df6393855cb5975cd65897af5666"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.xhtml#a0d32df6393855cb5975cd65897af5666">Reserved1</a> [1]</td></tr>
<tr class="separator:a0d32df6393855cb5975cd65897af5666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c382174343ce3cf18c75b9964da720a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.xhtml#a6c382174343ce3cf18c75b9964da720a">SDRAMC_LPR</a></td></tr>
<tr class="memdesc:a6c382174343ce3cf18c75b9964da720a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x10) SDRAMC Low Power Register  <a href="#a6c382174343ce3cf18c75b9964da720a">More...</a><br /></td></tr>
<tr class="separator:a6c382174343ce3cf18c75b9964da720a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e48c0937021fe6485922f6348007dc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.xhtml#a3e48c0937021fe6485922f6348007dc9">SDRAMC_IER</a></td></tr>
<tr class="memdesc:a3e48c0937021fe6485922f6348007dc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x14) SDRAMC Interrupt Enable Register  <a href="#a3e48c0937021fe6485922f6348007dc9">More...</a><br /></td></tr>
<tr class="separator:a3e48c0937021fe6485922f6348007dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a796da8a069bc630a89205f92e12f795a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.xhtml#a796da8a069bc630a89205f92e12f795a">SDRAMC_IDR</a></td></tr>
<tr class="memdesc:a796da8a069bc630a89205f92e12f795a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x18) SDRAMC Interrupt Disable Register  <a href="#a796da8a069bc630a89205f92e12f795a">More...</a><br /></td></tr>
<tr class="separator:a796da8a069bc630a89205f92e12f795a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8aa8e0309c7fce327dd9b13194e551d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.xhtml#ad8aa8e0309c7fce327dd9b13194e551d">SDRAMC_IMR</a></td></tr>
<tr class="memdesc:ad8aa8e0309c7fce327dd9b13194e551d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x1C) SDRAMC Interrupt Mask Register  <a href="#ad8aa8e0309c7fce327dd9b13194e551d">More...</a><br /></td></tr>
<tr class="separator:ad8aa8e0309c7fce327dd9b13194e551d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ecf92e99d63d1d15fc8bf1386116e14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.xhtml#a9ecf92e99d63d1d15fc8bf1386116e14">SDRAMC_ISR</a></td></tr>
<tr class="memdesc:a9ecf92e99d63d1d15fc8bf1386116e14"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x20) SDRAMC Interrupt Status Register  <a href="#a9ecf92e99d63d1d15fc8bf1386116e14">More...</a><br /></td></tr>
<tr class="separator:a9ecf92e99d63d1d15fc8bf1386116e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87688d89689397e2bdbec196177c08c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.xhtml#a87688d89689397e2bdbec196177c08c9">SDRAMC_MDR</a></td></tr>
<tr class="memdesc:a87688d89689397e2bdbec196177c08c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x24) SDRAMC Memory Device Register  <a href="#a87688d89689397e2bdbec196177c08c9">More...</a><br /></td></tr>
<tr class="separator:a87688d89689397e2bdbec196177c08c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d0e677ef10512e2799b01c07c2c40e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.xhtml#ab4d0e677ef10512e2799b01c07c2c40e">SDRAMC_CFR1</a></td></tr>
<tr class="memdesc:ab4d0e677ef10512e2799b01c07c2c40e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x28) SDRAMC Configuration Register 1  <a href="#ab4d0e677ef10512e2799b01c07c2c40e">More...</a><br /></td></tr>
<tr class="separator:ab4d0e677ef10512e2799b01c07c2c40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a962d50372bb8acc1d7038967d1611e92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.xhtml#a962d50372bb8acc1d7038967d1611e92">SDRAMC_OCMS</a></td></tr>
<tr class="memdesc:a962d50372bb8acc1d7038967d1611e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x2C) SDRAMC OCMS Register  <a href="#a962d50372bb8acc1d7038967d1611e92">More...</a><br /></td></tr>
<tr class="separator:a962d50372bb8acc1d7038967d1611e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70166aa64c94c302923d050f0dc5bbbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.xhtml#a70166aa64c94c302923d050f0dc5bbbe">SDRAMC_OCMS_KEY1</a></td></tr>
<tr class="memdesc:a70166aa64c94c302923d050f0dc5bbbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x30) SDRAMC OCMS KEY1 Register  <a href="#a70166aa64c94c302923d050f0dc5bbbe">More...</a><br /></td></tr>
<tr class="separator:a70166aa64c94c302923d050f0dc5bbbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1541444f30d218c1169598def98c53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.xhtml#a1a1541444f30d218c1169598def98c53">SDRAMC_OCMS_KEY2</a></td></tr>
<tr class="memdesc:a1a1541444f30d218c1169598def98c53"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x34) SDRAMC OCMS KEY2 Register  <a href="#a1a1541444f30d218c1169598def98c53">More...</a><br /></td></tr>
<tr class="separator:a1a1541444f30d218c1169598def98c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f93ec6b6a03296e3053586928bd16d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.xhtml#a9f93ec6b6a03296e3053586928bd16d3">Reserved2</a> [49]</td></tr>
<tr class="separator:a9f93ec6b6a03296e3053586928bd16d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2f52ee45f71efa38e61ac2965466350"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.xhtml#ab2f52ee45f71efa38e61ac2965466350">SDRAMC_VERSION</a></td></tr>
<tr class="memdesc:ab2f52ee45f71efa38e61ac2965466350"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0xFC) SDRAMC Version Register  <a href="#ab2f52ee45f71efa38e61ac2965466350">More...</a><br /></td></tr>
<tr class="separator:ab2f52ee45f71efa38e61ac2965466350"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a0d32df6393855cb5975cd65897af5666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d32df6393855cb5975cd65897af5666">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Sdramc::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f93ec6b6a03296e3053586928bd16d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f93ec6b6a03296e3053586928bd16d3">&sect;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Sdramc::Reserved2[49]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4d0e677ef10512e2799b01c07c2c40e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4d0e677ef10512e2799b01c07c2c40e">&sect;&nbsp;</a></span>SDRAMC_CFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Sdramc::SDRAMC_CFR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x28) SDRAMC Configuration Register 1 </p>

</div>
</div>
<a id="ad5289b590d79aa35b2fc67f8dd541472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5289b590d79aa35b2fc67f8dd541472">&sect;&nbsp;</a></span>SDRAMC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Sdramc::SDRAMC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x08) SDRAMC Configuration Register </p>

</div>
</div>
<a id="a796da8a069bc630a89205f92e12f795a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a796da8a069bc630a89205f92e12f795a">&sect;&nbsp;</a></span>SDRAMC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Sdramc::SDRAMC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x18) SDRAMC Interrupt Disable Register </p>

</div>
</div>
<a id="a3e48c0937021fe6485922f6348007dc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e48c0937021fe6485922f6348007dc9">&sect;&nbsp;</a></span>SDRAMC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Sdramc::SDRAMC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x14) SDRAMC Interrupt Enable Register </p>

</div>
</div>
<a id="ad8aa8e0309c7fce327dd9b13194e551d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8aa8e0309c7fce327dd9b13194e551d">&sect;&nbsp;</a></span>SDRAMC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Sdramc::SDRAMC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x1C) SDRAMC Interrupt Mask Register </p>

</div>
</div>
<a id="a9ecf92e99d63d1d15fc8bf1386116e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ecf92e99d63d1d15fc8bf1386116e14">&sect;&nbsp;</a></span>SDRAMC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Sdramc::SDRAMC_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x20) SDRAMC Interrupt Status Register </p>

</div>
</div>
<a id="a6c382174343ce3cf18c75b9964da720a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c382174343ce3cf18c75b9964da720a">&sect;&nbsp;</a></span>SDRAMC_LPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Sdramc::SDRAMC_LPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x10) SDRAMC Low Power Register </p>

</div>
</div>
<a id="a87688d89689397e2bdbec196177c08c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87688d89689397e2bdbec196177c08c9">&sect;&nbsp;</a></span>SDRAMC_MDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Sdramc::SDRAMC_MDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x24) SDRAMC Memory Device Register </p>

</div>
</div>
<a id="af2d458a78e4c77f355f21cab77f9f1a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2d458a78e4c77f355f21cab77f9f1a6">&sect;&nbsp;</a></span>SDRAMC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Sdramc::SDRAMC_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x00) SDRAMC Mode Register </p>

</div>
</div>
<a id="a962d50372bb8acc1d7038967d1611e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a962d50372bb8acc1d7038967d1611e92">&sect;&nbsp;</a></span>SDRAMC_OCMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Sdramc::SDRAMC_OCMS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x2C) SDRAMC OCMS Register </p>

</div>
</div>
<a id="a70166aa64c94c302923d050f0dc5bbbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70166aa64c94c302923d050f0dc5bbbe">&sect;&nbsp;</a></span>SDRAMC_OCMS_KEY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Sdramc::SDRAMC_OCMS_KEY1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x30) SDRAMC OCMS KEY1 Register </p>

</div>
</div>
<a id="a1a1541444f30d218c1169598def98c53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a1541444f30d218c1169598def98c53">&sect;&nbsp;</a></span>SDRAMC_OCMS_KEY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Sdramc::SDRAMC_OCMS_KEY2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x34) SDRAMC OCMS KEY2 Register </p>

</div>
</div>
<a id="a03181151411a263f647c5a9c5cfeb5a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03181151411a263f647c5a9c5cfeb5a7">&sect;&nbsp;</a></span>SDRAMC_TR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Sdramc::SDRAMC_TR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x04) SDRAMC Refresh Timer Register </p>

</div>
</div>
<a id="ab2f52ee45f71efa38e61ac2965466350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2f52ee45f71efa38e61ac2965466350">&sect;&nbsp;</a></span>SDRAMC_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Sdramc::SDRAMC_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.xhtml" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0xFC) SDRAMC Version Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/hal/x4m0x_s70/libraries/libchip/include/same70/component/<a class="el" href="same70_2component_2component__sdramc_8h_source.xhtml">component_sdramc.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
