<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-8350</identifier><datestamp>2013-11-13T09:31:44Z</datestamp><dc:title>Impact of SiN Composition Variation on SANOS Memory Performance and Reliability Under (FN/FN) Operation</dc:title><dc:creator>SANDHYA, C</dc:creator><dc:creator>OAK, AB</dc:creator><dc:creator>CHATTAR, N</dc:creator><dc:creator>JOSHI, AS</dc:creator><dc:creator>GANGULY, U</dc:creator><dc:creator>OLSEN, C</dc:creator><dc:creator>SEUTTER, SM</dc:creator><dc:creator>DATE, L</dc:creator><dc:creator>HUNG, R</dc:creator><dc:creator>VASI, J</dc:creator><dc:creator>MAHAPATRA, S</dc:creator><dc:subject>nand flash</dc:subject><dc:subject>silicon-nitride</dc:subject><dc:subject>sonos</dc:subject><dc:subject>devices</dc:subject><dc:subject>retention</dc:subject><dc:subject>temperature</dc:subject><dc:subject>transistors</dc:subject><dc:subject>technology</dc:subject><dc:subject>conduction</dc:subject><dc:subject>barriers</dc:subject><dc:subject>charge trap flash (ctf)</dc:subject><dc:subject>program/erase (p/e) window</dc:subject><dc:subject>retention</dc:subject><dc:subject>sanos</dc:subject><dc:subject>silicon nitride (sin)</dc:subject><dc:subject>sonos</dc:subject><dc:description>Despite significant advances in structure and material optimization, poor erase (E) speeds and high retention charge loss remain the challenging issues for charge trap Flash (CTF) memories. In this paper, the dependence of SANOS memory performance and reliability on the composition of silicon nitride (SiN) layer is extensively studied. The effect of varying the Si:N ratio on program (P)/E and retention characteristics is investigated. SiN composition is shown to significantly alter the electron and hole trap properties. Varying the SiN composition from N-rich (N(+)) to Si-rich (Si(+)) lowers electron trap depth but increases hole trap depth, causing lower P state saturation but significant over-erase, resulting in an enhanced memory window. During retention, P state charge loss depends on thermal emission followed by the tunneling out of electrons mostly through tunnel dielectric, which becomes worse for Si(+) SiN. Erase state charge loss mainly depends on hole redistribution under the influence of internal electric fields, which improves with Si(+) SiN. This paper identifies several important performances versus reliability tradeoffs to be considered during the optimization of SiN layer composition. It also explores the option for CTF optimization through the engineering of SiN stoichiometry for multilevel cell NAND Flash applications.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2011-08-01T05:14:44Z</dc:date><dc:date>2011-12-26T12:53:16Z</dc:date><dc:date>2011-12-27T05:40:32Z</dc:date><dc:date>2011-08-01T05:14:44Z</dc:date><dc:date>2011-12-26T12:53:16Z</dc:date><dc:date>2011-12-27T05:40:32Z</dc:date><dc:date>2009</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE TRANSACTIONS ON ELECTRON DEVICES, 56(12), 3123-3132</dc:identifier><dc:identifier>0018-9383</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/TED.2009.2033313</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/8350</dc:identifier><dc:identifier>http://hdl.handle.net/10054/8350</dc:identifier><dc:language>en</dc:language></oai_dc:dc>