

================================================================
== Vivado HLS Report for 'meanFilterInTime'
================================================================
* Date:           Thu Mar 23 11:58:15 2023

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        crVar_17_1
* Solution:       sweepMinNoFilter
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   18|   10|   18|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- lp33c   |    7|    7|         1|          1|          1|     7|    yes   |
        |- lp33b   |    7|    7|         2|          1|          1|     7|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 2
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	3  / (!reset_read)
	2  / (reset_read)
2 --> 
	3  / (tmp_s)
	2  / (!tmp_s)
3 --> 
	4  / true
4 --> 
	6  / (tmp_2)
	5  / (!tmp_2)
5 --> 
	4  / true
6 --> 
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: reset_read (4)  [1/1] 0.00ns
.preheader.preheader:0  %reset_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %reset)

ST_1: x_V_read (5)  [1/1] 0.00ns
.preheader.preheader:1  %x_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x_V)

ST_1: StgValue_9 (6)  [1/1] 0.00ns  loc: axi_algorithm.cpp:366
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecMemCore([8 x i32]* @aux_array_V, [1 x i8]* @p_str1, [12 x i8]* @p_str9, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_10 (7)  [1/1] 0.00ns  loc: axi_algorithm.cpp:369
.preheader.preheader:3  br i1 %reset_read, label %.preheader.preheader26, label %.loopexit

ST_1: StgValue_11 (9)  [1/1] 1.77ns  loc: axi_algorithm.cpp:372
.preheader.preheader26:0  br label %.preheader


 <State 2>: 3.25ns
ST_2: i (11)  [1/1] 0.00ns
.preheader:0  %i = phi i3 [ %i_7, %0 ], [ 0, %.preheader.preheader26 ]

ST_2: tmp_s (12)  [1/1] 2.07ns  loc: axi_algorithm.cpp:372
.preheader:1  %tmp_s = icmp eq i3 %i, -1

ST_2: i_7 (13)  [1/1] 2.53ns  loc: axi_algorithm.cpp:372
.preheader:2  %i_7 = add i3 %i, 1

ST_2: StgValue_15 (14)  [1/1] 0.00ns  loc: axi_algorithm.cpp:372
.preheader:3  br i1 %tmp_s, label %.loopexit.loopexit, label %0

ST_2: i_cast2 (16)  [1/1] 0.00ns  loc: axi_algorithm.cpp:372
:0  %i_cast2 = zext i3 %i to i32

ST_2: empty (17)  [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

ST_2: StgValue_18 (18)  [1/1] 0.00ns  loc: axi_algorithm.cpp:373
:2  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str10) nounwind

ST_2: tmp_12 (19)  [1/1] 0.00ns  loc: axi_algorithm.cpp:373
:3  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str10)

ST_2: StgValue_20 (20)  [1/1] 0.00ns  loc: axi_algorithm.cpp:374
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: aux_array_V_addr (21)  [1/1] 0.00ns  loc: axi_algorithm.cpp:375
:5  %aux_array_V_addr = getelementptr [8 x i32]* @aux_array_V, i32 0, i32 %i_cast2

ST_2: StgValue_22 (22)  [1/1] 3.25ns  loc: axi_algorithm.cpp:375
:6  store i32 0, i32* %aux_array_V_addr, align 4

ST_2: empty_11 (23)  [1/1] 0.00ns  loc: axi_algorithm.cpp:376
:7  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str10, i32 %tmp_12)

ST_2: StgValue_24 (24)  [1/1] 0.00ns  loc: axi_algorithm.cpp:372
:8  br label %.preheader


 <State 3>: 1.77ns
ST_3: StgValue_25 (26)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit

ST_3: StgValue_26 (28)  [1/1] 1.77ns  loc: axi_algorithm.cpp:380
.loopexit:0  br label %1


 <State 4>: 5.79ns
ST_4: i_1 (30)  [1/1] 0.00ns
:0  %i_1 = phi i3 [ 0, %.loopexit ], [ %i_8, %2 ]

ST_4: tmp_2 (31)  [1/1] 2.07ns  loc: axi_algorithm.cpp:380
:1  %tmp_2 = icmp eq i3 %i_1, -1

ST_4: i_8 (32)  [1/1] 2.53ns  loc: axi_algorithm.cpp:383
:2  %i_8 = add i3 %i_1, 1

ST_4: StgValue_30 (33)  [1/1] 0.00ns  loc: axi_algorithm.cpp:380
:3  br i1 %tmp_2, label %3, label %2

ST_4: i_8_cast (40)  [1/1] 0.00ns  loc: axi_algorithm.cpp:383
:5  %i_8_cast = zext i3 %i_8 to i32

ST_4: aux_array_V_addr_1 (41)  [1/1] 0.00ns  loc: axi_algorithm.cpp:383
:6  %aux_array_V_addr_1 = getelementptr [8 x i32]* @aux_array_V, i32 0, i32 %i_8_cast

ST_4: p_Val2_s (42)  [2/2] 3.25ns  loc: axi_algorithm.cpp:383
:7  %p_Val2_s = load i32* %aux_array_V_addr_1, align 4


 <State 5>: 6.51ns
ST_5: i_1_cast1 (35)  [1/1] 0.00ns  loc: axi_algorithm.cpp:380
:0  %i_1_cast1 = zext i3 %i_1 to i32

ST_5: empty_12 (36)  [1/1] 0.00ns
:1  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

ST_5: StgValue_36 (37)  [1/1] 0.00ns  loc: axi_algorithm.cpp:381
:2  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str11) nounwind

ST_5: tmp_13 (38)  [1/1] 0.00ns  loc: axi_algorithm.cpp:381
:3  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str11)

ST_5: StgValue_38 (39)  [1/1] 0.00ns  loc: axi_algorithm.cpp:382
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: p_Val2_s (42)  [1/2] 3.25ns  loc: axi_algorithm.cpp:383
:7  %p_Val2_s = load i32* %aux_array_V_addr_1, align 4

ST_5: aux_array_V_addr_2 (43)  [1/1] 0.00ns  loc: axi_algorithm.cpp:383
:8  %aux_array_V_addr_2 = getelementptr [8 x i32]* @aux_array_V, i32 0, i32 %i_1_cast1

ST_5: StgValue_41 (44)  [1/1] 3.25ns  loc: axi_algorithm.cpp:383
:9  store i32 %p_Val2_s, i32* %aux_array_V_addr_2, align 4

ST_5: empty_13 (45)  [1/1] 0.00ns  loc: axi_algorithm.cpp:385
:10  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str11, i32 %tmp_13)

ST_5: StgValue_43 (46)  [1/1] 0.00ns  loc: axi_algorithm.cpp:380
:11  br label %1


 <State 6>: 3.25ns
ST_6: StgValue_44 (48)  [1/1] 3.25ns  loc: axi_algorithm.cpp:386
:0  store i32 %x_V_read, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 7), align 4

ST_6: StgValue_45 (49)  [1/1] 0.00ns
:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aux_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reset_read         (read             ) [ 0111000]
x_V_read           (read             ) [ 0011111]
StgValue_9         (specmemcore      ) [ 0000000]
StgValue_10        (br               ) [ 0000000]
StgValue_11        (br               ) [ 0110000]
i                  (phi              ) [ 0010000]
tmp_s              (icmp             ) [ 0010000]
i_7                (add              ) [ 0110000]
StgValue_15        (br               ) [ 0000000]
i_cast2            (zext             ) [ 0000000]
empty              (speclooptripcount) [ 0000000]
StgValue_18        (specloopname     ) [ 0000000]
tmp_12             (specregionbegin  ) [ 0000000]
StgValue_20        (specpipeline     ) [ 0000000]
aux_array_V_addr   (getelementptr    ) [ 0000000]
StgValue_22        (store            ) [ 0000000]
empty_11           (specregionend    ) [ 0000000]
StgValue_24        (br               ) [ 0110000]
StgValue_25        (br               ) [ 0000000]
StgValue_26        (br               ) [ 0001110]
i_1                (phi              ) [ 0000110]
tmp_2              (icmp             ) [ 0000110]
i_8                (add              ) [ 0001110]
StgValue_30        (br               ) [ 0000000]
i_8_cast           (zext             ) [ 0000000]
aux_array_V_addr_1 (getelementptr    ) [ 0000110]
i_1_cast1          (zext             ) [ 0000000]
empty_12           (speclooptripcount) [ 0000000]
StgValue_36        (specloopname     ) [ 0000000]
tmp_13             (specregionbegin  ) [ 0000000]
StgValue_38        (specpipeline     ) [ 0000000]
p_Val2_s           (load             ) [ 0000000]
aux_array_V_addr_2 (getelementptr    ) [ 0000000]
StgValue_41        (store            ) [ 0000000]
empty_13           (specregionend    ) [ 0000000]
StgValue_43        (br               ) [ 0001110]
StgValue_44        (store            ) [ 0000000]
StgValue_45        (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="aux_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_array_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="reset_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="x_V_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="aux_array_V_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="3" slack="0"/>
<pin id="62" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_array_V_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="3" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="69" dir="0" index="3" bw="3" slack="0"/>
<pin id="70" dir="0" index="4" bw="32" slack="0"/>
<pin id="68" dir="1" index="2" bw="32" slack="0"/>
<pin id="71" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_22/2 p_Val2_s/4 StgValue_41/5 StgValue_44/6 "/>
</bind>
</comp>

<comp id="74" class="1004" name="aux_array_V_addr_1_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="3" slack="0"/>
<pin id="78" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_array_V_addr_1/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="aux_array_V_addr_2_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="3" slack="0"/>
<pin id="86" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_array_V_addr_2/5 "/>
</bind>
</comp>

<comp id="92" class="1005" name="i_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="1"/>
<pin id="94" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="1" slack="1"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="i_1_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="1"/>
<pin id="105" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_1_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="3" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_s_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_7_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="3" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_cast2_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast2/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_8_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_8_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_8_cast/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_1_cast1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast1/5 "/>
</bind>
</comp>

<comp id="154" class="1005" name="reset_read_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="reset_read "/>
</bind>
</comp>

<comp id="158" class="1005" name="x_V_read_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="4"/>
<pin id="160" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="x_V_read "/>
</bind>
</comp>

<comp id="166" class="1005" name="i_7_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="171" class="1005" name="tmp_2_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="i_8_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="180" class="1005" name="aux_array_V_addr_1_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="1"/>
<pin id="182" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="aux_array_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="38" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="72"><net_src comp="38" pin="0"/><net_sink comp="65" pin=4"/></net>

<net id="73"><net_src comp="58" pin="3"/><net_sink comp="65" pin=3"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="38" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="74" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="65" pin="2"/><net_sink comp="65" pin=4"/></net>

<net id="90"><net_src comp="82" pin="3"/><net_sink comp="65" pin=3"/></net>

<net id="91"><net_src comp="44" pin="0"/><net_sink comp="65" pin=3"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="107" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="119"><net_src comp="96" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="96" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="96" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="136"><net_src comp="107" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="107" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="152"><net_src comp="103" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="157"><net_src comp="46" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="52" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="65" pin=4"/></net>

<net id="169"><net_src comp="121" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="174"><net_src comp="132" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="138" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="183"><net_src comp="74" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="65" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: aux_array_V | {2 5 6 }
 - Input state : 
	Port: meanFilterInTime : x_V | {1 }
	Port: meanFilterInTime : reset | {1 }
	Port: meanFilterInTime : aux_array_V | {4 5 }
  - Chain level:
	State 1
	State 2
		tmp_s : 1
		i_7 : 1
		StgValue_15 : 2
		i_cast2 : 1
		aux_array_V_addr : 2
		StgValue_22 : 3
		empty_11 : 1
	State 3
	State 4
		tmp_2 : 1
		i_8 : 1
		StgValue_30 : 2
		i_8_cast : 2
		aux_array_V_addr_1 : 3
		p_Val2_s : 4
	State 5
		aux_array_V_addr_2 : 1
		StgValue_41 : 2
		empty_13 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |       i_7_fu_121      |    0    |    12   |
|          |       i_8_fu_138      |    0    |    12   |
|----------|-----------------------|---------|---------|
|   icmp   |      tmp_s_fu_115     |    0    |    1    |
|          |      tmp_2_fu_132     |    0    |    1    |
|----------|-----------------------|---------|---------|
|   read   | reset_read_read_fu_46 |    0    |    0    |
|          |  x_V_read_read_fu_52  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     i_cast2_fu_127    |    0    |    0    |
|   zext   |    i_8_cast_fu_144    |    0    |    0    |
|          |    i_1_cast1_fu_149   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    26   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|aux_array_V_addr_1_reg_180|    3   |
|        i_1_reg_103       |    3   |
|        i_7_reg_166       |    3   |
|        i_8_reg_175       |    3   |
|         i_reg_92         |    3   |
|    reset_read_reg_154    |    1   |
|       tmp_2_reg_171      |    1   |
|     x_V_read_reg_158     |   32   |
+--------------------------+--------+
|           Total          |   49   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_65 |  p3  |   3  |   3  |    9   ||    15   |
| grp_access_fu_65 |  p4  |   3  |  32  |   96   ||    15   |
|    i_1_reg_103   |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   117  ||  7.1675 ||    48   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   48   |
|  Register |    -   |   49   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   49   |   74   |
+-----------+--------+--------+--------+
