SLStudio.Utils.RemoveHighlighting(get_param('VSD_6ph_30deg_HDL', 'handle'));
SLStudio.Utils.RemoveHighlighting(get_param('gm_VSD_6ph_30deg_HDL', 'handle'));
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Detect Rise Positive', 0, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Detect Rise Positive', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Detect Rise Positive', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/VSD_6ph_30deg', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay1', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay1', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay10', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay10', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay11', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay11', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay12', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay12', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay13', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay13', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay14', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay14', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay15', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay15', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay16', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay16', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay17', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay17', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay18', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay18', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay19', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay19', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay2', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay2', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay20', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay20', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay21', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay21', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay22', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay22', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay23', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay23', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay24', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay24', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay25', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay25', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay3', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay3', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay4', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay4', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay5', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay5', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay6', 0, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay6', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay6', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay7', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay7', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay8', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay8', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay9', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Delay9', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Switch', 0, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Detect Rise Positive/FixPt Relational Operator', 0, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/Detect Rise Positive/Positive', 0, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/VSD_6ph_30deg/VSD_6ph_30deg', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/VSD_6ph_30deg/VSD_6ph_30deg', 1, 1, '');
annotate_port('gm_VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/VSD_6ph_30deg/VSD_6ph_30deg', 1, 1, '');
annotate_port('VSD_6ph_30deg_HDL/uz_vsd_6ph_30deg/VSD_6ph_30deg', 1, 1, '');
