
serial_print.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ab0  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08003b6c  08003b6c  00004b6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c3c  08003c3c  0000506c  2**0
                  CONTENTS
  4 .ARM          00000008  08003c3c  08003c3c  00004c3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c44  08003c44  0000506c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c44  08003c44  00004c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003c48  08003c48  00004c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08003c4c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  2000006c  08003cb8  0000506c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  08003cb8  00005270  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000506c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b202  00000000  00000000  00005094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cfe  00000000  00000000  00010296  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008f8  00000000  00000000  00011f98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006da  00000000  00000000  00012890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000187be  00000000  00000000  00012f6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bd1f  00000000  00000000  0002b728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098377  00000000  00000000  00037447  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cf7be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002630  00000000  00000000  000cf804  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  000d1e34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000006c 	.word	0x2000006c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003b54 	.word	0x08003b54

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000070 	.word	0x20000070
 8000100:	08003b54 	.word	0x08003b54

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	0008      	movs	r0, r1
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	@ (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	@ (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f806 	bl	8000444 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			@ (mov r8, r8)

08000444 <__udivmoddi4>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	4657      	mov	r7, sl
 8000448:	464e      	mov	r6, r9
 800044a:	4645      	mov	r5, r8
 800044c:	46de      	mov	lr, fp
 800044e:	b5e0      	push	{r5, r6, r7, lr}
 8000450:	0004      	movs	r4, r0
 8000452:	000d      	movs	r5, r1
 8000454:	4692      	mov	sl, r2
 8000456:	4699      	mov	r9, r3
 8000458:	b083      	sub	sp, #12
 800045a:	428b      	cmp	r3, r1
 800045c:	d830      	bhi.n	80004c0 <__udivmoddi4+0x7c>
 800045e:	d02d      	beq.n	80004bc <__udivmoddi4+0x78>
 8000460:	4649      	mov	r1, r9
 8000462:	4650      	mov	r0, sl
 8000464:	f000 f8ba 	bl	80005dc <__clzdi2>
 8000468:	0029      	movs	r1, r5
 800046a:	0006      	movs	r6, r0
 800046c:	0020      	movs	r0, r4
 800046e:	f000 f8b5 	bl	80005dc <__clzdi2>
 8000472:	1a33      	subs	r3, r6, r0
 8000474:	4698      	mov	r8, r3
 8000476:	3b20      	subs	r3, #32
 8000478:	d434      	bmi.n	80004e4 <__udivmoddi4+0xa0>
 800047a:	469b      	mov	fp, r3
 800047c:	4653      	mov	r3, sl
 800047e:	465a      	mov	r2, fp
 8000480:	4093      	lsls	r3, r2
 8000482:	4642      	mov	r2, r8
 8000484:	001f      	movs	r7, r3
 8000486:	4653      	mov	r3, sl
 8000488:	4093      	lsls	r3, r2
 800048a:	001e      	movs	r6, r3
 800048c:	42af      	cmp	r7, r5
 800048e:	d83b      	bhi.n	8000508 <__udivmoddi4+0xc4>
 8000490:	42af      	cmp	r7, r5
 8000492:	d100      	bne.n	8000496 <__udivmoddi4+0x52>
 8000494:	e079      	b.n	800058a <__udivmoddi4+0x146>
 8000496:	465b      	mov	r3, fp
 8000498:	1ba4      	subs	r4, r4, r6
 800049a:	41bd      	sbcs	r5, r7
 800049c:	2b00      	cmp	r3, #0
 800049e:	da00      	bge.n	80004a2 <__udivmoddi4+0x5e>
 80004a0:	e076      	b.n	8000590 <__udivmoddi4+0x14c>
 80004a2:	2200      	movs	r2, #0
 80004a4:	2300      	movs	r3, #0
 80004a6:	9200      	str	r2, [sp, #0]
 80004a8:	9301      	str	r3, [sp, #4]
 80004aa:	2301      	movs	r3, #1
 80004ac:	465a      	mov	r2, fp
 80004ae:	4093      	lsls	r3, r2
 80004b0:	9301      	str	r3, [sp, #4]
 80004b2:	2301      	movs	r3, #1
 80004b4:	4642      	mov	r2, r8
 80004b6:	4093      	lsls	r3, r2
 80004b8:	9300      	str	r3, [sp, #0]
 80004ba:	e029      	b.n	8000510 <__udivmoddi4+0xcc>
 80004bc:	4282      	cmp	r2, r0
 80004be:	d9cf      	bls.n	8000460 <__udivmoddi4+0x1c>
 80004c0:	2200      	movs	r2, #0
 80004c2:	2300      	movs	r3, #0
 80004c4:	9200      	str	r2, [sp, #0]
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <__udivmoddi4+0x8e>
 80004ce:	601c      	str	r4, [r3, #0]
 80004d0:	605d      	str	r5, [r3, #4]
 80004d2:	9800      	ldr	r0, [sp, #0]
 80004d4:	9901      	ldr	r1, [sp, #4]
 80004d6:	b003      	add	sp, #12
 80004d8:	bcf0      	pop	{r4, r5, r6, r7}
 80004da:	46bb      	mov	fp, r7
 80004dc:	46b2      	mov	sl, r6
 80004de:	46a9      	mov	r9, r5
 80004e0:	46a0      	mov	r8, r4
 80004e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e4:	4642      	mov	r2, r8
 80004e6:	469b      	mov	fp, r3
 80004e8:	2320      	movs	r3, #32
 80004ea:	1a9b      	subs	r3, r3, r2
 80004ec:	4652      	mov	r2, sl
 80004ee:	40da      	lsrs	r2, r3
 80004f0:	4641      	mov	r1, r8
 80004f2:	0013      	movs	r3, r2
 80004f4:	464a      	mov	r2, r9
 80004f6:	408a      	lsls	r2, r1
 80004f8:	0017      	movs	r7, r2
 80004fa:	4642      	mov	r2, r8
 80004fc:	431f      	orrs	r7, r3
 80004fe:	4653      	mov	r3, sl
 8000500:	4093      	lsls	r3, r2
 8000502:	001e      	movs	r6, r3
 8000504:	42af      	cmp	r7, r5
 8000506:	d9c3      	bls.n	8000490 <__udivmoddi4+0x4c>
 8000508:	2200      	movs	r2, #0
 800050a:	2300      	movs	r3, #0
 800050c:	9200      	str	r2, [sp, #0]
 800050e:	9301      	str	r3, [sp, #4]
 8000510:	4643      	mov	r3, r8
 8000512:	2b00      	cmp	r3, #0
 8000514:	d0d8      	beq.n	80004c8 <__udivmoddi4+0x84>
 8000516:	07fb      	lsls	r3, r7, #31
 8000518:	0872      	lsrs	r2, r6, #1
 800051a:	431a      	orrs	r2, r3
 800051c:	4646      	mov	r6, r8
 800051e:	087b      	lsrs	r3, r7, #1
 8000520:	e00e      	b.n	8000540 <__udivmoddi4+0xfc>
 8000522:	42ab      	cmp	r3, r5
 8000524:	d101      	bne.n	800052a <__udivmoddi4+0xe6>
 8000526:	42a2      	cmp	r2, r4
 8000528:	d80c      	bhi.n	8000544 <__udivmoddi4+0x100>
 800052a:	1aa4      	subs	r4, r4, r2
 800052c:	419d      	sbcs	r5, r3
 800052e:	2001      	movs	r0, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2100      	movs	r1, #0
 8000536:	3e01      	subs	r6, #1
 8000538:	1824      	adds	r4, r4, r0
 800053a:	414d      	adcs	r5, r1
 800053c:	2e00      	cmp	r6, #0
 800053e:	d006      	beq.n	800054e <__udivmoddi4+0x10a>
 8000540:	42ab      	cmp	r3, r5
 8000542:	d9ee      	bls.n	8000522 <__udivmoddi4+0xde>
 8000544:	3e01      	subs	r6, #1
 8000546:	1924      	adds	r4, r4, r4
 8000548:	416d      	adcs	r5, r5
 800054a:	2e00      	cmp	r6, #0
 800054c:	d1f8      	bne.n	8000540 <__udivmoddi4+0xfc>
 800054e:	9800      	ldr	r0, [sp, #0]
 8000550:	9901      	ldr	r1, [sp, #4]
 8000552:	465b      	mov	r3, fp
 8000554:	1900      	adds	r0, r0, r4
 8000556:	4169      	adcs	r1, r5
 8000558:	2b00      	cmp	r3, #0
 800055a:	db24      	blt.n	80005a6 <__udivmoddi4+0x162>
 800055c:	002b      	movs	r3, r5
 800055e:	465a      	mov	r2, fp
 8000560:	4644      	mov	r4, r8
 8000562:	40d3      	lsrs	r3, r2
 8000564:	002a      	movs	r2, r5
 8000566:	40e2      	lsrs	r2, r4
 8000568:	001c      	movs	r4, r3
 800056a:	465b      	mov	r3, fp
 800056c:	0015      	movs	r5, r2
 800056e:	2b00      	cmp	r3, #0
 8000570:	db2a      	blt.n	80005c8 <__udivmoddi4+0x184>
 8000572:	0026      	movs	r6, r4
 8000574:	409e      	lsls	r6, r3
 8000576:	0033      	movs	r3, r6
 8000578:	0026      	movs	r6, r4
 800057a:	4647      	mov	r7, r8
 800057c:	40be      	lsls	r6, r7
 800057e:	0032      	movs	r2, r6
 8000580:	1a80      	subs	r0, r0, r2
 8000582:	4199      	sbcs	r1, r3
 8000584:	9000      	str	r0, [sp, #0]
 8000586:	9101      	str	r1, [sp, #4]
 8000588:	e79e      	b.n	80004c8 <__udivmoddi4+0x84>
 800058a:	42a3      	cmp	r3, r4
 800058c:	d8bc      	bhi.n	8000508 <__udivmoddi4+0xc4>
 800058e:	e782      	b.n	8000496 <__udivmoddi4+0x52>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	2100      	movs	r1, #0
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	2200      	movs	r2, #0
 800059a:	9100      	str	r1, [sp, #0]
 800059c:	9201      	str	r2, [sp, #4]
 800059e:	2201      	movs	r2, #1
 80005a0:	40da      	lsrs	r2, r3
 80005a2:	9201      	str	r2, [sp, #4]
 80005a4:	e785      	b.n	80004b2 <__udivmoddi4+0x6e>
 80005a6:	4642      	mov	r2, r8
 80005a8:	2320      	movs	r3, #32
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	002a      	movs	r2, r5
 80005ae:	4646      	mov	r6, r8
 80005b0:	409a      	lsls	r2, r3
 80005b2:	0023      	movs	r3, r4
 80005b4:	40f3      	lsrs	r3, r6
 80005b6:	4644      	mov	r4, r8
 80005b8:	4313      	orrs	r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	40e2      	lsrs	r2, r4
 80005be:	001c      	movs	r4, r3
 80005c0:	465b      	mov	r3, fp
 80005c2:	0015      	movs	r5, r2
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	dad4      	bge.n	8000572 <__udivmoddi4+0x12e>
 80005c8:	4642      	mov	r2, r8
 80005ca:	002f      	movs	r7, r5
 80005cc:	2320      	movs	r3, #32
 80005ce:	0026      	movs	r6, r4
 80005d0:	4097      	lsls	r7, r2
 80005d2:	1a9b      	subs	r3, r3, r2
 80005d4:	40de      	lsrs	r6, r3
 80005d6:	003b      	movs	r3, r7
 80005d8:	4333      	orrs	r3, r6
 80005da:	e7cd      	b.n	8000578 <__udivmoddi4+0x134>

080005dc <__clzdi2>:
 80005dc:	b510      	push	{r4, lr}
 80005de:	2900      	cmp	r1, #0
 80005e0:	d103      	bne.n	80005ea <__clzdi2+0xe>
 80005e2:	f000 f807 	bl	80005f4 <__clzsi2>
 80005e6:	3020      	adds	r0, #32
 80005e8:	e002      	b.n	80005f0 <__clzdi2+0x14>
 80005ea:	0008      	movs	r0, r1
 80005ec:	f000 f802 	bl	80005f4 <__clzsi2>
 80005f0:	bd10      	pop	{r4, pc}
 80005f2:	46c0      	nop			@ (mov r8, r8)

080005f4 <__clzsi2>:
 80005f4:	211c      	movs	r1, #28
 80005f6:	2301      	movs	r3, #1
 80005f8:	041b      	lsls	r3, r3, #16
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0xe>
 80005fe:	0c00      	lsrs	r0, r0, #16
 8000600:	3910      	subs	r1, #16
 8000602:	0a1b      	lsrs	r3, r3, #8
 8000604:	4298      	cmp	r0, r3
 8000606:	d301      	bcc.n	800060c <__clzsi2+0x18>
 8000608:	0a00      	lsrs	r0, r0, #8
 800060a:	3908      	subs	r1, #8
 800060c:	091b      	lsrs	r3, r3, #4
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0x22>
 8000612:	0900      	lsrs	r0, r0, #4
 8000614:	3904      	subs	r1, #4
 8000616:	a202      	add	r2, pc, #8	@ (adr r2, 8000620 <__clzsi2+0x2c>)
 8000618:	5c10      	ldrb	r0, [r2, r0]
 800061a:	1840      	adds	r0, r0, r1
 800061c:	4770      	bx	lr
 800061e:	46c0      	nop			@ (mov r8, r8)
 8000620:	02020304 	.word	0x02020304
 8000624:	01010101 	.word	0x01010101
	...

08000630 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t counter = 'A';

int _write(int file, char *ptr, int len)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b084      	sub	sp, #16
 8000634:	af00      	add	r7, sp, #0
 8000636:	60f8      	str	r0, [r7, #12]
 8000638:	60b9      	str	r1, [r7, #8]
 800063a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2,(uint8_t*)ptr,len,HAL_MAX_DELAY);  //If you need to use "printf" for displaying output
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	b29a      	uxth	r2, r3
 8000640:	2301      	movs	r3, #1
 8000642:	425b      	negs	r3, r3
 8000644:	68b9      	ldr	r1, [r7, #8]
 8000646:	4804      	ldr	r0, [pc, #16]	@ (8000658 <_write+0x28>)
 8000648:	f001 fc72 	bl	8001f30 <HAL_UART_Transmit>
	return len;													   //If you need to use 'Transmit', you don't need to have..
 800064c:	687b      	ldr	r3, [r7, #4]
}
 800064e:	0018      	movs	r0, r3
 8000650:	46bd      	mov	sp, r7
 8000652:	b004      	add	sp, #16
 8000654:	bd80      	pop	{r7, pc}
 8000656:	46c0      	nop			@ (mov r8, r8)
 8000658:	20000088 	.word	0x20000088

0800065c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000660:	f000 fa68 	bl	8000b34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000664:	f000 f818 	bl	8000698 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000668:	f000 f8c2 	bl	80007f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800066c:	f000 f872 	bl	8000754 <MX_USART2_UART_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	  printf("number is : %c\r\n" , counter);
 8000670:	4b07      	ldr	r3, [pc, #28]	@ (8000690 <main+0x34>)
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	001a      	movs	r2, r3
 8000676:	4b07      	ldr	r3, [pc, #28]	@ (8000694 <main+0x38>)
 8000678:	0011      	movs	r1, r2
 800067a:	0018      	movs	r0, r3
 800067c:	f002 fbcc 	bl	8002e18 <iprintf>
	  HAL_Delay(500);
 8000680:	23fa      	movs	r3, #250	@ 0xfa
 8000682:	005b      	lsls	r3, r3, #1
 8000684:	0018      	movs	r0, r3
 8000686:	f000 fadb 	bl	8000c40 <HAL_Delay>
	  printf("number is : %c\r\n" , counter);
 800068a:	46c0      	nop			@ (mov r8, r8)
 800068c:	e7f0      	b.n	8000670 <main+0x14>
 800068e:	46c0      	nop			@ (mov r8, r8)
 8000690:	20000000 	.word	0x20000000
 8000694:	08003b6c 	.word	0x08003b6c

08000698 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000698:	b590      	push	{r4, r7, lr}
 800069a:	b093      	sub	sp, #76	@ 0x4c
 800069c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800069e:	2410      	movs	r4, #16
 80006a0:	193b      	adds	r3, r7, r4
 80006a2:	0018      	movs	r0, r3
 80006a4:	2338      	movs	r3, #56	@ 0x38
 80006a6:	001a      	movs	r2, r3
 80006a8:	2100      	movs	r1, #0
 80006aa:	f002 fc11 	bl	8002ed0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ae:	003b      	movs	r3, r7
 80006b0:	0018      	movs	r0, r3
 80006b2:	2310      	movs	r3, #16
 80006b4:	001a      	movs	r2, r3
 80006b6:	2100      	movs	r1, #0
 80006b8:	f002 fc0a 	bl	8002ed0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006bc:	2380      	movs	r3, #128	@ 0x80
 80006be:	009b      	lsls	r3, r3, #2
 80006c0:	0018      	movs	r0, r3
 80006c2:	f000 fd17 	bl	80010f4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006c6:	193b      	adds	r3, r7, r4
 80006c8:	2202      	movs	r2, #2
 80006ca:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006cc:	193b      	adds	r3, r7, r4
 80006ce:	2280      	movs	r2, #128	@ 0x80
 80006d0:	0052      	lsls	r2, r2, #1
 80006d2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006d4:	0021      	movs	r1, r4
 80006d6:	187b      	adds	r3, r7, r1
 80006d8:	2200      	movs	r2, #0
 80006da:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006dc:	187b      	adds	r3, r7, r1
 80006de:	2240      	movs	r2, #64	@ 0x40
 80006e0:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006e2:	187b      	adds	r3, r7, r1
 80006e4:	2202      	movs	r2, #2
 80006e6:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006e8:	187b      	adds	r3, r7, r1
 80006ea:	2202      	movs	r2, #2
 80006ec:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80006ee:	187b      	adds	r3, r7, r1
 80006f0:	2200      	movs	r2, #0
 80006f2:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80006f4:	187b      	adds	r3, r7, r1
 80006f6:	2208      	movs	r2, #8
 80006f8:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	2280      	movs	r2, #128	@ 0x80
 80006fe:	0292      	lsls	r2, r2, #10
 8000700:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000702:	187b      	adds	r3, r7, r1
 8000704:	2280      	movs	r2, #128	@ 0x80
 8000706:	0492      	lsls	r2, r2, #18
 8000708:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800070a:	187b      	adds	r3, r7, r1
 800070c:	2280      	movs	r2, #128	@ 0x80
 800070e:	0592      	lsls	r2, r2, #22
 8000710:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000712:	187b      	adds	r3, r7, r1
 8000714:	0018      	movs	r0, r3
 8000716:	f000 fd39 	bl	800118c <HAL_RCC_OscConfig>
 800071a:	1e03      	subs	r3, r0, #0
 800071c:	d001      	beq.n	8000722 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800071e:	f000 f8b7 	bl	8000890 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000722:	003b      	movs	r3, r7
 8000724:	2207      	movs	r2, #7
 8000726:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000728:	003b      	movs	r3, r7
 800072a:	2202      	movs	r2, #2
 800072c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800072e:	003b      	movs	r3, r7
 8000730:	2200      	movs	r2, #0
 8000732:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000734:	003b      	movs	r3, r7
 8000736:	2200      	movs	r2, #0
 8000738:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800073a:	003b      	movs	r3, r7
 800073c:	2102      	movs	r1, #2
 800073e:	0018      	movs	r0, r3
 8000740:	f001 f83e 	bl	80017c0 <HAL_RCC_ClockConfig>
 8000744:	1e03      	subs	r3, r0, #0
 8000746:	d001      	beq.n	800074c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000748:	f000 f8a2 	bl	8000890 <Error_Handler>
  }
}
 800074c:	46c0      	nop			@ (mov r8, r8)
 800074e:	46bd      	mov	sp, r7
 8000750:	b013      	add	sp, #76	@ 0x4c
 8000752:	bd90      	pop	{r4, r7, pc}

08000754 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000758:	4b23      	ldr	r3, [pc, #140]	@ (80007e8 <MX_USART2_UART_Init+0x94>)
 800075a:	4a24      	ldr	r2, [pc, #144]	@ (80007ec <MX_USART2_UART_Init+0x98>)
 800075c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800075e:	4b22      	ldr	r3, [pc, #136]	@ (80007e8 <MX_USART2_UART_Init+0x94>)
 8000760:	22e1      	movs	r2, #225	@ 0xe1
 8000762:	0252      	lsls	r2, r2, #9
 8000764:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000766:	4b20      	ldr	r3, [pc, #128]	@ (80007e8 <MX_USART2_UART_Init+0x94>)
 8000768:	2200      	movs	r2, #0
 800076a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800076c:	4b1e      	ldr	r3, [pc, #120]	@ (80007e8 <MX_USART2_UART_Init+0x94>)
 800076e:	2200      	movs	r2, #0
 8000770:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000772:	4b1d      	ldr	r3, [pc, #116]	@ (80007e8 <MX_USART2_UART_Init+0x94>)
 8000774:	2200      	movs	r2, #0
 8000776:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000778:	4b1b      	ldr	r3, [pc, #108]	@ (80007e8 <MX_USART2_UART_Init+0x94>)
 800077a:	220c      	movs	r2, #12
 800077c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800077e:	4b1a      	ldr	r3, [pc, #104]	@ (80007e8 <MX_USART2_UART_Init+0x94>)
 8000780:	2200      	movs	r2, #0
 8000782:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000784:	4b18      	ldr	r3, [pc, #96]	@ (80007e8 <MX_USART2_UART_Init+0x94>)
 8000786:	2200      	movs	r2, #0
 8000788:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800078a:	4b17      	ldr	r3, [pc, #92]	@ (80007e8 <MX_USART2_UART_Init+0x94>)
 800078c:	2200      	movs	r2, #0
 800078e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000790:	4b15      	ldr	r3, [pc, #84]	@ (80007e8 <MX_USART2_UART_Init+0x94>)
 8000792:	2200      	movs	r2, #0
 8000794:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000796:	4b14      	ldr	r3, [pc, #80]	@ (80007e8 <MX_USART2_UART_Init+0x94>)
 8000798:	2200      	movs	r2, #0
 800079a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800079c:	4b12      	ldr	r3, [pc, #72]	@ (80007e8 <MX_USART2_UART_Init+0x94>)
 800079e:	0018      	movs	r0, r3
 80007a0:	f001 fb70 	bl	8001e84 <HAL_UART_Init>
 80007a4:	1e03      	subs	r3, r0, #0
 80007a6:	d001      	beq.n	80007ac <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80007a8:	f000 f872 	bl	8000890 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007ac:	4b0e      	ldr	r3, [pc, #56]	@ (80007e8 <MX_USART2_UART_Init+0x94>)
 80007ae:	2100      	movs	r1, #0
 80007b0:	0018      	movs	r0, r3
 80007b2:	f002 f98d 	bl	8002ad0 <HAL_UARTEx_SetTxFifoThreshold>
 80007b6:	1e03      	subs	r3, r0, #0
 80007b8:	d001      	beq.n	80007be <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80007ba:	f000 f869 	bl	8000890 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007be:	4b0a      	ldr	r3, [pc, #40]	@ (80007e8 <MX_USART2_UART_Init+0x94>)
 80007c0:	2100      	movs	r1, #0
 80007c2:	0018      	movs	r0, r3
 80007c4:	f002 f9c4 	bl	8002b50 <HAL_UARTEx_SetRxFifoThreshold>
 80007c8:	1e03      	subs	r3, r0, #0
 80007ca:	d001      	beq.n	80007d0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80007cc:	f000 f860 	bl	8000890 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80007d0:	4b05      	ldr	r3, [pc, #20]	@ (80007e8 <MX_USART2_UART_Init+0x94>)
 80007d2:	0018      	movs	r0, r3
 80007d4:	f002 f942 	bl	8002a5c <HAL_UARTEx_DisableFifoMode>
 80007d8:	1e03      	subs	r3, r0, #0
 80007da:	d001      	beq.n	80007e0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80007dc:	f000 f858 	bl	8000890 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007e0:	46c0      	nop			@ (mov r8, r8)
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	46c0      	nop			@ (mov r8, r8)
 80007e8:	20000088 	.word	0x20000088
 80007ec:	40004400 	.word	0x40004400

080007f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007f0:	b590      	push	{r4, r7, lr}
 80007f2:	b089      	sub	sp, #36	@ 0x24
 80007f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f6:	240c      	movs	r4, #12
 80007f8:	193b      	adds	r3, r7, r4
 80007fa:	0018      	movs	r0, r3
 80007fc:	2314      	movs	r3, #20
 80007fe:	001a      	movs	r2, r3
 8000800:	2100      	movs	r1, #0
 8000802:	f002 fb65 	bl	8002ed0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000806:	4b21      	ldr	r3, [pc, #132]	@ (800088c <MX_GPIO_Init+0x9c>)
 8000808:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800080a:	4b20      	ldr	r3, [pc, #128]	@ (800088c <MX_GPIO_Init+0x9c>)
 800080c:	2104      	movs	r1, #4
 800080e:	430a      	orrs	r2, r1
 8000810:	635a      	str	r2, [r3, #52]	@ 0x34
 8000812:	4b1e      	ldr	r3, [pc, #120]	@ (800088c <MX_GPIO_Init+0x9c>)
 8000814:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000816:	2204      	movs	r2, #4
 8000818:	4013      	ands	r3, r2
 800081a:	60bb      	str	r3, [r7, #8]
 800081c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800081e:	4b1b      	ldr	r3, [pc, #108]	@ (800088c <MX_GPIO_Init+0x9c>)
 8000820:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000822:	4b1a      	ldr	r3, [pc, #104]	@ (800088c <MX_GPIO_Init+0x9c>)
 8000824:	2120      	movs	r1, #32
 8000826:	430a      	orrs	r2, r1
 8000828:	635a      	str	r2, [r3, #52]	@ 0x34
 800082a:	4b18      	ldr	r3, [pc, #96]	@ (800088c <MX_GPIO_Init+0x9c>)
 800082c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800082e:	2220      	movs	r2, #32
 8000830:	4013      	ands	r3, r2
 8000832:	607b      	str	r3, [r7, #4]
 8000834:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000836:	4b15      	ldr	r3, [pc, #84]	@ (800088c <MX_GPIO_Init+0x9c>)
 8000838:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800083a:	4b14      	ldr	r3, [pc, #80]	@ (800088c <MX_GPIO_Init+0x9c>)
 800083c:	2101      	movs	r1, #1
 800083e:	430a      	orrs	r2, r1
 8000840:	635a      	str	r2, [r3, #52]	@ 0x34
 8000842:	4b12      	ldr	r3, [pc, #72]	@ (800088c <MX_GPIO_Init+0x9c>)
 8000844:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000846:	2201      	movs	r2, #1
 8000848:	4013      	ands	r3, r2
 800084a:	603b      	str	r3, [r7, #0]
 800084c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800084e:	23a0      	movs	r3, #160	@ 0xa0
 8000850:	05db      	lsls	r3, r3, #23
 8000852:	2200      	movs	r2, #0
 8000854:	2120      	movs	r1, #32
 8000856:	0018      	movs	r0, r3
 8000858:	f000 fc2e 	bl	80010b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800085c:	0021      	movs	r1, r4
 800085e:	187b      	adds	r3, r7, r1
 8000860:	2220      	movs	r2, #32
 8000862:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000864:	187b      	adds	r3, r7, r1
 8000866:	2201      	movs	r2, #1
 8000868:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086a:	187b      	adds	r3, r7, r1
 800086c:	2200      	movs	r2, #0
 800086e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000870:	187b      	adds	r3, r7, r1
 8000872:	2202      	movs	r2, #2
 8000874:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000876:	187a      	adds	r2, r7, r1
 8000878:	23a0      	movs	r3, #160	@ 0xa0
 800087a:	05db      	lsls	r3, r3, #23
 800087c:	0011      	movs	r1, r2
 800087e:	0018      	movs	r0, r3
 8000880:	f000 fab6 	bl	8000df0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000884:	46c0      	nop			@ (mov r8, r8)
 8000886:	46bd      	mov	sp, r7
 8000888:	b009      	add	sp, #36	@ 0x24
 800088a:	bd90      	pop	{r4, r7, pc}
 800088c:	40021000 	.word	0x40021000

08000890 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000894:	b672      	cpsid	i
}
 8000896:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000898:	46c0      	nop			@ (mov r8, r8)
 800089a:	e7fd      	b.n	8000898 <Error_Handler+0x8>

0800089c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008a2:	4b0f      	ldr	r3, [pc, #60]	@ (80008e0 <HAL_MspInit+0x44>)
 80008a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80008a6:	4b0e      	ldr	r3, [pc, #56]	@ (80008e0 <HAL_MspInit+0x44>)
 80008a8:	2101      	movs	r1, #1
 80008aa:	430a      	orrs	r2, r1
 80008ac:	641a      	str	r2, [r3, #64]	@ 0x40
 80008ae:	4b0c      	ldr	r3, [pc, #48]	@ (80008e0 <HAL_MspInit+0x44>)
 80008b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008b2:	2201      	movs	r2, #1
 80008b4:	4013      	ands	r3, r2
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ba:	4b09      	ldr	r3, [pc, #36]	@ (80008e0 <HAL_MspInit+0x44>)
 80008bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80008be:	4b08      	ldr	r3, [pc, #32]	@ (80008e0 <HAL_MspInit+0x44>)
 80008c0:	2180      	movs	r1, #128	@ 0x80
 80008c2:	0549      	lsls	r1, r1, #21
 80008c4:	430a      	orrs	r2, r1
 80008c6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80008c8:	4b05      	ldr	r3, [pc, #20]	@ (80008e0 <HAL_MspInit+0x44>)
 80008ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80008cc:	2380      	movs	r3, #128	@ 0x80
 80008ce:	055b      	lsls	r3, r3, #21
 80008d0:	4013      	ands	r3, r2
 80008d2:	603b      	str	r3, [r7, #0]
 80008d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008d6:	46c0      	nop			@ (mov r8, r8)
 80008d8:	46bd      	mov	sp, r7
 80008da:	b002      	add	sp, #8
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	46c0      	nop			@ (mov r8, r8)
 80008e0:	40021000 	.word	0x40021000

080008e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008e4:	b590      	push	{r4, r7, lr}
 80008e6:	b097      	sub	sp, #92	@ 0x5c
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ec:	2344      	movs	r3, #68	@ 0x44
 80008ee:	18fb      	adds	r3, r7, r3
 80008f0:	0018      	movs	r0, r3
 80008f2:	2314      	movs	r3, #20
 80008f4:	001a      	movs	r2, r3
 80008f6:	2100      	movs	r1, #0
 80008f8:	f002 faea 	bl	8002ed0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008fc:	2410      	movs	r4, #16
 80008fe:	193b      	adds	r3, r7, r4
 8000900:	0018      	movs	r0, r3
 8000902:	2334      	movs	r3, #52	@ 0x34
 8000904:	001a      	movs	r2, r3
 8000906:	2100      	movs	r1, #0
 8000908:	f002 fae2 	bl	8002ed0 <memset>
  if(huart->Instance==USART2)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4a22      	ldr	r2, [pc, #136]	@ (800099c <HAL_UART_MspInit+0xb8>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d13e      	bne.n	8000994 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000916:	193b      	adds	r3, r7, r4
 8000918:	2202      	movs	r2, #2
 800091a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800091c:	193b      	adds	r3, r7, r4
 800091e:	2200      	movs	r2, #0
 8000920:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000922:	193b      	adds	r3, r7, r4
 8000924:	0018      	movs	r0, r3
 8000926:	f001 f8f5 	bl	8001b14 <HAL_RCCEx_PeriphCLKConfig>
 800092a:	1e03      	subs	r3, r0, #0
 800092c:	d001      	beq.n	8000932 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800092e:	f7ff ffaf 	bl	8000890 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000932:	4b1b      	ldr	r3, [pc, #108]	@ (80009a0 <HAL_UART_MspInit+0xbc>)
 8000934:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000936:	4b1a      	ldr	r3, [pc, #104]	@ (80009a0 <HAL_UART_MspInit+0xbc>)
 8000938:	2180      	movs	r1, #128	@ 0x80
 800093a:	0289      	lsls	r1, r1, #10
 800093c:	430a      	orrs	r2, r1
 800093e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000940:	4b17      	ldr	r3, [pc, #92]	@ (80009a0 <HAL_UART_MspInit+0xbc>)
 8000942:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000944:	2380      	movs	r3, #128	@ 0x80
 8000946:	029b      	lsls	r3, r3, #10
 8000948:	4013      	ands	r3, r2
 800094a:	60fb      	str	r3, [r7, #12]
 800094c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800094e:	4b14      	ldr	r3, [pc, #80]	@ (80009a0 <HAL_UART_MspInit+0xbc>)
 8000950:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000952:	4b13      	ldr	r3, [pc, #76]	@ (80009a0 <HAL_UART_MspInit+0xbc>)
 8000954:	2101      	movs	r1, #1
 8000956:	430a      	orrs	r2, r1
 8000958:	635a      	str	r2, [r3, #52]	@ 0x34
 800095a:	4b11      	ldr	r3, [pc, #68]	@ (80009a0 <HAL_UART_MspInit+0xbc>)
 800095c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800095e:	2201      	movs	r2, #1
 8000960:	4013      	ands	r3, r2
 8000962:	60bb      	str	r3, [r7, #8]
 8000964:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000966:	2144      	movs	r1, #68	@ 0x44
 8000968:	187b      	adds	r3, r7, r1
 800096a:	220c      	movs	r2, #12
 800096c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096e:	187b      	adds	r3, r7, r1
 8000970:	2202      	movs	r2, #2
 8000972:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000974:	187b      	adds	r3, r7, r1
 8000976:	2201      	movs	r2, #1
 8000978:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097a:	187b      	adds	r3, r7, r1
 800097c:	2200      	movs	r2, #0
 800097e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000980:	187b      	adds	r3, r7, r1
 8000982:	2201      	movs	r2, #1
 8000984:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000986:	187a      	adds	r2, r7, r1
 8000988:	23a0      	movs	r3, #160	@ 0xa0
 800098a:	05db      	lsls	r3, r3, #23
 800098c:	0011      	movs	r1, r2
 800098e:	0018      	movs	r0, r3
 8000990:	f000 fa2e 	bl	8000df0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000994:	46c0      	nop			@ (mov r8, r8)
 8000996:	46bd      	mov	sp, r7
 8000998:	b017      	add	sp, #92	@ 0x5c
 800099a:	bd90      	pop	{r4, r7, pc}
 800099c:	40004400 	.word	0x40004400
 80009a0:	40021000 	.word	0x40021000

080009a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009a8:	46c0      	nop			@ (mov r8, r8)
 80009aa:	e7fd      	b.n	80009a8 <NMI_Handler+0x4>

080009ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009b0:	46c0      	nop			@ (mov r8, r8)
 80009b2:	e7fd      	b.n	80009b0 <HardFault_Handler+0x4>

080009b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80009b8:	46c0      	nop			@ (mov r8, r8)
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}

080009be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009be:	b580      	push	{r7, lr}
 80009c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009c2:	46c0      	nop			@ (mov r8, r8)
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009cc:	f000 f91c 	bl	8000c08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009d0:	46c0      	nop			@ (mov r8, r8)
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}

080009d6 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009d6:	b580      	push	{r7, lr}
 80009d8:	b086      	sub	sp, #24
 80009da:	af00      	add	r7, sp, #0
 80009dc:	60f8      	str	r0, [r7, #12]
 80009de:	60b9      	str	r1, [r7, #8]
 80009e0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009e2:	2300      	movs	r3, #0
 80009e4:	617b      	str	r3, [r7, #20]
 80009e6:	e00a      	b.n	80009fe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009e8:	e000      	b.n	80009ec <_read+0x16>
 80009ea:	bf00      	nop
 80009ec:	0001      	movs	r1, r0
 80009ee:	68bb      	ldr	r3, [r7, #8]
 80009f0:	1c5a      	adds	r2, r3, #1
 80009f2:	60ba      	str	r2, [r7, #8]
 80009f4:	b2ca      	uxtb	r2, r1
 80009f6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	3301      	adds	r3, #1
 80009fc:	617b      	str	r3, [r7, #20]
 80009fe:	697a      	ldr	r2, [r7, #20]
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	429a      	cmp	r2, r3
 8000a04:	dbf0      	blt.n	80009e8 <_read+0x12>
  }

  return len;
 8000a06:	687b      	ldr	r3, [r7, #4]
}
 8000a08:	0018      	movs	r0, r3
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	b006      	add	sp, #24
 8000a0e:	bd80      	pop	{r7, pc}

08000a10 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a18:	2301      	movs	r3, #1
 8000a1a:	425b      	negs	r3, r3
}
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	b002      	add	sp, #8
 8000a22:	bd80      	pop	{r7, pc}

08000a24 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
 8000a2c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	2280      	movs	r2, #128	@ 0x80
 8000a32:	0192      	lsls	r2, r2, #6
 8000a34:	605a      	str	r2, [r3, #4]
  return 0;
 8000a36:	2300      	movs	r3, #0
}
 8000a38:	0018      	movs	r0, r3
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	b002      	add	sp, #8
 8000a3e:	bd80      	pop	{r7, pc}

08000a40 <_isatty>:

int _isatty(int file)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a48:	2301      	movs	r3, #1
}
 8000a4a:	0018      	movs	r0, r3
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	b002      	add	sp, #8
 8000a50:	bd80      	pop	{r7, pc}

08000a52 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a52:	b580      	push	{r7, lr}
 8000a54:	b084      	sub	sp, #16
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	60f8      	str	r0, [r7, #12]
 8000a5a:	60b9      	str	r1, [r7, #8]
 8000a5c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a5e:	2300      	movs	r3, #0
}
 8000a60:	0018      	movs	r0, r3
 8000a62:	46bd      	mov	sp, r7
 8000a64:	b004      	add	sp, #16
 8000a66:	bd80      	pop	{r7, pc}

08000a68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b086      	sub	sp, #24
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a70:	4a14      	ldr	r2, [pc, #80]	@ (8000ac4 <_sbrk+0x5c>)
 8000a72:	4b15      	ldr	r3, [pc, #84]	@ (8000ac8 <_sbrk+0x60>)
 8000a74:	1ad3      	subs	r3, r2, r3
 8000a76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a7c:	4b13      	ldr	r3, [pc, #76]	@ (8000acc <_sbrk+0x64>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d102      	bne.n	8000a8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a84:	4b11      	ldr	r3, [pc, #68]	@ (8000acc <_sbrk+0x64>)
 8000a86:	4a12      	ldr	r2, [pc, #72]	@ (8000ad0 <_sbrk+0x68>)
 8000a88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a8a:	4b10      	ldr	r3, [pc, #64]	@ (8000acc <_sbrk+0x64>)
 8000a8c:	681a      	ldr	r2, [r3, #0]
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	18d3      	adds	r3, r2, r3
 8000a92:	693a      	ldr	r2, [r7, #16]
 8000a94:	429a      	cmp	r2, r3
 8000a96:	d207      	bcs.n	8000aa8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a98:	f002 fa70 	bl	8002f7c <__errno>
 8000a9c:	0003      	movs	r3, r0
 8000a9e:	220c      	movs	r2, #12
 8000aa0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	425b      	negs	r3, r3
 8000aa6:	e009      	b.n	8000abc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000aa8:	4b08      	ldr	r3, [pc, #32]	@ (8000acc <_sbrk+0x64>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000aae:	4b07      	ldr	r3, [pc, #28]	@ (8000acc <_sbrk+0x64>)
 8000ab0:	681a      	ldr	r2, [r3, #0]
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	18d2      	adds	r2, r2, r3
 8000ab6:	4b05      	ldr	r3, [pc, #20]	@ (8000acc <_sbrk+0x64>)
 8000ab8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000aba:	68fb      	ldr	r3, [r7, #12]
}
 8000abc:	0018      	movs	r0, r3
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	b006      	add	sp, #24
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	20009000 	.word	0x20009000
 8000ac8:	00000400 	.word	0x00000400
 8000acc:	2000011c 	.word	0x2000011c
 8000ad0:	20000270 	.word	0x20000270

08000ad4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ad8:	46c0      	nop			@ (mov r8, r8)
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
	...

08000ae0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ae0:	480d      	ldr	r0, [pc, #52]	@ (8000b18 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ae2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ae4:	f7ff fff6 	bl	8000ad4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ae8:	480c      	ldr	r0, [pc, #48]	@ (8000b1c <LoopForever+0x6>)
  ldr r1, =_edata
 8000aea:	490d      	ldr	r1, [pc, #52]	@ (8000b20 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000aec:	4a0d      	ldr	r2, [pc, #52]	@ (8000b24 <LoopForever+0xe>)
  movs r3, #0
 8000aee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000af0:	e002      	b.n	8000af8 <LoopCopyDataInit>

08000af2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000af2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000af4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000af6:	3304      	adds	r3, #4

08000af8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000af8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000afa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000afc:	d3f9      	bcc.n	8000af2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000afe:	4a0a      	ldr	r2, [pc, #40]	@ (8000b28 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b00:	4c0a      	ldr	r4, [pc, #40]	@ (8000b2c <LoopForever+0x16>)
  movs r3, #0
 8000b02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b04:	e001      	b.n	8000b0a <LoopFillZerobss>

08000b06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b08:	3204      	adds	r2, #4

08000b0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b0c:	d3fb      	bcc.n	8000b06 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b0e:	f002 fa3b 	bl	8002f88 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000b12:	f7ff fda3 	bl	800065c <main>

08000b16 <LoopForever>:

LoopForever:
  b LoopForever
 8000b16:	e7fe      	b.n	8000b16 <LoopForever>
  ldr   r0, =_estack
 8000b18:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000b1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b20:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000b24:	08003c4c 	.word	0x08003c4c
  ldr r2, =_sbss
 8000b28:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000b2c:	20000270 	.word	0x20000270

08000b30 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b30:	e7fe      	b.n	8000b30 <ADC1_COMP_IRQHandler>
	...

08000b34 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b3a:	1dfb      	adds	r3, r7, #7
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b40:	4b0b      	ldr	r3, [pc, #44]	@ (8000b70 <HAL_Init+0x3c>)
 8000b42:	681a      	ldr	r2, [r3, #0]
 8000b44:	4b0a      	ldr	r3, [pc, #40]	@ (8000b70 <HAL_Init+0x3c>)
 8000b46:	2180      	movs	r1, #128	@ 0x80
 8000b48:	0049      	lsls	r1, r1, #1
 8000b4a:	430a      	orrs	r2, r1
 8000b4c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b4e:	2000      	movs	r0, #0
 8000b50:	f000 f810 	bl	8000b74 <HAL_InitTick>
 8000b54:	1e03      	subs	r3, r0, #0
 8000b56:	d003      	beq.n	8000b60 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000b58:	1dfb      	adds	r3, r7, #7
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	701a      	strb	r2, [r3, #0]
 8000b5e:	e001      	b.n	8000b64 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000b60:	f7ff fe9c 	bl	800089c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b64:	1dfb      	adds	r3, r7, #7
 8000b66:	781b      	ldrb	r3, [r3, #0]
}
 8000b68:	0018      	movs	r0, r3
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	b002      	add	sp, #8
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	40022000 	.word	0x40022000

08000b74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b74:	b590      	push	{r4, r7, lr}
 8000b76:	b085      	sub	sp, #20
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b7c:	230f      	movs	r3, #15
 8000b7e:	18fb      	adds	r3, r7, r3
 8000b80:	2200      	movs	r2, #0
 8000b82:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000b84:	4b1d      	ldr	r3, [pc, #116]	@ (8000bfc <HAL_InitTick+0x88>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d02b      	beq.n	8000be4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000b8c:	4b1c      	ldr	r3, [pc, #112]	@ (8000c00 <HAL_InitTick+0x8c>)
 8000b8e:	681c      	ldr	r4, [r3, #0]
 8000b90:	4b1a      	ldr	r3, [pc, #104]	@ (8000bfc <HAL_InitTick+0x88>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	0019      	movs	r1, r3
 8000b96:	23fa      	movs	r3, #250	@ 0xfa
 8000b98:	0098      	lsls	r0, r3, #2
 8000b9a:	f7ff fabd 	bl	8000118 <__udivsi3>
 8000b9e:	0003      	movs	r3, r0
 8000ba0:	0019      	movs	r1, r3
 8000ba2:	0020      	movs	r0, r4
 8000ba4:	f7ff fab8 	bl	8000118 <__udivsi3>
 8000ba8:	0003      	movs	r3, r0
 8000baa:	0018      	movs	r0, r3
 8000bac:	f000 f913 	bl	8000dd6 <HAL_SYSTICK_Config>
 8000bb0:	1e03      	subs	r3, r0, #0
 8000bb2:	d112      	bne.n	8000bda <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	2b03      	cmp	r3, #3
 8000bb8:	d80a      	bhi.n	8000bd0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bba:	6879      	ldr	r1, [r7, #4]
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	425b      	negs	r3, r3
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	0018      	movs	r0, r3
 8000bc4:	f000 f8f2 	bl	8000dac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bc8:	4b0e      	ldr	r3, [pc, #56]	@ (8000c04 <HAL_InitTick+0x90>)
 8000bca:	687a      	ldr	r2, [r7, #4]
 8000bcc:	601a      	str	r2, [r3, #0]
 8000bce:	e00d      	b.n	8000bec <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000bd0:	230f      	movs	r3, #15
 8000bd2:	18fb      	adds	r3, r7, r3
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	701a      	strb	r2, [r3, #0]
 8000bd8:	e008      	b.n	8000bec <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000bda:	230f      	movs	r3, #15
 8000bdc:	18fb      	adds	r3, r7, r3
 8000bde:	2201      	movs	r2, #1
 8000be0:	701a      	strb	r2, [r3, #0]
 8000be2:	e003      	b.n	8000bec <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000be4:	230f      	movs	r3, #15
 8000be6:	18fb      	adds	r3, r7, r3
 8000be8:	2201      	movs	r2, #1
 8000bea:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000bec:	230f      	movs	r3, #15
 8000bee:	18fb      	adds	r3, r7, r3
 8000bf0:	781b      	ldrb	r3, [r3, #0]
}
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	b005      	add	sp, #20
 8000bf8:	bd90      	pop	{r4, r7, pc}
 8000bfa:	46c0      	nop			@ (mov r8, r8)
 8000bfc:	2000000c 	.word	0x2000000c
 8000c00:	20000004 	.word	0x20000004
 8000c04:	20000008 	.word	0x20000008

08000c08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c0c:	4b05      	ldr	r3, [pc, #20]	@ (8000c24 <HAL_IncTick+0x1c>)
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	001a      	movs	r2, r3
 8000c12:	4b05      	ldr	r3, [pc, #20]	@ (8000c28 <HAL_IncTick+0x20>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	18d2      	adds	r2, r2, r3
 8000c18:	4b03      	ldr	r3, [pc, #12]	@ (8000c28 <HAL_IncTick+0x20>)
 8000c1a:	601a      	str	r2, [r3, #0]
}
 8000c1c:	46c0      	nop			@ (mov r8, r8)
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	46c0      	nop			@ (mov r8, r8)
 8000c24:	2000000c 	.word	0x2000000c
 8000c28:	20000120 	.word	0x20000120

08000c2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000c30:	4b02      	ldr	r3, [pc, #8]	@ (8000c3c <HAL_GetTick+0x10>)
 8000c32:	681b      	ldr	r3, [r3, #0]
}
 8000c34:	0018      	movs	r0, r3
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	46c0      	nop			@ (mov r8, r8)
 8000c3c:	20000120 	.word	0x20000120

08000c40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c48:	f7ff fff0 	bl	8000c2c <HAL_GetTick>
 8000c4c:	0003      	movs	r3, r0
 8000c4e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	3301      	adds	r3, #1
 8000c58:	d005      	beq.n	8000c66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c84 <HAL_Delay+0x44>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	001a      	movs	r2, r3
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	189b      	adds	r3, r3, r2
 8000c64:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c66:	46c0      	nop			@ (mov r8, r8)
 8000c68:	f7ff ffe0 	bl	8000c2c <HAL_GetTick>
 8000c6c:	0002      	movs	r2, r0
 8000c6e:	68bb      	ldr	r3, [r7, #8]
 8000c70:	1ad3      	subs	r3, r2, r3
 8000c72:	68fa      	ldr	r2, [r7, #12]
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d8f7      	bhi.n	8000c68 <HAL_Delay+0x28>
  {
  }
}
 8000c78:	46c0      	nop			@ (mov r8, r8)
 8000c7a:	46c0      	nop			@ (mov r8, r8)
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	b004      	add	sp, #16
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	46c0      	nop			@ (mov r8, r8)
 8000c84:	2000000c 	.word	0x2000000c

08000c88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c88:	b590      	push	{r4, r7, lr}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	0002      	movs	r2, r0
 8000c90:	6039      	str	r1, [r7, #0]
 8000c92:	1dfb      	adds	r3, r7, #7
 8000c94:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c96:	1dfb      	adds	r3, r7, #7
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000c9c:	d828      	bhi.n	8000cf0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c9e:	4a2f      	ldr	r2, [pc, #188]	@ (8000d5c <__NVIC_SetPriority+0xd4>)
 8000ca0:	1dfb      	adds	r3, r7, #7
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	b25b      	sxtb	r3, r3
 8000ca6:	089b      	lsrs	r3, r3, #2
 8000ca8:	33c0      	adds	r3, #192	@ 0xc0
 8000caa:	009b      	lsls	r3, r3, #2
 8000cac:	589b      	ldr	r3, [r3, r2]
 8000cae:	1dfa      	adds	r2, r7, #7
 8000cb0:	7812      	ldrb	r2, [r2, #0]
 8000cb2:	0011      	movs	r1, r2
 8000cb4:	2203      	movs	r2, #3
 8000cb6:	400a      	ands	r2, r1
 8000cb8:	00d2      	lsls	r2, r2, #3
 8000cba:	21ff      	movs	r1, #255	@ 0xff
 8000cbc:	4091      	lsls	r1, r2
 8000cbe:	000a      	movs	r2, r1
 8000cc0:	43d2      	mvns	r2, r2
 8000cc2:	401a      	ands	r2, r3
 8000cc4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	019b      	lsls	r3, r3, #6
 8000cca:	22ff      	movs	r2, #255	@ 0xff
 8000ccc:	401a      	ands	r2, r3
 8000cce:	1dfb      	adds	r3, r7, #7
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	0018      	movs	r0, r3
 8000cd4:	2303      	movs	r3, #3
 8000cd6:	4003      	ands	r3, r0
 8000cd8:	00db      	lsls	r3, r3, #3
 8000cda:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cdc:	481f      	ldr	r0, [pc, #124]	@ (8000d5c <__NVIC_SetPriority+0xd4>)
 8000cde:	1dfb      	adds	r3, r7, #7
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	b25b      	sxtb	r3, r3
 8000ce4:	089b      	lsrs	r3, r3, #2
 8000ce6:	430a      	orrs	r2, r1
 8000ce8:	33c0      	adds	r3, #192	@ 0xc0
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000cee:	e031      	b.n	8000d54 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cf0:	4a1b      	ldr	r2, [pc, #108]	@ (8000d60 <__NVIC_SetPriority+0xd8>)
 8000cf2:	1dfb      	adds	r3, r7, #7
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	0019      	movs	r1, r3
 8000cf8:	230f      	movs	r3, #15
 8000cfa:	400b      	ands	r3, r1
 8000cfc:	3b08      	subs	r3, #8
 8000cfe:	089b      	lsrs	r3, r3, #2
 8000d00:	3306      	adds	r3, #6
 8000d02:	009b      	lsls	r3, r3, #2
 8000d04:	18d3      	adds	r3, r2, r3
 8000d06:	3304      	adds	r3, #4
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	1dfa      	adds	r2, r7, #7
 8000d0c:	7812      	ldrb	r2, [r2, #0]
 8000d0e:	0011      	movs	r1, r2
 8000d10:	2203      	movs	r2, #3
 8000d12:	400a      	ands	r2, r1
 8000d14:	00d2      	lsls	r2, r2, #3
 8000d16:	21ff      	movs	r1, #255	@ 0xff
 8000d18:	4091      	lsls	r1, r2
 8000d1a:	000a      	movs	r2, r1
 8000d1c:	43d2      	mvns	r2, r2
 8000d1e:	401a      	ands	r2, r3
 8000d20:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	019b      	lsls	r3, r3, #6
 8000d26:	22ff      	movs	r2, #255	@ 0xff
 8000d28:	401a      	ands	r2, r3
 8000d2a:	1dfb      	adds	r3, r7, #7
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	0018      	movs	r0, r3
 8000d30:	2303      	movs	r3, #3
 8000d32:	4003      	ands	r3, r0
 8000d34:	00db      	lsls	r3, r3, #3
 8000d36:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d38:	4809      	ldr	r0, [pc, #36]	@ (8000d60 <__NVIC_SetPriority+0xd8>)
 8000d3a:	1dfb      	adds	r3, r7, #7
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	001c      	movs	r4, r3
 8000d40:	230f      	movs	r3, #15
 8000d42:	4023      	ands	r3, r4
 8000d44:	3b08      	subs	r3, #8
 8000d46:	089b      	lsrs	r3, r3, #2
 8000d48:	430a      	orrs	r2, r1
 8000d4a:	3306      	adds	r3, #6
 8000d4c:	009b      	lsls	r3, r3, #2
 8000d4e:	18c3      	adds	r3, r0, r3
 8000d50:	3304      	adds	r3, #4
 8000d52:	601a      	str	r2, [r3, #0]
}
 8000d54:	46c0      	nop			@ (mov r8, r8)
 8000d56:	46bd      	mov	sp, r7
 8000d58:	b003      	add	sp, #12
 8000d5a:	bd90      	pop	{r4, r7, pc}
 8000d5c:	e000e100 	.word	0xe000e100
 8000d60:	e000ed00 	.word	0xe000ed00

08000d64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	1e5a      	subs	r2, r3, #1
 8000d70:	2380      	movs	r3, #128	@ 0x80
 8000d72:	045b      	lsls	r3, r3, #17
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d301      	bcc.n	8000d7c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d78:	2301      	movs	r3, #1
 8000d7a:	e010      	b.n	8000d9e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000da8 <SysTick_Config+0x44>)
 8000d7e:	687a      	ldr	r2, [r7, #4]
 8000d80:	3a01      	subs	r2, #1
 8000d82:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d84:	2301      	movs	r3, #1
 8000d86:	425b      	negs	r3, r3
 8000d88:	2103      	movs	r1, #3
 8000d8a:	0018      	movs	r0, r3
 8000d8c:	f7ff ff7c 	bl	8000c88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d90:	4b05      	ldr	r3, [pc, #20]	@ (8000da8 <SysTick_Config+0x44>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d96:	4b04      	ldr	r3, [pc, #16]	@ (8000da8 <SysTick_Config+0x44>)
 8000d98:	2207      	movs	r2, #7
 8000d9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d9c:	2300      	movs	r3, #0
}
 8000d9e:	0018      	movs	r0, r3
 8000da0:	46bd      	mov	sp, r7
 8000da2:	b002      	add	sp, #8
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	46c0      	nop			@ (mov r8, r8)
 8000da8:	e000e010 	.word	0xe000e010

08000dac <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	60b9      	str	r1, [r7, #8]
 8000db4:	607a      	str	r2, [r7, #4]
 8000db6:	210f      	movs	r1, #15
 8000db8:	187b      	adds	r3, r7, r1
 8000dba:	1c02      	adds	r2, r0, #0
 8000dbc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000dbe:	68ba      	ldr	r2, [r7, #8]
 8000dc0:	187b      	adds	r3, r7, r1
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	b25b      	sxtb	r3, r3
 8000dc6:	0011      	movs	r1, r2
 8000dc8:	0018      	movs	r0, r3
 8000dca:	f7ff ff5d 	bl	8000c88 <__NVIC_SetPriority>
}
 8000dce:	46c0      	nop			@ (mov r8, r8)
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	b004      	add	sp, #16
 8000dd4:	bd80      	pop	{r7, pc}

08000dd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dd6:	b580      	push	{r7, lr}
 8000dd8:	b082      	sub	sp, #8
 8000dda:	af00      	add	r7, sp, #0
 8000ddc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	0018      	movs	r0, r3
 8000de2:	f7ff ffbf 	bl	8000d64 <SysTick_Config>
 8000de6:	0003      	movs	r3, r0
}
 8000de8:	0018      	movs	r0, r3
 8000dea:	46bd      	mov	sp, r7
 8000dec:	b002      	add	sp, #8
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b086      	sub	sp, #24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
 8000df8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dfe:	e147      	b.n	8001090 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	2101      	movs	r1, #1
 8000e06:	697a      	ldr	r2, [r7, #20]
 8000e08:	4091      	lsls	r1, r2
 8000e0a:	000a      	movs	r2, r1
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d100      	bne.n	8000e18 <HAL_GPIO_Init+0x28>
 8000e16:	e138      	b.n	800108a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	2203      	movs	r2, #3
 8000e1e:	4013      	ands	r3, r2
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	d005      	beq.n	8000e30 <HAL_GPIO_Init+0x40>
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	2203      	movs	r2, #3
 8000e2a:	4013      	ands	r3, r2
 8000e2c:	2b02      	cmp	r3, #2
 8000e2e:	d130      	bne.n	8000e92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	689b      	ldr	r3, [r3, #8]
 8000e34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000e36:	697b      	ldr	r3, [r7, #20]
 8000e38:	005b      	lsls	r3, r3, #1
 8000e3a:	2203      	movs	r2, #3
 8000e3c:	409a      	lsls	r2, r3
 8000e3e:	0013      	movs	r3, r2
 8000e40:	43da      	mvns	r2, r3
 8000e42:	693b      	ldr	r3, [r7, #16]
 8000e44:	4013      	ands	r3, r2
 8000e46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	68da      	ldr	r2, [r3, #12]
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	005b      	lsls	r3, r3, #1
 8000e50:	409a      	lsls	r2, r3
 8000e52:	0013      	movs	r3, r2
 8000e54:	693a      	ldr	r2, [r7, #16]
 8000e56:	4313      	orrs	r3, r2
 8000e58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	693a      	ldr	r2, [r7, #16]
 8000e5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e66:	2201      	movs	r2, #1
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	409a      	lsls	r2, r3
 8000e6c:	0013      	movs	r3, r2
 8000e6e:	43da      	mvns	r2, r3
 8000e70:	693b      	ldr	r3, [r7, #16]
 8000e72:	4013      	ands	r3, r2
 8000e74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	091b      	lsrs	r3, r3, #4
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	401a      	ands	r2, r3
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	409a      	lsls	r2, r3
 8000e84:	0013      	movs	r3, r2
 8000e86:	693a      	ldr	r2, [r7, #16]
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	2203      	movs	r2, #3
 8000e98:	4013      	ands	r3, r2
 8000e9a:	2b03      	cmp	r3, #3
 8000e9c:	d017      	beq.n	8000ece <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	68db      	ldr	r3, [r3, #12]
 8000ea2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	005b      	lsls	r3, r3, #1
 8000ea8:	2203      	movs	r2, #3
 8000eaa:	409a      	lsls	r2, r3
 8000eac:	0013      	movs	r3, r2
 8000eae:	43da      	mvns	r2, r3
 8000eb0:	693b      	ldr	r3, [r7, #16]
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	689a      	ldr	r2, [r3, #8]
 8000eba:	697b      	ldr	r3, [r7, #20]
 8000ebc:	005b      	lsls	r3, r3, #1
 8000ebe:	409a      	lsls	r2, r3
 8000ec0:	0013      	movs	r3, r2
 8000ec2:	693a      	ldr	r2, [r7, #16]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	2203      	movs	r2, #3
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	2b02      	cmp	r3, #2
 8000ed8:	d123      	bne.n	8000f22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	08da      	lsrs	r2, r3, #3
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	3208      	adds	r2, #8
 8000ee2:	0092      	lsls	r2, r2, #2
 8000ee4:	58d3      	ldr	r3, [r2, r3]
 8000ee6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	2207      	movs	r2, #7
 8000eec:	4013      	ands	r3, r2
 8000eee:	009b      	lsls	r3, r3, #2
 8000ef0:	220f      	movs	r2, #15
 8000ef2:	409a      	lsls	r2, r3
 8000ef4:	0013      	movs	r3, r2
 8000ef6:	43da      	mvns	r2, r3
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	4013      	ands	r3, r2
 8000efc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	691a      	ldr	r2, [r3, #16]
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	2107      	movs	r1, #7
 8000f06:	400b      	ands	r3, r1
 8000f08:	009b      	lsls	r3, r3, #2
 8000f0a:	409a      	lsls	r2, r3
 8000f0c:	0013      	movs	r3, r2
 8000f0e:	693a      	ldr	r2, [r7, #16]
 8000f10:	4313      	orrs	r3, r2
 8000f12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	08da      	lsrs	r2, r3, #3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	3208      	adds	r2, #8
 8000f1c:	0092      	lsls	r2, r2, #2
 8000f1e:	6939      	ldr	r1, [r7, #16]
 8000f20:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	005b      	lsls	r3, r3, #1
 8000f2c:	2203      	movs	r2, #3
 8000f2e:	409a      	lsls	r2, r3
 8000f30:	0013      	movs	r3, r2
 8000f32:	43da      	mvns	r2, r3
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	4013      	ands	r3, r2
 8000f38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	2203      	movs	r2, #3
 8000f40:	401a      	ands	r2, r3
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	005b      	lsls	r3, r3, #1
 8000f46:	409a      	lsls	r2, r3
 8000f48:	0013      	movs	r3, r2
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	685a      	ldr	r2, [r3, #4]
 8000f5a:	23c0      	movs	r3, #192	@ 0xc0
 8000f5c:	029b      	lsls	r3, r3, #10
 8000f5e:	4013      	ands	r3, r2
 8000f60:	d100      	bne.n	8000f64 <HAL_GPIO_Init+0x174>
 8000f62:	e092      	b.n	800108a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000f64:	4a50      	ldr	r2, [pc, #320]	@ (80010a8 <HAL_GPIO_Init+0x2b8>)
 8000f66:	697b      	ldr	r3, [r7, #20]
 8000f68:	089b      	lsrs	r3, r3, #2
 8000f6a:	3318      	adds	r3, #24
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	589b      	ldr	r3, [r3, r2]
 8000f70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	2203      	movs	r2, #3
 8000f76:	4013      	ands	r3, r2
 8000f78:	00db      	lsls	r3, r3, #3
 8000f7a:	220f      	movs	r2, #15
 8000f7c:	409a      	lsls	r2, r3
 8000f7e:	0013      	movs	r3, r2
 8000f80:	43da      	mvns	r2, r3
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	4013      	ands	r3, r2
 8000f86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000f88:	687a      	ldr	r2, [r7, #4]
 8000f8a:	23a0      	movs	r3, #160	@ 0xa0
 8000f8c:	05db      	lsls	r3, r3, #23
 8000f8e:	429a      	cmp	r2, r3
 8000f90:	d013      	beq.n	8000fba <HAL_GPIO_Init+0x1ca>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4a45      	ldr	r2, [pc, #276]	@ (80010ac <HAL_GPIO_Init+0x2bc>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d00d      	beq.n	8000fb6 <HAL_GPIO_Init+0x1c6>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	4a44      	ldr	r2, [pc, #272]	@ (80010b0 <HAL_GPIO_Init+0x2c0>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d007      	beq.n	8000fb2 <HAL_GPIO_Init+0x1c2>
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	4a43      	ldr	r2, [pc, #268]	@ (80010b4 <HAL_GPIO_Init+0x2c4>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d101      	bne.n	8000fae <HAL_GPIO_Init+0x1be>
 8000faa:	2303      	movs	r3, #3
 8000fac:	e006      	b.n	8000fbc <HAL_GPIO_Init+0x1cc>
 8000fae:	2305      	movs	r3, #5
 8000fb0:	e004      	b.n	8000fbc <HAL_GPIO_Init+0x1cc>
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	e002      	b.n	8000fbc <HAL_GPIO_Init+0x1cc>
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e000      	b.n	8000fbc <HAL_GPIO_Init+0x1cc>
 8000fba:	2300      	movs	r3, #0
 8000fbc:	697a      	ldr	r2, [r7, #20]
 8000fbe:	2103      	movs	r1, #3
 8000fc0:	400a      	ands	r2, r1
 8000fc2:	00d2      	lsls	r2, r2, #3
 8000fc4:	4093      	lsls	r3, r2
 8000fc6:	693a      	ldr	r2, [r7, #16]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000fcc:	4936      	ldr	r1, [pc, #216]	@ (80010a8 <HAL_GPIO_Init+0x2b8>)
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	089b      	lsrs	r3, r3, #2
 8000fd2:	3318      	adds	r3, #24
 8000fd4:	009b      	lsls	r3, r3, #2
 8000fd6:	693a      	ldr	r2, [r7, #16]
 8000fd8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000fda:	4b33      	ldr	r3, [pc, #204]	@ (80010a8 <HAL_GPIO_Init+0x2b8>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	43da      	mvns	r2, r3
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	685a      	ldr	r2, [r3, #4]
 8000fee:	2380      	movs	r3, #128	@ 0x80
 8000ff0:	035b      	lsls	r3, r3, #13
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	d003      	beq.n	8000ffe <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000ff6:	693a      	ldr	r2, [r7, #16]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000ffe:	4b2a      	ldr	r3, [pc, #168]	@ (80010a8 <HAL_GPIO_Init+0x2b8>)
 8001000:	693a      	ldr	r2, [r7, #16]
 8001002:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001004:	4b28      	ldr	r3, [pc, #160]	@ (80010a8 <HAL_GPIO_Init+0x2b8>)
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	43da      	mvns	r2, r3
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	4013      	ands	r3, r2
 8001012:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	685a      	ldr	r2, [r3, #4]
 8001018:	2380      	movs	r3, #128	@ 0x80
 800101a:	039b      	lsls	r3, r3, #14
 800101c:	4013      	ands	r3, r2
 800101e:	d003      	beq.n	8001028 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001020:	693a      	ldr	r2, [r7, #16]
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	4313      	orrs	r3, r2
 8001026:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001028:	4b1f      	ldr	r3, [pc, #124]	@ (80010a8 <HAL_GPIO_Init+0x2b8>)
 800102a:	693a      	ldr	r2, [r7, #16]
 800102c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800102e:	4a1e      	ldr	r2, [pc, #120]	@ (80010a8 <HAL_GPIO_Init+0x2b8>)
 8001030:	2384      	movs	r3, #132	@ 0x84
 8001032:	58d3      	ldr	r3, [r2, r3]
 8001034:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	43da      	mvns	r2, r3
 800103a:	693b      	ldr	r3, [r7, #16]
 800103c:	4013      	ands	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685a      	ldr	r2, [r3, #4]
 8001044:	2380      	movs	r3, #128	@ 0x80
 8001046:	029b      	lsls	r3, r3, #10
 8001048:	4013      	ands	r3, r2
 800104a:	d003      	beq.n	8001054 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800104c:	693a      	ldr	r2, [r7, #16]
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	4313      	orrs	r3, r2
 8001052:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001054:	4914      	ldr	r1, [pc, #80]	@ (80010a8 <HAL_GPIO_Init+0x2b8>)
 8001056:	2284      	movs	r2, #132	@ 0x84
 8001058:	693b      	ldr	r3, [r7, #16]
 800105a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800105c:	4a12      	ldr	r2, [pc, #72]	@ (80010a8 <HAL_GPIO_Init+0x2b8>)
 800105e:	2380      	movs	r3, #128	@ 0x80
 8001060:	58d3      	ldr	r3, [r2, r3]
 8001062:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	43da      	mvns	r2, r3
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	4013      	ands	r3, r2
 800106c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	685a      	ldr	r2, [r3, #4]
 8001072:	2380      	movs	r3, #128	@ 0x80
 8001074:	025b      	lsls	r3, r3, #9
 8001076:	4013      	ands	r3, r2
 8001078:	d003      	beq.n	8001082 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800107a:	693a      	ldr	r2, [r7, #16]
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	4313      	orrs	r3, r2
 8001080:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001082:	4909      	ldr	r1, [pc, #36]	@ (80010a8 <HAL_GPIO_Init+0x2b8>)
 8001084:	2280      	movs	r2, #128	@ 0x80
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	3301      	adds	r3, #1
 800108e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	40da      	lsrs	r2, r3
 8001098:	1e13      	subs	r3, r2, #0
 800109a:	d000      	beq.n	800109e <HAL_GPIO_Init+0x2ae>
 800109c:	e6b0      	b.n	8000e00 <HAL_GPIO_Init+0x10>
  }
}
 800109e:	46c0      	nop			@ (mov r8, r8)
 80010a0:	46c0      	nop			@ (mov r8, r8)
 80010a2:	46bd      	mov	sp, r7
 80010a4:	b006      	add	sp, #24
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	40021800 	.word	0x40021800
 80010ac:	50000400 	.word	0x50000400
 80010b0:	50000800 	.word	0x50000800
 80010b4:	50000c00 	.word	0x50000c00

080010b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	0008      	movs	r0, r1
 80010c2:	0011      	movs	r1, r2
 80010c4:	1cbb      	adds	r3, r7, #2
 80010c6:	1c02      	adds	r2, r0, #0
 80010c8:	801a      	strh	r2, [r3, #0]
 80010ca:	1c7b      	adds	r3, r7, #1
 80010cc:	1c0a      	adds	r2, r1, #0
 80010ce:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010d0:	1c7b      	adds	r3, r7, #1
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d004      	beq.n	80010e2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010d8:	1cbb      	adds	r3, r7, #2
 80010da:	881a      	ldrh	r2, [r3, #0]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010e0:	e003      	b.n	80010ea <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010e2:	1cbb      	adds	r3, r7, #2
 80010e4:	881a      	ldrh	r2, [r3, #0]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80010ea:	46c0      	nop			@ (mov r8, r8)
 80010ec:	46bd      	mov	sp, r7
 80010ee:	b002      	add	sp, #8
 80010f0:	bd80      	pop	{r7, pc}
	...

080010f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80010fc:	4b19      	ldr	r3, [pc, #100]	@ (8001164 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a19      	ldr	r2, [pc, #100]	@ (8001168 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001102:	4013      	ands	r3, r2
 8001104:	0019      	movs	r1, r3
 8001106:	4b17      	ldr	r3, [pc, #92]	@ (8001164 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001108:	687a      	ldr	r2, [r7, #4]
 800110a:	430a      	orrs	r2, r1
 800110c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	2380      	movs	r3, #128	@ 0x80
 8001112:	009b      	lsls	r3, r3, #2
 8001114:	429a      	cmp	r2, r3
 8001116:	d11f      	bne.n	8001158 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001118:	4b14      	ldr	r3, [pc, #80]	@ (800116c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	0013      	movs	r3, r2
 800111e:	005b      	lsls	r3, r3, #1
 8001120:	189b      	adds	r3, r3, r2
 8001122:	005b      	lsls	r3, r3, #1
 8001124:	4912      	ldr	r1, [pc, #72]	@ (8001170 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001126:	0018      	movs	r0, r3
 8001128:	f7fe fff6 	bl	8000118 <__udivsi3>
 800112c:	0003      	movs	r3, r0
 800112e:	3301      	adds	r3, #1
 8001130:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001132:	e008      	b.n	8001146 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d003      	beq.n	8001142 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	3b01      	subs	r3, #1
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	e001      	b.n	8001146 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001142:	2303      	movs	r3, #3
 8001144:	e009      	b.n	800115a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001146:	4b07      	ldr	r3, [pc, #28]	@ (8001164 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001148:	695a      	ldr	r2, [r3, #20]
 800114a:	2380      	movs	r3, #128	@ 0x80
 800114c:	00db      	lsls	r3, r3, #3
 800114e:	401a      	ands	r2, r3
 8001150:	2380      	movs	r3, #128	@ 0x80
 8001152:	00db      	lsls	r3, r3, #3
 8001154:	429a      	cmp	r2, r3
 8001156:	d0ed      	beq.n	8001134 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001158:	2300      	movs	r3, #0
}
 800115a:	0018      	movs	r0, r3
 800115c:	46bd      	mov	sp, r7
 800115e:	b004      	add	sp, #16
 8001160:	bd80      	pop	{r7, pc}
 8001162:	46c0      	nop			@ (mov r8, r8)
 8001164:	40007000 	.word	0x40007000
 8001168:	fffff9ff 	.word	0xfffff9ff
 800116c:	20000004 	.word	0x20000004
 8001170:	000f4240 	.word	0x000f4240

08001174 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001178:	4b03      	ldr	r3, [pc, #12]	@ (8001188 <LL_RCC_GetAPB1Prescaler+0x14>)
 800117a:	689a      	ldr	r2, [r3, #8]
 800117c:	23e0      	movs	r3, #224	@ 0xe0
 800117e:	01db      	lsls	r3, r3, #7
 8001180:	4013      	ands	r3, r2
}
 8001182:	0018      	movs	r0, r3
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40021000 	.word	0x40021000

0800118c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b088      	sub	sp, #32
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d101      	bne.n	800119e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800119a:	2301      	movs	r3, #1
 800119c:	e2fe      	b.n	800179c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	2201      	movs	r2, #1
 80011a4:	4013      	ands	r3, r2
 80011a6:	d100      	bne.n	80011aa <HAL_RCC_OscConfig+0x1e>
 80011a8:	e07c      	b.n	80012a4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011aa:	4bc3      	ldr	r3, [pc, #780]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	2238      	movs	r2, #56	@ 0x38
 80011b0:	4013      	ands	r3, r2
 80011b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011b4:	4bc0      	ldr	r3, [pc, #768]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	2203      	movs	r2, #3
 80011ba:	4013      	ands	r3, r2
 80011bc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80011be:	69bb      	ldr	r3, [r7, #24]
 80011c0:	2b10      	cmp	r3, #16
 80011c2:	d102      	bne.n	80011ca <HAL_RCC_OscConfig+0x3e>
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	2b03      	cmp	r3, #3
 80011c8:	d002      	beq.n	80011d0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80011ca:	69bb      	ldr	r3, [r7, #24]
 80011cc:	2b08      	cmp	r3, #8
 80011ce:	d10b      	bne.n	80011e8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011d0:	4bb9      	ldr	r3, [pc, #740]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	2380      	movs	r3, #128	@ 0x80
 80011d6:	029b      	lsls	r3, r3, #10
 80011d8:	4013      	ands	r3, r2
 80011da:	d062      	beq.n	80012a2 <HAL_RCC_OscConfig+0x116>
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d15e      	bne.n	80012a2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e2d9      	b.n	800179c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	685a      	ldr	r2, [r3, #4]
 80011ec:	2380      	movs	r3, #128	@ 0x80
 80011ee:	025b      	lsls	r3, r3, #9
 80011f0:	429a      	cmp	r2, r3
 80011f2:	d107      	bne.n	8001204 <HAL_RCC_OscConfig+0x78>
 80011f4:	4bb0      	ldr	r3, [pc, #704]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	4baf      	ldr	r3, [pc, #700]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 80011fa:	2180      	movs	r1, #128	@ 0x80
 80011fc:	0249      	lsls	r1, r1, #9
 80011fe:	430a      	orrs	r2, r1
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	e020      	b.n	8001246 <HAL_RCC_OscConfig+0xba>
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	685a      	ldr	r2, [r3, #4]
 8001208:	23a0      	movs	r3, #160	@ 0xa0
 800120a:	02db      	lsls	r3, r3, #11
 800120c:	429a      	cmp	r2, r3
 800120e:	d10e      	bne.n	800122e <HAL_RCC_OscConfig+0xa2>
 8001210:	4ba9      	ldr	r3, [pc, #676]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	4ba8      	ldr	r3, [pc, #672]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 8001216:	2180      	movs	r1, #128	@ 0x80
 8001218:	02c9      	lsls	r1, r1, #11
 800121a:	430a      	orrs	r2, r1
 800121c:	601a      	str	r2, [r3, #0]
 800121e:	4ba6      	ldr	r3, [pc, #664]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	4ba5      	ldr	r3, [pc, #660]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 8001224:	2180      	movs	r1, #128	@ 0x80
 8001226:	0249      	lsls	r1, r1, #9
 8001228:	430a      	orrs	r2, r1
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	e00b      	b.n	8001246 <HAL_RCC_OscConfig+0xba>
 800122e:	4ba2      	ldr	r3, [pc, #648]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 8001230:	681a      	ldr	r2, [r3, #0]
 8001232:	4ba1      	ldr	r3, [pc, #644]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 8001234:	49a1      	ldr	r1, [pc, #644]	@ (80014bc <HAL_RCC_OscConfig+0x330>)
 8001236:	400a      	ands	r2, r1
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	4b9f      	ldr	r3, [pc, #636]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	4b9e      	ldr	r3, [pc, #632]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 8001240:	499f      	ldr	r1, [pc, #636]	@ (80014c0 <HAL_RCC_OscConfig+0x334>)
 8001242:	400a      	ands	r2, r1
 8001244:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d014      	beq.n	8001278 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800124e:	f7ff fced 	bl	8000c2c <HAL_GetTick>
 8001252:	0003      	movs	r3, r0
 8001254:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001256:	e008      	b.n	800126a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001258:	f7ff fce8 	bl	8000c2c <HAL_GetTick>
 800125c:	0002      	movs	r2, r0
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	2b64      	cmp	r3, #100	@ 0x64
 8001264:	d901      	bls.n	800126a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001266:	2303      	movs	r3, #3
 8001268:	e298      	b.n	800179c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800126a:	4b93      	ldr	r3, [pc, #588]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	2380      	movs	r3, #128	@ 0x80
 8001270:	029b      	lsls	r3, r3, #10
 8001272:	4013      	ands	r3, r2
 8001274:	d0f0      	beq.n	8001258 <HAL_RCC_OscConfig+0xcc>
 8001276:	e015      	b.n	80012a4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001278:	f7ff fcd8 	bl	8000c2c <HAL_GetTick>
 800127c:	0003      	movs	r3, r0
 800127e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001280:	e008      	b.n	8001294 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001282:	f7ff fcd3 	bl	8000c2c <HAL_GetTick>
 8001286:	0002      	movs	r2, r0
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	2b64      	cmp	r3, #100	@ 0x64
 800128e:	d901      	bls.n	8001294 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001290:	2303      	movs	r3, #3
 8001292:	e283      	b.n	800179c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001294:	4b88      	ldr	r3, [pc, #544]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 8001296:	681a      	ldr	r2, [r3, #0]
 8001298:	2380      	movs	r3, #128	@ 0x80
 800129a:	029b      	lsls	r3, r3, #10
 800129c:	4013      	ands	r3, r2
 800129e:	d1f0      	bne.n	8001282 <HAL_RCC_OscConfig+0xf6>
 80012a0:	e000      	b.n	80012a4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012a2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2202      	movs	r2, #2
 80012aa:	4013      	ands	r3, r2
 80012ac:	d100      	bne.n	80012b0 <HAL_RCC_OscConfig+0x124>
 80012ae:	e099      	b.n	80013e4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012b0:	4b81      	ldr	r3, [pc, #516]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 80012b2:	689b      	ldr	r3, [r3, #8]
 80012b4:	2238      	movs	r2, #56	@ 0x38
 80012b6:	4013      	ands	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012ba:	4b7f      	ldr	r3, [pc, #508]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 80012bc:	68db      	ldr	r3, [r3, #12]
 80012be:	2203      	movs	r2, #3
 80012c0:	4013      	ands	r3, r2
 80012c2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80012c4:	69bb      	ldr	r3, [r7, #24]
 80012c6:	2b10      	cmp	r3, #16
 80012c8:	d102      	bne.n	80012d0 <HAL_RCC_OscConfig+0x144>
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d002      	beq.n	80012d6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80012d0:	69bb      	ldr	r3, [r7, #24]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d135      	bne.n	8001342 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80012d6:	4b78      	ldr	r3, [pc, #480]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	2380      	movs	r3, #128	@ 0x80
 80012dc:	00db      	lsls	r3, r3, #3
 80012de:	4013      	ands	r3, r2
 80012e0:	d005      	beq.n	80012ee <HAL_RCC_OscConfig+0x162>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	68db      	ldr	r3, [r3, #12]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d101      	bne.n	80012ee <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e256      	b.n	800179c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012ee:	4b72      	ldr	r3, [pc, #456]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	4a74      	ldr	r2, [pc, #464]	@ (80014c4 <HAL_RCC_OscConfig+0x338>)
 80012f4:	4013      	ands	r3, r2
 80012f6:	0019      	movs	r1, r3
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	695b      	ldr	r3, [r3, #20]
 80012fc:	021a      	lsls	r2, r3, #8
 80012fe:	4b6e      	ldr	r3, [pc, #440]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 8001300:	430a      	orrs	r2, r1
 8001302:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d112      	bne.n	8001330 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800130a:	4b6b      	ldr	r3, [pc, #428]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a6e      	ldr	r2, [pc, #440]	@ (80014c8 <HAL_RCC_OscConfig+0x33c>)
 8001310:	4013      	ands	r3, r2
 8001312:	0019      	movs	r1, r3
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	691a      	ldr	r2, [r3, #16]
 8001318:	4b67      	ldr	r3, [pc, #412]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 800131a:	430a      	orrs	r2, r1
 800131c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800131e:	4b66      	ldr	r3, [pc, #408]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	0adb      	lsrs	r3, r3, #11
 8001324:	2207      	movs	r2, #7
 8001326:	4013      	ands	r3, r2
 8001328:	4a68      	ldr	r2, [pc, #416]	@ (80014cc <HAL_RCC_OscConfig+0x340>)
 800132a:	40da      	lsrs	r2, r3
 800132c:	4b68      	ldr	r3, [pc, #416]	@ (80014d0 <HAL_RCC_OscConfig+0x344>)
 800132e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001330:	4b68      	ldr	r3, [pc, #416]	@ (80014d4 <HAL_RCC_OscConfig+0x348>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	0018      	movs	r0, r3
 8001336:	f7ff fc1d 	bl	8000b74 <HAL_InitTick>
 800133a:	1e03      	subs	r3, r0, #0
 800133c:	d051      	beq.n	80013e2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	e22c      	b.n	800179c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	68db      	ldr	r3, [r3, #12]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d030      	beq.n	80013ac <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800134a:	4b5b      	ldr	r3, [pc, #364]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a5e      	ldr	r2, [pc, #376]	@ (80014c8 <HAL_RCC_OscConfig+0x33c>)
 8001350:	4013      	ands	r3, r2
 8001352:	0019      	movs	r1, r3
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	691a      	ldr	r2, [r3, #16]
 8001358:	4b57      	ldr	r3, [pc, #348]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 800135a:	430a      	orrs	r2, r1
 800135c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800135e:	4b56      	ldr	r3, [pc, #344]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	4b55      	ldr	r3, [pc, #340]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 8001364:	2180      	movs	r1, #128	@ 0x80
 8001366:	0049      	lsls	r1, r1, #1
 8001368:	430a      	orrs	r2, r1
 800136a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800136c:	f7ff fc5e 	bl	8000c2c <HAL_GetTick>
 8001370:	0003      	movs	r3, r0
 8001372:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001374:	e008      	b.n	8001388 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001376:	f7ff fc59 	bl	8000c2c <HAL_GetTick>
 800137a:	0002      	movs	r2, r0
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	1ad3      	subs	r3, r2, r3
 8001380:	2b02      	cmp	r3, #2
 8001382:	d901      	bls.n	8001388 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001384:	2303      	movs	r3, #3
 8001386:	e209      	b.n	800179c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001388:	4b4b      	ldr	r3, [pc, #300]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 800138a:	681a      	ldr	r2, [r3, #0]
 800138c:	2380      	movs	r3, #128	@ 0x80
 800138e:	00db      	lsls	r3, r3, #3
 8001390:	4013      	ands	r3, r2
 8001392:	d0f0      	beq.n	8001376 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001394:	4b48      	ldr	r3, [pc, #288]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	4a4a      	ldr	r2, [pc, #296]	@ (80014c4 <HAL_RCC_OscConfig+0x338>)
 800139a:	4013      	ands	r3, r2
 800139c:	0019      	movs	r1, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	695b      	ldr	r3, [r3, #20]
 80013a2:	021a      	lsls	r2, r3, #8
 80013a4:	4b44      	ldr	r3, [pc, #272]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 80013a6:	430a      	orrs	r2, r1
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	e01b      	b.n	80013e4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80013ac:	4b42      	ldr	r3, [pc, #264]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	4b41      	ldr	r3, [pc, #260]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 80013b2:	4949      	ldr	r1, [pc, #292]	@ (80014d8 <HAL_RCC_OscConfig+0x34c>)
 80013b4:	400a      	ands	r2, r1
 80013b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013b8:	f7ff fc38 	bl	8000c2c <HAL_GetTick>
 80013bc:	0003      	movs	r3, r0
 80013be:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013c0:	e008      	b.n	80013d4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013c2:	f7ff fc33 	bl	8000c2c <HAL_GetTick>
 80013c6:	0002      	movs	r2, r0
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	2b02      	cmp	r3, #2
 80013ce:	d901      	bls.n	80013d4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80013d0:	2303      	movs	r3, #3
 80013d2:	e1e3      	b.n	800179c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013d4:	4b38      	ldr	r3, [pc, #224]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	2380      	movs	r3, #128	@ 0x80
 80013da:	00db      	lsls	r3, r3, #3
 80013dc:	4013      	ands	r3, r2
 80013de:	d1f0      	bne.n	80013c2 <HAL_RCC_OscConfig+0x236>
 80013e0:	e000      	b.n	80013e4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013e2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	2208      	movs	r2, #8
 80013ea:	4013      	ands	r3, r2
 80013ec:	d047      	beq.n	800147e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80013ee:	4b32      	ldr	r3, [pc, #200]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	2238      	movs	r2, #56	@ 0x38
 80013f4:	4013      	ands	r3, r2
 80013f6:	2b18      	cmp	r3, #24
 80013f8:	d10a      	bne.n	8001410 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80013fa:	4b2f      	ldr	r3, [pc, #188]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 80013fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013fe:	2202      	movs	r2, #2
 8001400:	4013      	ands	r3, r2
 8001402:	d03c      	beq.n	800147e <HAL_RCC_OscConfig+0x2f2>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d138      	bne.n	800147e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e1c5      	b.n	800179c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	699b      	ldr	r3, [r3, #24]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d019      	beq.n	800144c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001418:	4b27      	ldr	r3, [pc, #156]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 800141a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800141c:	4b26      	ldr	r3, [pc, #152]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 800141e:	2101      	movs	r1, #1
 8001420:	430a      	orrs	r2, r1
 8001422:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001424:	f7ff fc02 	bl	8000c2c <HAL_GetTick>
 8001428:	0003      	movs	r3, r0
 800142a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800142c:	e008      	b.n	8001440 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800142e:	f7ff fbfd 	bl	8000c2c <HAL_GetTick>
 8001432:	0002      	movs	r2, r0
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	2b02      	cmp	r3, #2
 800143a:	d901      	bls.n	8001440 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800143c:	2303      	movs	r3, #3
 800143e:	e1ad      	b.n	800179c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001440:	4b1d      	ldr	r3, [pc, #116]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 8001442:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001444:	2202      	movs	r2, #2
 8001446:	4013      	ands	r3, r2
 8001448:	d0f1      	beq.n	800142e <HAL_RCC_OscConfig+0x2a2>
 800144a:	e018      	b.n	800147e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800144c:	4b1a      	ldr	r3, [pc, #104]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 800144e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001450:	4b19      	ldr	r3, [pc, #100]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 8001452:	2101      	movs	r1, #1
 8001454:	438a      	bics	r2, r1
 8001456:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001458:	f7ff fbe8 	bl	8000c2c <HAL_GetTick>
 800145c:	0003      	movs	r3, r0
 800145e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001460:	e008      	b.n	8001474 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001462:	f7ff fbe3 	bl	8000c2c <HAL_GetTick>
 8001466:	0002      	movs	r2, r0
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	2b02      	cmp	r3, #2
 800146e:	d901      	bls.n	8001474 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001470:	2303      	movs	r3, #3
 8001472:	e193      	b.n	800179c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001474:	4b10      	ldr	r3, [pc, #64]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 8001476:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001478:	2202      	movs	r2, #2
 800147a:	4013      	ands	r3, r2
 800147c:	d1f1      	bne.n	8001462 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	2204      	movs	r2, #4
 8001484:	4013      	ands	r3, r2
 8001486:	d100      	bne.n	800148a <HAL_RCC_OscConfig+0x2fe>
 8001488:	e0c6      	b.n	8001618 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800148a:	231f      	movs	r3, #31
 800148c:	18fb      	adds	r3, r7, r3
 800148e:	2200      	movs	r2, #0
 8001490:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001492:	4b09      	ldr	r3, [pc, #36]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	2238      	movs	r2, #56	@ 0x38
 8001498:	4013      	ands	r3, r2
 800149a:	2b20      	cmp	r3, #32
 800149c:	d11e      	bne.n	80014dc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800149e:	4b06      	ldr	r3, [pc, #24]	@ (80014b8 <HAL_RCC_OscConfig+0x32c>)
 80014a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014a2:	2202      	movs	r2, #2
 80014a4:	4013      	ands	r3, r2
 80014a6:	d100      	bne.n	80014aa <HAL_RCC_OscConfig+0x31e>
 80014a8:	e0b6      	b.n	8001618 <HAL_RCC_OscConfig+0x48c>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	689b      	ldr	r3, [r3, #8]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d000      	beq.n	80014b4 <HAL_RCC_OscConfig+0x328>
 80014b2:	e0b1      	b.n	8001618 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80014b4:	2301      	movs	r3, #1
 80014b6:	e171      	b.n	800179c <HAL_RCC_OscConfig+0x610>
 80014b8:	40021000 	.word	0x40021000
 80014bc:	fffeffff 	.word	0xfffeffff
 80014c0:	fffbffff 	.word	0xfffbffff
 80014c4:	ffff80ff 	.word	0xffff80ff
 80014c8:	ffffc7ff 	.word	0xffffc7ff
 80014cc:	00f42400 	.word	0x00f42400
 80014d0:	20000004 	.word	0x20000004
 80014d4:	20000008 	.word	0x20000008
 80014d8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80014dc:	4bb1      	ldr	r3, [pc, #708]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 80014de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80014e0:	2380      	movs	r3, #128	@ 0x80
 80014e2:	055b      	lsls	r3, r3, #21
 80014e4:	4013      	ands	r3, r2
 80014e6:	d101      	bne.n	80014ec <HAL_RCC_OscConfig+0x360>
 80014e8:	2301      	movs	r3, #1
 80014ea:	e000      	b.n	80014ee <HAL_RCC_OscConfig+0x362>
 80014ec:	2300      	movs	r3, #0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d011      	beq.n	8001516 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80014f2:	4bac      	ldr	r3, [pc, #688]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 80014f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80014f6:	4bab      	ldr	r3, [pc, #684]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 80014f8:	2180      	movs	r1, #128	@ 0x80
 80014fa:	0549      	lsls	r1, r1, #21
 80014fc:	430a      	orrs	r2, r1
 80014fe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001500:	4ba8      	ldr	r3, [pc, #672]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 8001502:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001504:	2380      	movs	r3, #128	@ 0x80
 8001506:	055b      	lsls	r3, r3, #21
 8001508:	4013      	ands	r3, r2
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800150e:	231f      	movs	r3, #31
 8001510:	18fb      	adds	r3, r7, r3
 8001512:	2201      	movs	r2, #1
 8001514:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001516:	4ba4      	ldr	r3, [pc, #656]	@ (80017a8 <HAL_RCC_OscConfig+0x61c>)
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	2380      	movs	r3, #128	@ 0x80
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	4013      	ands	r3, r2
 8001520:	d11a      	bne.n	8001558 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001522:	4ba1      	ldr	r3, [pc, #644]	@ (80017a8 <HAL_RCC_OscConfig+0x61c>)
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	4ba0      	ldr	r3, [pc, #640]	@ (80017a8 <HAL_RCC_OscConfig+0x61c>)
 8001528:	2180      	movs	r1, #128	@ 0x80
 800152a:	0049      	lsls	r1, r1, #1
 800152c:	430a      	orrs	r2, r1
 800152e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001530:	f7ff fb7c 	bl	8000c2c <HAL_GetTick>
 8001534:	0003      	movs	r3, r0
 8001536:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001538:	e008      	b.n	800154c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800153a:	f7ff fb77 	bl	8000c2c <HAL_GetTick>
 800153e:	0002      	movs	r2, r0
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	1ad3      	subs	r3, r2, r3
 8001544:	2b02      	cmp	r3, #2
 8001546:	d901      	bls.n	800154c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001548:	2303      	movs	r3, #3
 800154a:	e127      	b.n	800179c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800154c:	4b96      	ldr	r3, [pc, #600]	@ (80017a8 <HAL_RCC_OscConfig+0x61c>)
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	2380      	movs	r3, #128	@ 0x80
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	4013      	ands	r3, r2
 8001556:	d0f0      	beq.n	800153a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	2b01      	cmp	r3, #1
 800155e:	d106      	bne.n	800156e <HAL_RCC_OscConfig+0x3e2>
 8001560:	4b90      	ldr	r3, [pc, #576]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 8001562:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001564:	4b8f      	ldr	r3, [pc, #572]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 8001566:	2101      	movs	r1, #1
 8001568:	430a      	orrs	r2, r1
 800156a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800156c:	e01c      	b.n	80015a8 <HAL_RCC_OscConfig+0x41c>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	689b      	ldr	r3, [r3, #8]
 8001572:	2b05      	cmp	r3, #5
 8001574:	d10c      	bne.n	8001590 <HAL_RCC_OscConfig+0x404>
 8001576:	4b8b      	ldr	r3, [pc, #556]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 8001578:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800157a:	4b8a      	ldr	r3, [pc, #552]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 800157c:	2104      	movs	r1, #4
 800157e:	430a      	orrs	r2, r1
 8001580:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001582:	4b88      	ldr	r3, [pc, #544]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 8001584:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001586:	4b87      	ldr	r3, [pc, #540]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 8001588:	2101      	movs	r1, #1
 800158a:	430a      	orrs	r2, r1
 800158c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800158e:	e00b      	b.n	80015a8 <HAL_RCC_OscConfig+0x41c>
 8001590:	4b84      	ldr	r3, [pc, #528]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 8001592:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001594:	4b83      	ldr	r3, [pc, #524]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 8001596:	2101      	movs	r1, #1
 8001598:	438a      	bics	r2, r1
 800159a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800159c:	4b81      	ldr	r3, [pc, #516]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 800159e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80015a0:	4b80      	ldr	r3, [pc, #512]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 80015a2:	2104      	movs	r1, #4
 80015a4:	438a      	bics	r2, r1
 80015a6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d014      	beq.n	80015da <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015b0:	f7ff fb3c 	bl	8000c2c <HAL_GetTick>
 80015b4:	0003      	movs	r3, r0
 80015b6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015b8:	e009      	b.n	80015ce <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015ba:	f7ff fb37 	bl	8000c2c <HAL_GetTick>
 80015be:	0002      	movs	r2, r0
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	4a79      	ldr	r2, [pc, #484]	@ (80017ac <HAL_RCC_OscConfig+0x620>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d901      	bls.n	80015ce <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80015ca:	2303      	movs	r3, #3
 80015cc:	e0e6      	b.n	800179c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015ce:	4b75      	ldr	r3, [pc, #468]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 80015d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015d2:	2202      	movs	r2, #2
 80015d4:	4013      	ands	r3, r2
 80015d6:	d0f0      	beq.n	80015ba <HAL_RCC_OscConfig+0x42e>
 80015d8:	e013      	b.n	8001602 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015da:	f7ff fb27 	bl	8000c2c <HAL_GetTick>
 80015de:	0003      	movs	r3, r0
 80015e0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015e2:	e009      	b.n	80015f8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015e4:	f7ff fb22 	bl	8000c2c <HAL_GetTick>
 80015e8:	0002      	movs	r2, r0
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	4a6f      	ldr	r2, [pc, #444]	@ (80017ac <HAL_RCC_OscConfig+0x620>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d901      	bls.n	80015f8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80015f4:	2303      	movs	r3, #3
 80015f6:	e0d1      	b.n	800179c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015f8:	4b6a      	ldr	r3, [pc, #424]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 80015fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015fc:	2202      	movs	r2, #2
 80015fe:	4013      	ands	r3, r2
 8001600:	d1f0      	bne.n	80015e4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001602:	231f      	movs	r3, #31
 8001604:	18fb      	adds	r3, r7, r3
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d105      	bne.n	8001618 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800160c:	4b65      	ldr	r3, [pc, #404]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 800160e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001610:	4b64      	ldr	r3, [pc, #400]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 8001612:	4967      	ldr	r1, [pc, #412]	@ (80017b0 <HAL_RCC_OscConfig+0x624>)
 8001614:	400a      	ands	r2, r1
 8001616:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	69db      	ldr	r3, [r3, #28]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d100      	bne.n	8001622 <HAL_RCC_OscConfig+0x496>
 8001620:	e0bb      	b.n	800179a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001622:	4b60      	ldr	r3, [pc, #384]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	2238      	movs	r2, #56	@ 0x38
 8001628:	4013      	ands	r3, r2
 800162a:	2b10      	cmp	r3, #16
 800162c:	d100      	bne.n	8001630 <HAL_RCC_OscConfig+0x4a4>
 800162e:	e07b      	b.n	8001728 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	69db      	ldr	r3, [r3, #28]
 8001634:	2b02      	cmp	r3, #2
 8001636:	d156      	bne.n	80016e6 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001638:	4b5a      	ldr	r3, [pc, #360]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	4b59      	ldr	r3, [pc, #356]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 800163e:	495d      	ldr	r1, [pc, #372]	@ (80017b4 <HAL_RCC_OscConfig+0x628>)
 8001640:	400a      	ands	r2, r1
 8001642:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001644:	f7ff faf2 	bl	8000c2c <HAL_GetTick>
 8001648:	0003      	movs	r3, r0
 800164a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800164c:	e008      	b.n	8001660 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800164e:	f7ff faed 	bl	8000c2c <HAL_GetTick>
 8001652:	0002      	movs	r2, r0
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	1ad3      	subs	r3, r2, r3
 8001658:	2b02      	cmp	r3, #2
 800165a:	d901      	bls.n	8001660 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800165c:	2303      	movs	r3, #3
 800165e:	e09d      	b.n	800179c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001660:	4b50      	ldr	r3, [pc, #320]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	2380      	movs	r3, #128	@ 0x80
 8001666:	049b      	lsls	r3, r3, #18
 8001668:	4013      	ands	r3, r2
 800166a:	d1f0      	bne.n	800164e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800166c:	4b4d      	ldr	r3, [pc, #308]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	4a51      	ldr	r2, [pc, #324]	@ (80017b8 <HAL_RCC_OscConfig+0x62c>)
 8001672:	4013      	ands	r3, r2
 8001674:	0019      	movs	r1, r3
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6a1a      	ldr	r2, [r3, #32]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800167e:	431a      	orrs	r2, r3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001684:	021b      	lsls	r3, r3, #8
 8001686:	431a      	orrs	r2, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800168c:	431a      	orrs	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001692:	431a      	orrs	r2, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001698:	431a      	orrs	r2, r3
 800169a:	4b42      	ldr	r3, [pc, #264]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 800169c:	430a      	orrs	r2, r1
 800169e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016a0:	4b40      	ldr	r3, [pc, #256]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	4b3f      	ldr	r3, [pc, #252]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 80016a6:	2180      	movs	r1, #128	@ 0x80
 80016a8:	0449      	lsls	r1, r1, #17
 80016aa:	430a      	orrs	r2, r1
 80016ac:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80016ae:	4b3d      	ldr	r3, [pc, #244]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 80016b0:	68da      	ldr	r2, [r3, #12]
 80016b2:	4b3c      	ldr	r3, [pc, #240]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 80016b4:	2180      	movs	r1, #128	@ 0x80
 80016b6:	0549      	lsls	r1, r1, #21
 80016b8:	430a      	orrs	r2, r1
 80016ba:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016bc:	f7ff fab6 	bl	8000c2c <HAL_GetTick>
 80016c0:	0003      	movs	r3, r0
 80016c2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016c4:	e008      	b.n	80016d8 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016c6:	f7ff fab1 	bl	8000c2c <HAL_GetTick>
 80016ca:	0002      	movs	r2, r0
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	2b02      	cmp	r3, #2
 80016d2:	d901      	bls.n	80016d8 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80016d4:	2303      	movs	r3, #3
 80016d6:	e061      	b.n	800179c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016d8:	4b32      	ldr	r3, [pc, #200]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	2380      	movs	r3, #128	@ 0x80
 80016de:	049b      	lsls	r3, r3, #18
 80016e0:	4013      	ands	r3, r2
 80016e2:	d0f0      	beq.n	80016c6 <HAL_RCC_OscConfig+0x53a>
 80016e4:	e059      	b.n	800179a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016e6:	4b2f      	ldr	r3, [pc, #188]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	4b2e      	ldr	r3, [pc, #184]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 80016ec:	4931      	ldr	r1, [pc, #196]	@ (80017b4 <HAL_RCC_OscConfig+0x628>)
 80016ee:	400a      	ands	r2, r1
 80016f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016f2:	f7ff fa9b 	bl	8000c2c <HAL_GetTick>
 80016f6:	0003      	movs	r3, r0
 80016f8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016fa:	e008      	b.n	800170e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016fc:	f7ff fa96 	bl	8000c2c <HAL_GetTick>
 8001700:	0002      	movs	r2, r0
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	2b02      	cmp	r3, #2
 8001708:	d901      	bls.n	800170e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800170a:	2303      	movs	r3, #3
 800170c:	e046      	b.n	800179c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800170e:	4b25      	ldr	r3, [pc, #148]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	2380      	movs	r3, #128	@ 0x80
 8001714:	049b      	lsls	r3, r3, #18
 8001716:	4013      	ands	r3, r2
 8001718:	d1f0      	bne.n	80016fc <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800171a:	4b22      	ldr	r3, [pc, #136]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 800171c:	68da      	ldr	r2, [r3, #12]
 800171e:	4b21      	ldr	r3, [pc, #132]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 8001720:	4926      	ldr	r1, [pc, #152]	@ (80017bc <HAL_RCC_OscConfig+0x630>)
 8001722:	400a      	ands	r2, r1
 8001724:	60da      	str	r2, [r3, #12]
 8001726:	e038      	b.n	800179a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	69db      	ldr	r3, [r3, #28]
 800172c:	2b01      	cmp	r3, #1
 800172e:	d101      	bne.n	8001734 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e033      	b.n	800179c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001734:	4b1b      	ldr	r3, [pc, #108]	@ (80017a4 <HAL_RCC_OscConfig+0x618>)
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	2203      	movs	r2, #3
 800173e:	401a      	ands	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6a1b      	ldr	r3, [r3, #32]
 8001744:	429a      	cmp	r2, r3
 8001746:	d126      	bne.n	8001796 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	2270      	movs	r2, #112	@ 0x70
 800174c:	401a      	ands	r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001752:	429a      	cmp	r2, r3
 8001754:	d11f      	bne.n	8001796 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001756:	697a      	ldr	r2, [r7, #20]
 8001758:	23fe      	movs	r3, #254	@ 0xfe
 800175a:	01db      	lsls	r3, r3, #7
 800175c:	401a      	ands	r2, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001762:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001764:	429a      	cmp	r2, r3
 8001766:	d116      	bne.n	8001796 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001768:	697a      	ldr	r2, [r7, #20]
 800176a:	23f8      	movs	r3, #248	@ 0xf8
 800176c:	039b      	lsls	r3, r3, #14
 800176e:	401a      	ands	r2, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001774:	429a      	cmp	r2, r3
 8001776:	d10e      	bne.n	8001796 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001778:	697a      	ldr	r2, [r7, #20]
 800177a:	23e0      	movs	r3, #224	@ 0xe0
 800177c:	051b      	lsls	r3, r3, #20
 800177e:	401a      	ands	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001784:	429a      	cmp	r2, r3
 8001786:	d106      	bne.n	8001796 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	0f5b      	lsrs	r3, r3, #29
 800178c:	075a      	lsls	r2, r3, #29
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001792:	429a      	cmp	r2, r3
 8001794:	d001      	beq.n	800179a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e000      	b.n	800179c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800179a:	2300      	movs	r3, #0
}
 800179c:	0018      	movs	r0, r3
 800179e:	46bd      	mov	sp, r7
 80017a0:	b008      	add	sp, #32
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	40021000 	.word	0x40021000
 80017a8:	40007000 	.word	0x40007000
 80017ac:	00001388 	.word	0x00001388
 80017b0:	efffffff 	.word	0xefffffff
 80017b4:	feffffff 	.word	0xfeffffff
 80017b8:	11c1808c 	.word	0x11c1808c
 80017bc:	eefefffc 	.word	0xeefefffc

080017c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d101      	bne.n	80017d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e0e9      	b.n	80019a8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017d4:	4b76      	ldr	r3, [pc, #472]	@ (80019b0 <HAL_RCC_ClockConfig+0x1f0>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2207      	movs	r2, #7
 80017da:	4013      	ands	r3, r2
 80017dc:	683a      	ldr	r2, [r7, #0]
 80017de:	429a      	cmp	r2, r3
 80017e0:	d91e      	bls.n	8001820 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017e2:	4b73      	ldr	r3, [pc, #460]	@ (80019b0 <HAL_RCC_ClockConfig+0x1f0>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2207      	movs	r2, #7
 80017e8:	4393      	bics	r3, r2
 80017ea:	0019      	movs	r1, r3
 80017ec:	4b70      	ldr	r3, [pc, #448]	@ (80019b0 <HAL_RCC_ClockConfig+0x1f0>)
 80017ee:	683a      	ldr	r2, [r7, #0]
 80017f0:	430a      	orrs	r2, r1
 80017f2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80017f4:	f7ff fa1a 	bl	8000c2c <HAL_GetTick>
 80017f8:	0003      	movs	r3, r0
 80017fa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80017fc:	e009      	b.n	8001812 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017fe:	f7ff fa15 	bl	8000c2c <HAL_GetTick>
 8001802:	0002      	movs	r2, r0
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	4a6a      	ldr	r2, [pc, #424]	@ (80019b4 <HAL_RCC_ClockConfig+0x1f4>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d901      	bls.n	8001812 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800180e:	2303      	movs	r3, #3
 8001810:	e0ca      	b.n	80019a8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001812:	4b67      	ldr	r3, [pc, #412]	@ (80019b0 <HAL_RCC_ClockConfig+0x1f0>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	2207      	movs	r2, #7
 8001818:	4013      	ands	r3, r2
 800181a:	683a      	ldr	r2, [r7, #0]
 800181c:	429a      	cmp	r2, r3
 800181e:	d1ee      	bne.n	80017fe <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2202      	movs	r2, #2
 8001826:	4013      	ands	r3, r2
 8001828:	d015      	beq.n	8001856 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2204      	movs	r2, #4
 8001830:	4013      	ands	r3, r2
 8001832:	d006      	beq.n	8001842 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001834:	4b60      	ldr	r3, [pc, #384]	@ (80019b8 <HAL_RCC_ClockConfig+0x1f8>)
 8001836:	689a      	ldr	r2, [r3, #8]
 8001838:	4b5f      	ldr	r3, [pc, #380]	@ (80019b8 <HAL_RCC_ClockConfig+0x1f8>)
 800183a:	21e0      	movs	r1, #224	@ 0xe0
 800183c:	01c9      	lsls	r1, r1, #7
 800183e:	430a      	orrs	r2, r1
 8001840:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001842:	4b5d      	ldr	r3, [pc, #372]	@ (80019b8 <HAL_RCC_ClockConfig+0x1f8>)
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	4a5d      	ldr	r2, [pc, #372]	@ (80019bc <HAL_RCC_ClockConfig+0x1fc>)
 8001848:	4013      	ands	r3, r2
 800184a:	0019      	movs	r1, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	689a      	ldr	r2, [r3, #8]
 8001850:	4b59      	ldr	r3, [pc, #356]	@ (80019b8 <HAL_RCC_ClockConfig+0x1f8>)
 8001852:	430a      	orrs	r2, r1
 8001854:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	2201      	movs	r2, #1
 800185c:	4013      	ands	r3, r2
 800185e:	d057      	beq.n	8001910 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	2b01      	cmp	r3, #1
 8001866:	d107      	bne.n	8001878 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001868:	4b53      	ldr	r3, [pc, #332]	@ (80019b8 <HAL_RCC_ClockConfig+0x1f8>)
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	2380      	movs	r3, #128	@ 0x80
 800186e:	029b      	lsls	r3, r3, #10
 8001870:	4013      	ands	r3, r2
 8001872:	d12b      	bne.n	80018cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	e097      	b.n	80019a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	2b02      	cmp	r3, #2
 800187e:	d107      	bne.n	8001890 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001880:	4b4d      	ldr	r3, [pc, #308]	@ (80019b8 <HAL_RCC_ClockConfig+0x1f8>)
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	2380      	movs	r3, #128	@ 0x80
 8001886:	049b      	lsls	r3, r3, #18
 8001888:	4013      	ands	r3, r2
 800188a:	d11f      	bne.n	80018cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e08b      	b.n	80019a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d107      	bne.n	80018a8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001898:	4b47      	ldr	r3, [pc, #284]	@ (80019b8 <HAL_RCC_ClockConfig+0x1f8>)
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	2380      	movs	r3, #128	@ 0x80
 800189e:	00db      	lsls	r3, r3, #3
 80018a0:	4013      	ands	r3, r2
 80018a2:	d113      	bne.n	80018cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	e07f      	b.n	80019a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	2b03      	cmp	r3, #3
 80018ae:	d106      	bne.n	80018be <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80018b0:	4b41      	ldr	r3, [pc, #260]	@ (80019b8 <HAL_RCC_ClockConfig+0x1f8>)
 80018b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018b4:	2202      	movs	r2, #2
 80018b6:	4013      	ands	r3, r2
 80018b8:	d108      	bne.n	80018cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	e074      	b.n	80019a8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018be:	4b3e      	ldr	r3, [pc, #248]	@ (80019b8 <HAL_RCC_ClockConfig+0x1f8>)
 80018c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018c2:	2202      	movs	r2, #2
 80018c4:	4013      	ands	r3, r2
 80018c6:	d101      	bne.n	80018cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018c8:	2301      	movs	r3, #1
 80018ca:	e06d      	b.n	80019a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80018cc:	4b3a      	ldr	r3, [pc, #232]	@ (80019b8 <HAL_RCC_ClockConfig+0x1f8>)
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	2207      	movs	r2, #7
 80018d2:	4393      	bics	r3, r2
 80018d4:	0019      	movs	r1, r3
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	685a      	ldr	r2, [r3, #4]
 80018da:	4b37      	ldr	r3, [pc, #220]	@ (80019b8 <HAL_RCC_ClockConfig+0x1f8>)
 80018dc:	430a      	orrs	r2, r1
 80018de:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80018e0:	f7ff f9a4 	bl	8000c2c <HAL_GetTick>
 80018e4:	0003      	movs	r3, r0
 80018e6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018e8:	e009      	b.n	80018fe <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018ea:	f7ff f99f 	bl	8000c2c <HAL_GetTick>
 80018ee:	0002      	movs	r2, r0
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	4a2f      	ldr	r2, [pc, #188]	@ (80019b4 <HAL_RCC_ClockConfig+0x1f4>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d901      	bls.n	80018fe <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80018fa:	2303      	movs	r3, #3
 80018fc:	e054      	b.n	80019a8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018fe:	4b2e      	ldr	r3, [pc, #184]	@ (80019b8 <HAL_RCC_ClockConfig+0x1f8>)
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	2238      	movs	r2, #56	@ 0x38
 8001904:	401a      	ands	r2, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	00db      	lsls	r3, r3, #3
 800190c:	429a      	cmp	r2, r3
 800190e:	d1ec      	bne.n	80018ea <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001910:	4b27      	ldr	r3, [pc, #156]	@ (80019b0 <HAL_RCC_ClockConfig+0x1f0>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2207      	movs	r2, #7
 8001916:	4013      	ands	r3, r2
 8001918:	683a      	ldr	r2, [r7, #0]
 800191a:	429a      	cmp	r2, r3
 800191c:	d21e      	bcs.n	800195c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800191e:	4b24      	ldr	r3, [pc, #144]	@ (80019b0 <HAL_RCC_ClockConfig+0x1f0>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	2207      	movs	r2, #7
 8001924:	4393      	bics	r3, r2
 8001926:	0019      	movs	r1, r3
 8001928:	4b21      	ldr	r3, [pc, #132]	@ (80019b0 <HAL_RCC_ClockConfig+0x1f0>)
 800192a:	683a      	ldr	r2, [r7, #0]
 800192c:	430a      	orrs	r2, r1
 800192e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001930:	f7ff f97c 	bl	8000c2c <HAL_GetTick>
 8001934:	0003      	movs	r3, r0
 8001936:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001938:	e009      	b.n	800194e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800193a:	f7ff f977 	bl	8000c2c <HAL_GetTick>
 800193e:	0002      	movs	r2, r0
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	4a1b      	ldr	r2, [pc, #108]	@ (80019b4 <HAL_RCC_ClockConfig+0x1f4>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d901      	bls.n	800194e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800194a:	2303      	movs	r3, #3
 800194c:	e02c      	b.n	80019a8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800194e:	4b18      	ldr	r3, [pc, #96]	@ (80019b0 <HAL_RCC_ClockConfig+0x1f0>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2207      	movs	r2, #7
 8001954:	4013      	ands	r3, r2
 8001956:	683a      	ldr	r2, [r7, #0]
 8001958:	429a      	cmp	r2, r3
 800195a:	d1ee      	bne.n	800193a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2204      	movs	r2, #4
 8001962:	4013      	ands	r3, r2
 8001964:	d009      	beq.n	800197a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001966:	4b14      	ldr	r3, [pc, #80]	@ (80019b8 <HAL_RCC_ClockConfig+0x1f8>)
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	4a15      	ldr	r2, [pc, #84]	@ (80019c0 <HAL_RCC_ClockConfig+0x200>)
 800196c:	4013      	ands	r3, r2
 800196e:	0019      	movs	r1, r3
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	68da      	ldr	r2, [r3, #12]
 8001974:	4b10      	ldr	r3, [pc, #64]	@ (80019b8 <HAL_RCC_ClockConfig+0x1f8>)
 8001976:	430a      	orrs	r2, r1
 8001978:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800197a:	f000 f829 	bl	80019d0 <HAL_RCC_GetSysClockFreq>
 800197e:	0001      	movs	r1, r0
 8001980:	4b0d      	ldr	r3, [pc, #52]	@ (80019b8 <HAL_RCC_ClockConfig+0x1f8>)
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	0a1b      	lsrs	r3, r3, #8
 8001986:	220f      	movs	r2, #15
 8001988:	401a      	ands	r2, r3
 800198a:	4b0e      	ldr	r3, [pc, #56]	@ (80019c4 <HAL_RCC_ClockConfig+0x204>)
 800198c:	0092      	lsls	r2, r2, #2
 800198e:	58d3      	ldr	r3, [r2, r3]
 8001990:	221f      	movs	r2, #31
 8001992:	4013      	ands	r3, r2
 8001994:	000a      	movs	r2, r1
 8001996:	40da      	lsrs	r2, r3
 8001998:	4b0b      	ldr	r3, [pc, #44]	@ (80019c8 <HAL_RCC_ClockConfig+0x208>)
 800199a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800199c:	4b0b      	ldr	r3, [pc, #44]	@ (80019cc <HAL_RCC_ClockConfig+0x20c>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	0018      	movs	r0, r3
 80019a2:	f7ff f8e7 	bl	8000b74 <HAL_InitTick>
 80019a6:	0003      	movs	r3, r0
}
 80019a8:	0018      	movs	r0, r3
 80019aa:	46bd      	mov	sp, r7
 80019ac:	b004      	add	sp, #16
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	40022000 	.word	0x40022000
 80019b4:	00001388 	.word	0x00001388
 80019b8:	40021000 	.word	0x40021000
 80019bc:	fffff0ff 	.word	0xfffff0ff
 80019c0:	ffff8fff 	.word	0xffff8fff
 80019c4:	08003b80 	.word	0x08003b80
 80019c8:	20000004 	.word	0x20000004
 80019cc:	20000008 	.word	0x20000008

080019d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b086      	sub	sp, #24
 80019d4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019d6:	4b3c      	ldr	r3, [pc, #240]	@ (8001ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	2238      	movs	r2, #56	@ 0x38
 80019dc:	4013      	ands	r3, r2
 80019de:	d10f      	bne.n	8001a00 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80019e0:	4b39      	ldr	r3, [pc, #228]	@ (8001ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	0adb      	lsrs	r3, r3, #11
 80019e6:	2207      	movs	r2, #7
 80019e8:	4013      	ands	r3, r2
 80019ea:	2201      	movs	r2, #1
 80019ec:	409a      	lsls	r2, r3
 80019ee:	0013      	movs	r3, r2
 80019f0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80019f2:	6839      	ldr	r1, [r7, #0]
 80019f4:	4835      	ldr	r0, [pc, #212]	@ (8001acc <HAL_RCC_GetSysClockFreq+0xfc>)
 80019f6:	f7fe fb8f 	bl	8000118 <__udivsi3>
 80019fa:	0003      	movs	r3, r0
 80019fc:	613b      	str	r3, [r7, #16]
 80019fe:	e05d      	b.n	8001abc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a00:	4b31      	ldr	r3, [pc, #196]	@ (8001ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	2238      	movs	r2, #56	@ 0x38
 8001a06:	4013      	ands	r3, r2
 8001a08:	2b08      	cmp	r3, #8
 8001a0a:	d102      	bne.n	8001a12 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a0c:	4b30      	ldr	r3, [pc, #192]	@ (8001ad0 <HAL_RCC_GetSysClockFreq+0x100>)
 8001a0e:	613b      	str	r3, [r7, #16]
 8001a10:	e054      	b.n	8001abc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a12:	4b2d      	ldr	r3, [pc, #180]	@ (8001ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	2238      	movs	r2, #56	@ 0x38
 8001a18:	4013      	ands	r3, r2
 8001a1a:	2b10      	cmp	r3, #16
 8001a1c:	d138      	bne.n	8001a90 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001a1e:	4b2a      	ldr	r3, [pc, #168]	@ (8001ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a20:	68db      	ldr	r3, [r3, #12]
 8001a22:	2203      	movs	r2, #3
 8001a24:	4013      	ands	r3, r2
 8001a26:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a28:	4b27      	ldr	r3, [pc, #156]	@ (8001ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	091b      	lsrs	r3, r3, #4
 8001a2e:	2207      	movs	r2, #7
 8001a30:	4013      	ands	r3, r2
 8001a32:	3301      	adds	r3, #1
 8001a34:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	2b03      	cmp	r3, #3
 8001a3a:	d10d      	bne.n	8001a58 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001a3c:	68b9      	ldr	r1, [r7, #8]
 8001a3e:	4824      	ldr	r0, [pc, #144]	@ (8001ad0 <HAL_RCC_GetSysClockFreq+0x100>)
 8001a40:	f7fe fb6a 	bl	8000118 <__udivsi3>
 8001a44:	0003      	movs	r3, r0
 8001a46:	0019      	movs	r1, r3
 8001a48:	4b1f      	ldr	r3, [pc, #124]	@ (8001ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	0a1b      	lsrs	r3, r3, #8
 8001a4e:	227f      	movs	r2, #127	@ 0x7f
 8001a50:	4013      	ands	r3, r2
 8001a52:	434b      	muls	r3, r1
 8001a54:	617b      	str	r3, [r7, #20]
        break;
 8001a56:	e00d      	b.n	8001a74 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001a58:	68b9      	ldr	r1, [r7, #8]
 8001a5a:	481c      	ldr	r0, [pc, #112]	@ (8001acc <HAL_RCC_GetSysClockFreq+0xfc>)
 8001a5c:	f7fe fb5c 	bl	8000118 <__udivsi3>
 8001a60:	0003      	movs	r3, r0
 8001a62:	0019      	movs	r1, r3
 8001a64:	4b18      	ldr	r3, [pc, #96]	@ (8001ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	0a1b      	lsrs	r3, r3, #8
 8001a6a:	227f      	movs	r2, #127	@ 0x7f
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	434b      	muls	r3, r1
 8001a70:	617b      	str	r3, [r7, #20]
        break;
 8001a72:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001a74:	4b14      	ldr	r3, [pc, #80]	@ (8001ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	0f5b      	lsrs	r3, r3, #29
 8001a7a:	2207      	movs	r2, #7
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	3301      	adds	r3, #1
 8001a80:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001a82:	6879      	ldr	r1, [r7, #4]
 8001a84:	6978      	ldr	r0, [r7, #20]
 8001a86:	f7fe fb47 	bl	8000118 <__udivsi3>
 8001a8a:	0003      	movs	r3, r0
 8001a8c:	613b      	str	r3, [r7, #16]
 8001a8e:	e015      	b.n	8001abc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001a90:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	2238      	movs	r2, #56	@ 0x38
 8001a96:	4013      	ands	r3, r2
 8001a98:	2b20      	cmp	r3, #32
 8001a9a:	d103      	bne.n	8001aa4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001a9c:	2380      	movs	r3, #128	@ 0x80
 8001a9e:	021b      	lsls	r3, r3, #8
 8001aa0:	613b      	str	r3, [r7, #16]
 8001aa2:	e00b      	b.n	8001abc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001aa4:	4b08      	ldr	r3, [pc, #32]	@ (8001ac8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	2238      	movs	r2, #56	@ 0x38
 8001aaa:	4013      	ands	r3, r2
 8001aac:	2b18      	cmp	r3, #24
 8001aae:	d103      	bne.n	8001ab8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001ab0:	23fa      	movs	r3, #250	@ 0xfa
 8001ab2:	01db      	lsls	r3, r3, #7
 8001ab4:	613b      	str	r3, [r7, #16]
 8001ab6:	e001      	b.n	8001abc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001abc:	693b      	ldr	r3, [r7, #16]
}
 8001abe:	0018      	movs	r0, r3
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	b006      	add	sp, #24
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	46c0      	nop			@ (mov r8, r8)
 8001ac8:	40021000 	.word	0x40021000
 8001acc:	00f42400 	.word	0x00f42400
 8001ad0:	007a1200 	.word	0x007a1200

08001ad4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ad8:	4b02      	ldr	r3, [pc, #8]	@ (8001ae4 <HAL_RCC_GetHCLKFreq+0x10>)
 8001ada:	681b      	ldr	r3, [r3, #0]
}
 8001adc:	0018      	movs	r0, r3
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	46c0      	nop			@ (mov r8, r8)
 8001ae4:	20000004 	.word	0x20000004

08001ae8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ae8:	b5b0      	push	{r4, r5, r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001aec:	f7ff fff2 	bl	8001ad4 <HAL_RCC_GetHCLKFreq>
 8001af0:	0004      	movs	r4, r0
 8001af2:	f7ff fb3f 	bl	8001174 <LL_RCC_GetAPB1Prescaler>
 8001af6:	0003      	movs	r3, r0
 8001af8:	0b1a      	lsrs	r2, r3, #12
 8001afa:	4b05      	ldr	r3, [pc, #20]	@ (8001b10 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001afc:	0092      	lsls	r2, r2, #2
 8001afe:	58d3      	ldr	r3, [r2, r3]
 8001b00:	221f      	movs	r2, #31
 8001b02:	4013      	ands	r3, r2
 8001b04:	40dc      	lsrs	r4, r3
 8001b06:	0023      	movs	r3, r4
}
 8001b08:	0018      	movs	r0, r3
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bdb0      	pop	{r4, r5, r7, pc}
 8001b0e:	46c0      	nop			@ (mov r8, r8)
 8001b10:	08003bc0 	.word	0x08003bc0

08001b14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b086      	sub	sp, #24
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001b1c:	2313      	movs	r3, #19
 8001b1e:	18fb      	adds	r3, r7, r3
 8001b20:	2200      	movs	r2, #0
 8001b22:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001b24:	2312      	movs	r3, #18
 8001b26:	18fb      	adds	r3, r7, r3
 8001b28:	2200      	movs	r2, #0
 8001b2a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	2380      	movs	r3, #128	@ 0x80
 8001b32:	029b      	lsls	r3, r3, #10
 8001b34:	4013      	ands	r3, r2
 8001b36:	d100      	bne.n	8001b3a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001b38:	e0a3      	b.n	8001c82 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b3a:	2011      	movs	r0, #17
 8001b3c:	183b      	adds	r3, r7, r0
 8001b3e:	2200      	movs	r2, #0
 8001b40:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b42:	4bc3      	ldr	r3, [pc, #780]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001b46:	2380      	movs	r3, #128	@ 0x80
 8001b48:	055b      	lsls	r3, r3, #21
 8001b4a:	4013      	ands	r3, r2
 8001b4c:	d110      	bne.n	8001b70 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b4e:	4bc0      	ldr	r3, [pc, #768]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b50:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001b52:	4bbf      	ldr	r3, [pc, #764]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b54:	2180      	movs	r1, #128	@ 0x80
 8001b56:	0549      	lsls	r1, r1, #21
 8001b58:	430a      	orrs	r2, r1
 8001b5a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001b5c:	4bbc      	ldr	r3, [pc, #752]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001b60:	2380      	movs	r3, #128	@ 0x80
 8001b62:	055b      	lsls	r3, r3, #21
 8001b64:	4013      	ands	r3, r2
 8001b66:	60bb      	str	r3, [r7, #8]
 8001b68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b6a:	183b      	adds	r3, r7, r0
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b70:	4bb8      	ldr	r3, [pc, #736]	@ (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	4bb7      	ldr	r3, [pc, #732]	@ (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001b76:	2180      	movs	r1, #128	@ 0x80
 8001b78:	0049      	lsls	r1, r1, #1
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001b7e:	f7ff f855 	bl	8000c2c <HAL_GetTick>
 8001b82:	0003      	movs	r3, r0
 8001b84:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001b86:	e00b      	b.n	8001ba0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b88:	f7ff f850 	bl	8000c2c <HAL_GetTick>
 8001b8c:	0002      	movs	r2, r0
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	d904      	bls.n	8001ba0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001b96:	2313      	movs	r3, #19
 8001b98:	18fb      	adds	r3, r7, r3
 8001b9a:	2203      	movs	r2, #3
 8001b9c:	701a      	strb	r2, [r3, #0]
        break;
 8001b9e:	e005      	b.n	8001bac <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ba0:	4bac      	ldr	r3, [pc, #688]	@ (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	2380      	movs	r3, #128	@ 0x80
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	4013      	ands	r3, r2
 8001baa:	d0ed      	beq.n	8001b88 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001bac:	2313      	movs	r3, #19
 8001bae:	18fb      	adds	r3, r7, r3
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d154      	bne.n	8001c60 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001bb6:	4ba6      	ldr	r3, [pc, #664]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bb8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001bba:	23c0      	movs	r3, #192	@ 0xc0
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d019      	beq.n	8001bfc <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bcc:	697a      	ldr	r2, [r7, #20]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d014      	beq.n	8001bfc <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001bd2:	4b9f      	ldr	r3, [pc, #636]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bd6:	4aa0      	ldr	r2, [pc, #640]	@ (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001bd8:	4013      	ands	r3, r2
 8001bda:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001bdc:	4b9c      	ldr	r3, [pc, #624]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bde:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001be0:	4b9b      	ldr	r3, [pc, #620]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001be2:	2180      	movs	r1, #128	@ 0x80
 8001be4:	0249      	lsls	r1, r1, #9
 8001be6:	430a      	orrs	r2, r1
 8001be8:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001bea:	4b99      	ldr	r3, [pc, #612]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001bee:	4b98      	ldr	r3, [pc, #608]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bf0:	499a      	ldr	r1, [pc, #616]	@ (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8001bf2:	400a      	ands	r2, r1
 8001bf4:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001bf6:	4b96      	ldr	r3, [pc, #600]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bf8:	697a      	ldr	r2, [r7, #20]
 8001bfa:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	4013      	ands	r3, r2
 8001c02:	d016      	beq.n	8001c32 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c04:	f7ff f812 	bl	8000c2c <HAL_GetTick>
 8001c08:	0003      	movs	r3, r0
 8001c0a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c0c:	e00c      	b.n	8001c28 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c0e:	f7ff f80d 	bl	8000c2c <HAL_GetTick>
 8001c12:	0002      	movs	r2, r0
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	4a91      	ldr	r2, [pc, #580]	@ (8001e60 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d904      	bls.n	8001c28 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001c1e:	2313      	movs	r3, #19
 8001c20:	18fb      	adds	r3, r7, r3
 8001c22:	2203      	movs	r2, #3
 8001c24:	701a      	strb	r2, [r3, #0]
            break;
 8001c26:	e004      	b.n	8001c32 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c28:	4b89      	ldr	r3, [pc, #548]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c2c:	2202      	movs	r2, #2
 8001c2e:	4013      	ands	r3, r2
 8001c30:	d0ed      	beq.n	8001c0e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001c32:	2313      	movs	r3, #19
 8001c34:	18fb      	adds	r3, r7, r3
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d10a      	bne.n	8001c52 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001c3c:	4b84      	ldr	r3, [pc, #528]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c40:	4a85      	ldr	r2, [pc, #532]	@ (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001c42:	4013      	ands	r3, r2
 8001c44:	0019      	movs	r1, r3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c4a:	4b81      	ldr	r3, [pc, #516]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c4c:	430a      	orrs	r2, r1
 8001c4e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001c50:	e00c      	b.n	8001c6c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001c52:	2312      	movs	r3, #18
 8001c54:	18fb      	adds	r3, r7, r3
 8001c56:	2213      	movs	r2, #19
 8001c58:	18ba      	adds	r2, r7, r2
 8001c5a:	7812      	ldrb	r2, [r2, #0]
 8001c5c:	701a      	strb	r2, [r3, #0]
 8001c5e:	e005      	b.n	8001c6c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001c60:	2312      	movs	r3, #18
 8001c62:	18fb      	adds	r3, r7, r3
 8001c64:	2213      	movs	r2, #19
 8001c66:	18ba      	adds	r2, r7, r2
 8001c68:	7812      	ldrb	r2, [r2, #0]
 8001c6a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001c6c:	2311      	movs	r3, #17
 8001c6e:	18fb      	adds	r3, r7, r3
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d105      	bne.n	8001c82 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c76:	4b76      	ldr	r3, [pc, #472]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c78:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001c7a:	4b75      	ldr	r3, [pc, #468]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c7c:	4979      	ldr	r1, [pc, #484]	@ (8001e64 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8001c7e:	400a      	ands	r2, r1
 8001c80:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	2201      	movs	r2, #1
 8001c88:	4013      	ands	r3, r2
 8001c8a:	d009      	beq.n	8001ca0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001c8c:	4b70      	ldr	r3, [pc, #448]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c90:	2203      	movs	r2, #3
 8001c92:	4393      	bics	r3, r2
 8001c94:	0019      	movs	r1, r3
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685a      	ldr	r2, [r3, #4]
 8001c9a:	4b6d      	ldr	r3, [pc, #436]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c9c:	430a      	orrs	r2, r1
 8001c9e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2202      	movs	r2, #2
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	d009      	beq.n	8001cbe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001caa:	4b69      	ldr	r3, [pc, #420]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cae:	220c      	movs	r2, #12
 8001cb0:	4393      	bics	r3, r2
 8001cb2:	0019      	movs	r1, r3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689a      	ldr	r2, [r3, #8]
 8001cb8:	4b65      	ldr	r3, [pc, #404]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cba:	430a      	orrs	r2, r1
 8001cbc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2210      	movs	r2, #16
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	d009      	beq.n	8001cdc <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001cc8:	4b61      	ldr	r3, [pc, #388]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ccc:	4a66      	ldr	r2, [pc, #408]	@ (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8001cce:	4013      	ands	r3, r2
 8001cd0:	0019      	movs	r1, r3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	68da      	ldr	r2, [r3, #12]
 8001cd6:	4b5e      	ldr	r3, [pc, #376]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cd8:	430a      	orrs	r2, r1
 8001cda:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	2380      	movs	r3, #128	@ 0x80
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	d009      	beq.n	8001cfc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001ce8:	4b59      	ldr	r3, [pc, #356]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cec:	4a5f      	ldr	r2, [pc, #380]	@ (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8001cee:	4013      	ands	r3, r2
 8001cf0:	0019      	movs	r1, r3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	699a      	ldr	r2, [r3, #24]
 8001cf6:	4b56      	ldr	r3, [pc, #344]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cf8:	430a      	orrs	r2, r1
 8001cfa:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	2380      	movs	r3, #128	@ 0x80
 8001d02:	00db      	lsls	r3, r3, #3
 8001d04:	4013      	ands	r3, r2
 8001d06:	d009      	beq.n	8001d1c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001d08:	4b51      	ldr	r3, [pc, #324]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d0c:	4a58      	ldr	r2, [pc, #352]	@ (8001e70 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001d0e:	4013      	ands	r3, r2
 8001d10:	0019      	movs	r1, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	69da      	ldr	r2, [r3, #28]
 8001d16:	4b4e      	ldr	r3, [pc, #312]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d18:	430a      	orrs	r2, r1
 8001d1a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2220      	movs	r2, #32
 8001d22:	4013      	ands	r3, r2
 8001d24:	d009      	beq.n	8001d3a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001d26:	4b4a      	ldr	r3, [pc, #296]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d2a:	4a52      	ldr	r2, [pc, #328]	@ (8001e74 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	0019      	movs	r1, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	691a      	ldr	r2, [r3, #16]
 8001d34:	4b46      	ldr	r3, [pc, #280]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d36:	430a      	orrs	r2, r1
 8001d38:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	2380      	movs	r3, #128	@ 0x80
 8001d40:	01db      	lsls	r3, r3, #7
 8001d42:	4013      	ands	r3, r2
 8001d44:	d015      	beq.n	8001d72 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001d46:	4b42      	ldr	r3, [pc, #264]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	0899      	lsrs	r1, r3, #2
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6a1a      	ldr	r2, [r3, #32]
 8001d52:	4b3f      	ldr	r3, [pc, #252]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d54:	430a      	orrs	r2, r1
 8001d56:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6a1a      	ldr	r2, [r3, #32]
 8001d5c:	2380      	movs	r3, #128	@ 0x80
 8001d5e:	05db      	lsls	r3, r3, #23
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d106      	bne.n	8001d72 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001d64:	4b3a      	ldr	r3, [pc, #232]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d66:	68da      	ldr	r2, [r3, #12]
 8001d68:	4b39      	ldr	r3, [pc, #228]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d6a:	2180      	movs	r1, #128	@ 0x80
 8001d6c:	0249      	lsls	r1, r1, #9
 8001d6e:	430a      	orrs	r2, r1
 8001d70:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	2380      	movs	r3, #128	@ 0x80
 8001d78:	031b      	lsls	r3, r3, #12
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	d009      	beq.n	8001d92 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001d7e:	4b34      	ldr	r3, [pc, #208]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d82:	2240      	movs	r2, #64	@ 0x40
 8001d84:	4393      	bics	r3, r2
 8001d86:	0019      	movs	r1, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d8c:	4b30      	ldr	r3, [pc, #192]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681a      	ldr	r2, [r3, #0]
 8001d96:	2380      	movs	r3, #128	@ 0x80
 8001d98:	039b      	lsls	r3, r3, #14
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	d016      	beq.n	8001dcc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001d9e:	4b2c      	ldr	r3, [pc, #176]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001da0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001da2:	4a35      	ldr	r2, [pc, #212]	@ (8001e78 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8001da4:	4013      	ands	r3, r2
 8001da6:	0019      	movs	r1, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001dac:	4b28      	ldr	r3, [pc, #160]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dae:	430a      	orrs	r2, r1
 8001db0:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001db6:	2380      	movs	r3, #128	@ 0x80
 8001db8:	03db      	lsls	r3, r3, #15
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d106      	bne.n	8001dcc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001dbe:	4b24      	ldr	r3, [pc, #144]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dc0:	68da      	ldr	r2, [r3, #12]
 8001dc2:	4b23      	ldr	r3, [pc, #140]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dc4:	2180      	movs	r1, #128	@ 0x80
 8001dc6:	0449      	lsls	r1, r1, #17
 8001dc8:	430a      	orrs	r2, r1
 8001dca:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	2380      	movs	r3, #128	@ 0x80
 8001dd2:	03db      	lsls	r3, r3, #15
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	d016      	beq.n	8001e06 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001dd8:	4b1d      	ldr	r3, [pc, #116]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ddc:	4a27      	ldr	r2, [pc, #156]	@ (8001e7c <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8001dde:	4013      	ands	r3, r2
 8001de0:	0019      	movs	r1, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001de6:	4b1a      	ldr	r3, [pc, #104]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001de8:	430a      	orrs	r2, r1
 8001dea:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001df0:	2380      	movs	r3, #128	@ 0x80
 8001df2:	045b      	lsls	r3, r3, #17
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d106      	bne.n	8001e06 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001df8:	4b15      	ldr	r3, [pc, #84]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dfa:	68da      	ldr	r2, [r3, #12]
 8001dfc:	4b14      	ldr	r3, [pc, #80]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dfe:	2180      	movs	r1, #128	@ 0x80
 8001e00:	0449      	lsls	r1, r1, #17
 8001e02:	430a      	orrs	r2, r1
 8001e04:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	2380      	movs	r3, #128	@ 0x80
 8001e0c:	011b      	lsls	r3, r3, #4
 8001e0e:	4013      	ands	r3, r2
 8001e10:	d016      	beq.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001e12:	4b0f      	ldr	r3, [pc, #60]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e16:	4a1a      	ldr	r2, [pc, #104]	@ (8001e80 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8001e18:	4013      	ands	r3, r2
 8001e1a:	0019      	movs	r1, r3
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	695a      	ldr	r2, [r3, #20]
 8001e20:	4b0b      	ldr	r3, [pc, #44]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e22:	430a      	orrs	r2, r1
 8001e24:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	695a      	ldr	r2, [r3, #20]
 8001e2a:	2380      	movs	r3, #128	@ 0x80
 8001e2c:	01db      	lsls	r3, r3, #7
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d106      	bne.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001e32:	4b07      	ldr	r3, [pc, #28]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e34:	68da      	ldr	r2, [r3, #12]
 8001e36:	4b06      	ldr	r3, [pc, #24]	@ (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e38:	2180      	movs	r1, #128	@ 0x80
 8001e3a:	0249      	lsls	r1, r1, #9
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001e40:	2312      	movs	r3, #18
 8001e42:	18fb      	adds	r3, r7, r3
 8001e44:	781b      	ldrb	r3, [r3, #0]
}
 8001e46:	0018      	movs	r0, r3
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	b006      	add	sp, #24
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	46c0      	nop			@ (mov r8, r8)
 8001e50:	40021000 	.word	0x40021000
 8001e54:	40007000 	.word	0x40007000
 8001e58:	fffffcff 	.word	0xfffffcff
 8001e5c:	fffeffff 	.word	0xfffeffff
 8001e60:	00001388 	.word	0x00001388
 8001e64:	efffffff 	.word	0xefffffff
 8001e68:	fffff3ff 	.word	0xfffff3ff
 8001e6c:	fff3ffff 	.word	0xfff3ffff
 8001e70:	ffcfffff 	.word	0xffcfffff
 8001e74:	ffffcfff 	.word	0xffffcfff
 8001e78:	ffbfffff 	.word	0xffbfffff
 8001e7c:	feffffff 	.word	0xfeffffff
 8001e80:	ffff3fff 	.word	0xffff3fff

08001e84 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e046      	b.n	8001f24 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2288      	movs	r2, #136	@ 0x88
 8001e9a:	589b      	ldr	r3, [r3, r2]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d107      	bne.n	8001eb0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2284      	movs	r2, #132	@ 0x84
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	0018      	movs	r0, r3
 8001eac:	f7fe fd1a 	bl	80008e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2288      	movs	r2, #136	@ 0x88
 8001eb4:	2124      	movs	r1, #36	@ 0x24
 8001eb6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2101      	movs	r1, #1
 8001ec4:	438a      	bics	r2, r1
 8001ec6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d003      	beq.n	8001ed8 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	0018      	movs	r0, r3
 8001ed4:	f000 fb8e 	bl	80025f4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	0018      	movs	r0, r3
 8001edc:	f000 f8cc 	bl	8002078 <UART_SetConfig>
 8001ee0:	0003      	movs	r3, r0
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d101      	bne.n	8001eea <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e01c      	b.n	8001f24 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	685a      	ldr	r2, [r3, #4]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	490d      	ldr	r1, [pc, #52]	@ (8001f2c <HAL_UART_Init+0xa8>)
 8001ef6:	400a      	ands	r2, r1
 8001ef8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	689a      	ldr	r2, [r3, #8]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	212a      	movs	r1, #42	@ 0x2a
 8001f06:	438a      	bics	r2, r1
 8001f08:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	2101      	movs	r1, #1
 8001f16:	430a      	orrs	r2, r1
 8001f18:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	f000 fc1d 	bl	800275c <UART_CheckIdleState>
 8001f22:	0003      	movs	r3, r0
}
 8001f24:	0018      	movs	r0, r3
 8001f26:	46bd      	mov	sp, r7
 8001f28:	b002      	add	sp, #8
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	ffffb7ff 	.word	0xffffb7ff

08001f30 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b08a      	sub	sp, #40	@ 0x28
 8001f34:	af02      	add	r7, sp, #8
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	60b9      	str	r1, [r7, #8]
 8001f3a:	603b      	str	r3, [r7, #0]
 8001f3c:	1dbb      	adds	r3, r7, #6
 8001f3e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2288      	movs	r2, #136	@ 0x88
 8001f44:	589b      	ldr	r3, [r3, r2]
 8001f46:	2b20      	cmp	r3, #32
 8001f48:	d000      	beq.n	8001f4c <HAL_UART_Transmit+0x1c>
 8001f4a:	e090      	b.n	800206e <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d003      	beq.n	8001f5a <HAL_UART_Transmit+0x2a>
 8001f52:	1dbb      	adds	r3, r7, #6
 8001f54:	881b      	ldrh	r3, [r3, #0]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d101      	bne.n	8001f5e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e088      	b.n	8002070 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	689a      	ldr	r2, [r3, #8]
 8001f62:	2380      	movs	r3, #128	@ 0x80
 8001f64:	015b      	lsls	r3, r3, #5
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d109      	bne.n	8001f7e <HAL_UART_Transmit+0x4e>
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	691b      	ldr	r3, [r3, #16]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d105      	bne.n	8001f7e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	2201      	movs	r2, #1
 8001f76:	4013      	ands	r3, r2
 8001f78:	d001      	beq.n	8001f7e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e078      	b.n	8002070 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	2290      	movs	r2, #144	@ 0x90
 8001f82:	2100      	movs	r1, #0
 8001f84:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	2288      	movs	r2, #136	@ 0x88
 8001f8a:	2121      	movs	r1, #33	@ 0x21
 8001f8c:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f8e:	f7fe fe4d 	bl	8000c2c <HAL_GetTick>
 8001f92:	0003      	movs	r3, r0
 8001f94:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	1dba      	adds	r2, r7, #6
 8001f9a:	2154      	movs	r1, #84	@ 0x54
 8001f9c:	8812      	ldrh	r2, [r2, #0]
 8001f9e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	1dba      	adds	r2, r7, #6
 8001fa4:	2156      	movs	r1, #86	@ 0x56
 8001fa6:	8812      	ldrh	r2, [r2, #0]
 8001fa8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	689a      	ldr	r2, [r3, #8]
 8001fae:	2380      	movs	r3, #128	@ 0x80
 8001fb0:	015b      	lsls	r3, r3, #5
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	d108      	bne.n	8001fc8 <HAL_UART_Transmit+0x98>
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	691b      	ldr	r3, [r3, #16]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d104      	bne.n	8001fc8 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	61bb      	str	r3, [r7, #24]
 8001fc6:	e003      	b.n	8001fd0 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001fd0:	e030      	b.n	8002034 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001fd2:	697a      	ldr	r2, [r7, #20]
 8001fd4:	68f8      	ldr	r0, [r7, #12]
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	9300      	str	r3, [sp, #0]
 8001fda:	0013      	movs	r3, r2
 8001fdc:	2200      	movs	r2, #0
 8001fde:	2180      	movs	r1, #128	@ 0x80
 8001fe0:	f000 fc66 	bl	80028b0 <UART_WaitOnFlagUntilTimeout>
 8001fe4:	1e03      	subs	r3, r0, #0
 8001fe6:	d005      	beq.n	8001ff4 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	2288      	movs	r2, #136	@ 0x88
 8001fec:	2120      	movs	r1, #32
 8001fee:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	e03d      	b.n	8002070 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8001ff4:	69fb      	ldr	r3, [r7, #28]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d10b      	bne.n	8002012 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	881b      	ldrh	r3, [r3, #0]
 8001ffe:	001a      	movs	r2, r3
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	05d2      	lsls	r2, r2, #23
 8002006:	0dd2      	lsrs	r2, r2, #23
 8002008:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800200a:	69bb      	ldr	r3, [r7, #24]
 800200c:	3302      	adds	r3, #2
 800200e:	61bb      	str	r3, [r7, #24]
 8002010:	e007      	b.n	8002022 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	781a      	ldrb	r2, [r3, #0]
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800201c:	69fb      	ldr	r3, [r7, #28]
 800201e:	3301      	adds	r3, #1
 8002020:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	2256      	movs	r2, #86	@ 0x56
 8002026:	5a9b      	ldrh	r3, [r3, r2]
 8002028:	b29b      	uxth	r3, r3
 800202a:	3b01      	subs	r3, #1
 800202c:	b299      	uxth	r1, r3
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	2256      	movs	r2, #86	@ 0x56
 8002032:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2256      	movs	r2, #86	@ 0x56
 8002038:	5a9b      	ldrh	r3, [r3, r2]
 800203a:	b29b      	uxth	r3, r3
 800203c:	2b00      	cmp	r3, #0
 800203e:	d1c8      	bne.n	8001fd2 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002040:	697a      	ldr	r2, [r7, #20]
 8002042:	68f8      	ldr	r0, [r7, #12]
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	9300      	str	r3, [sp, #0]
 8002048:	0013      	movs	r3, r2
 800204a:	2200      	movs	r2, #0
 800204c:	2140      	movs	r1, #64	@ 0x40
 800204e:	f000 fc2f 	bl	80028b0 <UART_WaitOnFlagUntilTimeout>
 8002052:	1e03      	subs	r3, r0, #0
 8002054:	d005      	beq.n	8002062 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	2288      	movs	r2, #136	@ 0x88
 800205a:	2120      	movs	r1, #32
 800205c:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800205e:	2303      	movs	r3, #3
 8002060:	e006      	b.n	8002070 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2288      	movs	r2, #136	@ 0x88
 8002066:	2120      	movs	r1, #32
 8002068:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800206a:	2300      	movs	r3, #0
 800206c:	e000      	b.n	8002070 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800206e:	2302      	movs	r3, #2
  }
}
 8002070:	0018      	movs	r0, r3
 8002072:	46bd      	mov	sp, r7
 8002074:	b008      	add	sp, #32
 8002076:	bd80      	pop	{r7, pc}

08002078 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002078:	b5b0      	push	{r4, r5, r7, lr}
 800207a:	b090      	sub	sp, #64	@ 0x40
 800207c:	af00      	add	r7, sp, #0
 800207e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002080:	231a      	movs	r3, #26
 8002082:	2220      	movs	r2, #32
 8002084:	189b      	adds	r3, r3, r2
 8002086:	19db      	adds	r3, r3, r7
 8002088:	2200      	movs	r2, #0
 800208a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800208c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800208e:	689a      	ldr	r2, [r3, #8]
 8002090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002092:	691b      	ldr	r3, [r3, #16]
 8002094:	431a      	orrs	r2, r3
 8002096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002098:	695b      	ldr	r3, [r3, #20]
 800209a:	431a      	orrs	r2, r3
 800209c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800209e:	69db      	ldr	r3, [r3, #28]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80020a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4aaf      	ldr	r2, [pc, #700]	@ (8002368 <UART_SetConfig+0x2f0>)
 80020ac:	4013      	ands	r3, r2
 80020ae:	0019      	movs	r1, r3
 80020b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020b6:	430b      	orrs	r3, r1
 80020b8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80020ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	4aaa      	ldr	r2, [pc, #680]	@ (800236c <UART_SetConfig+0x2f4>)
 80020c2:	4013      	ands	r3, r2
 80020c4:	0018      	movs	r0, r3
 80020c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c8:	68d9      	ldr	r1, [r3, #12]
 80020ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	0003      	movs	r3, r0
 80020d0:	430b      	orrs	r3, r1
 80020d2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80020d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d6:	699b      	ldr	r3, [r3, #24]
 80020d8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80020da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4aa4      	ldr	r2, [pc, #656]	@ (8002370 <UART_SetConfig+0x2f8>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d004      	beq.n	80020ee <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80020e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e6:	6a1b      	ldr	r3, [r3, #32]
 80020e8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80020ea:	4313      	orrs	r3, r2
 80020ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80020ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	4a9f      	ldr	r2, [pc, #636]	@ (8002374 <UART_SetConfig+0x2fc>)
 80020f6:	4013      	ands	r3, r2
 80020f8:	0019      	movs	r1, r3
 80020fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002100:	430b      	orrs	r3, r1
 8002102:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002104:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800210a:	220f      	movs	r2, #15
 800210c:	4393      	bics	r3, r2
 800210e:	0018      	movs	r0, r3
 8002110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002112:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	0003      	movs	r3, r0
 800211a:	430b      	orrs	r3, r1
 800211c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800211e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a95      	ldr	r2, [pc, #596]	@ (8002378 <UART_SetConfig+0x300>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d131      	bne.n	800218c <UART_SetConfig+0x114>
 8002128:	4b94      	ldr	r3, [pc, #592]	@ (800237c <UART_SetConfig+0x304>)
 800212a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800212c:	2203      	movs	r2, #3
 800212e:	4013      	ands	r3, r2
 8002130:	2b03      	cmp	r3, #3
 8002132:	d01d      	beq.n	8002170 <UART_SetConfig+0xf8>
 8002134:	d823      	bhi.n	800217e <UART_SetConfig+0x106>
 8002136:	2b02      	cmp	r3, #2
 8002138:	d00c      	beq.n	8002154 <UART_SetConfig+0xdc>
 800213a:	d820      	bhi.n	800217e <UART_SetConfig+0x106>
 800213c:	2b00      	cmp	r3, #0
 800213e:	d002      	beq.n	8002146 <UART_SetConfig+0xce>
 8002140:	2b01      	cmp	r3, #1
 8002142:	d00e      	beq.n	8002162 <UART_SetConfig+0xea>
 8002144:	e01b      	b.n	800217e <UART_SetConfig+0x106>
 8002146:	231b      	movs	r3, #27
 8002148:	2220      	movs	r2, #32
 800214a:	189b      	adds	r3, r3, r2
 800214c:	19db      	adds	r3, r3, r7
 800214e:	2200      	movs	r2, #0
 8002150:	701a      	strb	r2, [r3, #0]
 8002152:	e0b4      	b.n	80022be <UART_SetConfig+0x246>
 8002154:	231b      	movs	r3, #27
 8002156:	2220      	movs	r2, #32
 8002158:	189b      	adds	r3, r3, r2
 800215a:	19db      	adds	r3, r3, r7
 800215c:	2202      	movs	r2, #2
 800215e:	701a      	strb	r2, [r3, #0]
 8002160:	e0ad      	b.n	80022be <UART_SetConfig+0x246>
 8002162:	231b      	movs	r3, #27
 8002164:	2220      	movs	r2, #32
 8002166:	189b      	adds	r3, r3, r2
 8002168:	19db      	adds	r3, r3, r7
 800216a:	2204      	movs	r2, #4
 800216c:	701a      	strb	r2, [r3, #0]
 800216e:	e0a6      	b.n	80022be <UART_SetConfig+0x246>
 8002170:	231b      	movs	r3, #27
 8002172:	2220      	movs	r2, #32
 8002174:	189b      	adds	r3, r3, r2
 8002176:	19db      	adds	r3, r3, r7
 8002178:	2208      	movs	r2, #8
 800217a:	701a      	strb	r2, [r3, #0]
 800217c:	e09f      	b.n	80022be <UART_SetConfig+0x246>
 800217e:	231b      	movs	r3, #27
 8002180:	2220      	movs	r2, #32
 8002182:	189b      	adds	r3, r3, r2
 8002184:	19db      	adds	r3, r3, r7
 8002186:	2210      	movs	r2, #16
 8002188:	701a      	strb	r2, [r3, #0]
 800218a:	e098      	b.n	80022be <UART_SetConfig+0x246>
 800218c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a7b      	ldr	r2, [pc, #492]	@ (8002380 <UART_SetConfig+0x308>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d131      	bne.n	80021fa <UART_SetConfig+0x182>
 8002196:	4b79      	ldr	r3, [pc, #484]	@ (800237c <UART_SetConfig+0x304>)
 8002198:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800219a:	220c      	movs	r2, #12
 800219c:	4013      	ands	r3, r2
 800219e:	2b0c      	cmp	r3, #12
 80021a0:	d01d      	beq.n	80021de <UART_SetConfig+0x166>
 80021a2:	d823      	bhi.n	80021ec <UART_SetConfig+0x174>
 80021a4:	2b08      	cmp	r3, #8
 80021a6:	d00c      	beq.n	80021c2 <UART_SetConfig+0x14a>
 80021a8:	d820      	bhi.n	80021ec <UART_SetConfig+0x174>
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d002      	beq.n	80021b4 <UART_SetConfig+0x13c>
 80021ae:	2b04      	cmp	r3, #4
 80021b0:	d00e      	beq.n	80021d0 <UART_SetConfig+0x158>
 80021b2:	e01b      	b.n	80021ec <UART_SetConfig+0x174>
 80021b4:	231b      	movs	r3, #27
 80021b6:	2220      	movs	r2, #32
 80021b8:	189b      	adds	r3, r3, r2
 80021ba:	19db      	adds	r3, r3, r7
 80021bc:	2200      	movs	r2, #0
 80021be:	701a      	strb	r2, [r3, #0]
 80021c0:	e07d      	b.n	80022be <UART_SetConfig+0x246>
 80021c2:	231b      	movs	r3, #27
 80021c4:	2220      	movs	r2, #32
 80021c6:	189b      	adds	r3, r3, r2
 80021c8:	19db      	adds	r3, r3, r7
 80021ca:	2202      	movs	r2, #2
 80021cc:	701a      	strb	r2, [r3, #0]
 80021ce:	e076      	b.n	80022be <UART_SetConfig+0x246>
 80021d0:	231b      	movs	r3, #27
 80021d2:	2220      	movs	r2, #32
 80021d4:	189b      	adds	r3, r3, r2
 80021d6:	19db      	adds	r3, r3, r7
 80021d8:	2204      	movs	r2, #4
 80021da:	701a      	strb	r2, [r3, #0]
 80021dc:	e06f      	b.n	80022be <UART_SetConfig+0x246>
 80021de:	231b      	movs	r3, #27
 80021e0:	2220      	movs	r2, #32
 80021e2:	189b      	adds	r3, r3, r2
 80021e4:	19db      	adds	r3, r3, r7
 80021e6:	2208      	movs	r2, #8
 80021e8:	701a      	strb	r2, [r3, #0]
 80021ea:	e068      	b.n	80022be <UART_SetConfig+0x246>
 80021ec:	231b      	movs	r3, #27
 80021ee:	2220      	movs	r2, #32
 80021f0:	189b      	adds	r3, r3, r2
 80021f2:	19db      	adds	r3, r3, r7
 80021f4:	2210      	movs	r2, #16
 80021f6:	701a      	strb	r2, [r3, #0]
 80021f8:	e061      	b.n	80022be <UART_SetConfig+0x246>
 80021fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a61      	ldr	r2, [pc, #388]	@ (8002384 <UART_SetConfig+0x30c>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d106      	bne.n	8002212 <UART_SetConfig+0x19a>
 8002204:	231b      	movs	r3, #27
 8002206:	2220      	movs	r2, #32
 8002208:	189b      	adds	r3, r3, r2
 800220a:	19db      	adds	r3, r3, r7
 800220c:	2200      	movs	r2, #0
 800220e:	701a      	strb	r2, [r3, #0]
 8002210:	e055      	b.n	80022be <UART_SetConfig+0x246>
 8002212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a5c      	ldr	r2, [pc, #368]	@ (8002388 <UART_SetConfig+0x310>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d106      	bne.n	800222a <UART_SetConfig+0x1b2>
 800221c:	231b      	movs	r3, #27
 800221e:	2220      	movs	r2, #32
 8002220:	189b      	adds	r3, r3, r2
 8002222:	19db      	adds	r3, r3, r7
 8002224:	2200      	movs	r2, #0
 8002226:	701a      	strb	r2, [r3, #0]
 8002228:	e049      	b.n	80022be <UART_SetConfig+0x246>
 800222a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a50      	ldr	r2, [pc, #320]	@ (8002370 <UART_SetConfig+0x2f8>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d13e      	bne.n	80022b2 <UART_SetConfig+0x23a>
 8002234:	4b51      	ldr	r3, [pc, #324]	@ (800237c <UART_SetConfig+0x304>)
 8002236:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002238:	23c0      	movs	r3, #192	@ 0xc0
 800223a:	011b      	lsls	r3, r3, #4
 800223c:	4013      	ands	r3, r2
 800223e:	22c0      	movs	r2, #192	@ 0xc0
 8002240:	0112      	lsls	r2, r2, #4
 8002242:	4293      	cmp	r3, r2
 8002244:	d027      	beq.n	8002296 <UART_SetConfig+0x21e>
 8002246:	22c0      	movs	r2, #192	@ 0xc0
 8002248:	0112      	lsls	r2, r2, #4
 800224a:	4293      	cmp	r3, r2
 800224c:	d82a      	bhi.n	80022a4 <UART_SetConfig+0x22c>
 800224e:	2280      	movs	r2, #128	@ 0x80
 8002250:	0112      	lsls	r2, r2, #4
 8002252:	4293      	cmp	r3, r2
 8002254:	d011      	beq.n	800227a <UART_SetConfig+0x202>
 8002256:	2280      	movs	r2, #128	@ 0x80
 8002258:	0112      	lsls	r2, r2, #4
 800225a:	4293      	cmp	r3, r2
 800225c:	d822      	bhi.n	80022a4 <UART_SetConfig+0x22c>
 800225e:	2b00      	cmp	r3, #0
 8002260:	d004      	beq.n	800226c <UART_SetConfig+0x1f4>
 8002262:	2280      	movs	r2, #128	@ 0x80
 8002264:	00d2      	lsls	r2, r2, #3
 8002266:	4293      	cmp	r3, r2
 8002268:	d00e      	beq.n	8002288 <UART_SetConfig+0x210>
 800226a:	e01b      	b.n	80022a4 <UART_SetConfig+0x22c>
 800226c:	231b      	movs	r3, #27
 800226e:	2220      	movs	r2, #32
 8002270:	189b      	adds	r3, r3, r2
 8002272:	19db      	adds	r3, r3, r7
 8002274:	2200      	movs	r2, #0
 8002276:	701a      	strb	r2, [r3, #0]
 8002278:	e021      	b.n	80022be <UART_SetConfig+0x246>
 800227a:	231b      	movs	r3, #27
 800227c:	2220      	movs	r2, #32
 800227e:	189b      	adds	r3, r3, r2
 8002280:	19db      	adds	r3, r3, r7
 8002282:	2202      	movs	r2, #2
 8002284:	701a      	strb	r2, [r3, #0]
 8002286:	e01a      	b.n	80022be <UART_SetConfig+0x246>
 8002288:	231b      	movs	r3, #27
 800228a:	2220      	movs	r2, #32
 800228c:	189b      	adds	r3, r3, r2
 800228e:	19db      	adds	r3, r3, r7
 8002290:	2204      	movs	r2, #4
 8002292:	701a      	strb	r2, [r3, #0]
 8002294:	e013      	b.n	80022be <UART_SetConfig+0x246>
 8002296:	231b      	movs	r3, #27
 8002298:	2220      	movs	r2, #32
 800229a:	189b      	adds	r3, r3, r2
 800229c:	19db      	adds	r3, r3, r7
 800229e:	2208      	movs	r2, #8
 80022a0:	701a      	strb	r2, [r3, #0]
 80022a2:	e00c      	b.n	80022be <UART_SetConfig+0x246>
 80022a4:	231b      	movs	r3, #27
 80022a6:	2220      	movs	r2, #32
 80022a8:	189b      	adds	r3, r3, r2
 80022aa:	19db      	adds	r3, r3, r7
 80022ac:	2210      	movs	r2, #16
 80022ae:	701a      	strb	r2, [r3, #0]
 80022b0:	e005      	b.n	80022be <UART_SetConfig+0x246>
 80022b2:	231b      	movs	r3, #27
 80022b4:	2220      	movs	r2, #32
 80022b6:	189b      	adds	r3, r3, r2
 80022b8:	19db      	adds	r3, r3, r7
 80022ba:	2210      	movs	r2, #16
 80022bc:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80022be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a2b      	ldr	r2, [pc, #172]	@ (8002370 <UART_SetConfig+0x2f8>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d000      	beq.n	80022ca <UART_SetConfig+0x252>
 80022c8:	e0a9      	b.n	800241e <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80022ca:	231b      	movs	r3, #27
 80022cc:	2220      	movs	r2, #32
 80022ce:	189b      	adds	r3, r3, r2
 80022d0:	19db      	adds	r3, r3, r7
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	2b08      	cmp	r3, #8
 80022d6:	d015      	beq.n	8002304 <UART_SetConfig+0x28c>
 80022d8:	dc18      	bgt.n	800230c <UART_SetConfig+0x294>
 80022da:	2b04      	cmp	r3, #4
 80022dc:	d00d      	beq.n	80022fa <UART_SetConfig+0x282>
 80022de:	dc15      	bgt.n	800230c <UART_SetConfig+0x294>
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d002      	beq.n	80022ea <UART_SetConfig+0x272>
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d005      	beq.n	80022f4 <UART_SetConfig+0x27c>
 80022e8:	e010      	b.n	800230c <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80022ea:	f7ff fbfd 	bl	8001ae8 <HAL_RCC_GetPCLK1Freq>
 80022ee:	0003      	movs	r3, r0
 80022f0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80022f2:	e014      	b.n	800231e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80022f4:	4b25      	ldr	r3, [pc, #148]	@ (800238c <UART_SetConfig+0x314>)
 80022f6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80022f8:	e011      	b.n	800231e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80022fa:	f7ff fb69 	bl	80019d0 <HAL_RCC_GetSysClockFreq>
 80022fe:	0003      	movs	r3, r0
 8002300:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002302:	e00c      	b.n	800231e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002304:	2380      	movs	r3, #128	@ 0x80
 8002306:	021b      	lsls	r3, r3, #8
 8002308:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800230a:	e008      	b.n	800231e <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 800230c:	2300      	movs	r3, #0
 800230e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002310:	231a      	movs	r3, #26
 8002312:	2220      	movs	r2, #32
 8002314:	189b      	adds	r3, r3, r2
 8002316:	19db      	adds	r3, r3, r7
 8002318:	2201      	movs	r2, #1
 800231a:	701a      	strb	r2, [r3, #0]
        break;
 800231c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800231e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002320:	2b00      	cmp	r3, #0
 8002322:	d100      	bne.n	8002326 <UART_SetConfig+0x2ae>
 8002324:	e14b      	b.n	80025be <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002328:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800232a:	4b19      	ldr	r3, [pc, #100]	@ (8002390 <UART_SetConfig+0x318>)
 800232c:	0052      	lsls	r2, r2, #1
 800232e:	5ad3      	ldrh	r3, [r2, r3]
 8002330:	0019      	movs	r1, r3
 8002332:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002334:	f7fd fef0 	bl	8000118 <__udivsi3>
 8002338:	0003      	movs	r3, r0
 800233a:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800233c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800233e:	685a      	ldr	r2, [r3, #4]
 8002340:	0013      	movs	r3, r2
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	189b      	adds	r3, r3, r2
 8002346:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002348:	429a      	cmp	r2, r3
 800234a:	d305      	bcc.n	8002358 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800234c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002352:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002354:	429a      	cmp	r2, r3
 8002356:	d91d      	bls.n	8002394 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8002358:	231a      	movs	r3, #26
 800235a:	2220      	movs	r2, #32
 800235c:	189b      	adds	r3, r3, r2
 800235e:	19db      	adds	r3, r3, r7
 8002360:	2201      	movs	r2, #1
 8002362:	701a      	strb	r2, [r3, #0]
 8002364:	e12b      	b.n	80025be <UART_SetConfig+0x546>
 8002366:	46c0      	nop			@ (mov r8, r8)
 8002368:	cfff69f3 	.word	0xcfff69f3
 800236c:	ffffcfff 	.word	0xffffcfff
 8002370:	40008000 	.word	0x40008000
 8002374:	11fff4ff 	.word	0x11fff4ff
 8002378:	40013800 	.word	0x40013800
 800237c:	40021000 	.word	0x40021000
 8002380:	40004400 	.word	0x40004400
 8002384:	40004800 	.word	0x40004800
 8002388:	40004c00 	.word	0x40004c00
 800238c:	00f42400 	.word	0x00f42400
 8002390:	08003be0 	.word	0x08003be0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002394:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002396:	61bb      	str	r3, [r7, #24]
 8002398:	2300      	movs	r3, #0
 800239a:	61fb      	str	r3, [r7, #28]
 800239c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800239e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80023a0:	4b92      	ldr	r3, [pc, #584]	@ (80025ec <UART_SetConfig+0x574>)
 80023a2:	0052      	lsls	r2, r2, #1
 80023a4:	5ad3      	ldrh	r3, [r2, r3]
 80023a6:	613b      	str	r3, [r7, #16]
 80023a8:	2300      	movs	r3, #0
 80023aa:	617b      	str	r3, [r7, #20]
 80023ac:	693a      	ldr	r2, [r7, #16]
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	69b8      	ldr	r0, [r7, #24]
 80023b2:	69f9      	ldr	r1, [r7, #28]
 80023b4:	f7fe f826 	bl	8000404 <__aeabi_uldivmod>
 80023b8:	0002      	movs	r2, r0
 80023ba:	000b      	movs	r3, r1
 80023bc:	0e11      	lsrs	r1, r2, #24
 80023be:	021d      	lsls	r5, r3, #8
 80023c0:	430d      	orrs	r5, r1
 80023c2:	0214      	lsls	r4, r2, #8
 80023c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	085b      	lsrs	r3, r3, #1
 80023ca:	60bb      	str	r3, [r7, #8]
 80023cc:	2300      	movs	r3, #0
 80023ce:	60fb      	str	r3, [r7, #12]
 80023d0:	68b8      	ldr	r0, [r7, #8]
 80023d2:	68f9      	ldr	r1, [r7, #12]
 80023d4:	1900      	adds	r0, r0, r4
 80023d6:	4169      	adcs	r1, r5
 80023d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	603b      	str	r3, [r7, #0]
 80023de:	2300      	movs	r3, #0
 80023e0:	607b      	str	r3, [r7, #4]
 80023e2:	683a      	ldr	r2, [r7, #0]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f7fe f80d 	bl	8000404 <__aeabi_uldivmod>
 80023ea:	0002      	movs	r2, r0
 80023ec:	000b      	movs	r3, r1
 80023ee:	0013      	movs	r3, r2
 80023f0:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80023f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80023f4:	23c0      	movs	r3, #192	@ 0xc0
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d309      	bcc.n	8002410 <UART_SetConfig+0x398>
 80023fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80023fe:	2380      	movs	r3, #128	@ 0x80
 8002400:	035b      	lsls	r3, r3, #13
 8002402:	429a      	cmp	r2, r3
 8002404:	d204      	bcs.n	8002410 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8002406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800240c:	60da      	str	r2, [r3, #12]
 800240e:	e0d6      	b.n	80025be <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8002410:	231a      	movs	r3, #26
 8002412:	2220      	movs	r2, #32
 8002414:	189b      	adds	r3, r3, r2
 8002416:	19db      	adds	r3, r3, r7
 8002418:	2201      	movs	r2, #1
 800241a:	701a      	strb	r2, [r3, #0]
 800241c:	e0cf      	b.n	80025be <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800241e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002420:	69da      	ldr	r2, [r3, #28]
 8002422:	2380      	movs	r3, #128	@ 0x80
 8002424:	021b      	lsls	r3, r3, #8
 8002426:	429a      	cmp	r2, r3
 8002428:	d000      	beq.n	800242c <UART_SetConfig+0x3b4>
 800242a:	e070      	b.n	800250e <UART_SetConfig+0x496>
  {
    switch (clocksource)
 800242c:	231b      	movs	r3, #27
 800242e:	2220      	movs	r2, #32
 8002430:	189b      	adds	r3, r3, r2
 8002432:	19db      	adds	r3, r3, r7
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	2b08      	cmp	r3, #8
 8002438:	d015      	beq.n	8002466 <UART_SetConfig+0x3ee>
 800243a:	dc18      	bgt.n	800246e <UART_SetConfig+0x3f6>
 800243c:	2b04      	cmp	r3, #4
 800243e:	d00d      	beq.n	800245c <UART_SetConfig+0x3e4>
 8002440:	dc15      	bgt.n	800246e <UART_SetConfig+0x3f6>
 8002442:	2b00      	cmp	r3, #0
 8002444:	d002      	beq.n	800244c <UART_SetConfig+0x3d4>
 8002446:	2b02      	cmp	r3, #2
 8002448:	d005      	beq.n	8002456 <UART_SetConfig+0x3de>
 800244a:	e010      	b.n	800246e <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800244c:	f7ff fb4c 	bl	8001ae8 <HAL_RCC_GetPCLK1Freq>
 8002450:	0003      	movs	r3, r0
 8002452:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002454:	e014      	b.n	8002480 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002456:	4b66      	ldr	r3, [pc, #408]	@ (80025f0 <UART_SetConfig+0x578>)
 8002458:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800245a:	e011      	b.n	8002480 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800245c:	f7ff fab8 	bl	80019d0 <HAL_RCC_GetSysClockFreq>
 8002460:	0003      	movs	r3, r0
 8002462:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002464:	e00c      	b.n	8002480 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002466:	2380      	movs	r3, #128	@ 0x80
 8002468:	021b      	lsls	r3, r3, #8
 800246a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800246c:	e008      	b.n	8002480 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800246e:	2300      	movs	r3, #0
 8002470:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002472:	231a      	movs	r3, #26
 8002474:	2220      	movs	r2, #32
 8002476:	189b      	adds	r3, r3, r2
 8002478:	19db      	adds	r3, r3, r7
 800247a:	2201      	movs	r2, #1
 800247c:	701a      	strb	r2, [r3, #0]
        break;
 800247e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002480:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002482:	2b00      	cmp	r3, #0
 8002484:	d100      	bne.n	8002488 <UART_SetConfig+0x410>
 8002486:	e09a      	b.n	80025be <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800248a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800248c:	4b57      	ldr	r3, [pc, #348]	@ (80025ec <UART_SetConfig+0x574>)
 800248e:	0052      	lsls	r2, r2, #1
 8002490:	5ad3      	ldrh	r3, [r2, r3]
 8002492:	0019      	movs	r1, r3
 8002494:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002496:	f7fd fe3f 	bl	8000118 <__udivsi3>
 800249a:	0003      	movs	r3, r0
 800249c:	005a      	lsls	r2, r3, #1
 800249e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	085b      	lsrs	r3, r3, #1
 80024a4:	18d2      	adds	r2, r2, r3
 80024a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	0019      	movs	r1, r3
 80024ac:	0010      	movs	r0, r2
 80024ae:	f7fd fe33 	bl	8000118 <__udivsi3>
 80024b2:	0003      	movs	r3, r0
 80024b4:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80024b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024b8:	2b0f      	cmp	r3, #15
 80024ba:	d921      	bls.n	8002500 <UART_SetConfig+0x488>
 80024bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80024be:	2380      	movs	r3, #128	@ 0x80
 80024c0:	025b      	lsls	r3, r3, #9
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d21c      	bcs.n	8002500 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80024c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024c8:	b29a      	uxth	r2, r3
 80024ca:	200e      	movs	r0, #14
 80024cc:	2420      	movs	r4, #32
 80024ce:	1903      	adds	r3, r0, r4
 80024d0:	19db      	adds	r3, r3, r7
 80024d2:	210f      	movs	r1, #15
 80024d4:	438a      	bics	r2, r1
 80024d6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80024d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024da:	085b      	lsrs	r3, r3, #1
 80024dc:	b29b      	uxth	r3, r3
 80024de:	2207      	movs	r2, #7
 80024e0:	4013      	ands	r3, r2
 80024e2:	b299      	uxth	r1, r3
 80024e4:	1903      	adds	r3, r0, r4
 80024e6:	19db      	adds	r3, r3, r7
 80024e8:	1902      	adds	r2, r0, r4
 80024ea:	19d2      	adds	r2, r2, r7
 80024ec:	8812      	ldrh	r2, [r2, #0]
 80024ee:	430a      	orrs	r2, r1
 80024f0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80024f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	1902      	adds	r2, r0, r4
 80024f8:	19d2      	adds	r2, r2, r7
 80024fa:	8812      	ldrh	r2, [r2, #0]
 80024fc:	60da      	str	r2, [r3, #12]
 80024fe:	e05e      	b.n	80025be <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002500:	231a      	movs	r3, #26
 8002502:	2220      	movs	r2, #32
 8002504:	189b      	adds	r3, r3, r2
 8002506:	19db      	adds	r3, r3, r7
 8002508:	2201      	movs	r2, #1
 800250a:	701a      	strb	r2, [r3, #0]
 800250c:	e057      	b.n	80025be <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 800250e:	231b      	movs	r3, #27
 8002510:	2220      	movs	r2, #32
 8002512:	189b      	adds	r3, r3, r2
 8002514:	19db      	adds	r3, r3, r7
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	2b08      	cmp	r3, #8
 800251a:	d015      	beq.n	8002548 <UART_SetConfig+0x4d0>
 800251c:	dc18      	bgt.n	8002550 <UART_SetConfig+0x4d8>
 800251e:	2b04      	cmp	r3, #4
 8002520:	d00d      	beq.n	800253e <UART_SetConfig+0x4c6>
 8002522:	dc15      	bgt.n	8002550 <UART_SetConfig+0x4d8>
 8002524:	2b00      	cmp	r3, #0
 8002526:	d002      	beq.n	800252e <UART_SetConfig+0x4b6>
 8002528:	2b02      	cmp	r3, #2
 800252a:	d005      	beq.n	8002538 <UART_SetConfig+0x4c0>
 800252c:	e010      	b.n	8002550 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800252e:	f7ff fadb 	bl	8001ae8 <HAL_RCC_GetPCLK1Freq>
 8002532:	0003      	movs	r3, r0
 8002534:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002536:	e014      	b.n	8002562 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002538:	4b2d      	ldr	r3, [pc, #180]	@ (80025f0 <UART_SetConfig+0x578>)
 800253a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800253c:	e011      	b.n	8002562 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800253e:	f7ff fa47 	bl	80019d0 <HAL_RCC_GetSysClockFreq>
 8002542:	0003      	movs	r3, r0
 8002544:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002546:	e00c      	b.n	8002562 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002548:	2380      	movs	r3, #128	@ 0x80
 800254a:	021b      	lsls	r3, r3, #8
 800254c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800254e:	e008      	b.n	8002562 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8002550:	2300      	movs	r3, #0
 8002552:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002554:	231a      	movs	r3, #26
 8002556:	2220      	movs	r2, #32
 8002558:	189b      	adds	r3, r3, r2
 800255a:	19db      	adds	r3, r3, r7
 800255c:	2201      	movs	r2, #1
 800255e:	701a      	strb	r2, [r3, #0]
        break;
 8002560:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002562:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002564:	2b00      	cmp	r3, #0
 8002566:	d02a      	beq.n	80025be <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800256a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800256c:	4b1f      	ldr	r3, [pc, #124]	@ (80025ec <UART_SetConfig+0x574>)
 800256e:	0052      	lsls	r2, r2, #1
 8002570:	5ad3      	ldrh	r3, [r2, r3]
 8002572:	0019      	movs	r1, r3
 8002574:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002576:	f7fd fdcf 	bl	8000118 <__udivsi3>
 800257a:	0003      	movs	r3, r0
 800257c:	001a      	movs	r2, r3
 800257e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	085b      	lsrs	r3, r3, #1
 8002584:	18d2      	adds	r2, r2, r3
 8002586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	0019      	movs	r1, r3
 800258c:	0010      	movs	r0, r2
 800258e:	f7fd fdc3 	bl	8000118 <__udivsi3>
 8002592:	0003      	movs	r3, r0
 8002594:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002598:	2b0f      	cmp	r3, #15
 800259a:	d90a      	bls.n	80025b2 <UART_SetConfig+0x53a>
 800259c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800259e:	2380      	movs	r3, #128	@ 0x80
 80025a0:	025b      	lsls	r3, r3, #9
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d205      	bcs.n	80025b2 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80025a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025a8:	b29a      	uxth	r2, r3
 80025aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	60da      	str	r2, [r3, #12]
 80025b0:	e005      	b.n	80025be <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80025b2:	231a      	movs	r3, #26
 80025b4:	2220      	movs	r2, #32
 80025b6:	189b      	adds	r3, r3, r2
 80025b8:	19db      	adds	r3, r3, r7
 80025ba:	2201      	movs	r2, #1
 80025bc:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80025be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c0:	226a      	movs	r2, #106	@ 0x6a
 80025c2:	2101      	movs	r1, #1
 80025c4:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80025c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c8:	2268      	movs	r2, #104	@ 0x68
 80025ca:	2101      	movs	r1, #1
 80025cc:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80025ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d0:	2200      	movs	r2, #0
 80025d2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80025d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d6:	2200      	movs	r2, #0
 80025d8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80025da:	231a      	movs	r3, #26
 80025dc:	2220      	movs	r2, #32
 80025de:	189b      	adds	r3, r3, r2
 80025e0:	19db      	adds	r3, r3, r7
 80025e2:	781b      	ldrb	r3, [r3, #0]
}
 80025e4:	0018      	movs	r0, r3
 80025e6:	46bd      	mov	sp, r7
 80025e8:	b010      	add	sp, #64	@ 0x40
 80025ea:	bdb0      	pop	{r4, r5, r7, pc}
 80025ec:	08003be0 	.word	0x08003be0
 80025f0:	00f42400 	.word	0x00f42400

080025f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002600:	2208      	movs	r2, #8
 8002602:	4013      	ands	r3, r2
 8002604:	d00b      	beq.n	800261e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	4a4a      	ldr	r2, [pc, #296]	@ (8002738 <UART_AdvFeatureConfig+0x144>)
 800260e:	4013      	ands	r3, r2
 8002610:	0019      	movs	r1, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	430a      	orrs	r2, r1
 800261c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002622:	2201      	movs	r2, #1
 8002624:	4013      	ands	r3, r2
 8002626:	d00b      	beq.n	8002640 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	4a43      	ldr	r2, [pc, #268]	@ (800273c <UART_AdvFeatureConfig+0x148>)
 8002630:	4013      	ands	r3, r2
 8002632:	0019      	movs	r1, r3
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	430a      	orrs	r2, r1
 800263e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002644:	2202      	movs	r2, #2
 8002646:	4013      	ands	r3, r2
 8002648:	d00b      	beq.n	8002662 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	4a3b      	ldr	r2, [pc, #236]	@ (8002740 <UART_AdvFeatureConfig+0x14c>)
 8002652:	4013      	ands	r3, r2
 8002654:	0019      	movs	r1, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	430a      	orrs	r2, r1
 8002660:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002666:	2204      	movs	r2, #4
 8002668:	4013      	ands	r3, r2
 800266a:	d00b      	beq.n	8002684 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	4a34      	ldr	r2, [pc, #208]	@ (8002744 <UART_AdvFeatureConfig+0x150>)
 8002674:	4013      	ands	r3, r2
 8002676:	0019      	movs	r1, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	430a      	orrs	r2, r1
 8002682:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002688:	2210      	movs	r2, #16
 800268a:	4013      	ands	r3, r2
 800268c:	d00b      	beq.n	80026a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	4a2c      	ldr	r2, [pc, #176]	@ (8002748 <UART_AdvFeatureConfig+0x154>)
 8002696:	4013      	ands	r3, r2
 8002698:	0019      	movs	r1, r3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	430a      	orrs	r2, r1
 80026a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026aa:	2220      	movs	r2, #32
 80026ac:	4013      	ands	r3, r2
 80026ae:	d00b      	beq.n	80026c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	4a25      	ldr	r2, [pc, #148]	@ (800274c <UART_AdvFeatureConfig+0x158>)
 80026b8:	4013      	ands	r3, r2
 80026ba:	0019      	movs	r1, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	430a      	orrs	r2, r1
 80026c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026cc:	2240      	movs	r2, #64	@ 0x40
 80026ce:	4013      	ands	r3, r2
 80026d0:	d01d      	beq.n	800270e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	4a1d      	ldr	r2, [pc, #116]	@ (8002750 <UART_AdvFeatureConfig+0x15c>)
 80026da:	4013      	ands	r3, r2
 80026dc:	0019      	movs	r1, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	430a      	orrs	r2, r1
 80026e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80026ee:	2380      	movs	r3, #128	@ 0x80
 80026f0:	035b      	lsls	r3, r3, #13
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d10b      	bne.n	800270e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	4a15      	ldr	r2, [pc, #84]	@ (8002754 <UART_AdvFeatureConfig+0x160>)
 80026fe:	4013      	ands	r3, r2
 8002700:	0019      	movs	r1, r3
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	430a      	orrs	r2, r1
 800270c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002712:	2280      	movs	r2, #128	@ 0x80
 8002714:	4013      	ands	r3, r2
 8002716:	d00b      	beq.n	8002730 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	4a0e      	ldr	r2, [pc, #56]	@ (8002758 <UART_AdvFeatureConfig+0x164>)
 8002720:	4013      	ands	r3, r2
 8002722:	0019      	movs	r1, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	430a      	orrs	r2, r1
 800272e:	605a      	str	r2, [r3, #4]
  }
}
 8002730:	46c0      	nop			@ (mov r8, r8)
 8002732:	46bd      	mov	sp, r7
 8002734:	b002      	add	sp, #8
 8002736:	bd80      	pop	{r7, pc}
 8002738:	ffff7fff 	.word	0xffff7fff
 800273c:	fffdffff 	.word	0xfffdffff
 8002740:	fffeffff 	.word	0xfffeffff
 8002744:	fffbffff 	.word	0xfffbffff
 8002748:	ffffefff 	.word	0xffffefff
 800274c:	ffffdfff 	.word	0xffffdfff
 8002750:	ffefffff 	.word	0xffefffff
 8002754:	ff9fffff 	.word	0xff9fffff
 8002758:	fff7ffff 	.word	0xfff7ffff

0800275c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b092      	sub	sp, #72	@ 0x48
 8002760:	af02      	add	r7, sp, #8
 8002762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2290      	movs	r2, #144	@ 0x90
 8002768:	2100      	movs	r1, #0
 800276a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800276c:	f7fe fa5e 	bl	8000c2c <HAL_GetTick>
 8002770:	0003      	movs	r3, r0
 8002772:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	2208      	movs	r2, #8
 800277c:	4013      	ands	r3, r2
 800277e:	2b08      	cmp	r3, #8
 8002780:	d12d      	bne.n	80027de <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002782:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002784:	2280      	movs	r2, #128	@ 0x80
 8002786:	0391      	lsls	r1, r2, #14
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	4a47      	ldr	r2, [pc, #284]	@ (80028a8 <UART_CheckIdleState+0x14c>)
 800278c:	9200      	str	r2, [sp, #0]
 800278e:	2200      	movs	r2, #0
 8002790:	f000 f88e 	bl	80028b0 <UART_WaitOnFlagUntilTimeout>
 8002794:	1e03      	subs	r3, r0, #0
 8002796:	d022      	beq.n	80027de <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002798:	f3ef 8310 	mrs	r3, PRIMASK
 800279c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800279e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80027a0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80027a2:	2301      	movs	r3, #1
 80027a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027a8:	f383 8810 	msr	PRIMASK, r3
}
 80027ac:	46c0      	nop			@ (mov r8, r8)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2180      	movs	r1, #128	@ 0x80
 80027ba:	438a      	bics	r2, r1
 80027bc:	601a      	str	r2, [r3, #0]
 80027be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027c4:	f383 8810 	msr	PRIMASK, r3
}
 80027c8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2288      	movs	r2, #136	@ 0x88
 80027ce:	2120      	movs	r1, #32
 80027d0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2284      	movs	r2, #132	@ 0x84
 80027d6:	2100      	movs	r1, #0
 80027d8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e060      	b.n	80028a0 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2204      	movs	r2, #4
 80027e6:	4013      	ands	r3, r2
 80027e8:	2b04      	cmp	r3, #4
 80027ea:	d146      	bne.n	800287a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80027ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027ee:	2280      	movs	r2, #128	@ 0x80
 80027f0:	03d1      	lsls	r1, r2, #15
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	4a2c      	ldr	r2, [pc, #176]	@ (80028a8 <UART_CheckIdleState+0x14c>)
 80027f6:	9200      	str	r2, [sp, #0]
 80027f8:	2200      	movs	r2, #0
 80027fa:	f000 f859 	bl	80028b0 <UART_WaitOnFlagUntilTimeout>
 80027fe:	1e03      	subs	r3, r0, #0
 8002800:	d03b      	beq.n	800287a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002802:	f3ef 8310 	mrs	r3, PRIMASK
 8002806:	60fb      	str	r3, [r7, #12]
  return(result);
 8002808:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800280a:	637b      	str	r3, [r7, #52]	@ 0x34
 800280c:	2301      	movs	r3, #1
 800280e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	f383 8810 	msr	PRIMASK, r3
}
 8002816:	46c0      	nop			@ (mov r8, r8)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4922      	ldr	r1, [pc, #136]	@ (80028ac <UART_CheckIdleState+0x150>)
 8002824:	400a      	ands	r2, r1
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800282a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	f383 8810 	msr	PRIMASK, r3
}
 8002832:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002834:	f3ef 8310 	mrs	r3, PRIMASK
 8002838:	61bb      	str	r3, [r7, #24]
  return(result);
 800283a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800283c:	633b      	str	r3, [r7, #48]	@ 0x30
 800283e:	2301      	movs	r3, #1
 8002840:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	f383 8810 	msr	PRIMASK, r3
}
 8002848:	46c0      	nop			@ (mov r8, r8)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	689a      	ldr	r2, [r3, #8]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2101      	movs	r1, #1
 8002856:	438a      	bics	r2, r1
 8002858:	609a      	str	r2, [r3, #8]
 800285a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800285c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800285e:	6a3b      	ldr	r3, [r7, #32]
 8002860:	f383 8810 	msr	PRIMASK, r3
}
 8002864:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	228c      	movs	r2, #140	@ 0x8c
 800286a:	2120      	movs	r1, #32
 800286c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2284      	movs	r2, #132	@ 0x84
 8002872:	2100      	movs	r1, #0
 8002874:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e012      	b.n	80028a0 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2288      	movs	r2, #136	@ 0x88
 800287e:	2120      	movs	r1, #32
 8002880:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	228c      	movs	r2, #140	@ 0x8c
 8002886:	2120      	movs	r1, #32
 8002888:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2200      	movs	r2, #0
 800288e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2200      	movs	r2, #0
 8002894:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2284      	movs	r2, #132	@ 0x84
 800289a:	2100      	movs	r1, #0
 800289c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800289e:	2300      	movs	r3, #0
}
 80028a0:	0018      	movs	r0, r3
 80028a2:	46bd      	mov	sp, r7
 80028a4:	b010      	add	sp, #64	@ 0x40
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	01ffffff 	.word	0x01ffffff
 80028ac:	fffffedf 	.word	0xfffffedf

080028b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	603b      	str	r3, [r7, #0]
 80028bc:	1dfb      	adds	r3, r7, #7
 80028be:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028c0:	e051      	b.n	8002966 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	3301      	adds	r3, #1
 80028c6:	d04e      	beq.n	8002966 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028c8:	f7fe f9b0 	bl	8000c2c <HAL_GetTick>
 80028cc:	0002      	movs	r2, r0
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	69ba      	ldr	r2, [r7, #24]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d302      	bcc.n	80028de <UART_WaitOnFlagUntilTimeout+0x2e>
 80028d8:	69bb      	ldr	r3, [r7, #24]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d101      	bne.n	80028e2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e051      	b.n	8002986 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2204      	movs	r2, #4
 80028ea:	4013      	ands	r3, r2
 80028ec:	d03b      	beq.n	8002966 <UART_WaitOnFlagUntilTimeout+0xb6>
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	2b80      	cmp	r3, #128	@ 0x80
 80028f2:	d038      	beq.n	8002966 <UART_WaitOnFlagUntilTimeout+0xb6>
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	2b40      	cmp	r3, #64	@ 0x40
 80028f8:	d035      	beq.n	8002966 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	69db      	ldr	r3, [r3, #28]
 8002900:	2208      	movs	r2, #8
 8002902:	4013      	ands	r3, r2
 8002904:	2b08      	cmp	r3, #8
 8002906:	d111      	bne.n	800292c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	2208      	movs	r2, #8
 800290e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	0018      	movs	r0, r3
 8002914:	f000 f83c 	bl	8002990 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2290      	movs	r2, #144	@ 0x90
 800291c:	2108      	movs	r1, #8
 800291e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2284      	movs	r2, #132	@ 0x84
 8002924:	2100      	movs	r1, #0
 8002926:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e02c      	b.n	8002986 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	69da      	ldr	r2, [r3, #28]
 8002932:	2380      	movs	r3, #128	@ 0x80
 8002934:	011b      	lsls	r3, r3, #4
 8002936:	401a      	ands	r2, r3
 8002938:	2380      	movs	r3, #128	@ 0x80
 800293a:	011b      	lsls	r3, r3, #4
 800293c:	429a      	cmp	r2, r3
 800293e:	d112      	bne.n	8002966 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2280      	movs	r2, #128	@ 0x80
 8002946:	0112      	lsls	r2, r2, #4
 8002948:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	0018      	movs	r0, r3
 800294e:	f000 f81f 	bl	8002990 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2290      	movs	r2, #144	@ 0x90
 8002956:	2120      	movs	r1, #32
 8002958:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	2284      	movs	r2, #132	@ 0x84
 800295e:	2100      	movs	r1, #0
 8002960:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002962:	2303      	movs	r3, #3
 8002964:	e00f      	b.n	8002986 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	69db      	ldr	r3, [r3, #28]
 800296c:	68ba      	ldr	r2, [r7, #8]
 800296e:	4013      	ands	r3, r2
 8002970:	68ba      	ldr	r2, [r7, #8]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	425a      	negs	r2, r3
 8002976:	4153      	adcs	r3, r2
 8002978:	b2db      	uxtb	r3, r3
 800297a:	001a      	movs	r2, r3
 800297c:	1dfb      	adds	r3, r7, #7
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	429a      	cmp	r2, r3
 8002982:	d09e      	beq.n	80028c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002984:	2300      	movs	r3, #0
}
 8002986:	0018      	movs	r0, r3
 8002988:	46bd      	mov	sp, r7
 800298a:	b004      	add	sp, #16
 800298c:	bd80      	pop	{r7, pc}
	...

08002990 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b08e      	sub	sp, #56	@ 0x38
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002998:	f3ef 8310 	mrs	r3, PRIMASK
 800299c:	617b      	str	r3, [r7, #20]
  return(result);
 800299e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80029a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80029a2:	2301      	movs	r3, #1
 80029a4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	f383 8810 	msr	PRIMASK, r3
}
 80029ac:	46c0      	nop			@ (mov r8, r8)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4926      	ldr	r1, [pc, #152]	@ (8002a54 <UART_EndRxTransfer+0xc4>)
 80029ba:	400a      	ands	r2, r1
 80029bc:	601a      	str	r2, [r3, #0]
 80029be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029c0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	f383 8810 	msr	PRIMASK, r3
}
 80029c8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029ca:	f3ef 8310 	mrs	r3, PRIMASK
 80029ce:	623b      	str	r3, [r7, #32]
  return(result);
 80029d0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80029d2:	633b      	str	r3, [r7, #48]	@ 0x30
 80029d4:	2301      	movs	r3, #1
 80029d6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029da:	f383 8810 	msr	PRIMASK, r3
}
 80029de:	46c0      	nop			@ (mov r8, r8)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	689a      	ldr	r2, [r3, #8]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	491b      	ldr	r1, [pc, #108]	@ (8002a58 <UART_EndRxTransfer+0xc8>)
 80029ec:	400a      	ands	r2, r1
 80029ee:	609a      	str	r2, [r3, #8]
 80029f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029f6:	f383 8810 	msr	PRIMASK, r3
}
 80029fa:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d118      	bne.n	8002a36 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a04:	f3ef 8310 	mrs	r3, PRIMASK
 8002a08:	60bb      	str	r3, [r7, #8]
  return(result);
 8002a0a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a0e:	2301      	movs	r3, #1
 8002a10:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	f383 8810 	msr	PRIMASK, r3
}
 8002a18:	46c0      	nop			@ (mov r8, r8)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2110      	movs	r1, #16
 8002a26:	438a      	bics	r2, r1
 8002a28:	601a      	str	r2, [r3, #0]
 8002a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a2c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	f383 8810 	msr	PRIMASK, r3
}
 8002a34:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	228c      	movs	r2, #140	@ 0x8c
 8002a3a:	2120      	movs	r1, #32
 8002a3c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2200      	movs	r2, #0
 8002a48:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8002a4a:	46c0      	nop			@ (mov r8, r8)
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	b00e      	add	sp, #56	@ 0x38
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	46c0      	nop			@ (mov r8, r8)
 8002a54:	fffffedf 	.word	0xfffffedf
 8002a58:	effffffe 	.word	0xeffffffe

08002a5c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2284      	movs	r2, #132	@ 0x84
 8002a68:	5c9b      	ldrb	r3, [r3, r2]
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d101      	bne.n	8002a72 <HAL_UARTEx_DisableFifoMode+0x16>
 8002a6e:	2302      	movs	r3, #2
 8002a70:	e027      	b.n	8002ac2 <HAL_UARTEx_DisableFifoMode+0x66>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2284      	movs	r2, #132	@ 0x84
 8002a76:	2101      	movs	r1, #1
 8002a78:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2288      	movs	r2, #136	@ 0x88
 8002a7e:	2124      	movs	r1, #36	@ 0x24
 8002a80:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	2101      	movs	r1, #1
 8002a96:	438a      	bics	r2, r1
 8002a98:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	4a0b      	ldr	r2, [pc, #44]	@ (8002acc <HAL_UARTEx_DisableFifoMode+0x70>)
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	68fa      	ldr	r2, [r7, #12]
 8002aae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2288      	movs	r2, #136	@ 0x88
 8002ab4:	2120      	movs	r1, #32
 8002ab6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2284      	movs	r2, #132	@ 0x84
 8002abc:	2100      	movs	r1, #0
 8002abe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	0018      	movs	r0, r3
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	b004      	add	sp, #16
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	46c0      	nop			@ (mov r8, r8)
 8002acc:	dfffffff 	.word	0xdfffffff

08002ad0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2284      	movs	r2, #132	@ 0x84
 8002ade:	5c9b      	ldrb	r3, [r3, r2]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d101      	bne.n	8002ae8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002ae4:	2302      	movs	r3, #2
 8002ae6:	e02e      	b.n	8002b46 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2284      	movs	r2, #132	@ 0x84
 8002aec:	2101      	movs	r1, #1
 8002aee:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2288      	movs	r2, #136	@ 0x88
 8002af4:	2124      	movs	r1, #36	@ 0x24
 8002af6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2101      	movs	r1, #1
 8002b0c:	438a      	bics	r2, r1
 8002b0e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	00db      	lsls	r3, r3, #3
 8002b18:	08d9      	lsrs	r1, r3, #3
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	683a      	ldr	r2, [r7, #0]
 8002b20:	430a      	orrs	r2, r1
 8002b22:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	0018      	movs	r0, r3
 8002b28:	f000 f854 	bl	8002bd4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	68fa      	ldr	r2, [r7, #12]
 8002b32:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2288      	movs	r2, #136	@ 0x88
 8002b38:	2120      	movs	r1, #32
 8002b3a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2284      	movs	r2, #132	@ 0x84
 8002b40:	2100      	movs	r1, #0
 8002b42:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	0018      	movs	r0, r3
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	b004      	add	sp, #16
 8002b4c:	bd80      	pop	{r7, pc}
	...

08002b50 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2284      	movs	r2, #132	@ 0x84
 8002b5e:	5c9b      	ldrb	r3, [r3, r2]
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d101      	bne.n	8002b68 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002b64:	2302      	movs	r3, #2
 8002b66:	e02f      	b.n	8002bc8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2284      	movs	r2, #132	@ 0x84
 8002b6c:	2101      	movs	r1, #1
 8002b6e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2288      	movs	r2, #136	@ 0x88
 8002b74:	2124      	movs	r1, #36	@ 0x24
 8002b76:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	2101      	movs	r1, #1
 8002b8c:	438a      	bics	r2, r1
 8002b8e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	4a0e      	ldr	r2, [pc, #56]	@ (8002bd0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8002b98:	4013      	ands	r3, r2
 8002b9a:	0019      	movs	r1, r3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	683a      	ldr	r2, [r7, #0]
 8002ba2:	430a      	orrs	r2, r1
 8002ba4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	0018      	movs	r0, r3
 8002baa:	f000 f813 	bl	8002bd4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68fa      	ldr	r2, [r7, #12]
 8002bb4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2288      	movs	r2, #136	@ 0x88
 8002bba:	2120      	movs	r1, #32
 8002bbc:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2284      	movs	r2, #132	@ 0x84
 8002bc2:	2100      	movs	r1, #0
 8002bc4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002bc6:	2300      	movs	r3, #0
}
 8002bc8:	0018      	movs	r0, r3
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	b004      	add	sp, #16
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	f1ffffff 	.word	0xf1ffffff

08002bd4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bd6:	b085      	sub	sp, #20
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d108      	bne.n	8002bf6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	226a      	movs	r2, #106	@ 0x6a
 8002be8:	2101      	movs	r1, #1
 8002bea:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2268      	movs	r2, #104	@ 0x68
 8002bf0:	2101      	movs	r1, #1
 8002bf2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002bf4:	e043      	b.n	8002c7e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002bf6:	260f      	movs	r6, #15
 8002bf8:	19bb      	adds	r3, r7, r6
 8002bfa:	2208      	movs	r2, #8
 8002bfc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002bfe:	200e      	movs	r0, #14
 8002c00:	183b      	adds	r3, r7, r0
 8002c02:	2208      	movs	r2, #8
 8002c04:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	0e5b      	lsrs	r3, r3, #25
 8002c0e:	b2da      	uxtb	r2, r3
 8002c10:	240d      	movs	r4, #13
 8002c12:	193b      	adds	r3, r7, r4
 8002c14:	2107      	movs	r1, #7
 8002c16:	400a      	ands	r2, r1
 8002c18:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	0f5b      	lsrs	r3, r3, #29
 8002c22:	b2da      	uxtb	r2, r3
 8002c24:	250c      	movs	r5, #12
 8002c26:	197b      	adds	r3, r7, r5
 8002c28:	2107      	movs	r1, #7
 8002c2a:	400a      	ands	r2, r1
 8002c2c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002c2e:	183b      	adds	r3, r7, r0
 8002c30:	781b      	ldrb	r3, [r3, #0]
 8002c32:	197a      	adds	r2, r7, r5
 8002c34:	7812      	ldrb	r2, [r2, #0]
 8002c36:	4914      	ldr	r1, [pc, #80]	@ (8002c88 <UARTEx_SetNbDataToProcess+0xb4>)
 8002c38:	5c8a      	ldrb	r2, [r1, r2]
 8002c3a:	435a      	muls	r2, r3
 8002c3c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8002c3e:	197b      	adds	r3, r7, r5
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	4a12      	ldr	r2, [pc, #72]	@ (8002c8c <UARTEx_SetNbDataToProcess+0xb8>)
 8002c44:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002c46:	0019      	movs	r1, r3
 8002c48:	f7fd faf0 	bl	800022c <__divsi3>
 8002c4c:	0003      	movs	r3, r0
 8002c4e:	b299      	uxth	r1, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	226a      	movs	r2, #106	@ 0x6a
 8002c54:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002c56:	19bb      	adds	r3, r7, r6
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	193a      	adds	r2, r7, r4
 8002c5c:	7812      	ldrb	r2, [r2, #0]
 8002c5e:	490a      	ldr	r1, [pc, #40]	@ (8002c88 <UARTEx_SetNbDataToProcess+0xb4>)
 8002c60:	5c8a      	ldrb	r2, [r1, r2]
 8002c62:	435a      	muls	r2, r3
 8002c64:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8002c66:	193b      	adds	r3, r7, r4
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	4a08      	ldr	r2, [pc, #32]	@ (8002c8c <UARTEx_SetNbDataToProcess+0xb8>)
 8002c6c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002c6e:	0019      	movs	r1, r3
 8002c70:	f7fd fadc 	bl	800022c <__divsi3>
 8002c74:	0003      	movs	r3, r0
 8002c76:	b299      	uxth	r1, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2268      	movs	r2, #104	@ 0x68
 8002c7c:	5299      	strh	r1, [r3, r2]
}
 8002c7e:	46c0      	nop			@ (mov r8, r8)
 8002c80:	46bd      	mov	sp, r7
 8002c82:	b005      	add	sp, #20
 8002c84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c86:	46c0      	nop			@ (mov r8, r8)
 8002c88:	08003bf8 	.word	0x08003bf8
 8002c8c:	08003c00 	.word	0x08003c00

08002c90 <std>:
 8002c90:	2300      	movs	r3, #0
 8002c92:	b510      	push	{r4, lr}
 8002c94:	0004      	movs	r4, r0
 8002c96:	6003      	str	r3, [r0, #0]
 8002c98:	6043      	str	r3, [r0, #4]
 8002c9a:	6083      	str	r3, [r0, #8]
 8002c9c:	8181      	strh	r1, [r0, #12]
 8002c9e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002ca0:	81c2      	strh	r2, [r0, #14]
 8002ca2:	6103      	str	r3, [r0, #16]
 8002ca4:	6143      	str	r3, [r0, #20]
 8002ca6:	6183      	str	r3, [r0, #24]
 8002ca8:	0019      	movs	r1, r3
 8002caa:	2208      	movs	r2, #8
 8002cac:	305c      	adds	r0, #92	@ 0x5c
 8002cae:	f000 f90f 	bl	8002ed0 <memset>
 8002cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8002ce0 <std+0x50>)
 8002cb4:	6224      	str	r4, [r4, #32]
 8002cb6:	6263      	str	r3, [r4, #36]	@ 0x24
 8002cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8002ce4 <std+0x54>)
 8002cba:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002cbc:	4b0a      	ldr	r3, [pc, #40]	@ (8002ce8 <std+0x58>)
 8002cbe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002cc0:	4b0a      	ldr	r3, [pc, #40]	@ (8002cec <std+0x5c>)
 8002cc2:	6323      	str	r3, [r4, #48]	@ 0x30
 8002cc4:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf0 <std+0x60>)
 8002cc6:	429c      	cmp	r4, r3
 8002cc8:	d005      	beq.n	8002cd6 <std+0x46>
 8002cca:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf4 <std+0x64>)
 8002ccc:	429c      	cmp	r4, r3
 8002cce:	d002      	beq.n	8002cd6 <std+0x46>
 8002cd0:	4b09      	ldr	r3, [pc, #36]	@ (8002cf8 <std+0x68>)
 8002cd2:	429c      	cmp	r4, r3
 8002cd4:	d103      	bne.n	8002cde <std+0x4e>
 8002cd6:	0020      	movs	r0, r4
 8002cd8:	3058      	adds	r0, #88	@ 0x58
 8002cda:	f000 f979 	bl	8002fd0 <__retarget_lock_init_recursive>
 8002cde:	bd10      	pop	{r4, pc}
 8002ce0:	08002e39 	.word	0x08002e39
 8002ce4:	08002e61 	.word	0x08002e61
 8002ce8:	08002e99 	.word	0x08002e99
 8002cec:	08002ec5 	.word	0x08002ec5
 8002cf0:	20000124 	.word	0x20000124
 8002cf4:	2000018c 	.word	0x2000018c
 8002cf8:	200001f4 	.word	0x200001f4

08002cfc <stdio_exit_handler>:
 8002cfc:	b510      	push	{r4, lr}
 8002cfe:	4a03      	ldr	r2, [pc, #12]	@ (8002d0c <stdio_exit_handler+0x10>)
 8002d00:	4903      	ldr	r1, [pc, #12]	@ (8002d10 <stdio_exit_handler+0x14>)
 8002d02:	4804      	ldr	r0, [pc, #16]	@ (8002d14 <stdio_exit_handler+0x18>)
 8002d04:	f000 f86c 	bl	8002de0 <_fwalk_sglue>
 8002d08:	bd10      	pop	{r4, pc}
 8002d0a:	46c0      	nop			@ (mov r8, r8)
 8002d0c:	20000010 	.word	0x20000010
 8002d10:	08003861 	.word	0x08003861
 8002d14:	20000020 	.word	0x20000020

08002d18 <cleanup_stdio>:
 8002d18:	6841      	ldr	r1, [r0, #4]
 8002d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d48 <cleanup_stdio+0x30>)
 8002d1c:	b510      	push	{r4, lr}
 8002d1e:	0004      	movs	r4, r0
 8002d20:	4299      	cmp	r1, r3
 8002d22:	d001      	beq.n	8002d28 <cleanup_stdio+0x10>
 8002d24:	f000 fd9c 	bl	8003860 <_fflush_r>
 8002d28:	68a1      	ldr	r1, [r4, #8]
 8002d2a:	4b08      	ldr	r3, [pc, #32]	@ (8002d4c <cleanup_stdio+0x34>)
 8002d2c:	4299      	cmp	r1, r3
 8002d2e:	d002      	beq.n	8002d36 <cleanup_stdio+0x1e>
 8002d30:	0020      	movs	r0, r4
 8002d32:	f000 fd95 	bl	8003860 <_fflush_r>
 8002d36:	68e1      	ldr	r1, [r4, #12]
 8002d38:	4b05      	ldr	r3, [pc, #20]	@ (8002d50 <cleanup_stdio+0x38>)
 8002d3a:	4299      	cmp	r1, r3
 8002d3c:	d002      	beq.n	8002d44 <cleanup_stdio+0x2c>
 8002d3e:	0020      	movs	r0, r4
 8002d40:	f000 fd8e 	bl	8003860 <_fflush_r>
 8002d44:	bd10      	pop	{r4, pc}
 8002d46:	46c0      	nop			@ (mov r8, r8)
 8002d48:	20000124 	.word	0x20000124
 8002d4c:	2000018c 	.word	0x2000018c
 8002d50:	200001f4 	.word	0x200001f4

08002d54 <global_stdio_init.part.0>:
 8002d54:	b510      	push	{r4, lr}
 8002d56:	4b09      	ldr	r3, [pc, #36]	@ (8002d7c <global_stdio_init.part.0+0x28>)
 8002d58:	4a09      	ldr	r2, [pc, #36]	@ (8002d80 <global_stdio_init.part.0+0x2c>)
 8002d5a:	2104      	movs	r1, #4
 8002d5c:	601a      	str	r2, [r3, #0]
 8002d5e:	4809      	ldr	r0, [pc, #36]	@ (8002d84 <global_stdio_init.part.0+0x30>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	f7ff ff95 	bl	8002c90 <std>
 8002d66:	2201      	movs	r2, #1
 8002d68:	2109      	movs	r1, #9
 8002d6a:	4807      	ldr	r0, [pc, #28]	@ (8002d88 <global_stdio_init.part.0+0x34>)
 8002d6c:	f7ff ff90 	bl	8002c90 <std>
 8002d70:	2202      	movs	r2, #2
 8002d72:	2112      	movs	r1, #18
 8002d74:	4805      	ldr	r0, [pc, #20]	@ (8002d8c <global_stdio_init.part.0+0x38>)
 8002d76:	f7ff ff8b 	bl	8002c90 <std>
 8002d7a:	bd10      	pop	{r4, pc}
 8002d7c:	2000025c 	.word	0x2000025c
 8002d80:	08002cfd 	.word	0x08002cfd
 8002d84:	20000124 	.word	0x20000124
 8002d88:	2000018c 	.word	0x2000018c
 8002d8c:	200001f4 	.word	0x200001f4

08002d90 <__sfp_lock_acquire>:
 8002d90:	b510      	push	{r4, lr}
 8002d92:	4802      	ldr	r0, [pc, #8]	@ (8002d9c <__sfp_lock_acquire+0xc>)
 8002d94:	f000 f91d 	bl	8002fd2 <__retarget_lock_acquire_recursive>
 8002d98:	bd10      	pop	{r4, pc}
 8002d9a:	46c0      	nop			@ (mov r8, r8)
 8002d9c:	20000265 	.word	0x20000265

08002da0 <__sfp_lock_release>:
 8002da0:	b510      	push	{r4, lr}
 8002da2:	4802      	ldr	r0, [pc, #8]	@ (8002dac <__sfp_lock_release+0xc>)
 8002da4:	f000 f916 	bl	8002fd4 <__retarget_lock_release_recursive>
 8002da8:	bd10      	pop	{r4, pc}
 8002daa:	46c0      	nop			@ (mov r8, r8)
 8002dac:	20000265 	.word	0x20000265

08002db0 <__sinit>:
 8002db0:	b510      	push	{r4, lr}
 8002db2:	0004      	movs	r4, r0
 8002db4:	f7ff ffec 	bl	8002d90 <__sfp_lock_acquire>
 8002db8:	6a23      	ldr	r3, [r4, #32]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d002      	beq.n	8002dc4 <__sinit+0x14>
 8002dbe:	f7ff ffef 	bl	8002da0 <__sfp_lock_release>
 8002dc2:	bd10      	pop	{r4, pc}
 8002dc4:	4b04      	ldr	r3, [pc, #16]	@ (8002dd8 <__sinit+0x28>)
 8002dc6:	6223      	str	r3, [r4, #32]
 8002dc8:	4b04      	ldr	r3, [pc, #16]	@ (8002ddc <__sinit+0x2c>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d1f6      	bne.n	8002dbe <__sinit+0xe>
 8002dd0:	f7ff ffc0 	bl	8002d54 <global_stdio_init.part.0>
 8002dd4:	e7f3      	b.n	8002dbe <__sinit+0xe>
 8002dd6:	46c0      	nop			@ (mov r8, r8)
 8002dd8:	08002d19 	.word	0x08002d19
 8002ddc:	2000025c 	.word	0x2000025c

08002de0 <_fwalk_sglue>:
 8002de0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002de2:	0014      	movs	r4, r2
 8002de4:	2600      	movs	r6, #0
 8002de6:	9000      	str	r0, [sp, #0]
 8002de8:	9101      	str	r1, [sp, #4]
 8002dea:	68a5      	ldr	r5, [r4, #8]
 8002dec:	6867      	ldr	r7, [r4, #4]
 8002dee:	3f01      	subs	r7, #1
 8002df0:	d504      	bpl.n	8002dfc <_fwalk_sglue+0x1c>
 8002df2:	6824      	ldr	r4, [r4, #0]
 8002df4:	2c00      	cmp	r4, #0
 8002df6:	d1f8      	bne.n	8002dea <_fwalk_sglue+0xa>
 8002df8:	0030      	movs	r0, r6
 8002dfa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002dfc:	89ab      	ldrh	r3, [r5, #12]
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d908      	bls.n	8002e14 <_fwalk_sglue+0x34>
 8002e02:	220e      	movs	r2, #14
 8002e04:	5eab      	ldrsh	r3, [r5, r2]
 8002e06:	3301      	adds	r3, #1
 8002e08:	d004      	beq.n	8002e14 <_fwalk_sglue+0x34>
 8002e0a:	0029      	movs	r1, r5
 8002e0c:	9800      	ldr	r0, [sp, #0]
 8002e0e:	9b01      	ldr	r3, [sp, #4]
 8002e10:	4798      	blx	r3
 8002e12:	4306      	orrs	r6, r0
 8002e14:	3568      	adds	r5, #104	@ 0x68
 8002e16:	e7ea      	b.n	8002dee <_fwalk_sglue+0xe>

08002e18 <iprintf>:
 8002e18:	b40f      	push	{r0, r1, r2, r3}
 8002e1a:	b507      	push	{r0, r1, r2, lr}
 8002e1c:	4905      	ldr	r1, [pc, #20]	@ (8002e34 <iprintf+0x1c>)
 8002e1e:	ab04      	add	r3, sp, #16
 8002e20:	6808      	ldr	r0, [r1, #0]
 8002e22:	cb04      	ldmia	r3!, {r2}
 8002e24:	6881      	ldr	r1, [r0, #8]
 8002e26:	9301      	str	r3, [sp, #4]
 8002e28:	f000 f9fa 	bl	8003220 <_vfiprintf_r>
 8002e2c:	b003      	add	sp, #12
 8002e2e:	bc08      	pop	{r3}
 8002e30:	b004      	add	sp, #16
 8002e32:	4718      	bx	r3
 8002e34:	2000001c 	.word	0x2000001c

08002e38 <__sread>:
 8002e38:	b570      	push	{r4, r5, r6, lr}
 8002e3a:	000c      	movs	r4, r1
 8002e3c:	250e      	movs	r5, #14
 8002e3e:	5f49      	ldrsh	r1, [r1, r5]
 8002e40:	f000 f874 	bl	8002f2c <_read_r>
 8002e44:	2800      	cmp	r0, #0
 8002e46:	db03      	blt.n	8002e50 <__sread+0x18>
 8002e48:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002e4a:	181b      	adds	r3, r3, r0
 8002e4c:	6563      	str	r3, [r4, #84]	@ 0x54
 8002e4e:	bd70      	pop	{r4, r5, r6, pc}
 8002e50:	89a3      	ldrh	r3, [r4, #12]
 8002e52:	4a02      	ldr	r2, [pc, #8]	@ (8002e5c <__sread+0x24>)
 8002e54:	4013      	ands	r3, r2
 8002e56:	81a3      	strh	r3, [r4, #12]
 8002e58:	e7f9      	b.n	8002e4e <__sread+0x16>
 8002e5a:	46c0      	nop			@ (mov r8, r8)
 8002e5c:	ffffefff 	.word	0xffffefff

08002e60 <__swrite>:
 8002e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e62:	001f      	movs	r7, r3
 8002e64:	898b      	ldrh	r3, [r1, #12]
 8002e66:	0005      	movs	r5, r0
 8002e68:	000c      	movs	r4, r1
 8002e6a:	0016      	movs	r6, r2
 8002e6c:	05db      	lsls	r3, r3, #23
 8002e6e:	d505      	bpl.n	8002e7c <__swrite+0x1c>
 8002e70:	230e      	movs	r3, #14
 8002e72:	5ec9      	ldrsh	r1, [r1, r3]
 8002e74:	2200      	movs	r2, #0
 8002e76:	2302      	movs	r3, #2
 8002e78:	f000 f844 	bl	8002f04 <_lseek_r>
 8002e7c:	89a3      	ldrh	r3, [r4, #12]
 8002e7e:	4a05      	ldr	r2, [pc, #20]	@ (8002e94 <__swrite+0x34>)
 8002e80:	0028      	movs	r0, r5
 8002e82:	4013      	ands	r3, r2
 8002e84:	81a3      	strh	r3, [r4, #12]
 8002e86:	0032      	movs	r2, r6
 8002e88:	230e      	movs	r3, #14
 8002e8a:	5ee1      	ldrsh	r1, [r4, r3]
 8002e8c:	003b      	movs	r3, r7
 8002e8e:	f000 f861 	bl	8002f54 <_write_r>
 8002e92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e94:	ffffefff 	.word	0xffffefff

08002e98 <__sseek>:
 8002e98:	b570      	push	{r4, r5, r6, lr}
 8002e9a:	000c      	movs	r4, r1
 8002e9c:	250e      	movs	r5, #14
 8002e9e:	5f49      	ldrsh	r1, [r1, r5]
 8002ea0:	f000 f830 	bl	8002f04 <_lseek_r>
 8002ea4:	89a3      	ldrh	r3, [r4, #12]
 8002ea6:	1c42      	adds	r2, r0, #1
 8002ea8:	d103      	bne.n	8002eb2 <__sseek+0x1a>
 8002eaa:	4a05      	ldr	r2, [pc, #20]	@ (8002ec0 <__sseek+0x28>)
 8002eac:	4013      	ands	r3, r2
 8002eae:	81a3      	strh	r3, [r4, #12]
 8002eb0:	bd70      	pop	{r4, r5, r6, pc}
 8002eb2:	2280      	movs	r2, #128	@ 0x80
 8002eb4:	0152      	lsls	r2, r2, #5
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	81a3      	strh	r3, [r4, #12]
 8002eba:	6560      	str	r0, [r4, #84]	@ 0x54
 8002ebc:	e7f8      	b.n	8002eb0 <__sseek+0x18>
 8002ebe:	46c0      	nop			@ (mov r8, r8)
 8002ec0:	ffffefff 	.word	0xffffefff

08002ec4 <__sclose>:
 8002ec4:	b510      	push	{r4, lr}
 8002ec6:	230e      	movs	r3, #14
 8002ec8:	5ec9      	ldrsh	r1, [r1, r3]
 8002eca:	f000 f809 	bl	8002ee0 <_close_r>
 8002ece:	bd10      	pop	{r4, pc}

08002ed0 <memset>:
 8002ed0:	0003      	movs	r3, r0
 8002ed2:	1882      	adds	r2, r0, r2
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d100      	bne.n	8002eda <memset+0xa>
 8002ed8:	4770      	bx	lr
 8002eda:	7019      	strb	r1, [r3, #0]
 8002edc:	3301      	adds	r3, #1
 8002ede:	e7f9      	b.n	8002ed4 <memset+0x4>

08002ee0 <_close_r>:
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	b570      	push	{r4, r5, r6, lr}
 8002ee4:	4d06      	ldr	r5, [pc, #24]	@ (8002f00 <_close_r+0x20>)
 8002ee6:	0004      	movs	r4, r0
 8002ee8:	0008      	movs	r0, r1
 8002eea:	602b      	str	r3, [r5, #0]
 8002eec:	f7fd fd90 	bl	8000a10 <_close>
 8002ef0:	1c43      	adds	r3, r0, #1
 8002ef2:	d103      	bne.n	8002efc <_close_r+0x1c>
 8002ef4:	682b      	ldr	r3, [r5, #0]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d000      	beq.n	8002efc <_close_r+0x1c>
 8002efa:	6023      	str	r3, [r4, #0]
 8002efc:	bd70      	pop	{r4, r5, r6, pc}
 8002efe:	46c0      	nop			@ (mov r8, r8)
 8002f00:	20000260 	.word	0x20000260

08002f04 <_lseek_r>:
 8002f04:	b570      	push	{r4, r5, r6, lr}
 8002f06:	0004      	movs	r4, r0
 8002f08:	0008      	movs	r0, r1
 8002f0a:	0011      	movs	r1, r2
 8002f0c:	001a      	movs	r2, r3
 8002f0e:	2300      	movs	r3, #0
 8002f10:	4d05      	ldr	r5, [pc, #20]	@ (8002f28 <_lseek_r+0x24>)
 8002f12:	602b      	str	r3, [r5, #0]
 8002f14:	f7fd fd9d 	bl	8000a52 <_lseek>
 8002f18:	1c43      	adds	r3, r0, #1
 8002f1a:	d103      	bne.n	8002f24 <_lseek_r+0x20>
 8002f1c:	682b      	ldr	r3, [r5, #0]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d000      	beq.n	8002f24 <_lseek_r+0x20>
 8002f22:	6023      	str	r3, [r4, #0]
 8002f24:	bd70      	pop	{r4, r5, r6, pc}
 8002f26:	46c0      	nop			@ (mov r8, r8)
 8002f28:	20000260 	.word	0x20000260

08002f2c <_read_r>:
 8002f2c:	b570      	push	{r4, r5, r6, lr}
 8002f2e:	0004      	movs	r4, r0
 8002f30:	0008      	movs	r0, r1
 8002f32:	0011      	movs	r1, r2
 8002f34:	001a      	movs	r2, r3
 8002f36:	2300      	movs	r3, #0
 8002f38:	4d05      	ldr	r5, [pc, #20]	@ (8002f50 <_read_r+0x24>)
 8002f3a:	602b      	str	r3, [r5, #0]
 8002f3c:	f7fd fd4b 	bl	80009d6 <_read>
 8002f40:	1c43      	adds	r3, r0, #1
 8002f42:	d103      	bne.n	8002f4c <_read_r+0x20>
 8002f44:	682b      	ldr	r3, [r5, #0]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d000      	beq.n	8002f4c <_read_r+0x20>
 8002f4a:	6023      	str	r3, [r4, #0]
 8002f4c:	bd70      	pop	{r4, r5, r6, pc}
 8002f4e:	46c0      	nop			@ (mov r8, r8)
 8002f50:	20000260 	.word	0x20000260

08002f54 <_write_r>:
 8002f54:	b570      	push	{r4, r5, r6, lr}
 8002f56:	0004      	movs	r4, r0
 8002f58:	0008      	movs	r0, r1
 8002f5a:	0011      	movs	r1, r2
 8002f5c:	001a      	movs	r2, r3
 8002f5e:	2300      	movs	r3, #0
 8002f60:	4d05      	ldr	r5, [pc, #20]	@ (8002f78 <_write_r+0x24>)
 8002f62:	602b      	str	r3, [r5, #0]
 8002f64:	f7fd fb64 	bl	8000630 <_write>
 8002f68:	1c43      	adds	r3, r0, #1
 8002f6a:	d103      	bne.n	8002f74 <_write_r+0x20>
 8002f6c:	682b      	ldr	r3, [r5, #0]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d000      	beq.n	8002f74 <_write_r+0x20>
 8002f72:	6023      	str	r3, [r4, #0]
 8002f74:	bd70      	pop	{r4, r5, r6, pc}
 8002f76:	46c0      	nop			@ (mov r8, r8)
 8002f78:	20000260 	.word	0x20000260

08002f7c <__errno>:
 8002f7c:	4b01      	ldr	r3, [pc, #4]	@ (8002f84 <__errno+0x8>)
 8002f7e:	6818      	ldr	r0, [r3, #0]
 8002f80:	4770      	bx	lr
 8002f82:	46c0      	nop			@ (mov r8, r8)
 8002f84:	2000001c 	.word	0x2000001c

08002f88 <__libc_init_array>:
 8002f88:	b570      	push	{r4, r5, r6, lr}
 8002f8a:	2600      	movs	r6, #0
 8002f8c:	4c0c      	ldr	r4, [pc, #48]	@ (8002fc0 <__libc_init_array+0x38>)
 8002f8e:	4d0d      	ldr	r5, [pc, #52]	@ (8002fc4 <__libc_init_array+0x3c>)
 8002f90:	1b64      	subs	r4, r4, r5
 8002f92:	10a4      	asrs	r4, r4, #2
 8002f94:	42a6      	cmp	r6, r4
 8002f96:	d109      	bne.n	8002fac <__libc_init_array+0x24>
 8002f98:	2600      	movs	r6, #0
 8002f9a:	f000 fddb 	bl	8003b54 <_init>
 8002f9e:	4c0a      	ldr	r4, [pc, #40]	@ (8002fc8 <__libc_init_array+0x40>)
 8002fa0:	4d0a      	ldr	r5, [pc, #40]	@ (8002fcc <__libc_init_array+0x44>)
 8002fa2:	1b64      	subs	r4, r4, r5
 8002fa4:	10a4      	asrs	r4, r4, #2
 8002fa6:	42a6      	cmp	r6, r4
 8002fa8:	d105      	bne.n	8002fb6 <__libc_init_array+0x2e>
 8002faa:	bd70      	pop	{r4, r5, r6, pc}
 8002fac:	00b3      	lsls	r3, r6, #2
 8002fae:	58eb      	ldr	r3, [r5, r3]
 8002fb0:	4798      	blx	r3
 8002fb2:	3601      	adds	r6, #1
 8002fb4:	e7ee      	b.n	8002f94 <__libc_init_array+0xc>
 8002fb6:	00b3      	lsls	r3, r6, #2
 8002fb8:	58eb      	ldr	r3, [r5, r3]
 8002fba:	4798      	blx	r3
 8002fbc:	3601      	adds	r6, #1
 8002fbe:	e7f2      	b.n	8002fa6 <__libc_init_array+0x1e>
 8002fc0:	08003c44 	.word	0x08003c44
 8002fc4:	08003c44 	.word	0x08003c44
 8002fc8:	08003c48 	.word	0x08003c48
 8002fcc:	08003c44 	.word	0x08003c44

08002fd0 <__retarget_lock_init_recursive>:
 8002fd0:	4770      	bx	lr

08002fd2 <__retarget_lock_acquire_recursive>:
 8002fd2:	4770      	bx	lr

08002fd4 <__retarget_lock_release_recursive>:
 8002fd4:	4770      	bx	lr
	...

08002fd8 <_free_r>:
 8002fd8:	b570      	push	{r4, r5, r6, lr}
 8002fda:	0005      	movs	r5, r0
 8002fdc:	1e0c      	subs	r4, r1, #0
 8002fde:	d010      	beq.n	8003002 <_free_r+0x2a>
 8002fe0:	3c04      	subs	r4, #4
 8002fe2:	6823      	ldr	r3, [r4, #0]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	da00      	bge.n	8002fea <_free_r+0x12>
 8002fe8:	18e4      	adds	r4, r4, r3
 8002fea:	0028      	movs	r0, r5
 8002fec:	f000 f8e0 	bl	80031b0 <__malloc_lock>
 8002ff0:	4a1d      	ldr	r2, [pc, #116]	@ (8003068 <_free_r+0x90>)
 8002ff2:	6813      	ldr	r3, [r2, #0]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d105      	bne.n	8003004 <_free_r+0x2c>
 8002ff8:	6063      	str	r3, [r4, #4]
 8002ffa:	6014      	str	r4, [r2, #0]
 8002ffc:	0028      	movs	r0, r5
 8002ffe:	f000 f8df 	bl	80031c0 <__malloc_unlock>
 8003002:	bd70      	pop	{r4, r5, r6, pc}
 8003004:	42a3      	cmp	r3, r4
 8003006:	d908      	bls.n	800301a <_free_r+0x42>
 8003008:	6820      	ldr	r0, [r4, #0]
 800300a:	1821      	adds	r1, r4, r0
 800300c:	428b      	cmp	r3, r1
 800300e:	d1f3      	bne.n	8002ff8 <_free_r+0x20>
 8003010:	6819      	ldr	r1, [r3, #0]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	1809      	adds	r1, r1, r0
 8003016:	6021      	str	r1, [r4, #0]
 8003018:	e7ee      	b.n	8002ff8 <_free_r+0x20>
 800301a:	001a      	movs	r2, r3
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <_free_r+0x4e>
 8003022:	42a3      	cmp	r3, r4
 8003024:	d9f9      	bls.n	800301a <_free_r+0x42>
 8003026:	6811      	ldr	r1, [r2, #0]
 8003028:	1850      	adds	r0, r2, r1
 800302a:	42a0      	cmp	r0, r4
 800302c:	d10b      	bne.n	8003046 <_free_r+0x6e>
 800302e:	6820      	ldr	r0, [r4, #0]
 8003030:	1809      	adds	r1, r1, r0
 8003032:	1850      	adds	r0, r2, r1
 8003034:	6011      	str	r1, [r2, #0]
 8003036:	4283      	cmp	r3, r0
 8003038:	d1e0      	bne.n	8002ffc <_free_r+0x24>
 800303a:	6818      	ldr	r0, [r3, #0]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	1841      	adds	r1, r0, r1
 8003040:	6011      	str	r1, [r2, #0]
 8003042:	6053      	str	r3, [r2, #4]
 8003044:	e7da      	b.n	8002ffc <_free_r+0x24>
 8003046:	42a0      	cmp	r0, r4
 8003048:	d902      	bls.n	8003050 <_free_r+0x78>
 800304a:	230c      	movs	r3, #12
 800304c:	602b      	str	r3, [r5, #0]
 800304e:	e7d5      	b.n	8002ffc <_free_r+0x24>
 8003050:	6820      	ldr	r0, [r4, #0]
 8003052:	1821      	adds	r1, r4, r0
 8003054:	428b      	cmp	r3, r1
 8003056:	d103      	bne.n	8003060 <_free_r+0x88>
 8003058:	6819      	ldr	r1, [r3, #0]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	1809      	adds	r1, r1, r0
 800305e:	6021      	str	r1, [r4, #0]
 8003060:	6063      	str	r3, [r4, #4]
 8003062:	6054      	str	r4, [r2, #4]
 8003064:	e7ca      	b.n	8002ffc <_free_r+0x24>
 8003066:	46c0      	nop			@ (mov r8, r8)
 8003068:	2000026c 	.word	0x2000026c

0800306c <sbrk_aligned>:
 800306c:	b570      	push	{r4, r5, r6, lr}
 800306e:	4e0f      	ldr	r6, [pc, #60]	@ (80030ac <sbrk_aligned+0x40>)
 8003070:	000d      	movs	r5, r1
 8003072:	6831      	ldr	r1, [r6, #0]
 8003074:	0004      	movs	r4, r0
 8003076:	2900      	cmp	r1, #0
 8003078:	d102      	bne.n	8003080 <sbrk_aligned+0x14>
 800307a:	f000 fcbd 	bl	80039f8 <_sbrk_r>
 800307e:	6030      	str	r0, [r6, #0]
 8003080:	0029      	movs	r1, r5
 8003082:	0020      	movs	r0, r4
 8003084:	f000 fcb8 	bl	80039f8 <_sbrk_r>
 8003088:	1c43      	adds	r3, r0, #1
 800308a:	d103      	bne.n	8003094 <sbrk_aligned+0x28>
 800308c:	2501      	movs	r5, #1
 800308e:	426d      	negs	r5, r5
 8003090:	0028      	movs	r0, r5
 8003092:	bd70      	pop	{r4, r5, r6, pc}
 8003094:	2303      	movs	r3, #3
 8003096:	1cc5      	adds	r5, r0, #3
 8003098:	439d      	bics	r5, r3
 800309a:	42a8      	cmp	r0, r5
 800309c:	d0f8      	beq.n	8003090 <sbrk_aligned+0x24>
 800309e:	1a29      	subs	r1, r5, r0
 80030a0:	0020      	movs	r0, r4
 80030a2:	f000 fca9 	bl	80039f8 <_sbrk_r>
 80030a6:	3001      	adds	r0, #1
 80030a8:	d1f2      	bne.n	8003090 <sbrk_aligned+0x24>
 80030aa:	e7ef      	b.n	800308c <sbrk_aligned+0x20>
 80030ac:	20000268 	.word	0x20000268

080030b0 <_malloc_r>:
 80030b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80030b2:	2203      	movs	r2, #3
 80030b4:	1ccb      	adds	r3, r1, #3
 80030b6:	4393      	bics	r3, r2
 80030b8:	3308      	adds	r3, #8
 80030ba:	0005      	movs	r5, r0
 80030bc:	001f      	movs	r7, r3
 80030be:	2b0c      	cmp	r3, #12
 80030c0:	d234      	bcs.n	800312c <_malloc_r+0x7c>
 80030c2:	270c      	movs	r7, #12
 80030c4:	42b9      	cmp	r1, r7
 80030c6:	d833      	bhi.n	8003130 <_malloc_r+0x80>
 80030c8:	0028      	movs	r0, r5
 80030ca:	f000 f871 	bl	80031b0 <__malloc_lock>
 80030ce:	4e37      	ldr	r6, [pc, #220]	@ (80031ac <_malloc_r+0xfc>)
 80030d0:	6833      	ldr	r3, [r6, #0]
 80030d2:	001c      	movs	r4, r3
 80030d4:	2c00      	cmp	r4, #0
 80030d6:	d12f      	bne.n	8003138 <_malloc_r+0x88>
 80030d8:	0039      	movs	r1, r7
 80030da:	0028      	movs	r0, r5
 80030dc:	f7ff ffc6 	bl	800306c <sbrk_aligned>
 80030e0:	0004      	movs	r4, r0
 80030e2:	1c43      	adds	r3, r0, #1
 80030e4:	d15f      	bne.n	80031a6 <_malloc_r+0xf6>
 80030e6:	6834      	ldr	r4, [r6, #0]
 80030e8:	9400      	str	r4, [sp, #0]
 80030ea:	9b00      	ldr	r3, [sp, #0]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d14a      	bne.n	8003186 <_malloc_r+0xd6>
 80030f0:	2c00      	cmp	r4, #0
 80030f2:	d052      	beq.n	800319a <_malloc_r+0xea>
 80030f4:	6823      	ldr	r3, [r4, #0]
 80030f6:	0028      	movs	r0, r5
 80030f8:	18e3      	adds	r3, r4, r3
 80030fa:	9900      	ldr	r1, [sp, #0]
 80030fc:	9301      	str	r3, [sp, #4]
 80030fe:	f000 fc7b 	bl	80039f8 <_sbrk_r>
 8003102:	9b01      	ldr	r3, [sp, #4]
 8003104:	4283      	cmp	r3, r0
 8003106:	d148      	bne.n	800319a <_malloc_r+0xea>
 8003108:	6823      	ldr	r3, [r4, #0]
 800310a:	0028      	movs	r0, r5
 800310c:	1aff      	subs	r7, r7, r3
 800310e:	0039      	movs	r1, r7
 8003110:	f7ff ffac 	bl	800306c <sbrk_aligned>
 8003114:	3001      	adds	r0, #1
 8003116:	d040      	beq.n	800319a <_malloc_r+0xea>
 8003118:	6823      	ldr	r3, [r4, #0]
 800311a:	19db      	adds	r3, r3, r7
 800311c:	6023      	str	r3, [r4, #0]
 800311e:	6833      	ldr	r3, [r6, #0]
 8003120:	685a      	ldr	r2, [r3, #4]
 8003122:	2a00      	cmp	r2, #0
 8003124:	d133      	bne.n	800318e <_malloc_r+0xde>
 8003126:	9b00      	ldr	r3, [sp, #0]
 8003128:	6033      	str	r3, [r6, #0]
 800312a:	e019      	b.n	8003160 <_malloc_r+0xb0>
 800312c:	2b00      	cmp	r3, #0
 800312e:	dac9      	bge.n	80030c4 <_malloc_r+0x14>
 8003130:	230c      	movs	r3, #12
 8003132:	602b      	str	r3, [r5, #0]
 8003134:	2000      	movs	r0, #0
 8003136:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003138:	6821      	ldr	r1, [r4, #0]
 800313a:	1bc9      	subs	r1, r1, r7
 800313c:	d420      	bmi.n	8003180 <_malloc_r+0xd0>
 800313e:	290b      	cmp	r1, #11
 8003140:	d90a      	bls.n	8003158 <_malloc_r+0xa8>
 8003142:	19e2      	adds	r2, r4, r7
 8003144:	6027      	str	r7, [r4, #0]
 8003146:	42a3      	cmp	r3, r4
 8003148:	d104      	bne.n	8003154 <_malloc_r+0xa4>
 800314a:	6032      	str	r2, [r6, #0]
 800314c:	6863      	ldr	r3, [r4, #4]
 800314e:	6011      	str	r1, [r2, #0]
 8003150:	6053      	str	r3, [r2, #4]
 8003152:	e005      	b.n	8003160 <_malloc_r+0xb0>
 8003154:	605a      	str	r2, [r3, #4]
 8003156:	e7f9      	b.n	800314c <_malloc_r+0x9c>
 8003158:	6862      	ldr	r2, [r4, #4]
 800315a:	42a3      	cmp	r3, r4
 800315c:	d10e      	bne.n	800317c <_malloc_r+0xcc>
 800315e:	6032      	str	r2, [r6, #0]
 8003160:	0028      	movs	r0, r5
 8003162:	f000 f82d 	bl	80031c0 <__malloc_unlock>
 8003166:	0020      	movs	r0, r4
 8003168:	2207      	movs	r2, #7
 800316a:	300b      	adds	r0, #11
 800316c:	1d23      	adds	r3, r4, #4
 800316e:	4390      	bics	r0, r2
 8003170:	1ac2      	subs	r2, r0, r3
 8003172:	4298      	cmp	r0, r3
 8003174:	d0df      	beq.n	8003136 <_malloc_r+0x86>
 8003176:	1a1b      	subs	r3, r3, r0
 8003178:	50a3      	str	r3, [r4, r2]
 800317a:	e7dc      	b.n	8003136 <_malloc_r+0x86>
 800317c:	605a      	str	r2, [r3, #4]
 800317e:	e7ef      	b.n	8003160 <_malloc_r+0xb0>
 8003180:	0023      	movs	r3, r4
 8003182:	6864      	ldr	r4, [r4, #4]
 8003184:	e7a6      	b.n	80030d4 <_malloc_r+0x24>
 8003186:	9c00      	ldr	r4, [sp, #0]
 8003188:	6863      	ldr	r3, [r4, #4]
 800318a:	9300      	str	r3, [sp, #0]
 800318c:	e7ad      	b.n	80030ea <_malloc_r+0x3a>
 800318e:	001a      	movs	r2, r3
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	42a3      	cmp	r3, r4
 8003194:	d1fb      	bne.n	800318e <_malloc_r+0xde>
 8003196:	2300      	movs	r3, #0
 8003198:	e7da      	b.n	8003150 <_malloc_r+0xa0>
 800319a:	230c      	movs	r3, #12
 800319c:	0028      	movs	r0, r5
 800319e:	602b      	str	r3, [r5, #0]
 80031a0:	f000 f80e 	bl	80031c0 <__malloc_unlock>
 80031a4:	e7c6      	b.n	8003134 <_malloc_r+0x84>
 80031a6:	6007      	str	r7, [r0, #0]
 80031a8:	e7da      	b.n	8003160 <_malloc_r+0xb0>
 80031aa:	46c0      	nop			@ (mov r8, r8)
 80031ac:	2000026c 	.word	0x2000026c

080031b0 <__malloc_lock>:
 80031b0:	b510      	push	{r4, lr}
 80031b2:	4802      	ldr	r0, [pc, #8]	@ (80031bc <__malloc_lock+0xc>)
 80031b4:	f7ff ff0d 	bl	8002fd2 <__retarget_lock_acquire_recursive>
 80031b8:	bd10      	pop	{r4, pc}
 80031ba:	46c0      	nop			@ (mov r8, r8)
 80031bc:	20000264 	.word	0x20000264

080031c0 <__malloc_unlock>:
 80031c0:	b510      	push	{r4, lr}
 80031c2:	4802      	ldr	r0, [pc, #8]	@ (80031cc <__malloc_unlock+0xc>)
 80031c4:	f7ff ff06 	bl	8002fd4 <__retarget_lock_release_recursive>
 80031c8:	bd10      	pop	{r4, pc}
 80031ca:	46c0      	nop			@ (mov r8, r8)
 80031cc:	20000264 	.word	0x20000264

080031d0 <__sfputc_r>:
 80031d0:	6893      	ldr	r3, [r2, #8]
 80031d2:	b510      	push	{r4, lr}
 80031d4:	3b01      	subs	r3, #1
 80031d6:	6093      	str	r3, [r2, #8]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	da04      	bge.n	80031e6 <__sfputc_r+0x16>
 80031dc:	6994      	ldr	r4, [r2, #24]
 80031de:	42a3      	cmp	r3, r4
 80031e0:	db07      	blt.n	80031f2 <__sfputc_r+0x22>
 80031e2:	290a      	cmp	r1, #10
 80031e4:	d005      	beq.n	80031f2 <__sfputc_r+0x22>
 80031e6:	6813      	ldr	r3, [r2, #0]
 80031e8:	1c58      	adds	r0, r3, #1
 80031ea:	6010      	str	r0, [r2, #0]
 80031ec:	7019      	strb	r1, [r3, #0]
 80031ee:	0008      	movs	r0, r1
 80031f0:	bd10      	pop	{r4, pc}
 80031f2:	f000 fb60 	bl	80038b6 <__swbuf_r>
 80031f6:	0001      	movs	r1, r0
 80031f8:	e7f9      	b.n	80031ee <__sfputc_r+0x1e>

080031fa <__sfputs_r>:
 80031fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031fc:	0006      	movs	r6, r0
 80031fe:	000f      	movs	r7, r1
 8003200:	0014      	movs	r4, r2
 8003202:	18d5      	adds	r5, r2, r3
 8003204:	42ac      	cmp	r4, r5
 8003206:	d101      	bne.n	800320c <__sfputs_r+0x12>
 8003208:	2000      	movs	r0, #0
 800320a:	e007      	b.n	800321c <__sfputs_r+0x22>
 800320c:	7821      	ldrb	r1, [r4, #0]
 800320e:	003a      	movs	r2, r7
 8003210:	0030      	movs	r0, r6
 8003212:	f7ff ffdd 	bl	80031d0 <__sfputc_r>
 8003216:	3401      	adds	r4, #1
 8003218:	1c43      	adds	r3, r0, #1
 800321a:	d1f3      	bne.n	8003204 <__sfputs_r+0xa>
 800321c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003220 <_vfiprintf_r>:
 8003220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003222:	b0a1      	sub	sp, #132	@ 0x84
 8003224:	000f      	movs	r7, r1
 8003226:	0015      	movs	r5, r2
 8003228:	001e      	movs	r6, r3
 800322a:	9003      	str	r0, [sp, #12]
 800322c:	2800      	cmp	r0, #0
 800322e:	d004      	beq.n	800323a <_vfiprintf_r+0x1a>
 8003230:	6a03      	ldr	r3, [r0, #32]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d101      	bne.n	800323a <_vfiprintf_r+0x1a>
 8003236:	f7ff fdbb 	bl	8002db0 <__sinit>
 800323a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800323c:	07db      	lsls	r3, r3, #31
 800323e:	d405      	bmi.n	800324c <_vfiprintf_r+0x2c>
 8003240:	89bb      	ldrh	r3, [r7, #12]
 8003242:	059b      	lsls	r3, r3, #22
 8003244:	d402      	bmi.n	800324c <_vfiprintf_r+0x2c>
 8003246:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003248:	f7ff fec3 	bl	8002fd2 <__retarget_lock_acquire_recursive>
 800324c:	89bb      	ldrh	r3, [r7, #12]
 800324e:	071b      	lsls	r3, r3, #28
 8003250:	d502      	bpl.n	8003258 <_vfiprintf_r+0x38>
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d113      	bne.n	8003280 <_vfiprintf_r+0x60>
 8003258:	0039      	movs	r1, r7
 800325a:	9803      	ldr	r0, [sp, #12]
 800325c:	f000 fb6e 	bl	800393c <__swsetup_r>
 8003260:	2800      	cmp	r0, #0
 8003262:	d00d      	beq.n	8003280 <_vfiprintf_r+0x60>
 8003264:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003266:	07db      	lsls	r3, r3, #31
 8003268:	d503      	bpl.n	8003272 <_vfiprintf_r+0x52>
 800326a:	2001      	movs	r0, #1
 800326c:	4240      	negs	r0, r0
 800326e:	b021      	add	sp, #132	@ 0x84
 8003270:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003272:	89bb      	ldrh	r3, [r7, #12]
 8003274:	059b      	lsls	r3, r3, #22
 8003276:	d4f8      	bmi.n	800326a <_vfiprintf_r+0x4a>
 8003278:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800327a:	f7ff feab 	bl	8002fd4 <__retarget_lock_release_recursive>
 800327e:	e7f4      	b.n	800326a <_vfiprintf_r+0x4a>
 8003280:	2300      	movs	r3, #0
 8003282:	ac08      	add	r4, sp, #32
 8003284:	6163      	str	r3, [r4, #20]
 8003286:	3320      	adds	r3, #32
 8003288:	7663      	strb	r3, [r4, #25]
 800328a:	3310      	adds	r3, #16
 800328c:	76a3      	strb	r3, [r4, #26]
 800328e:	9607      	str	r6, [sp, #28]
 8003290:	002e      	movs	r6, r5
 8003292:	7833      	ldrb	r3, [r6, #0]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d001      	beq.n	800329c <_vfiprintf_r+0x7c>
 8003298:	2b25      	cmp	r3, #37	@ 0x25
 800329a:	d148      	bne.n	800332e <_vfiprintf_r+0x10e>
 800329c:	1b73      	subs	r3, r6, r5
 800329e:	9305      	str	r3, [sp, #20]
 80032a0:	42ae      	cmp	r6, r5
 80032a2:	d00b      	beq.n	80032bc <_vfiprintf_r+0x9c>
 80032a4:	002a      	movs	r2, r5
 80032a6:	0039      	movs	r1, r7
 80032a8:	9803      	ldr	r0, [sp, #12]
 80032aa:	f7ff ffa6 	bl	80031fa <__sfputs_r>
 80032ae:	3001      	adds	r0, #1
 80032b0:	d100      	bne.n	80032b4 <_vfiprintf_r+0x94>
 80032b2:	e0ae      	b.n	8003412 <_vfiprintf_r+0x1f2>
 80032b4:	6963      	ldr	r3, [r4, #20]
 80032b6:	9a05      	ldr	r2, [sp, #20]
 80032b8:	189b      	adds	r3, r3, r2
 80032ba:	6163      	str	r3, [r4, #20]
 80032bc:	7833      	ldrb	r3, [r6, #0]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d100      	bne.n	80032c4 <_vfiprintf_r+0xa4>
 80032c2:	e0a6      	b.n	8003412 <_vfiprintf_r+0x1f2>
 80032c4:	2201      	movs	r2, #1
 80032c6:	2300      	movs	r3, #0
 80032c8:	4252      	negs	r2, r2
 80032ca:	6062      	str	r2, [r4, #4]
 80032cc:	a904      	add	r1, sp, #16
 80032ce:	3254      	adds	r2, #84	@ 0x54
 80032d0:	1852      	adds	r2, r2, r1
 80032d2:	1c75      	adds	r5, r6, #1
 80032d4:	6023      	str	r3, [r4, #0]
 80032d6:	60e3      	str	r3, [r4, #12]
 80032d8:	60a3      	str	r3, [r4, #8]
 80032da:	7013      	strb	r3, [r2, #0]
 80032dc:	65a3      	str	r3, [r4, #88]	@ 0x58
 80032de:	4b59      	ldr	r3, [pc, #356]	@ (8003444 <_vfiprintf_r+0x224>)
 80032e0:	2205      	movs	r2, #5
 80032e2:	0018      	movs	r0, r3
 80032e4:	7829      	ldrb	r1, [r5, #0]
 80032e6:	9305      	str	r3, [sp, #20]
 80032e8:	f000 fb98 	bl	8003a1c <memchr>
 80032ec:	1c6e      	adds	r6, r5, #1
 80032ee:	2800      	cmp	r0, #0
 80032f0:	d11f      	bne.n	8003332 <_vfiprintf_r+0x112>
 80032f2:	6822      	ldr	r2, [r4, #0]
 80032f4:	06d3      	lsls	r3, r2, #27
 80032f6:	d504      	bpl.n	8003302 <_vfiprintf_r+0xe2>
 80032f8:	2353      	movs	r3, #83	@ 0x53
 80032fa:	a904      	add	r1, sp, #16
 80032fc:	185b      	adds	r3, r3, r1
 80032fe:	2120      	movs	r1, #32
 8003300:	7019      	strb	r1, [r3, #0]
 8003302:	0713      	lsls	r3, r2, #28
 8003304:	d504      	bpl.n	8003310 <_vfiprintf_r+0xf0>
 8003306:	2353      	movs	r3, #83	@ 0x53
 8003308:	a904      	add	r1, sp, #16
 800330a:	185b      	adds	r3, r3, r1
 800330c:	212b      	movs	r1, #43	@ 0x2b
 800330e:	7019      	strb	r1, [r3, #0]
 8003310:	782b      	ldrb	r3, [r5, #0]
 8003312:	2b2a      	cmp	r3, #42	@ 0x2a
 8003314:	d016      	beq.n	8003344 <_vfiprintf_r+0x124>
 8003316:	002e      	movs	r6, r5
 8003318:	2100      	movs	r1, #0
 800331a:	200a      	movs	r0, #10
 800331c:	68e3      	ldr	r3, [r4, #12]
 800331e:	7832      	ldrb	r2, [r6, #0]
 8003320:	1c75      	adds	r5, r6, #1
 8003322:	3a30      	subs	r2, #48	@ 0x30
 8003324:	2a09      	cmp	r2, #9
 8003326:	d950      	bls.n	80033ca <_vfiprintf_r+0x1aa>
 8003328:	2900      	cmp	r1, #0
 800332a:	d111      	bne.n	8003350 <_vfiprintf_r+0x130>
 800332c:	e017      	b.n	800335e <_vfiprintf_r+0x13e>
 800332e:	3601      	adds	r6, #1
 8003330:	e7af      	b.n	8003292 <_vfiprintf_r+0x72>
 8003332:	9b05      	ldr	r3, [sp, #20]
 8003334:	6822      	ldr	r2, [r4, #0]
 8003336:	1ac0      	subs	r0, r0, r3
 8003338:	2301      	movs	r3, #1
 800333a:	4083      	lsls	r3, r0
 800333c:	4313      	orrs	r3, r2
 800333e:	0035      	movs	r5, r6
 8003340:	6023      	str	r3, [r4, #0]
 8003342:	e7cc      	b.n	80032de <_vfiprintf_r+0xbe>
 8003344:	9b07      	ldr	r3, [sp, #28]
 8003346:	1d19      	adds	r1, r3, #4
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	9107      	str	r1, [sp, #28]
 800334c:	2b00      	cmp	r3, #0
 800334e:	db01      	blt.n	8003354 <_vfiprintf_r+0x134>
 8003350:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003352:	e004      	b.n	800335e <_vfiprintf_r+0x13e>
 8003354:	425b      	negs	r3, r3
 8003356:	60e3      	str	r3, [r4, #12]
 8003358:	2302      	movs	r3, #2
 800335a:	4313      	orrs	r3, r2
 800335c:	6023      	str	r3, [r4, #0]
 800335e:	7833      	ldrb	r3, [r6, #0]
 8003360:	2b2e      	cmp	r3, #46	@ 0x2e
 8003362:	d10c      	bne.n	800337e <_vfiprintf_r+0x15e>
 8003364:	7873      	ldrb	r3, [r6, #1]
 8003366:	2b2a      	cmp	r3, #42	@ 0x2a
 8003368:	d134      	bne.n	80033d4 <_vfiprintf_r+0x1b4>
 800336a:	9b07      	ldr	r3, [sp, #28]
 800336c:	3602      	adds	r6, #2
 800336e:	1d1a      	adds	r2, r3, #4
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	9207      	str	r2, [sp, #28]
 8003374:	2b00      	cmp	r3, #0
 8003376:	da01      	bge.n	800337c <_vfiprintf_r+0x15c>
 8003378:	2301      	movs	r3, #1
 800337a:	425b      	negs	r3, r3
 800337c:	9309      	str	r3, [sp, #36]	@ 0x24
 800337e:	4d32      	ldr	r5, [pc, #200]	@ (8003448 <_vfiprintf_r+0x228>)
 8003380:	2203      	movs	r2, #3
 8003382:	0028      	movs	r0, r5
 8003384:	7831      	ldrb	r1, [r6, #0]
 8003386:	f000 fb49 	bl	8003a1c <memchr>
 800338a:	2800      	cmp	r0, #0
 800338c:	d006      	beq.n	800339c <_vfiprintf_r+0x17c>
 800338e:	2340      	movs	r3, #64	@ 0x40
 8003390:	1b40      	subs	r0, r0, r5
 8003392:	4083      	lsls	r3, r0
 8003394:	6822      	ldr	r2, [r4, #0]
 8003396:	3601      	adds	r6, #1
 8003398:	4313      	orrs	r3, r2
 800339a:	6023      	str	r3, [r4, #0]
 800339c:	7831      	ldrb	r1, [r6, #0]
 800339e:	2206      	movs	r2, #6
 80033a0:	482a      	ldr	r0, [pc, #168]	@ (800344c <_vfiprintf_r+0x22c>)
 80033a2:	1c75      	adds	r5, r6, #1
 80033a4:	7621      	strb	r1, [r4, #24]
 80033a6:	f000 fb39 	bl	8003a1c <memchr>
 80033aa:	2800      	cmp	r0, #0
 80033ac:	d040      	beq.n	8003430 <_vfiprintf_r+0x210>
 80033ae:	4b28      	ldr	r3, [pc, #160]	@ (8003450 <_vfiprintf_r+0x230>)
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d122      	bne.n	80033fa <_vfiprintf_r+0x1da>
 80033b4:	2207      	movs	r2, #7
 80033b6:	9b07      	ldr	r3, [sp, #28]
 80033b8:	3307      	adds	r3, #7
 80033ba:	4393      	bics	r3, r2
 80033bc:	3308      	adds	r3, #8
 80033be:	9307      	str	r3, [sp, #28]
 80033c0:	6963      	ldr	r3, [r4, #20]
 80033c2:	9a04      	ldr	r2, [sp, #16]
 80033c4:	189b      	adds	r3, r3, r2
 80033c6:	6163      	str	r3, [r4, #20]
 80033c8:	e762      	b.n	8003290 <_vfiprintf_r+0x70>
 80033ca:	4343      	muls	r3, r0
 80033cc:	002e      	movs	r6, r5
 80033ce:	2101      	movs	r1, #1
 80033d0:	189b      	adds	r3, r3, r2
 80033d2:	e7a4      	b.n	800331e <_vfiprintf_r+0xfe>
 80033d4:	2300      	movs	r3, #0
 80033d6:	200a      	movs	r0, #10
 80033d8:	0019      	movs	r1, r3
 80033da:	3601      	adds	r6, #1
 80033dc:	6063      	str	r3, [r4, #4]
 80033de:	7832      	ldrb	r2, [r6, #0]
 80033e0:	1c75      	adds	r5, r6, #1
 80033e2:	3a30      	subs	r2, #48	@ 0x30
 80033e4:	2a09      	cmp	r2, #9
 80033e6:	d903      	bls.n	80033f0 <_vfiprintf_r+0x1d0>
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d0c8      	beq.n	800337e <_vfiprintf_r+0x15e>
 80033ec:	9109      	str	r1, [sp, #36]	@ 0x24
 80033ee:	e7c6      	b.n	800337e <_vfiprintf_r+0x15e>
 80033f0:	4341      	muls	r1, r0
 80033f2:	002e      	movs	r6, r5
 80033f4:	2301      	movs	r3, #1
 80033f6:	1889      	adds	r1, r1, r2
 80033f8:	e7f1      	b.n	80033de <_vfiprintf_r+0x1be>
 80033fa:	aa07      	add	r2, sp, #28
 80033fc:	9200      	str	r2, [sp, #0]
 80033fe:	0021      	movs	r1, r4
 8003400:	003a      	movs	r2, r7
 8003402:	4b14      	ldr	r3, [pc, #80]	@ (8003454 <_vfiprintf_r+0x234>)
 8003404:	9803      	ldr	r0, [sp, #12]
 8003406:	e000      	b.n	800340a <_vfiprintf_r+0x1ea>
 8003408:	bf00      	nop
 800340a:	9004      	str	r0, [sp, #16]
 800340c:	9b04      	ldr	r3, [sp, #16]
 800340e:	3301      	adds	r3, #1
 8003410:	d1d6      	bne.n	80033c0 <_vfiprintf_r+0x1a0>
 8003412:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003414:	07db      	lsls	r3, r3, #31
 8003416:	d405      	bmi.n	8003424 <_vfiprintf_r+0x204>
 8003418:	89bb      	ldrh	r3, [r7, #12]
 800341a:	059b      	lsls	r3, r3, #22
 800341c:	d402      	bmi.n	8003424 <_vfiprintf_r+0x204>
 800341e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003420:	f7ff fdd8 	bl	8002fd4 <__retarget_lock_release_recursive>
 8003424:	89bb      	ldrh	r3, [r7, #12]
 8003426:	065b      	lsls	r3, r3, #25
 8003428:	d500      	bpl.n	800342c <_vfiprintf_r+0x20c>
 800342a:	e71e      	b.n	800326a <_vfiprintf_r+0x4a>
 800342c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800342e:	e71e      	b.n	800326e <_vfiprintf_r+0x4e>
 8003430:	aa07      	add	r2, sp, #28
 8003432:	9200      	str	r2, [sp, #0]
 8003434:	0021      	movs	r1, r4
 8003436:	003a      	movs	r2, r7
 8003438:	4b06      	ldr	r3, [pc, #24]	@ (8003454 <_vfiprintf_r+0x234>)
 800343a:	9803      	ldr	r0, [sp, #12]
 800343c:	f000 f87c 	bl	8003538 <_printf_i>
 8003440:	e7e3      	b.n	800340a <_vfiprintf_r+0x1ea>
 8003442:	46c0      	nop			@ (mov r8, r8)
 8003444:	08003c08 	.word	0x08003c08
 8003448:	08003c0e 	.word	0x08003c0e
 800344c:	08003c12 	.word	0x08003c12
 8003450:	00000000 	.word	0x00000000
 8003454:	080031fb 	.word	0x080031fb

08003458 <_printf_common>:
 8003458:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800345a:	0016      	movs	r6, r2
 800345c:	9301      	str	r3, [sp, #4]
 800345e:	688a      	ldr	r2, [r1, #8]
 8003460:	690b      	ldr	r3, [r1, #16]
 8003462:	000c      	movs	r4, r1
 8003464:	9000      	str	r0, [sp, #0]
 8003466:	4293      	cmp	r3, r2
 8003468:	da00      	bge.n	800346c <_printf_common+0x14>
 800346a:	0013      	movs	r3, r2
 800346c:	0022      	movs	r2, r4
 800346e:	6033      	str	r3, [r6, #0]
 8003470:	3243      	adds	r2, #67	@ 0x43
 8003472:	7812      	ldrb	r2, [r2, #0]
 8003474:	2a00      	cmp	r2, #0
 8003476:	d001      	beq.n	800347c <_printf_common+0x24>
 8003478:	3301      	adds	r3, #1
 800347a:	6033      	str	r3, [r6, #0]
 800347c:	6823      	ldr	r3, [r4, #0]
 800347e:	069b      	lsls	r3, r3, #26
 8003480:	d502      	bpl.n	8003488 <_printf_common+0x30>
 8003482:	6833      	ldr	r3, [r6, #0]
 8003484:	3302      	adds	r3, #2
 8003486:	6033      	str	r3, [r6, #0]
 8003488:	6822      	ldr	r2, [r4, #0]
 800348a:	2306      	movs	r3, #6
 800348c:	0015      	movs	r5, r2
 800348e:	401d      	ands	r5, r3
 8003490:	421a      	tst	r2, r3
 8003492:	d027      	beq.n	80034e4 <_printf_common+0x8c>
 8003494:	0023      	movs	r3, r4
 8003496:	3343      	adds	r3, #67	@ 0x43
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	1e5a      	subs	r2, r3, #1
 800349c:	4193      	sbcs	r3, r2
 800349e:	6822      	ldr	r2, [r4, #0]
 80034a0:	0692      	lsls	r2, r2, #26
 80034a2:	d430      	bmi.n	8003506 <_printf_common+0xae>
 80034a4:	0022      	movs	r2, r4
 80034a6:	9901      	ldr	r1, [sp, #4]
 80034a8:	9800      	ldr	r0, [sp, #0]
 80034aa:	9d08      	ldr	r5, [sp, #32]
 80034ac:	3243      	adds	r2, #67	@ 0x43
 80034ae:	47a8      	blx	r5
 80034b0:	3001      	adds	r0, #1
 80034b2:	d025      	beq.n	8003500 <_printf_common+0xa8>
 80034b4:	2206      	movs	r2, #6
 80034b6:	6823      	ldr	r3, [r4, #0]
 80034b8:	2500      	movs	r5, #0
 80034ba:	4013      	ands	r3, r2
 80034bc:	2b04      	cmp	r3, #4
 80034be:	d105      	bne.n	80034cc <_printf_common+0x74>
 80034c0:	6833      	ldr	r3, [r6, #0]
 80034c2:	68e5      	ldr	r5, [r4, #12]
 80034c4:	1aed      	subs	r5, r5, r3
 80034c6:	43eb      	mvns	r3, r5
 80034c8:	17db      	asrs	r3, r3, #31
 80034ca:	401d      	ands	r5, r3
 80034cc:	68a3      	ldr	r3, [r4, #8]
 80034ce:	6922      	ldr	r2, [r4, #16]
 80034d0:	4293      	cmp	r3, r2
 80034d2:	dd01      	ble.n	80034d8 <_printf_common+0x80>
 80034d4:	1a9b      	subs	r3, r3, r2
 80034d6:	18ed      	adds	r5, r5, r3
 80034d8:	2600      	movs	r6, #0
 80034da:	42b5      	cmp	r5, r6
 80034dc:	d120      	bne.n	8003520 <_printf_common+0xc8>
 80034de:	2000      	movs	r0, #0
 80034e0:	e010      	b.n	8003504 <_printf_common+0xac>
 80034e2:	3501      	adds	r5, #1
 80034e4:	68e3      	ldr	r3, [r4, #12]
 80034e6:	6832      	ldr	r2, [r6, #0]
 80034e8:	1a9b      	subs	r3, r3, r2
 80034ea:	42ab      	cmp	r3, r5
 80034ec:	ddd2      	ble.n	8003494 <_printf_common+0x3c>
 80034ee:	0022      	movs	r2, r4
 80034f0:	2301      	movs	r3, #1
 80034f2:	9901      	ldr	r1, [sp, #4]
 80034f4:	9800      	ldr	r0, [sp, #0]
 80034f6:	9f08      	ldr	r7, [sp, #32]
 80034f8:	3219      	adds	r2, #25
 80034fa:	47b8      	blx	r7
 80034fc:	3001      	adds	r0, #1
 80034fe:	d1f0      	bne.n	80034e2 <_printf_common+0x8a>
 8003500:	2001      	movs	r0, #1
 8003502:	4240      	negs	r0, r0
 8003504:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003506:	2030      	movs	r0, #48	@ 0x30
 8003508:	18e1      	adds	r1, r4, r3
 800350a:	3143      	adds	r1, #67	@ 0x43
 800350c:	7008      	strb	r0, [r1, #0]
 800350e:	0021      	movs	r1, r4
 8003510:	1c5a      	adds	r2, r3, #1
 8003512:	3145      	adds	r1, #69	@ 0x45
 8003514:	7809      	ldrb	r1, [r1, #0]
 8003516:	18a2      	adds	r2, r4, r2
 8003518:	3243      	adds	r2, #67	@ 0x43
 800351a:	3302      	adds	r3, #2
 800351c:	7011      	strb	r1, [r2, #0]
 800351e:	e7c1      	b.n	80034a4 <_printf_common+0x4c>
 8003520:	0022      	movs	r2, r4
 8003522:	2301      	movs	r3, #1
 8003524:	9901      	ldr	r1, [sp, #4]
 8003526:	9800      	ldr	r0, [sp, #0]
 8003528:	9f08      	ldr	r7, [sp, #32]
 800352a:	321a      	adds	r2, #26
 800352c:	47b8      	blx	r7
 800352e:	3001      	adds	r0, #1
 8003530:	d0e6      	beq.n	8003500 <_printf_common+0xa8>
 8003532:	3601      	adds	r6, #1
 8003534:	e7d1      	b.n	80034da <_printf_common+0x82>
	...

08003538 <_printf_i>:
 8003538:	b5f0      	push	{r4, r5, r6, r7, lr}
 800353a:	b08b      	sub	sp, #44	@ 0x2c
 800353c:	9206      	str	r2, [sp, #24]
 800353e:	000a      	movs	r2, r1
 8003540:	3243      	adds	r2, #67	@ 0x43
 8003542:	9307      	str	r3, [sp, #28]
 8003544:	9005      	str	r0, [sp, #20]
 8003546:	9203      	str	r2, [sp, #12]
 8003548:	7e0a      	ldrb	r2, [r1, #24]
 800354a:	000c      	movs	r4, r1
 800354c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800354e:	2a78      	cmp	r2, #120	@ 0x78
 8003550:	d809      	bhi.n	8003566 <_printf_i+0x2e>
 8003552:	2a62      	cmp	r2, #98	@ 0x62
 8003554:	d80b      	bhi.n	800356e <_printf_i+0x36>
 8003556:	2a00      	cmp	r2, #0
 8003558:	d100      	bne.n	800355c <_printf_i+0x24>
 800355a:	e0bc      	b.n	80036d6 <_printf_i+0x19e>
 800355c:	497b      	ldr	r1, [pc, #492]	@ (800374c <_printf_i+0x214>)
 800355e:	9104      	str	r1, [sp, #16]
 8003560:	2a58      	cmp	r2, #88	@ 0x58
 8003562:	d100      	bne.n	8003566 <_printf_i+0x2e>
 8003564:	e090      	b.n	8003688 <_printf_i+0x150>
 8003566:	0025      	movs	r5, r4
 8003568:	3542      	adds	r5, #66	@ 0x42
 800356a:	702a      	strb	r2, [r5, #0]
 800356c:	e022      	b.n	80035b4 <_printf_i+0x7c>
 800356e:	0010      	movs	r0, r2
 8003570:	3863      	subs	r0, #99	@ 0x63
 8003572:	2815      	cmp	r0, #21
 8003574:	d8f7      	bhi.n	8003566 <_printf_i+0x2e>
 8003576:	f7fc fdc5 	bl	8000104 <__gnu_thumb1_case_shi>
 800357a:	0016      	.short	0x0016
 800357c:	fff6001f 	.word	0xfff6001f
 8003580:	fff6fff6 	.word	0xfff6fff6
 8003584:	001ffff6 	.word	0x001ffff6
 8003588:	fff6fff6 	.word	0xfff6fff6
 800358c:	fff6fff6 	.word	0xfff6fff6
 8003590:	003600a1 	.word	0x003600a1
 8003594:	fff60080 	.word	0xfff60080
 8003598:	00b2fff6 	.word	0x00b2fff6
 800359c:	0036fff6 	.word	0x0036fff6
 80035a0:	fff6fff6 	.word	0xfff6fff6
 80035a4:	0084      	.short	0x0084
 80035a6:	0025      	movs	r5, r4
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	3542      	adds	r5, #66	@ 0x42
 80035ac:	1d11      	adds	r1, r2, #4
 80035ae:	6019      	str	r1, [r3, #0]
 80035b0:	6813      	ldr	r3, [r2, #0]
 80035b2:	702b      	strb	r3, [r5, #0]
 80035b4:	2301      	movs	r3, #1
 80035b6:	e0a0      	b.n	80036fa <_printf_i+0x1c2>
 80035b8:	6818      	ldr	r0, [r3, #0]
 80035ba:	6809      	ldr	r1, [r1, #0]
 80035bc:	1d02      	adds	r2, r0, #4
 80035be:	060d      	lsls	r5, r1, #24
 80035c0:	d50b      	bpl.n	80035da <_printf_i+0xa2>
 80035c2:	6806      	ldr	r6, [r0, #0]
 80035c4:	601a      	str	r2, [r3, #0]
 80035c6:	2e00      	cmp	r6, #0
 80035c8:	da03      	bge.n	80035d2 <_printf_i+0x9a>
 80035ca:	232d      	movs	r3, #45	@ 0x2d
 80035cc:	9a03      	ldr	r2, [sp, #12]
 80035ce:	4276      	negs	r6, r6
 80035d0:	7013      	strb	r3, [r2, #0]
 80035d2:	4b5e      	ldr	r3, [pc, #376]	@ (800374c <_printf_i+0x214>)
 80035d4:	270a      	movs	r7, #10
 80035d6:	9304      	str	r3, [sp, #16]
 80035d8:	e018      	b.n	800360c <_printf_i+0xd4>
 80035da:	6806      	ldr	r6, [r0, #0]
 80035dc:	601a      	str	r2, [r3, #0]
 80035de:	0649      	lsls	r1, r1, #25
 80035e0:	d5f1      	bpl.n	80035c6 <_printf_i+0x8e>
 80035e2:	b236      	sxth	r6, r6
 80035e4:	e7ef      	b.n	80035c6 <_printf_i+0x8e>
 80035e6:	6808      	ldr	r0, [r1, #0]
 80035e8:	6819      	ldr	r1, [r3, #0]
 80035ea:	c940      	ldmia	r1!, {r6}
 80035ec:	0605      	lsls	r5, r0, #24
 80035ee:	d402      	bmi.n	80035f6 <_printf_i+0xbe>
 80035f0:	0640      	lsls	r0, r0, #25
 80035f2:	d500      	bpl.n	80035f6 <_printf_i+0xbe>
 80035f4:	b2b6      	uxth	r6, r6
 80035f6:	6019      	str	r1, [r3, #0]
 80035f8:	4b54      	ldr	r3, [pc, #336]	@ (800374c <_printf_i+0x214>)
 80035fa:	270a      	movs	r7, #10
 80035fc:	9304      	str	r3, [sp, #16]
 80035fe:	2a6f      	cmp	r2, #111	@ 0x6f
 8003600:	d100      	bne.n	8003604 <_printf_i+0xcc>
 8003602:	3f02      	subs	r7, #2
 8003604:	0023      	movs	r3, r4
 8003606:	2200      	movs	r2, #0
 8003608:	3343      	adds	r3, #67	@ 0x43
 800360a:	701a      	strb	r2, [r3, #0]
 800360c:	6863      	ldr	r3, [r4, #4]
 800360e:	60a3      	str	r3, [r4, #8]
 8003610:	2b00      	cmp	r3, #0
 8003612:	db03      	blt.n	800361c <_printf_i+0xe4>
 8003614:	2104      	movs	r1, #4
 8003616:	6822      	ldr	r2, [r4, #0]
 8003618:	438a      	bics	r2, r1
 800361a:	6022      	str	r2, [r4, #0]
 800361c:	2e00      	cmp	r6, #0
 800361e:	d102      	bne.n	8003626 <_printf_i+0xee>
 8003620:	9d03      	ldr	r5, [sp, #12]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d00c      	beq.n	8003640 <_printf_i+0x108>
 8003626:	9d03      	ldr	r5, [sp, #12]
 8003628:	0030      	movs	r0, r6
 800362a:	0039      	movs	r1, r7
 800362c:	f7fc fdfa 	bl	8000224 <__aeabi_uidivmod>
 8003630:	9b04      	ldr	r3, [sp, #16]
 8003632:	3d01      	subs	r5, #1
 8003634:	5c5b      	ldrb	r3, [r3, r1]
 8003636:	702b      	strb	r3, [r5, #0]
 8003638:	0033      	movs	r3, r6
 800363a:	0006      	movs	r6, r0
 800363c:	429f      	cmp	r7, r3
 800363e:	d9f3      	bls.n	8003628 <_printf_i+0xf0>
 8003640:	2f08      	cmp	r7, #8
 8003642:	d109      	bne.n	8003658 <_printf_i+0x120>
 8003644:	6823      	ldr	r3, [r4, #0]
 8003646:	07db      	lsls	r3, r3, #31
 8003648:	d506      	bpl.n	8003658 <_printf_i+0x120>
 800364a:	6862      	ldr	r2, [r4, #4]
 800364c:	6923      	ldr	r3, [r4, #16]
 800364e:	429a      	cmp	r2, r3
 8003650:	dc02      	bgt.n	8003658 <_printf_i+0x120>
 8003652:	2330      	movs	r3, #48	@ 0x30
 8003654:	3d01      	subs	r5, #1
 8003656:	702b      	strb	r3, [r5, #0]
 8003658:	9b03      	ldr	r3, [sp, #12]
 800365a:	1b5b      	subs	r3, r3, r5
 800365c:	6123      	str	r3, [r4, #16]
 800365e:	9b07      	ldr	r3, [sp, #28]
 8003660:	0021      	movs	r1, r4
 8003662:	9300      	str	r3, [sp, #0]
 8003664:	9805      	ldr	r0, [sp, #20]
 8003666:	9b06      	ldr	r3, [sp, #24]
 8003668:	aa09      	add	r2, sp, #36	@ 0x24
 800366a:	f7ff fef5 	bl	8003458 <_printf_common>
 800366e:	3001      	adds	r0, #1
 8003670:	d148      	bne.n	8003704 <_printf_i+0x1cc>
 8003672:	2001      	movs	r0, #1
 8003674:	4240      	negs	r0, r0
 8003676:	b00b      	add	sp, #44	@ 0x2c
 8003678:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800367a:	2220      	movs	r2, #32
 800367c:	6809      	ldr	r1, [r1, #0]
 800367e:	430a      	orrs	r2, r1
 8003680:	6022      	str	r2, [r4, #0]
 8003682:	2278      	movs	r2, #120	@ 0x78
 8003684:	4932      	ldr	r1, [pc, #200]	@ (8003750 <_printf_i+0x218>)
 8003686:	9104      	str	r1, [sp, #16]
 8003688:	0021      	movs	r1, r4
 800368a:	3145      	adds	r1, #69	@ 0x45
 800368c:	700a      	strb	r2, [r1, #0]
 800368e:	6819      	ldr	r1, [r3, #0]
 8003690:	6822      	ldr	r2, [r4, #0]
 8003692:	c940      	ldmia	r1!, {r6}
 8003694:	0610      	lsls	r0, r2, #24
 8003696:	d402      	bmi.n	800369e <_printf_i+0x166>
 8003698:	0650      	lsls	r0, r2, #25
 800369a:	d500      	bpl.n	800369e <_printf_i+0x166>
 800369c:	b2b6      	uxth	r6, r6
 800369e:	6019      	str	r1, [r3, #0]
 80036a0:	07d3      	lsls	r3, r2, #31
 80036a2:	d502      	bpl.n	80036aa <_printf_i+0x172>
 80036a4:	2320      	movs	r3, #32
 80036a6:	4313      	orrs	r3, r2
 80036a8:	6023      	str	r3, [r4, #0]
 80036aa:	2e00      	cmp	r6, #0
 80036ac:	d001      	beq.n	80036b2 <_printf_i+0x17a>
 80036ae:	2710      	movs	r7, #16
 80036b0:	e7a8      	b.n	8003604 <_printf_i+0xcc>
 80036b2:	2220      	movs	r2, #32
 80036b4:	6823      	ldr	r3, [r4, #0]
 80036b6:	4393      	bics	r3, r2
 80036b8:	6023      	str	r3, [r4, #0]
 80036ba:	e7f8      	b.n	80036ae <_printf_i+0x176>
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	680d      	ldr	r5, [r1, #0]
 80036c0:	1d10      	adds	r0, r2, #4
 80036c2:	6949      	ldr	r1, [r1, #20]
 80036c4:	6018      	str	r0, [r3, #0]
 80036c6:	6813      	ldr	r3, [r2, #0]
 80036c8:	062e      	lsls	r6, r5, #24
 80036ca:	d501      	bpl.n	80036d0 <_printf_i+0x198>
 80036cc:	6019      	str	r1, [r3, #0]
 80036ce:	e002      	b.n	80036d6 <_printf_i+0x19e>
 80036d0:	066d      	lsls	r5, r5, #25
 80036d2:	d5fb      	bpl.n	80036cc <_printf_i+0x194>
 80036d4:	8019      	strh	r1, [r3, #0]
 80036d6:	2300      	movs	r3, #0
 80036d8:	9d03      	ldr	r5, [sp, #12]
 80036da:	6123      	str	r3, [r4, #16]
 80036dc:	e7bf      	b.n	800365e <_printf_i+0x126>
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	1d11      	adds	r1, r2, #4
 80036e2:	6019      	str	r1, [r3, #0]
 80036e4:	6815      	ldr	r5, [r2, #0]
 80036e6:	2100      	movs	r1, #0
 80036e8:	0028      	movs	r0, r5
 80036ea:	6862      	ldr	r2, [r4, #4]
 80036ec:	f000 f996 	bl	8003a1c <memchr>
 80036f0:	2800      	cmp	r0, #0
 80036f2:	d001      	beq.n	80036f8 <_printf_i+0x1c0>
 80036f4:	1b40      	subs	r0, r0, r5
 80036f6:	6060      	str	r0, [r4, #4]
 80036f8:	6863      	ldr	r3, [r4, #4]
 80036fa:	6123      	str	r3, [r4, #16]
 80036fc:	2300      	movs	r3, #0
 80036fe:	9a03      	ldr	r2, [sp, #12]
 8003700:	7013      	strb	r3, [r2, #0]
 8003702:	e7ac      	b.n	800365e <_printf_i+0x126>
 8003704:	002a      	movs	r2, r5
 8003706:	6923      	ldr	r3, [r4, #16]
 8003708:	9906      	ldr	r1, [sp, #24]
 800370a:	9805      	ldr	r0, [sp, #20]
 800370c:	9d07      	ldr	r5, [sp, #28]
 800370e:	47a8      	blx	r5
 8003710:	3001      	adds	r0, #1
 8003712:	d0ae      	beq.n	8003672 <_printf_i+0x13a>
 8003714:	6823      	ldr	r3, [r4, #0]
 8003716:	079b      	lsls	r3, r3, #30
 8003718:	d415      	bmi.n	8003746 <_printf_i+0x20e>
 800371a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800371c:	68e0      	ldr	r0, [r4, #12]
 800371e:	4298      	cmp	r0, r3
 8003720:	daa9      	bge.n	8003676 <_printf_i+0x13e>
 8003722:	0018      	movs	r0, r3
 8003724:	e7a7      	b.n	8003676 <_printf_i+0x13e>
 8003726:	0022      	movs	r2, r4
 8003728:	2301      	movs	r3, #1
 800372a:	9906      	ldr	r1, [sp, #24]
 800372c:	9805      	ldr	r0, [sp, #20]
 800372e:	9e07      	ldr	r6, [sp, #28]
 8003730:	3219      	adds	r2, #25
 8003732:	47b0      	blx	r6
 8003734:	3001      	adds	r0, #1
 8003736:	d09c      	beq.n	8003672 <_printf_i+0x13a>
 8003738:	3501      	adds	r5, #1
 800373a:	68e3      	ldr	r3, [r4, #12]
 800373c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800373e:	1a9b      	subs	r3, r3, r2
 8003740:	42ab      	cmp	r3, r5
 8003742:	dcf0      	bgt.n	8003726 <_printf_i+0x1ee>
 8003744:	e7e9      	b.n	800371a <_printf_i+0x1e2>
 8003746:	2500      	movs	r5, #0
 8003748:	e7f7      	b.n	800373a <_printf_i+0x202>
 800374a:	46c0      	nop			@ (mov r8, r8)
 800374c:	08003c19 	.word	0x08003c19
 8003750:	08003c2a 	.word	0x08003c2a

08003754 <__sflush_r>:
 8003754:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003756:	220c      	movs	r2, #12
 8003758:	5e8b      	ldrsh	r3, [r1, r2]
 800375a:	0005      	movs	r5, r0
 800375c:	000c      	movs	r4, r1
 800375e:	071a      	lsls	r2, r3, #28
 8003760:	d456      	bmi.n	8003810 <__sflush_r+0xbc>
 8003762:	684a      	ldr	r2, [r1, #4]
 8003764:	2a00      	cmp	r2, #0
 8003766:	dc02      	bgt.n	800376e <__sflush_r+0x1a>
 8003768:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800376a:	2a00      	cmp	r2, #0
 800376c:	dd4e      	ble.n	800380c <__sflush_r+0xb8>
 800376e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003770:	2f00      	cmp	r7, #0
 8003772:	d04b      	beq.n	800380c <__sflush_r+0xb8>
 8003774:	2200      	movs	r2, #0
 8003776:	2080      	movs	r0, #128	@ 0x80
 8003778:	682e      	ldr	r6, [r5, #0]
 800377a:	602a      	str	r2, [r5, #0]
 800377c:	001a      	movs	r2, r3
 800377e:	0140      	lsls	r0, r0, #5
 8003780:	6a21      	ldr	r1, [r4, #32]
 8003782:	4002      	ands	r2, r0
 8003784:	4203      	tst	r3, r0
 8003786:	d033      	beq.n	80037f0 <__sflush_r+0x9c>
 8003788:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800378a:	89a3      	ldrh	r3, [r4, #12]
 800378c:	075b      	lsls	r3, r3, #29
 800378e:	d506      	bpl.n	800379e <__sflush_r+0x4a>
 8003790:	6863      	ldr	r3, [r4, #4]
 8003792:	1ad2      	subs	r2, r2, r3
 8003794:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003796:	2b00      	cmp	r3, #0
 8003798:	d001      	beq.n	800379e <__sflush_r+0x4a>
 800379a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800379c:	1ad2      	subs	r2, r2, r3
 800379e:	2300      	movs	r3, #0
 80037a0:	0028      	movs	r0, r5
 80037a2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80037a4:	6a21      	ldr	r1, [r4, #32]
 80037a6:	47b8      	blx	r7
 80037a8:	89a2      	ldrh	r2, [r4, #12]
 80037aa:	1c43      	adds	r3, r0, #1
 80037ac:	d106      	bne.n	80037bc <__sflush_r+0x68>
 80037ae:	6829      	ldr	r1, [r5, #0]
 80037b0:	291d      	cmp	r1, #29
 80037b2:	d846      	bhi.n	8003842 <__sflush_r+0xee>
 80037b4:	4b29      	ldr	r3, [pc, #164]	@ (800385c <__sflush_r+0x108>)
 80037b6:	410b      	asrs	r3, r1
 80037b8:	07db      	lsls	r3, r3, #31
 80037ba:	d442      	bmi.n	8003842 <__sflush_r+0xee>
 80037bc:	2300      	movs	r3, #0
 80037be:	6063      	str	r3, [r4, #4]
 80037c0:	6923      	ldr	r3, [r4, #16]
 80037c2:	6023      	str	r3, [r4, #0]
 80037c4:	04d2      	lsls	r2, r2, #19
 80037c6:	d505      	bpl.n	80037d4 <__sflush_r+0x80>
 80037c8:	1c43      	adds	r3, r0, #1
 80037ca:	d102      	bne.n	80037d2 <__sflush_r+0x7e>
 80037cc:	682b      	ldr	r3, [r5, #0]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d100      	bne.n	80037d4 <__sflush_r+0x80>
 80037d2:	6560      	str	r0, [r4, #84]	@ 0x54
 80037d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80037d6:	602e      	str	r6, [r5, #0]
 80037d8:	2900      	cmp	r1, #0
 80037da:	d017      	beq.n	800380c <__sflush_r+0xb8>
 80037dc:	0023      	movs	r3, r4
 80037de:	3344      	adds	r3, #68	@ 0x44
 80037e0:	4299      	cmp	r1, r3
 80037e2:	d002      	beq.n	80037ea <__sflush_r+0x96>
 80037e4:	0028      	movs	r0, r5
 80037e6:	f7ff fbf7 	bl	8002fd8 <_free_r>
 80037ea:	2300      	movs	r3, #0
 80037ec:	6363      	str	r3, [r4, #52]	@ 0x34
 80037ee:	e00d      	b.n	800380c <__sflush_r+0xb8>
 80037f0:	2301      	movs	r3, #1
 80037f2:	0028      	movs	r0, r5
 80037f4:	47b8      	blx	r7
 80037f6:	0002      	movs	r2, r0
 80037f8:	1c43      	adds	r3, r0, #1
 80037fa:	d1c6      	bne.n	800378a <__sflush_r+0x36>
 80037fc:	682b      	ldr	r3, [r5, #0]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d0c3      	beq.n	800378a <__sflush_r+0x36>
 8003802:	2b1d      	cmp	r3, #29
 8003804:	d001      	beq.n	800380a <__sflush_r+0xb6>
 8003806:	2b16      	cmp	r3, #22
 8003808:	d11a      	bne.n	8003840 <__sflush_r+0xec>
 800380a:	602e      	str	r6, [r5, #0]
 800380c:	2000      	movs	r0, #0
 800380e:	e01e      	b.n	800384e <__sflush_r+0xfa>
 8003810:	690e      	ldr	r6, [r1, #16]
 8003812:	2e00      	cmp	r6, #0
 8003814:	d0fa      	beq.n	800380c <__sflush_r+0xb8>
 8003816:	680f      	ldr	r7, [r1, #0]
 8003818:	600e      	str	r6, [r1, #0]
 800381a:	1bba      	subs	r2, r7, r6
 800381c:	9201      	str	r2, [sp, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	079b      	lsls	r3, r3, #30
 8003822:	d100      	bne.n	8003826 <__sflush_r+0xd2>
 8003824:	694a      	ldr	r2, [r1, #20]
 8003826:	60a2      	str	r2, [r4, #8]
 8003828:	9b01      	ldr	r3, [sp, #4]
 800382a:	2b00      	cmp	r3, #0
 800382c:	ddee      	ble.n	800380c <__sflush_r+0xb8>
 800382e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003830:	0032      	movs	r2, r6
 8003832:	001f      	movs	r7, r3
 8003834:	0028      	movs	r0, r5
 8003836:	9b01      	ldr	r3, [sp, #4]
 8003838:	6a21      	ldr	r1, [r4, #32]
 800383a:	47b8      	blx	r7
 800383c:	2800      	cmp	r0, #0
 800383e:	dc07      	bgt.n	8003850 <__sflush_r+0xfc>
 8003840:	89a2      	ldrh	r2, [r4, #12]
 8003842:	2340      	movs	r3, #64	@ 0x40
 8003844:	2001      	movs	r0, #1
 8003846:	4313      	orrs	r3, r2
 8003848:	b21b      	sxth	r3, r3
 800384a:	81a3      	strh	r3, [r4, #12]
 800384c:	4240      	negs	r0, r0
 800384e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003850:	9b01      	ldr	r3, [sp, #4]
 8003852:	1836      	adds	r6, r6, r0
 8003854:	1a1b      	subs	r3, r3, r0
 8003856:	9301      	str	r3, [sp, #4]
 8003858:	e7e6      	b.n	8003828 <__sflush_r+0xd4>
 800385a:	46c0      	nop			@ (mov r8, r8)
 800385c:	dfbffffe 	.word	0xdfbffffe

08003860 <_fflush_r>:
 8003860:	690b      	ldr	r3, [r1, #16]
 8003862:	b570      	push	{r4, r5, r6, lr}
 8003864:	0005      	movs	r5, r0
 8003866:	000c      	movs	r4, r1
 8003868:	2b00      	cmp	r3, #0
 800386a:	d102      	bne.n	8003872 <_fflush_r+0x12>
 800386c:	2500      	movs	r5, #0
 800386e:	0028      	movs	r0, r5
 8003870:	bd70      	pop	{r4, r5, r6, pc}
 8003872:	2800      	cmp	r0, #0
 8003874:	d004      	beq.n	8003880 <_fflush_r+0x20>
 8003876:	6a03      	ldr	r3, [r0, #32]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d101      	bne.n	8003880 <_fflush_r+0x20>
 800387c:	f7ff fa98 	bl	8002db0 <__sinit>
 8003880:	220c      	movs	r2, #12
 8003882:	5ea3      	ldrsh	r3, [r4, r2]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d0f1      	beq.n	800386c <_fflush_r+0xc>
 8003888:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800388a:	07d2      	lsls	r2, r2, #31
 800388c:	d404      	bmi.n	8003898 <_fflush_r+0x38>
 800388e:	059b      	lsls	r3, r3, #22
 8003890:	d402      	bmi.n	8003898 <_fflush_r+0x38>
 8003892:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003894:	f7ff fb9d 	bl	8002fd2 <__retarget_lock_acquire_recursive>
 8003898:	0028      	movs	r0, r5
 800389a:	0021      	movs	r1, r4
 800389c:	f7ff ff5a 	bl	8003754 <__sflush_r>
 80038a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80038a2:	0005      	movs	r5, r0
 80038a4:	07db      	lsls	r3, r3, #31
 80038a6:	d4e2      	bmi.n	800386e <_fflush_r+0xe>
 80038a8:	89a3      	ldrh	r3, [r4, #12]
 80038aa:	059b      	lsls	r3, r3, #22
 80038ac:	d4df      	bmi.n	800386e <_fflush_r+0xe>
 80038ae:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80038b0:	f7ff fb90 	bl	8002fd4 <__retarget_lock_release_recursive>
 80038b4:	e7db      	b.n	800386e <_fflush_r+0xe>

080038b6 <__swbuf_r>:
 80038b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038b8:	0006      	movs	r6, r0
 80038ba:	000d      	movs	r5, r1
 80038bc:	0014      	movs	r4, r2
 80038be:	2800      	cmp	r0, #0
 80038c0:	d004      	beq.n	80038cc <__swbuf_r+0x16>
 80038c2:	6a03      	ldr	r3, [r0, #32]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d101      	bne.n	80038cc <__swbuf_r+0x16>
 80038c8:	f7ff fa72 	bl	8002db0 <__sinit>
 80038cc:	69a3      	ldr	r3, [r4, #24]
 80038ce:	60a3      	str	r3, [r4, #8]
 80038d0:	89a3      	ldrh	r3, [r4, #12]
 80038d2:	071b      	lsls	r3, r3, #28
 80038d4:	d502      	bpl.n	80038dc <__swbuf_r+0x26>
 80038d6:	6923      	ldr	r3, [r4, #16]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d109      	bne.n	80038f0 <__swbuf_r+0x3a>
 80038dc:	0021      	movs	r1, r4
 80038de:	0030      	movs	r0, r6
 80038e0:	f000 f82c 	bl	800393c <__swsetup_r>
 80038e4:	2800      	cmp	r0, #0
 80038e6:	d003      	beq.n	80038f0 <__swbuf_r+0x3a>
 80038e8:	2501      	movs	r5, #1
 80038ea:	426d      	negs	r5, r5
 80038ec:	0028      	movs	r0, r5
 80038ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038f0:	6923      	ldr	r3, [r4, #16]
 80038f2:	6820      	ldr	r0, [r4, #0]
 80038f4:	b2ef      	uxtb	r7, r5
 80038f6:	1ac0      	subs	r0, r0, r3
 80038f8:	6963      	ldr	r3, [r4, #20]
 80038fa:	b2ed      	uxtb	r5, r5
 80038fc:	4283      	cmp	r3, r0
 80038fe:	dc05      	bgt.n	800390c <__swbuf_r+0x56>
 8003900:	0021      	movs	r1, r4
 8003902:	0030      	movs	r0, r6
 8003904:	f7ff ffac 	bl	8003860 <_fflush_r>
 8003908:	2800      	cmp	r0, #0
 800390a:	d1ed      	bne.n	80038e8 <__swbuf_r+0x32>
 800390c:	68a3      	ldr	r3, [r4, #8]
 800390e:	3001      	adds	r0, #1
 8003910:	3b01      	subs	r3, #1
 8003912:	60a3      	str	r3, [r4, #8]
 8003914:	6823      	ldr	r3, [r4, #0]
 8003916:	1c5a      	adds	r2, r3, #1
 8003918:	6022      	str	r2, [r4, #0]
 800391a:	701f      	strb	r7, [r3, #0]
 800391c:	6963      	ldr	r3, [r4, #20]
 800391e:	4283      	cmp	r3, r0
 8003920:	d004      	beq.n	800392c <__swbuf_r+0x76>
 8003922:	89a3      	ldrh	r3, [r4, #12]
 8003924:	07db      	lsls	r3, r3, #31
 8003926:	d5e1      	bpl.n	80038ec <__swbuf_r+0x36>
 8003928:	2d0a      	cmp	r5, #10
 800392a:	d1df      	bne.n	80038ec <__swbuf_r+0x36>
 800392c:	0021      	movs	r1, r4
 800392e:	0030      	movs	r0, r6
 8003930:	f7ff ff96 	bl	8003860 <_fflush_r>
 8003934:	2800      	cmp	r0, #0
 8003936:	d0d9      	beq.n	80038ec <__swbuf_r+0x36>
 8003938:	e7d6      	b.n	80038e8 <__swbuf_r+0x32>
	...

0800393c <__swsetup_r>:
 800393c:	4b2d      	ldr	r3, [pc, #180]	@ (80039f4 <__swsetup_r+0xb8>)
 800393e:	b570      	push	{r4, r5, r6, lr}
 8003940:	0005      	movs	r5, r0
 8003942:	6818      	ldr	r0, [r3, #0]
 8003944:	000c      	movs	r4, r1
 8003946:	2800      	cmp	r0, #0
 8003948:	d004      	beq.n	8003954 <__swsetup_r+0x18>
 800394a:	6a03      	ldr	r3, [r0, #32]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d101      	bne.n	8003954 <__swsetup_r+0x18>
 8003950:	f7ff fa2e 	bl	8002db0 <__sinit>
 8003954:	230c      	movs	r3, #12
 8003956:	5ee2      	ldrsh	r2, [r4, r3]
 8003958:	0713      	lsls	r3, r2, #28
 800395a:	d423      	bmi.n	80039a4 <__swsetup_r+0x68>
 800395c:	06d3      	lsls	r3, r2, #27
 800395e:	d407      	bmi.n	8003970 <__swsetup_r+0x34>
 8003960:	2309      	movs	r3, #9
 8003962:	602b      	str	r3, [r5, #0]
 8003964:	2340      	movs	r3, #64	@ 0x40
 8003966:	2001      	movs	r0, #1
 8003968:	4313      	orrs	r3, r2
 800396a:	81a3      	strh	r3, [r4, #12]
 800396c:	4240      	negs	r0, r0
 800396e:	e03a      	b.n	80039e6 <__swsetup_r+0xaa>
 8003970:	0752      	lsls	r2, r2, #29
 8003972:	d513      	bpl.n	800399c <__swsetup_r+0x60>
 8003974:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003976:	2900      	cmp	r1, #0
 8003978:	d008      	beq.n	800398c <__swsetup_r+0x50>
 800397a:	0023      	movs	r3, r4
 800397c:	3344      	adds	r3, #68	@ 0x44
 800397e:	4299      	cmp	r1, r3
 8003980:	d002      	beq.n	8003988 <__swsetup_r+0x4c>
 8003982:	0028      	movs	r0, r5
 8003984:	f7ff fb28 	bl	8002fd8 <_free_r>
 8003988:	2300      	movs	r3, #0
 800398a:	6363      	str	r3, [r4, #52]	@ 0x34
 800398c:	2224      	movs	r2, #36	@ 0x24
 800398e:	89a3      	ldrh	r3, [r4, #12]
 8003990:	4393      	bics	r3, r2
 8003992:	81a3      	strh	r3, [r4, #12]
 8003994:	2300      	movs	r3, #0
 8003996:	6063      	str	r3, [r4, #4]
 8003998:	6923      	ldr	r3, [r4, #16]
 800399a:	6023      	str	r3, [r4, #0]
 800399c:	2308      	movs	r3, #8
 800399e:	89a2      	ldrh	r2, [r4, #12]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	81a3      	strh	r3, [r4, #12]
 80039a4:	6923      	ldr	r3, [r4, #16]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d10b      	bne.n	80039c2 <__swsetup_r+0x86>
 80039aa:	21a0      	movs	r1, #160	@ 0xa0
 80039ac:	2280      	movs	r2, #128	@ 0x80
 80039ae:	89a3      	ldrh	r3, [r4, #12]
 80039b0:	0089      	lsls	r1, r1, #2
 80039b2:	0092      	lsls	r2, r2, #2
 80039b4:	400b      	ands	r3, r1
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d003      	beq.n	80039c2 <__swsetup_r+0x86>
 80039ba:	0021      	movs	r1, r4
 80039bc:	0028      	movs	r0, r5
 80039be:	f000 f863 	bl	8003a88 <__smakebuf_r>
 80039c2:	230c      	movs	r3, #12
 80039c4:	5ee2      	ldrsh	r2, [r4, r3]
 80039c6:	2101      	movs	r1, #1
 80039c8:	0013      	movs	r3, r2
 80039ca:	400b      	ands	r3, r1
 80039cc:	420a      	tst	r2, r1
 80039ce:	d00b      	beq.n	80039e8 <__swsetup_r+0xac>
 80039d0:	2300      	movs	r3, #0
 80039d2:	60a3      	str	r3, [r4, #8]
 80039d4:	6963      	ldr	r3, [r4, #20]
 80039d6:	425b      	negs	r3, r3
 80039d8:	61a3      	str	r3, [r4, #24]
 80039da:	2000      	movs	r0, #0
 80039dc:	6923      	ldr	r3, [r4, #16]
 80039de:	4283      	cmp	r3, r0
 80039e0:	d101      	bne.n	80039e6 <__swsetup_r+0xaa>
 80039e2:	0613      	lsls	r3, r2, #24
 80039e4:	d4be      	bmi.n	8003964 <__swsetup_r+0x28>
 80039e6:	bd70      	pop	{r4, r5, r6, pc}
 80039e8:	0791      	lsls	r1, r2, #30
 80039ea:	d400      	bmi.n	80039ee <__swsetup_r+0xb2>
 80039ec:	6963      	ldr	r3, [r4, #20]
 80039ee:	60a3      	str	r3, [r4, #8]
 80039f0:	e7f3      	b.n	80039da <__swsetup_r+0x9e>
 80039f2:	46c0      	nop			@ (mov r8, r8)
 80039f4:	2000001c 	.word	0x2000001c

080039f8 <_sbrk_r>:
 80039f8:	2300      	movs	r3, #0
 80039fa:	b570      	push	{r4, r5, r6, lr}
 80039fc:	4d06      	ldr	r5, [pc, #24]	@ (8003a18 <_sbrk_r+0x20>)
 80039fe:	0004      	movs	r4, r0
 8003a00:	0008      	movs	r0, r1
 8003a02:	602b      	str	r3, [r5, #0]
 8003a04:	f7fd f830 	bl	8000a68 <_sbrk>
 8003a08:	1c43      	adds	r3, r0, #1
 8003a0a:	d103      	bne.n	8003a14 <_sbrk_r+0x1c>
 8003a0c:	682b      	ldr	r3, [r5, #0]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d000      	beq.n	8003a14 <_sbrk_r+0x1c>
 8003a12:	6023      	str	r3, [r4, #0]
 8003a14:	bd70      	pop	{r4, r5, r6, pc}
 8003a16:	46c0      	nop			@ (mov r8, r8)
 8003a18:	20000260 	.word	0x20000260

08003a1c <memchr>:
 8003a1c:	b2c9      	uxtb	r1, r1
 8003a1e:	1882      	adds	r2, r0, r2
 8003a20:	4290      	cmp	r0, r2
 8003a22:	d101      	bne.n	8003a28 <memchr+0xc>
 8003a24:	2000      	movs	r0, #0
 8003a26:	4770      	bx	lr
 8003a28:	7803      	ldrb	r3, [r0, #0]
 8003a2a:	428b      	cmp	r3, r1
 8003a2c:	d0fb      	beq.n	8003a26 <memchr+0xa>
 8003a2e:	3001      	adds	r0, #1
 8003a30:	e7f6      	b.n	8003a20 <memchr+0x4>
	...

08003a34 <__swhatbuf_r>:
 8003a34:	b570      	push	{r4, r5, r6, lr}
 8003a36:	000e      	movs	r6, r1
 8003a38:	001d      	movs	r5, r3
 8003a3a:	230e      	movs	r3, #14
 8003a3c:	5ec9      	ldrsh	r1, [r1, r3]
 8003a3e:	0014      	movs	r4, r2
 8003a40:	b096      	sub	sp, #88	@ 0x58
 8003a42:	2900      	cmp	r1, #0
 8003a44:	da0c      	bge.n	8003a60 <__swhatbuf_r+0x2c>
 8003a46:	89b2      	ldrh	r2, [r6, #12]
 8003a48:	2380      	movs	r3, #128	@ 0x80
 8003a4a:	0011      	movs	r1, r2
 8003a4c:	4019      	ands	r1, r3
 8003a4e:	421a      	tst	r2, r3
 8003a50:	d114      	bne.n	8003a7c <__swhatbuf_r+0x48>
 8003a52:	2380      	movs	r3, #128	@ 0x80
 8003a54:	00db      	lsls	r3, r3, #3
 8003a56:	2000      	movs	r0, #0
 8003a58:	6029      	str	r1, [r5, #0]
 8003a5a:	6023      	str	r3, [r4, #0]
 8003a5c:	b016      	add	sp, #88	@ 0x58
 8003a5e:	bd70      	pop	{r4, r5, r6, pc}
 8003a60:	466a      	mov	r2, sp
 8003a62:	f000 f853 	bl	8003b0c <_fstat_r>
 8003a66:	2800      	cmp	r0, #0
 8003a68:	dbed      	blt.n	8003a46 <__swhatbuf_r+0x12>
 8003a6a:	23f0      	movs	r3, #240	@ 0xf0
 8003a6c:	9901      	ldr	r1, [sp, #4]
 8003a6e:	021b      	lsls	r3, r3, #8
 8003a70:	4019      	ands	r1, r3
 8003a72:	4b04      	ldr	r3, [pc, #16]	@ (8003a84 <__swhatbuf_r+0x50>)
 8003a74:	18c9      	adds	r1, r1, r3
 8003a76:	424b      	negs	r3, r1
 8003a78:	4159      	adcs	r1, r3
 8003a7a:	e7ea      	b.n	8003a52 <__swhatbuf_r+0x1e>
 8003a7c:	2100      	movs	r1, #0
 8003a7e:	2340      	movs	r3, #64	@ 0x40
 8003a80:	e7e9      	b.n	8003a56 <__swhatbuf_r+0x22>
 8003a82:	46c0      	nop			@ (mov r8, r8)
 8003a84:	ffffe000 	.word	0xffffe000

08003a88 <__smakebuf_r>:
 8003a88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a8a:	2602      	movs	r6, #2
 8003a8c:	898b      	ldrh	r3, [r1, #12]
 8003a8e:	0005      	movs	r5, r0
 8003a90:	000c      	movs	r4, r1
 8003a92:	b085      	sub	sp, #20
 8003a94:	4233      	tst	r3, r6
 8003a96:	d007      	beq.n	8003aa8 <__smakebuf_r+0x20>
 8003a98:	0023      	movs	r3, r4
 8003a9a:	3347      	adds	r3, #71	@ 0x47
 8003a9c:	6023      	str	r3, [r4, #0]
 8003a9e:	6123      	str	r3, [r4, #16]
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	6163      	str	r3, [r4, #20]
 8003aa4:	b005      	add	sp, #20
 8003aa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003aa8:	ab03      	add	r3, sp, #12
 8003aaa:	aa02      	add	r2, sp, #8
 8003aac:	f7ff ffc2 	bl	8003a34 <__swhatbuf_r>
 8003ab0:	9f02      	ldr	r7, [sp, #8]
 8003ab2:	9001      	str	r0, [sp, #4]
 8003ab4:	0039      	movs	r1, r7
 8003ab6:	0028      	movs	r0, r5
 8003ab8:	f7ff fafa 	bl	80030b0 <_malloc_r>
 8003abc:	2800      	cmp	r0, #0
 8003abe:	d108      	bne.n	8003ad2 <__smakebuf_r+0x4a>
 8003ac0:	220c      	movs	r2, #12
 8003ac2:	5ea3      	ldrsh	r3, [r4, r2]
 8003ac4:	059a      	lsls	r2, r3, #22
 8003ac6:	d4ed      	bmi.n	8003aa4 <__smakebuf_r+0x1c>
 8003ac8:	2203      	movs	r2, #3
 8003aca:	4393      	bics	r3, r2
 8003acc:	431e      	orrs	r6, r3
 8003ace:	81a6      	strh	r6, [r4, #12]
 8003ad0:	e7e2      	b.n	8003a98 <__smakebuf_r+0x10>
 8003ad2:	2380      	movs	r3, #128	@ 0x80
 8003ad4:	89a2      	ldrh	r2, [r4, #12]
 8003ad6:	6020      	str	r0, [r4, #0]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	81a3      	strh	r3, [r4, #12]
 8003adc:	9b03      	ldr	r3, [sp, #12]
 8003ade:	6120      	str	r0, [r4, #16]
 8003ae0:	6167      	str	r7, [r4, #20]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00c      	beq.n	8003b00 <__smakebuf_r+0x78>
 8003ae6:	0028      	movs	r0, r5
 8003ae8:	230e      	movs	r3, #14
 8003aea:	5ee1      	ldrsh	r1, [r4, r3]
 8003aec:	f000 f820 	bl	8003b30 <_isatty_r>
 8003af0:	2800      	cmp	r0, #0
 8003af2:	d005      	beq.n	8003b00 <__smakebuf_r+0x78>
 8003af4:	2303      	movs	r3, #3
 8003af6:	89a2      	ldrh	r2, [r4, #12]
 8003af8:	439a      	bics	r2, r3
 8003afa:	3b02      	subs	r3, #2
 8003afc:	4313      	orrs	r3, r2
 8003afe:	81a3      	strh	r3, [r4, #12]
 8003b00:	89a3      	ldrh	r3, [r4, #12]
 8003b02:	9a01      	ldr	r2, [sp, #4]
 8003b04:	4313      	orrs	r3, r2
 8003b06:	81a3      	strh	r3, [r4, #12]
 8003b08:	e7cc      	b.n	8003aa4 <__smakebuf_r+0x1c>
	...

08003b0c <_fstat_r>:
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	b570      	push	{r4, r5, r6, lr}
 8003b10:	4d06      	ldr	r5, [pc, #24]	@ (8003b2c <_fstat_r+0x20>)
 8003b12:	0004      	movs	r4, r0
 8003b14:	0008      	movs	r0, r1
 8003b16:	0011      	movs	r1, r2
 8003b18:	602b      	str	r3, [r5, #0]
 8003b1a:	f7fc ff83 	bl	8000a24 <_fstat>
 8003b1e:	1c43      	adds	r3, r0, #1
 8003b20:	d103      	bne.n	8003b2a <_fstat_r+0x1e>
 8003b22:	682b      	ldr	r3, [r5, #0]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d000      	beq.n	8003b2a <_fstat_r+0x1e>
 8003b28:	6023      	str	r3, [r4, #0]
 8003b2a:	bd70      	pop	{r4, r5, r6, pc}
 8003b2c:	20000260 	.word	0x20000260

08003b30 <_isatty_r>:
 8003b30:	2300      	movs	r3, #0
 8003b32:	b570      	push	{r4, r5, r6, lr}
 8003b34:	4d06      	ldr	r5, [pc, #24]	@ (8003b50 <_isatty_r+0x20>)
 8003b36:	0004      	movs	r4, r0
 8003b38:	0008      	movs	r0, r1
 8003b3a:	602b      	str	r3, [r5, #0]
 8003b3c:	f7fc ff80 	bl	8000a40 <_isatty>
 8003b40:	1c43      	adds	r3, r0, #1
 8003b42:	d103      	bne.n	8003b4c <_isatty_r+0x1c>
 8003b44:	682b      	ldr	r3, [r5, #0]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d000      	beq.n	8003b4c <_isatty_r+0x1c>
 8003b4a:	6023      	str	r3, [r4, #0]
 8003b4c:	bd70      	pop	{r4, r5, r6, pc}
 8003b4e:	46c0      	nop			@ (mov r8, r8)
 8003b50:	20000260 	.word	0x20000260

08003b54 <_init>:
 8003b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b56:	46c0      	nop			@ (mov r8, r8)
 8003b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b5a:	bc08      	pop	{r3}
 8003b5c:	469e      	mov	lr, r3
 8003b5e:	4770      	bx	lr

08003b60 <_fini>:
 8003b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b62:	46c0      	nop			@ (mov r8, r8)
 8003b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b66:	bc08      	pop	{r3}
 8003b68:	469e      	mov	lr, r3
 8003b6a:	4770      	bx	lr
