// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Full Version"

// DATE "10/04/2016 08:46:25"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module slc3 (
	S,
	Clk,
	Reset,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	CE,
	UB,
	LB,
	OE,
	WE,
	ADDR,
	Data);
input 	[15:0] S;
input 	Clk;
input 	Reset;
input 	Run;
input 	\Continue ;
output 	[11:0] LED;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	CE;
output 	UB;
output 	LB;
output 	OE;
output 	WE;
output 	[19:0] ADDR;
output 	[15:0] Data;

// Design Ports Information
// LED[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CE	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UB	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LB	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[2]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[3]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[4]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[5]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[6]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[7]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[8]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[9]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[10]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[11]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[12]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[13]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[14]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[15]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("slc3_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \Data[0]~output_o ;
wire \Data[1]~output_o ;
wire \Data[2]~output_o ;
wire \Data[3]~output_o ;
wire \Data[4]~output_o ;
wire \Data[5]~output_o ;
wire \Data[6]~output_o ;
wire \Data[7]~output_o ;
wire \Data[8]~output_o ;
wire \Data[9]~output_o ;
wire \Data[10]~output_o ;
wire \Data[11]~output_o ;
wire \Data[12]~output_o ;
wire \Data[13]~output_o ;
wire \Data[14]~output_o ;
wire \Data[15]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \LED[10]~output_o ;
wire \LED[11]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \CE~output_o ;
wire \UB~output_o ;
wire \LB~output_o ;
wire \OE~output_o ;
wire \WE~output_o ;
wire \ADDR[0]~output_o ;
wire \ADDR[1]~output_o ;
wire \ADDR[2]~output_o ;
wire \ADDR[3]~output_o ;
wire \ADDR[4]~output_o ;
wire \ADDR[5]~output_o ;
wire \ADDR[6]~output_o ;
wire \ADDR[7]~output_o ;
wire \ADDR[8]~output_o ;
wire \ADDR[9]~output_o ;
wire \ADDR[10]~output_o ;
wire \ADDR[11]~output_o ;
wire \ADDR[12]~output_o ;
wire \ADDR[13]~output_o ;
wire \ADDR[14]~output_o ;
wire \ADDR[15]~output_o ;
wire \ADDR[16]~output_o ;
wire \ADDR[17]~output_o ;
wire \ADDR[18]~output_o ;
wire \ADDR[19]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Continue~input_o ;
wire \Reset~input_o ;
wire \state_controller|State~32_combout ;
wire \state_controller|State.S_33_2~q ;
wire \state_controller|State~38_combout ;
wire \state_controller|State.S_35~q ;
wire \state_controller|State~52_combout ;
wire \state_controller|State.S_32~q ;
wire \state_controller|Decoder0~1_combout ;
wire \state_controller|State~41_combout ;
wire \state_controller|State.S_06~q ;
wire \state_controller|State~35_combout ;
wire \state_controller|State.S_25_1~q ;
wire \state_controller|State~33_combout ;
wire \state_controller|State.S_25_2~q ;
wire \state_controller|State~39_combout ;
wire \state_controller|State.S_27~q ;
wire \BUS_Main|Mux4~0_combout ;
wire \state_controller|Decoder0~2_combout ;
wire \state_controller|State~42_combout ;
wire \state_controller|State.S_07~feeder_combout ;
wire \state_controller|State.S_07~q ;
wire \REG_MAR|data_out[7]~0_combout ;
wire \state_controller|State~47_combout ;
wire \state_controller|State.S_21~q ;
wire \REG_IR|data_out[9]~feeder_combout ;
wire \REG_IR|data_out[5]~1_combout ;
wire \state_controller|Decoder0~5_combout ;
wire \state_controller|State~45_combout ;
wire \state_controller|State.S_01~q ;
wire \state_controller|Decoder0~4_combout ;
wire \state_controller|State~44_combout ;
wire \state_controller|State.S_09~q ;
wire \state_controller|Decoder0~6_combout ;
wire \state_controller|State~46_combout ;
wire \state_controller|State.S_05~q ;
wire \state_controller|WideOr27~0_combout ;
wire \REG_FILE|Decoder7~3_combout ;
wire \REG_FILE|r3|data_out[10]~0_combout ;
wire \REG_FILE|Decoder7~1_combout ;
wire \REG_FILE|r2|data_out[8]~0_combout ;
wire \REG_FILE|Decoder7~0_combout ;
wire \REG_FILE|r1|data_out[11]~0_combout ;
wire \state_controller|State~49_combout ;
wire \state_controller|State.S_23~q ;
wire \state_controller|State~36_combout ;
wire \state_controller|State.S_16_1~q ;
wire \state_controller|State~37_combout ;
wire \state_controller|State.S_16_2~q ;
wire \REG_MDR|data_out~38_combout ;
wire \Data[6]~input_o ;
wire \S[6]~input_o ;
wire \REG_MDR|data_out~17_combout ;
wire \REG_MDR|data_out~18_combout ;
wire \REG_MDR|data_out[3]~6_combout ;
wire \MUX_ADDR2|Mux9~0_combout ;
wire \REG_FILE|Mux9~2_combout ;
wire \REG_FILE|Mux9~3_combout ;
wire \REG_FILE|r7|data_out[14]~0_combout ;
wire \REG_FILE|r7|data_out[14]~1_combout ;
wire \REG_FILE|r5|data_out[1]~0_combout ;
wire \REG_FILE|Decoder7~2_combout ;
wire \REG_FILE|r4|data_out[4]~0_combout ;
wire \REG_FILE|r6|data_out[12]~0_combout ;
wire \REG_FILE|Mux9~0_combout ;
wire \REG_FILE|Mux9~1_combout ;
wire \REG_FILE|Mux9~4_combout ;
wire \state_controller|ADDR1_Mux_Select~0_combout ;
wire \REG_MDR|data_out~37_combout ;
wire \S[4]~input_o ;
wire \Data[4]~input_o ;
wire \REG_MDR|data_out~13_combout ;
wire \REG_MDR|data_out~14_combout ;
wire \state_controller|WideOr24~combout ;
wire \ALU_PC_INCREMENT|Add0~8_combout ;
wire \ALU_PC_INCREMENT|Add0~10_combout ;
wire \ALU_PC_INCREMENT|Add0~11_combout ;
wire \REG_PC|data_out[14]~0_combout ;
wire \REG_FILE|Mux15~0_combout ;
wire \REG_FILE|Mux15~1_combout ;
wire \REG_FILE|r2|data_out[0]~feeder_combout ;
wire \REG_FILE|r1|data_out[0]~feeder_combout ;
wire \REG_FILE|Mux15~2_combout ;
wire \REG_FILE|Mux15~3_combout ;
wire \REG_FILE|Mux15~4_combout ;
wire \MUX_ADDR1|OUT[0]~0_combout ;
wire \ALU_ADDER|Add0~0_combout ;
wire \state_controller|WideOr23~combout ;
wire \state_controller|State~50_combout ;
wire \state_controller|State.S_Pause_2~q ;
wire \state_controller|Selector24~0_combout ;
wire \state_controller|Selector24~1_combout ;
wire \REG_FILE|Mux13~0_combout ;
wire \REG_FILE|Mux13~1_combout ;
wire \REG_FILE|Mux13~2_combout ;
wire \REG_FILE|Mux13~3_combout ;
wire \REG_FILE|Mux13~4_combout ;
wire \MUX_ADDR1|OUT[2]~2_combout ;
wire \REG_FILE|Mux14~0_combout ;
wire \REG_FILE|r7|data_out[1]~feeder_combout ;
wire \REG_FILE|r5|data_out[1]~feeder_combout ;
wire \REG_FILE|Mux14~1_combout ;
wire \REG_FILE|r0|data_out[1]~feeder_combout ;
wire \REG_FILE|r1|data_out[1]~feeder_combout ;
wire \REG_FILE|Mux14~2_combout ;
wire \REG_FILE|Mux14~3_combout ;
wire \REG_FILE|Mux14~4_combout ;
wire \MUX_ADDR1|OUT[1]~1_combout ;
wire \ALU_ADDER|Add0~1 ;
wire \ALU_ADDER|Add0~2_combout ;
wire \ALU_PC_INCREMENT|Add0~9 ;
wire \ALU_PC_INCREMENT|Add0~12_combout ;
wire \ALU_PC_INCREMENT|Add0~14_combout ;
wire \ALU_PC_INCREMENT|Add0~15_combout ;
wire \S[1]~input_o ;
wire \Data[1]~input_o ;
wire \REG_MDR|data_out~7_combout ;
wire \REG_MDR|data_out~8_combout ;
wire \MUX_SR2|OUT[1]~21_combout ;
wire \MUX_SR2|OUT[1]~22_combout ;
wire \MUX_SR2|OUT[1]~18_combout ;
wire \MUX_SR2|OUT[1]~19_combout ;
wire \MUX_SR2|OUT[1]~20_combout ;
wire \MUX_SR2|OUT[1]~23_combout ;
wire \BUS_Main|Mux1~0_combout ;
wire \ALU_MAIN|Add0~1 ;
wire \ALU_MAIN|Add0~2_combout ;
wire \BUS_Main|Mux1~1_combout ;
wire \BUS_Main|Mux1~2_combout ;
wire \BUS_Main|Mux1~3_combout ;
wire \REG_IR|data_out~2_combout ;
wire \ALU_ADDER|Add0~3 ;
wire \ALU_ADDER|Add0~4_combout ;
wire \ALU_PC_INCREMENT|Add0~13 ;
wire \ALU_PC_INCREMENT|Add0~16_combout ;
wire \ALU_PC_INCREMENT|Add0~18_combout ;
wire \ALU_PC_INCREMENT|Add0~19_combout ;
wire \S[2]~input_o ;
wire \Data[2]~input_o ;
wire \REG_MDR|data_out~9_combout ;
wire \REG_MDR|data_out~10_combout ;
wire \MUX_SR2|OUT[2]~24_combout ;
wire \MUX_SR2|OUT[2]~25_combout ;
wire \MUX_SR2|OUT[2]~26_combout ;
wire \MUX_SR2|OUT[2]~27_combout ;
wire \MUX_SR2|OUT[2]~28_combout ;
wire \ALU_MAIN|Add0~3 ;
wire \ALU_MAIN|Add0~4_combout ;
wire \BUS_Main|Mux2~0_combout ;
wire \BUS_Main|Mux2~1_combout ;
wire \BUS_Main|Mux2~2_combout ;
wire \BUS_Main|Mux2~3_combout ;
wire \REG_IR|data_out~3_combout ;
wire \MUX_SR2|OUT[0]~12_combout ;
wire \MUX_SR2|OUT[0]~13_combout ;
wire \MUX_SR2|OUT[0]~14_combout ;
wire \MUX_SR2|OUT[0]~15_combout ;
wire \MUX_SR2|OUT[0]~16_combout ;
wire \MUX_SR2|OUT[0]~17_combout ;
wire \BUS_Main|Mux0~0_combout ;
wire \ALU_MAIN|Add0~0_combout ;
wire \BUS_Main|Mux0~1_combout ;
wire \BUS_Main|Mux0~2_combout ;
wire \BUS_Main|Mux0~3_combout ;
wire \REG_IR|data_out~0_combout ;
wire \MUX_SR2|OUT[4]~38_combout ;
wire \MUX_SR2|OUT[4]~39_combout ;
wire \MUX_SR2|OUT[4]~35_combout ;
wire \MUX_SR2|OUT[4]~36_combout ;
wire \MUX_SR2|OUT[4]~37_combout ;
wire \MUX_SR2|OUT[4]~40_combout ;
wire \S[3]~input_o ;
wire \Data[3]~input_o ;
wire \REG_MDR|data_out~11_combout ;
wire \REG_MDR|data_out~12_combout ;
wire \MUX_SR2|OUT[3]~29_combout ;
wire \MUX_SR2|OUT[3]~30_combout ;
wire \MUX_SR2|OUT[3]~31_combout ;
wire \MUX_SR2|OUT[3]~32_combout ;
wire \MUX_SR2|OUT[3]~33_combout ;
wire \MUX_SR2|OUT[3]~34_combout ;
wire \BUS_Main|Mux3~0_combout ;
wire \ALU_MAIN|Add0~5 ;
wire \ALU_MAIN|Add0~6_combout ;
wire \BUS_Main|Mux3~1_combout ;
wire \BUS_Main|Mux3~2_combout ;
wire \MUX_ADDR1|OUT[3]~3_combout ;
wire \ALU_ADDER|Add0~5 ;
wire \ALU_ADDER|Add0~6_combout ;
wire \ALU_PC_INCREMENT|Add0~17 ;
wire \ALU_PC_INCREMENT|Add0~20_combout ;
wire \ALU_PC_INCREMENT|Add0~22_combout ;
wire \ALU_PC_INCREMENT|Add0~23_combout ;
wire \BUS_Main|Mux3~3_combout ;
wire \REG_IR|data_out~4_combout ;
wire \REG_FILE|Mux12~2_combout ;
wire \REG_FILE|Mux12~3_combout ;
wire \REG_FILE|Mux12~0_combout ;
wire \REG_FILE|Mux12~1_combout ;
wire \REG_FILE|Mux12~4_combout ;
wire \ALU_MAIN|Add0~7 ;
wire \ALU_MAIN|Add0~8_combout ;
wire \BUS_Main|Mux4~3_combout ;
wire \BUS_Main|Mux4~4_combout ;
wire \BUS_Main|Mux4~5_combout ;
wire \BUS_Main|Mux4~6_combout ;
wire \REG_IR|data_out~5_combout ;
wire \REG_FILE|r0|data_out[4]~feeder_combout ;
wire \REG_FILE|Mux11~2_combout ;
wire \REG_FILE|Mux11~3_combout ;
wire \REG_FILE|Mux11~0_combout ;
wire \REG_FILE|Mux11~1_combout ;
wire \REG_FILE|Mux11~4_combout ;
wire \MUX_ADDR1|OUT[4]~4_combout ;
wire \ALU_ADDER|Add0~7 ;
wire \ALU_ADDER|Add0~8_combout ;
wire \ALU_PC_INCREMENT|Add0~21 ;
wire \ALU_PC_INCREMENT|Add0~24_combout ;
wire \ALU_PC_INCREMENT|Add0~26_combout ;
wire \ALU_PC_INCREMENT|Add0~27_combout ;
wire \ALU_PC_INCREMENT|Add0~25 ;
wire \ALU_PC_INCREMENT|Add0~29 ;
wire \ALU_PC_INCREMENT|Add0~32_combout ;
wire \ALU_PC_INCREMENT|Add0~34_combout ;
wire \ALU_PC_INCREMENT|Add0~35_combout ;
wire \MUX_ADDR1|OUT[6]~6_combout ;
wire \ALU_ADDER|Add0~9 ;
wire \ALU_ADDER|Add0~11 ;
wire \ALU_ADDER|Add0~12_combout ;
wire \MUX_SR2|OUT[6]~47_combout ;
wire \MUX_SR2|OUT[6]~48_combout ;
wire \MUX_SR2|OUT[6]~49_combout ;
wire \MUX_SR2|OUT[6]~50_combout ;
wire \MUX_SR2|OUT[6]~51_combout ;
wire \MUX_SR2|OUT[6]~52_combout ;
wire \MUX_SR2|OUT[5]~44_combout ;
wire \REG_FILE|r7|data_out[5]~feeder_combout ;
wire \MUX_SR2|OUT[5]~45_combout ;
wire \MUX_SR2|OUT[5]~41_combout ;
wire \MUX_SR2|OUT[5]~42_combout ;
wire \MUX_SR2|OUT[5]~43_combout ;
wire \MUX_SR2|OUT[5]~46_combout ;
wire \ALU_MAIN|Add0~9 ;
wire \ALU_MAIN|Add0~11 ;
wire \ALU_MAIN|Add0~12_combout ;
wire \BUS_Main|Mux6~0_combout ;
wire \BUS_Main|Mux6~1_combout ;
wire \BUS_Main|Mux6~2_combout ;
wire \BUS_Main|Mux6~3_combout ;
wire \REG_IR|data_out~7_combout ;
wire \MUX_SR1|OUT[0]~0_combout ;
wire \REG_FILE|Mux4~2_combout ;
wire \REG_FILE|Mux4~3_combout ;
wire \REG_FILE|r6|data_out[11]~feeder_combout ;
wire \REG_FILE|Mux4~0_combout ;
wire \REG_FILE|Mux4~1_combout ;
wire \REG_FILE|Mux4~4_combout ;
wire \REG_FILE|Mux5~2_combout ;
wire \REG_FILE|Mux5~3_combout ;
wire \REG_FILE|Mux5~0_combout ;
wire \REG_FILE|Mux5~1_combout ;
wire \REG_FILE|Mux5~4_combout ;
wire \MUX_ADDR1|OUT[10]~10_combout ;
wire \REG_FILE|Mux6~2_combout ;
wire \REG_FILE|Mux6~3_combout ;
wire \REG_FILE|r6|data_out[9]~feeder_combout ;
wire \REG_FILE|Mux6~0_combout ;
wire \REG_FILE|Mux6~1_combout ;
wire \REG_FILE|Mux6~4_combout ;
wire \S[7]~input_o ;
wire \Data[7]~input_o ;
wire \REG_MDR|data_out~19_combout ;
wire \REG_MDR|data_out~20_combout ;
wire \REG_FILE|r6|data_out[7]~feeder_combout ;
wire \MUX_SR2|OUT[7]~56_combout ;
wire \MUX_SR2|OUT[7]~57_combout ;
wire \MUX_SR2|OUT[7]~53_combout ;
wire \MUX_SR2|OUT[7]~54_combout ;
wire \MUX_SR2|OUT[7]~55_combout ;
wire \MUX_SR2|OUT[7]~58_combout ;
wire \BUS_Main|Mux7~0_combout ;
wire \ALU_MAIN|Add0~13 ;
wire \ALU_MAIN|Add0~14_combout ;
wire \BUS_Main|Mux7~1_combout ;
wire \BUS_Main|Mux7~2_combout ;
wire \BUS_Main|Mux7~3_combout ;
wire \REG_IR|data_out~8_combout ;
wire \REG_FILE|Mux8~0_combout ;
wire \REG_FILE|Mux8~1_combout ;
wire \REG_FILE|Mux8~2_combout ;
wire \REG_FILE|Mux8~3_combout ;
wire \REG_FILE|Mux8~4_combout ;
wire \MUX_ADDR1|OUT[7]~7_combout ;
wire \MUX_ADDR2|Mux8~0_combout ;
wire \ALU_ADDER|Add0~13 ;
wire \ALU_ADDER|Add0~14_combout ;
wire \ALU_PC_INCREMENT|Add0~33 ;
wire \ALU_PC_INCREMENT|Add0~36_combout ;
wire \ALU_PC_INCREMENT|Add0~38_combout ;
wire \ALU_PC_INCREMENT|Add0~39_combout ;
wire \ALU_PC_INCREMENT|Add0~37 ;
wire \ALU_PC_INCREMENT|Add0~40_combout ;
wire \ALU_PC_INCREMENT|Add0~42_combout ;
wire \ALU_PC_INCREMENT|Add0~43_combout ;
wire \ALU_PC_INCREMENT|Add0~41 ;
wire \ALU_PC_INCREMENT|Add0~44_combout ;
wire \ALU_PC_INCREMENT|Add0~46_combout ;
wire \ALU_PC_INCREMENT|Add0~47_combout ;
wire \MUX_ADDR1|OUT[9]~9_combout ;
wire \REG_FILE|Mux7~2_combout ;
wire \REG_FILE|Mux7~3_combout ;
wire \REG_FILE|Mux7~0_combout ;
wire \REG_FILE|Mux7~1_combout ;
wire \REG_FILE|Mux7~4_combout ;
wire \MUX_ADDR1|OUT[8]~8_combout ;
wire \ALU_ADDER|Add0~15 ;
wire \ALU_ADDER|Add0~17 ;
wire \ALU_ADDER|Add0~19 ;
wire \ALU_ADDER|Add0~20_combout ;
wire \ALU_PC_INCREMENT|Add0~45 ;
wire \ALU_PC_INCREMENT|Add0~48_combout ;
wire \ALU_PC_INCREMENT|Add0~50_combout ;
wire \ALU_PC_INCREMENT|Add0~51_combout ;
wire \ALU_PC_INCREMENT|Add0~49 ;
wire \ALU_PC_INCREMENT|Add0~52_combout ;
wire \ALU_PC_INCREMENT|Add0~54_combout ;
wire \ALU_PC_INCREMENT|Add0~55_combout ;
wire \MUX_ADDR1|OUT[11]~11_combout ;
wire \ALU_ADDER|Add0~21 ;
wire \ALU_ADDER|Add0~22_combout ;
wire \S[11]~input_o ;
wire \Data[11]~input_o ;
wire \REG_MDR|data_out~27_combout ;
wire \REG_MDR|data_out~28_combout ;
wire \MUX_SR2|OUT[11]~76_combout ;
wire \MUX_SR2|OUT[11]~77_combout ;
wire \MUX_SR2|OUT[11]~78_combout ;
wire \MUX_SR2|OUT[11]~79_combout ;
wire \MUX_SR2|OUT[11]~80_combout ;
wire \MUX_SR2|OUT[11]~102_combout ;
wire \MUX_SR2|OUT[10]~73_combout ;
wire \MUX_SR2|OUT[10]~74_combout ;
wire \MUX_SR2|OUT[10]~71_combout ;
wire \MUX_SR2|OUT[10]~72_combout ;
wire \MUX_SR2|OUT[10]~75_combout ;
wire \MUX_SR2|OUT[10]~101_combout ;
wire \MUX_SR2|OUT[9]~65_combout ;
wire \MUX_SR2|OUT[9]~66_combout ;
wire \MUX_SR2|OUT[9]~67_combout ;
wire \MUX_SR2|OUT[9]~68_combout ;
wire \MUX_SR2|OUT[9]~69_combout ;
wire \MUX_SR2|OUT[9]~70_combout ;
wire \MUX_SR2|OUT[8]~59_combout ;
wire \MUX_SR2|OUT[8]~60_combout ;
wire \MUX_SR2|OUT[8]~61_combout ;
wire \MUX_SR2|OUT[8]~62_combout ;
wire \MUX_SR2|OUT[8]~63_combout ;
wire \MUX_SR2|OUT[8]~64_combout ;
wire \ALU_MAIN|Add0~15 ;
wire \ALU_MAIN|Add0~17 ;
wire \ALU_MAIN|Add0~19 ;
wire \ALU_MAIN|Add0~21 ;
wire \ALU_MAIN|Add0~22_combout ;
wire \BUS_Main|Mux11~0_combout ;
wire \BUS_Main|Mux11~1_combout ;
wire \BUS_Main|Mux11~2_combout ;
wire \BUS_Main|Mux11~3_combout ;
wire \REG_IR|data_out~12_combout ;
wire \REG_FILE|r0|data_out[4]~0_combout ;
wire \REG_FILE|Mux10~2_combout ;
wire \REG_FILE|Mux10~3_combout ;
wire \REG_FILE|Mux10~0_combout ;
wire \REG_FILE|Mux10~1_combout ;
wire \REG_FILE|Mux10~4_combout ;
wire \MUX_ADDR1|OUT[5]~5_combout ;
wire \ALU_ADDER|Add0~10_combout ;
wire \ALU_PC_INCREMENT|Add0~28_combout ;
wire \ALU_PC_INCREMENT|Add0~30_combout ;
wire \ALU_PC_INCREMENT|Add0~31_combout ;
wire \Data[5]~input_o ;
wire \S[5]~input_o ;
wire \REG_MDR|data_out~15_combout ;
wire \REG_MDR|data_out~16_combout ;
wire \BUS_Main|Mux5~0_combout ;
wire \ALU_MAIN|Add0~10_combout ;
wire \BUS_Main|Mux5~1_combout ;
wire \BUS_Main|Mux5~2_combout ;
wire \BUS_Main|Mux5~3_combout ;
wire \REG_IR|data_out~6_combout ;
wire \MUX_ADDR2|Mux7~0_combout ;
wire \ALU_ADDER|Add0~16_combout ;
wire \BUS_Main|Mux8~0_combout ;
wire \ALU_MAIN|Add0~16_combout ;
wire \BUS_Main|Mux8~1_combout ;
wire \BUS_Main|Mux8~2_combout ;
wire \Data[8]~input_o ;
wire \S[8]~input_o ;
wire \REG_MDR|data_out~21_combout ;
wire \REG_MDR|data_out~22_combout ;
wire \BUS_Main|Mux8~3_combout ;
wire \REG_IR|data_out~9_combout ;
wire \MUX_ADDR2|Mux6~0_combout ;
wire \MUX_ADDR2|Mux6~1_combout ;
wire \ALU_ADDER|Add0~18_combout ;
wire \S[9]~input_o ;
wire \Data[9]~input_o ;
wire \REG_MDR|data_out~23_combout ;
wire \REG_MDR|data_out~24_combout ;
wire \BUS_Main|Mux9~0_combout ;
wire \ALU_MAIN|Add0~18_combout ;
wire \BUS_Main|Mux9~1_combout ;
wire \BUS_Main|Mux9~2_combout ;
wire \BUS_Main|Mux9~3_combout ;
wire \REG_IR|data_out~10_combout ;
wire \REG_MAR|data_out[9]~feeder_combout ;
wire \REG_MAR|data_out[7]~1_combout ;
wire \REG_MAR|data_out[10]~feeder_combout ;
wire \REG_MAR|data_out[8]~feeder_combout ;
wire \memory_subsystem|Equal0~2_combout ;
wire \REG_MAR|data_out[1]~feeder_combout ;
wire \REG_MAR|data_out[0]~feeder_combout ;
wire \REG_MAR|data_out[2]~feeder_combout ;
wire \memory_subsystem|Equal0~0_combout ;
wire \REG_MAR|data_out[6]~feeder_combout ;
wire \REG_MAR|data_out[4]~feeder_combout ;
wire \REG_MAR|data_out[5]~feeder_combout ;
wire \memory_subsystem|Equal0~1_combout ;
wire \REG_MAR|data_out[13]~feeder_combout ;
wire \REG_MAR|data_out[12]~feeder_combout ;
wire \REG_MAR|data_out[14]~feeder_combout ;
wire \memory_subsystem|Equal0~3_combout ;
wire \memory_subsystem|Equal0~4_combout ;
wire \Data[10]~input_o ;
wire \S[10]~input_o ;
wire \REG_MDR|data_out~25_combout ;
wire \REG_MDR|data_out~26_combout ;
wire \BUS_Main|Mux10~0_combout ;
wire \ALU_MAIN|Add0~20_combout ;
wire \BUS_Main|Mux10~1_combout ;
wire \BUS_Main|Mux10~2_combout ;
wire \BUS_Main|Mux10~3_combout ;
wire \REG_IR|data_out~11_combout ;
wire \MUX_SR1|OUT[1]~1_combout ;
wire \REG_FILE|Mux3~0_combout ;
wire \REG_FILE|Mux3~1_combout ;
wire \REG_FILE|Mux3~2_combout ;
wire \REG_FILE|Mux3~3_combout ;
wire \REG_FILE|Mux3~4_combout ;
wire \MUX_ADDR1|OUT[12]~12_combout ;
wire \ALU_ADDER|Add0~23 ;
wire \ALU_ADDER|Add0~24_combout ;
wire \ALU_PC_INCREMENT|Add0~53 ;
wire \ALU_PC_INCREMENT|Add0~56_combout ;
wire \ALU_PC_INCREMENT|Add0~68_combout ;
wire \ALU_PC_INCREMENT|Add0~58_combout ;
wire \MUX_SR2|OUT[12]~81_combout ;
wire \MUX_SR2|OUT[12]~82_combout ;
wire \MUX_SR2|OUT[12]~83_combout ;
wire \MUX_SR2|OUT[12]~84_combout ;
wire \MUX_SR2|OUT[12]~85_combout ;
wire \MUX_SR2|OUT[12]~103_combout ;
wire \BUS_Main|Mux12~0_combout ;
wire \ALU_MAIN|Add0~23 ;
wire \ALU_MAIN|Add0~24_combout ;
wire \BUS_Main|Mux12~1_combout ;
wire \BUS_Main|Mux12~2_combout ;
wire \Data[12]~input_o ;
wire \S[12]~input_o ;
wire \REG_MDR|data_out~29_combout ;
wire \REG_MDR|data_out~30_combout ;
wire \BUS_Main|Mux12~3_combout ;
wire \REG_MAR|data_out~2_combout ;
wire \state_controller|Decoder0~3_combout ;
wire \state_controller|State~43_combout ;
wire \state_controller|State.S_12~q ;
wire \state_controller|WideOr21~0_combout ;
wire \MUX_SR1|OUT[2]~2_combout ;
wire \REG_FILE|Mux1~0_combout ;
wire \REG_FILE|Mux1~1_combout ;
wire \REG_FILE|Mux1~2_combout ;
wire \REG_FILE|Mux1~3_combout ;
wire \REG_FILE|Mux1~4_combout ;
wire \ALU_PC_INCREMENT|Add0~57 ;
wire \ALU_PC_INCREMENT|Add0~59_combout ;
wire \ALU_PC_INCREMENT|Add0~69_combout ;
wire \REG_FILE|r6|data_out[13]~feeder_combout ;
wire \REG_FILE|Mux2~0_combout ;
wire \REG_FILE|Mux2~1_combout ;
wire \REG_FILE|Mux2~2_combout ;
wire \REG_FILE|Mux2~3_combout ;
wire \REG_FILE|Mux2~4_combout ;
wire \MUX_ADDR1|OUT[13]~13_combout ;
wire \ALU_ADDER|Add0~25 ;
wire \ALU_ADDER|Add0~26_combout ;
wire \ALU_PC_INCREMENT|Add0~61_combout ;
wire \ALU_PC_INCREMENT|Add0~60 ;
wire \ALU_PC_INCREMENT|Add0~62_combout ;
wire \ALU_PC_INCREMENT|Add0~70_combout ;
wire \ALU_PC_INCREMENT|Add0~64_combout ;
wire \MUX_ADDR1|OUT[14]~14_combout ;
wire \ALU_ADDER|Add0~27 ;
wire \ALU_ADDER|Add0~28_combout ;
wire \S[14]~input_o ;
wire \Data[14]~input_o ;
wire \REG_MDR|data_out~33_combout ;
wire \REG_MDR|data_out~34_combout ;
wire \BUS_Main|Mux14~0_combout ;
wire \MUX_SR2|OUT[14]~93_combout ;
wire \MUX_SR2|OUT[14]~94_combout ;
wire \MUX_SR2|OUT[14]~91_combout ;
wire \MUX_SR2|OUT[14]~92_combout ;
wire \MUX_SR2|OUT[14]~95_combout ;
wire \MUX_SR2|OUT[14]~105_combout ;
wire \BUS_Main|Mux14~1_combout ;
wire \MUX_SR2|OUT[13]~88_combout ;
wire \MUX_SR2|OUT[13]~89_combout ;
wire \MUX_SR2|OUT[13]~86_combout ;
wire \MUX_SR2|OUT[13]~87_combout ;
wire \MUX_SR2|OUT[13]~90_combout ;
wire \MUX_SR2|OUT[13]~104_combout ;
wire \ALU_MAIN|Add0~25 ;
wire \ALU_MAIN|Add0~27 ;
wire \ALU_MAIN|Add0~28_combout ;
wire \BUS_Main|Mux14~2_combout ;
wire \BUS_Main|Mux14~3_combout ;
wire \REG_MAR|data_out~4_combout ;
wire \state_controller|Decoder0~8_combout ;
wire \state_controller|State~53_combout ;
wire \state_controller|State.S_00~q ;
wire \Equal0~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~2_combout ;
wire \Equal0~4_combout ;
wire \Equal0~3_combout ;
wire \P_Data_In~combout ;
wire \REG_P|data_out~0_combout ;
wire \REG_P|data_out~q ;
wire \REG_BEN|data_out~0_combout ;
wire \REG_N|data_out~q ;
wire \REG_Z|data_out~0_combout ;
wire \REG_Z|data_out~1_combout ;
wire \REG_Z|data_out~q ;
wire \REG_BEN|data_out~1_combout ;
wire \REG_BEN|data_out~2_combout ;
wire \REG_BEN|data_out~q ;
wire \state_controller|State~48_combout ;
wire \state_controller|State.S_22~q ;
wire \MUX_ADDR2|Mux0~0_combout ;
wire \MUX_ADDR2|Mux0~1_combout ;
wire \ALU_PC_INCREMENT|Add0~63 ;
wire \ALU_PC_INCREMENT|Add0~65_combout ;
wire \ALU_PC_INCREMENT|Add0~71_combout ;
wire \ALU_PC_INCREMENT|Add0~67_combout ;
wire \REG_FILE|Mux0~0_combout ;
wire \REG_FILE|Mux0~1_combout ;
wire \REG_FILE|Mux0~2_combout ;
wire \REG_FILE|Mux0~3_combout ;
wire \REG_FILE|Mux0~4_combout ;
wire \MUX_ADDR1|OUT[15]~15_combout ;
wire \ALU_ADDER|Add0~29 ;
wire \ALU_ADDER|Add0~30_combout ;
wire \S[15]~input_o ;
wire \Data[15]~input_o ;
wire \REG_MDR|data_out~35_combout ;
wire \REG_MDR|data_out~36_combout ;
wire \BUS_Main|Mux15~0_combout ;
wire \MUX_SR2|OUT[15]~96_combout ;
wire \MUX_SR2|OUT[15]~97_combout ;
wire \MUX_SR2|OUT[15]~98_combout ;
wire \MUX_SR2|OUT[15]~99_combout ;
wire \MUX_SR2|OUT[15]~100_combout ;
wire \MUX_SR2|OUT[15]~106_combout ;
wire \BUS_Main|Mux15~1_combout ;
wire \ALU_MAIN|Add0~29 ;
wire \ALU_MAIN|Add0~30_combout ;
wire \BUS_Main|Mux15~2_combout ;
wire \BUS_Main|Mux15~3_combout ;
wire \REG_MAR|data_out~5_combout ;
wire \state_controller|Decoder0~0_combout ;
wire \state_controller|State~40_combout ;
wire \state_controller|State.S_04~q ;
wire \BUS_Main|Mux4~1_combout ;
wire \BUS_Main|Mux4~2_combout ;
wire \S[13]~input_o ;
wire \Data[13]~input_o ;
wire \REG_MDR|data_out~31_combout ;
wire \REG_MDR|data_out~32_combout ;
wire \BUS_Main|Mux13~0_combout ;
wire \ALU_MAIN|Add0~26_combout ;
wire \BUS_Main|Mux13~1_combout ;
wire \BUS_Main|Mux13~2_combout ;
wire \BUS_Main|Mux13~3_combout ;
wire \REG_MAR|data_out~3_combout ;
wire \state_controller|Decoder0~7_combout ;
wire \state_controller|State~51_combout ;
wire \state_controller|State.S_Pause_1~q ;
wire \Run~input_o ;
wire \state_controller|State.Halted~0_combout ;
wire \state_controller|State.Halted~1_combout ;
wire \state_controller|State.Halted~q ;
wire \state_controller|Selector1~2_combout ;
wire \state_controller|WideOr0~0_combout ;
wire \state_controller|Selector1~0_combout ;
wire \state_controller|Selector1~1_combout ;
wire \state_controller|Selector1~3_combout ;
wire \state_controller|State.S_18~q ;
wire \state_controller|State~34_combout ;
wire \state_controller|State.S_33_1~q ;
wire \state_controller|WideOr19~0_combout ;
wire \S[0]~input_o ;
wire \Data[0]~input_o ;
wire \REG_MDR|data_out~4_combout ;
wire \REG_MDR|data_out~5_combout ;
wire \memory_subsystem|Data_Mem_Out[0]~0_combout ;
wire \state_controller|Mem_WE~0_combout ;
wire \memory_subsystem|Data_Mem_Out[1]~1_combout ;
wire \memory_subsystem|Data_Mem_Out[2]~2_combout ;
wire \memory_subsystem|Data_Mem_Out[3]~3_combout ;
wire \memory_subsystem|Data_Mem_Out[4]~4_combout ;
wire \memory_subsystem|Data_Mem_Out[5]~5_combout ;
wire \memory_subsystem|Data_Mem_Out[6]~6_combout ;
wire \memory_subsystem|Data_Mem_Out[7]~7_combout ;
wire \memory_subsystem|Data_Mem_Out[8]~8_combout ;
wire \memory_subsystem|Data_Mem_Out[9]~9_combout ;
wire \memory_subsystem|Data_Mem_Out[10]~10_combout ;
wire \memory_subsystem|Data_Mem_Out[11]~11_combout ;
wire \memory_subsystem|Data_Mem_Out[12]~12_combout ;
wire \memory_subsystem|Data_Mem_Out[13]~13_combout ;
wire \memory_subsystem|Data_Mem_Out[14]~14_combout ;
wire \memory_subsystem|Data_Mem_Out[15]~15_combout ;
wire \memory_subsystem|always1~2_combout ;
wire \memory_subsystem|hex_data[2]~feeder_combout ;
wire \hex_drivers[0]|WideOr6~0_combout ;
wire \hex_drivers[0]|WideOr5~0_combout ;
wire \hex_drivers[0]|WideOr4~0_combout ;
wire \hex_drivers[0]|WideOr3~0_combout ;
wire \hex_drivers[0]|WideOr2~0_combout ;
wire \hex_drivers[0]|WideOr1~0_combout ;
wire \hex_drivers[0]|WideOr0~0_combout ;
wire \memory_subsystem|hex_data[4]~feeder_combout ;
wire \hex_drivers[1]|WideOr6~0_combout ;
wire \hex_drivers[1]|WideOr5~0_combout ;
wire \hex_drivers[1]|WideOr4~0_combout ;
wire \hex_drivers[1]|WideOr3~0_combout ;
wire \hex_drivers[1]|WideOr2~0_combout ;
wire \hex_drivers[1]|WideOr1~0_combout ;
wire \hex_drivers[1]|WideOr0~0_combout ;
wire \hex_drivers[2]|WideOr6~0_combout ;
wire \hex_drivers[2]|WideOr5~0_combout ;
wire \hex_drivers[2]|WideOr4~0_combout ;
wire \hex_drivers[2]|WideOr3~0_combout ;
wire \hex_drivers[2]|WideOr2~0_combout ;
wire \hex_drivers[2]|WideOr1~0_combout ;
wire \hex_drivers[2]|WideOr0~0_combout ;
wire \memory_subsystem|hex_data[13]~feeder_combout ;
wire \memory_subsystem|hex_data[15]~feeder_combout ;
wire \memory_subsystem|hex_data[14]~feeder_combout ;
wire \hex_drivers[3]|WideOr6~0_combout ;
wire \hex_drivers[3]|WideOr5~0_combout ;
wire \hex_drivers[3]|WideOr4~0_combout ;
wire \hex_drivers[3]|WideOr3~0_combout ;
wire \hex_drivers[3]|WideOr2~0_combout ;
wire \hex_drivers[3]|WideOr1~0_combout ;
wire \hex_drivers[3]|WideOr0~0_combout ;
wire [15:0] \REG_FILE|r4|data_out ;
wire [15:0] \REG_PC|data_out ;
wire [15:0] \REG_IR|data_out ;
wire [15:0] \memory_subsystem|hex_data ;
wire [15:0] \REG_FILE|r7|data_out ;
wire [15:0] \REG_MAR|data_out ;
wire [15:0] \REG_MDR|data_out ;
wire [15:0] \REG_FILE|r5|data_out ;
wire [15:0] \REG_FILE|r6|data_out ;
wire [15:0] \REG_FILE|r2|data_out ;
wire [15:0] \REG_FILE|r1|data_out ;
wire [15:0] \REG_FILE|r0|data_out ;
wire [15:0] \REG_FILE|r3|data_out ;
wire [15:0] \tr0|b ;
wire [15:0] \tr0|a ;


// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \Data[0]~output (
	.i(\tr0|a [0]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[0]~output .bus_hold = "false";
defparam \Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \Data[1]~output (
	.i(\tr0|a [1]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[1]~output .bus_hold = "false";
defparam \Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \Data[2]~output (
	.i(\tr0|a [2]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[2]~output .bus_hold = "false";
defparam \Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \Data[3]~output (
	.i(\tr0|a [3]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[3]~output .bus_hold = "false";
defparam \Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \Data[4]~output (
	.i(\tr0|a [4]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[4]~output .bus_hold = "false";
defparam \Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \Data[5]~output (
	.i(\tr0|a [5]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[5]~output .bus_hold = "false";
defparam \Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \Data[6]~output (
	.i(\tr0|a [6]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[6]~output .bus_hold = "false";
defparam \Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \Data[7]~output (
	.i(\tr0|a [7]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[7]~output .bus_hold = "false";
defparam \Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \Data[8]~output (
	.i(\tr0|a [8]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[8]~output .bus_hold = "false";
defparam \Data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Data[9]~output (
	.i(\tr0|a [9]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[9]~output .bus_hold = "false";
defparam \Data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \Data[10]~output (
	.i(\tr0|a [10]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[10]~output .bus_hold = "false";
defparam \Data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \Data[11]~output (
	.i(\tr0|a [11]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[11]~output .bus_hold = "false";
defparam \Data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \Data[12]~output (
	.i(\tr0|a [12]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[12]~output .bus_hold = "false";
defparam \Data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \Data[13]~output (
	.i(\tr0|a [13]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[13]~output .bus_hold = "false";
defparam \Data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \Data[14]~output (
	.i(\tr0|a [14]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[14]~output .bus_hold = "false";
defparam \Data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \Data[15]~output (
	.i(\tr0|a [15]),
	.oe(\state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[15]~output .bus_hold = "false";
defparam \Data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LED[0]~output (
	.i(\REG_IR|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LED[1]~output (
	.i(\REG_IR|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LED[2]~output (
	.i(\REG_IR|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LED[3]~output (
	.i(\REG_IR|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LED[4]~output (
	.i(\REG_IR|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LED[5]~output (
	.i(\REG_IR|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LED[6]~output (
	.i(\REG_IR|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LED[7]~output (
	.i(\REG_IR|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LED[8]~output (
	.i(\REG_IR|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LED[9]~output (
	.i(\REG_IR|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LED[10]~output (
	.i(\REG_IR|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[10]~output .bus_hold = "false";
defparam \LED[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LED[11]~output (
	.i(\REG_IR|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[11]~output .bus_hold = "false";
defparam \LED[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\hex_drivers[0]|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\hex_drivers[0]|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\hex_drivers[0]|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\hex_drivers[0]|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\hex_drivers[0]|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\hex_drivers[0]|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\hex_drivers[0]|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\hex_drivers[1]|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\hex_drivers[1]|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\hex_drivers[1]|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\hex_drivers[1]|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\hex_drivers[1]|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\hex_drivers[1]|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\hex_drivers[1]|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\hex_drivers[2]|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\hex_drivers[2]|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\hex_drivers[2]|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\hex_drivers[2]|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\hex_drivers[2]|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\hex_drivers[2]|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\hex_drivers[2]|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\hex_drivers[3]|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\hex_drivers[3]|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\hex_drivers[3]|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\hex_drivers[3]|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\hex_drivers[3]|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\hex_drivers[3]|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\hex_drivers[3]|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \CE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CE~output_o ),
	.obar());
// synopsys translate_off
defparam \CE~output .bus_hold = "false";
defparam \CE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \UB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UB~output_o ),
	.obar());
// synopsys translate_off
defparam \UB~output .bus_hold = "false";
defparam \UB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \LB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LB~output_o ),
	.obar());
// synopsys translate_off
defparam \LB~output .bus_hold = "false";
defparam \LB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \OE~output (
	.i(!\state_controller|WideOr19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OE~output_o ),
	.obar());
// synopsys translate_off
defparam \OE~output .bus_hold = "false";
defparam \OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \WE~output (
	.i(!\state_controller|Mem_WE~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE~output_o ),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \ADDR[0]~output (
	.i(\REG_MAR|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \ADDR[1]~output (
	.i(\REG_MAR|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \ADDR[2]~output (
	.i(\REG_MAR|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \ADDR[3]~output (
	.i(\REG_MAR|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \ADDR[4]~output (
	.i(\REG_MAR|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \ADDR[5]~output (
	.i(\REG_MAR|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \ADDR[6]~output (
	.i(\REG_MAR|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \ADDR[7]~output (
	.i(\REG_MAR|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \ADDR[8]~output (
	.i(\REG_MAR|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \ADDR[9]~output (
	.i(\REG_MAR|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[9]~output .bus_hold = "false";
defparam \ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \ADDR[10]~output (
	.i(\REG_MAR|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[10]~output .bus_hold = "false";
defparam \ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \ADDR[11]~output (
	.i(\REG_MAR|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[11]~output .bus_hold = "false";
defparam \ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \ADDR[12]~output (
	.i(\REG_MAR|data_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[12]~output .bus_hold = "false";
defparam \ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \ADDR[13]~output (
	.i(\REG_MAR|data_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[13]~output .bus_hold = "false";
defparam \ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \ADDR[14]~output (
	.i(\REG_MAR|data_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[14]~output .bus_hold = "false";
defparam \ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \ADDR[15]~output (
	.i(\REG_MAR|data_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[15]~output .bus_hold = "false";
defparam \ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[16]~output .bus_hold = "false";
defparam \ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[17]~output .bus_hold = "false";
defparam \ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[18]~output .bus_hold = "false";
defparam \ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[19]~output .bus_hold = "false";
defparam \ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N10
cycloneive_lcell_comb \state_controller|State~32 (
// Equation(s):
// \state_controller|State~32_combout  = (\state_controller|State.S_33_1~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\state_controller|State.S_33_1~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~32_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~32 .lut_mask = 16'hCC00;
defparam \state_controller|State~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N11
dffeas \state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N0
cycloneive_lcell_comb \state_controller|State~38 (
// Equation(s):
// \state_controller|State~38_combout  = (\state_controller|State.S_33_2~q  & \Reset~input_o )

	.dataa(\state_controller|State.S_33_2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~38_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~38 .lut_mask = 16'hAA00;
defparam \state_controller|State~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N1
dffeas \state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_35 .is_wysiwyg = "true";
defparam \state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N6
cycloneive_lcell_comb \state_controller|State~52 (
// Equation(s):
// \state_controller|State~52_combout  = (\state_controller|State.S_35~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\state_controller|State.S_35~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~52_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~52 .lut_mask = 16'hCC00;
defparam \state_controller|State~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N7
dffeas \state_controller|State.S_32 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_32 .is_wysiwyg = "true";
defparam \state_controller|State.S_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N24
cycloneive_lcell_comb \state_controller|Decoder0~1 (
// Equation(s):
// \state_controller|Decoder0~1_combout  = (\REG_IR|data_out [13] & (!\REG_IR|data_out [15] & (\REG_IR|data_out [14] & !\REG_IR|data_out [12])))

	.dataa(\REG_IR|data_out [13]),
	.datab(\REG_IR|data_out [15]),
	.datac(\REG_IR|data_out [14]),
	.datad(\REG_IR|data_out [12]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~1 .lut_mask = 16'h0020;
defparam \state_controller|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N22
cycloneive_lcell_comb \state_controller|State~41 (
// Equation(s):
// \state_controller|State~41_combout  = (\state_controller|State.S_32~q  & (\state_controller|Decoder0~1_combout  & \Reset~input_o ))

	.dataa(gnd),
	.datab(\state_controller|State.S_32~q ),
	.datac(\state_controller|Decoder0~1_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~41_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~41 .lut_mask = 16'hC000;
defparam \state_controller|State~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N23
dffeas \state_controller|State.S_06 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_06~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_06 .is_wysiwyg = "true";
defparam \state_controller|State.S_06 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N14
cycloneive_lcell_comb \state_controller|State~35 (
// Equation(s):
// \state_controller|State~35_combout  = (\state_controller|State.S_06~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_06~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~35_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~35 .lut_mask = 16'hF000;
defparam \state_controller|State~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N15
dffeas \state_controller|State.S_25_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_25_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_25_1 .is_wysiwyg = "true";
defparam \state_controller|State.S_25_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N24
cycloneive_lcell_comb \state_controller|State~33 (
// Equation(s):
// \state_controller|State~33_combout  = (\state_controller|State.S_25_1~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_controller|State.S_25_1~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~33_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~33 .lut_mask = 16'hF000;
defparam \state_controller|State~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N25
dffeas \state_controller|State.S_25_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_25_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_25_2 .is_wysiwyg = "true";
defparam \state_controller|State.S_25_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N26
cycloneive_lcell_comb \state_controller|State~39 (
// Equation(s):
// \state_controller|State~39_combout  = (\state_controller|State.S_25_2~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\state_controller|State.S_25_2~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~39_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~39 .lut_mask = 16'hCC00;
defparam \state_controller|State~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N27
dffeas \state_controller|State.S_27 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_27 .is_wysiwyg = "true";
defparam \state_controller|State.S_27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N20
cycloneive_lcell_comb \BUS_Main|Mux4~0 (
// Equation(s):
// \BUS_Main|Mux4~0_combout  = (\state_controller|State.S_27~q ) # ((\state_controller|State.S_35~q ) # ((\state_controller|State.S_04~q ) # (\state_controller|State.S_18~q )))

	.dataa(\state_controller|State.S_27~q ),
	.datab(\state_controller|State.S_35~q ),
	.datac(\state_controller|State.S_04~q ),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\BUS_Main|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux4~0 .lut_mask = 16'hFFFE;
defparam \BUS_Main|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N2
cycloneive_lcell_comb \state_controller|Decoder0~2 (
// Equation(s):
// \state_controller|Decoder0~2_combout  = (\REG_IR|data_out [13] & (!\REG_IR|data_out [15] & (\REG_IR|data_out [14] & \REG_IR|data_out [12])))

	.dataa(\REG_IR|data_out [13]),
	.datab(\REG_IR|data_out [15]),
	.datac(\REG_IR|data_out [14]),
	.datad(\REG_IR|data_out [12]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~2 .lut_mask = 16'h2000;
defparam \state_controller|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N4
cycloneive_lcell_comb \state_controller|State~42 (
// Equation(s):
// \state_controller|State~42_combout  = (\state_controller|State.S_32~q  & (\state_controller|Decoder0~2_combout  & \Reset~input_o ))

	.dataa(gnd),
	.datab(\state_controller|State.S_32~q ),
	.datac(\state_controller|Decoder0~2_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~42_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~42 .lut_mask = 16'hC000;
defparam \state_controller|State~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y25_N8
cycloneive_lcell_comb \state_controller|State.S_07~feeder (
// Equation(s):
// \state_controller|State.S_07~feeder_combout  = \state_controller|State~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_controller|State~42_combout ),
	.cin(gnd),
	.combout(\state_controller|State.S_07~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State.S_07~feeder .lut_mask = 16'hFF00;
defparam \state_controller|State.S_07~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y25_N9
dffeas \state_controller|State.S_07 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State.S_07~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_07~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_07 .is_wysiwyg = "true";
defparam \state_controller|State.S_07 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N6
cycloneive_lcell_comb \REG_MAR|data_out[7]~0 (
// Equation(s):
// \REG_MAR|data_out[7]~0_combout  = (!\state_controller|State.S_06~q  & !\state_controller|State.S_07~q )

	.dataa(\state_controller|State.S_06~q ),
	.datab(gnd),
	.datac(\state_controller|State.S_07~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_MAR|data_out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MAR|data_out[7]~0 .lut_mask = 16'h0505;
defparam \REG_MAR|data_out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N30
cycloneive_lcell_comb \state_controller|State~47 (
// Equation(s):
// \state_controller|State~47_combout  = (\state_controller|State.S_04~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\state_controller|State.S_04~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|State~47_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~47 .lut_mask = 16'hC0C0;
defparam \state_controller|State~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N31
dffeas \state_controller|State.S_21 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_21 .is_wysiwyg = "true";
defparam \state_controller|State.S_21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N24
cycloneive_lcell_comb \REG_IR|data_out[9]~feeder (
// Equation(s):
// \REG_IR|data_out[9]~feeder_combout  = \REG_IR|data_out~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_IR|data_out~10_combout ),
	.cin(gnd),
	.combout(\REG_IR|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_IR|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \REG_IR|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N4
cycloneive_lcell_comb \REG_IR|data_out[5]~1 (
// Equation(s):
// \REG_IR|data_out[5]~1_combout  = (\state_controller|State.S_35~q ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\REG_IR|data_out[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_IR|data_out[5]~1 .lut_mask = 16'hFF0F;
defparam \REG_IR|data_out[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N25
dffeas \REG_IR|data_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_IR|data_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_IR|data_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_IR|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IR|data_out[9] .is_wysiwyg = "true";
defparam \REG_IR|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N16
cycloneive_lcell_comb \state_controller|Decoder0~5 (
// Equation(s):
// \state_controller|Decoder0~5_combout  = (!\REG_IR|data_out [13] & (!\REG_IR|data_out [15] & (!\REG_IR|data_out [14] & \REG_IR|data_out [12])))

	.dataa(\REG_IR|data_out [13]),
	.datab(\REG_IR|data_out [15]),
	.datac(\REG_IR|data_out [14]),
	.datad(\REG_IR|data_out [12]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~5 .lut_mask = 16'h0100;
defparam \state_controller|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N8
cycloneive_lcell_comb \state_controller|State~45 (
// Equation(s):
// \state_controller|State~45_combout  = (\state_controller|State.S_32~q  & (\Reset~input_o  & \state_controller|Decoder0~5_combout ))

	.dataa(gnd),
	.datab(\state_controller|State.S_32~q ),
	.datac(\Reset~input_o ),
	.datad(\state_controller|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\state_controller|State~45_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~45 .lut_mask = 16'hC000;
defparam \state_controller|State~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N9
dffeas \state_controller|State.S_01 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_01 .is_wysiwyg = "true";
defparam \state_controller|State.S_01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N30
cycloneive_lcell_comb \state_controller|Decoder0~4 (
// Equation(s):
// \state_controller|Decoder0~4_combout  = (!\REG_IR|data_out [13] & (\REG_IR|data_out [15] & (!\REG_IR|data_out [14] & \REG_IR|data_out [12])))

	.dataa(\REG_IR|data_out [13]),
	.datab(\REG_IR|data_out [15]),
	.datac(\REG_IR|data_out [14]),
	.datad(\REG_IR|data_out [12]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~4 .lut_mask = 16'h0400;
defparam \state_controller|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N14
cycloneive_lcell_comb \state_controller|State~44 (
// Equation(s):
// \state_controller|State~44_combout  = (\state_controller|Decoder0~4_combout  & (\Reset~input_o  & \state_controller|State.S_32~q ))

	.dataa(gnd),
	.datab(\state_controller|Decoder0~4_combout ),
	.datac(\Reset~input_o ),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|State~44_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~44 .lut_mask = 16'hC000;
defparam \state_controller|State~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N15
dffeas \state_controller|State.S_09 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_09~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_09 .is_wysiwyg = "true";
defparam \state_controller|State.S_09 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N26
cycloneive_lcell_comb \state_controller|Decoder0~6 (
// Equation(s):
// \state_controller|Decoder0~6_combout  = (!\REG_IR|data_out [13] & (!\REG_IR|data_out [15] & (\REG_IR|data_out [14] & \REG_IR|data_out [12])))

	.dataa(\REG_IR|data_out [13]),
	.datab(\REG_IR|data_out [15]),
	.datac(\REG_IR|data_out [14]),
	.datad(\REG_IR|data_out [12]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~6 .lut_mask = 16'h1000;
defparam \state_controller|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N2
cycloneive_lcell_comb \state_controller|State~46 (
// Equation(s):
// \state_controller|State~46_combout  = (\state_controller|Decoder0~6_combout  & (\state_controller|State.S_32~q  & \Reset~input_o ))

	.dataa(\state_controller|Decoder0~6_combout ),
	.datab(\state_controller|State.S_32~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|State~46_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~46 .lut_mask = 16'h8080;
defparam \state_controller|State~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N3
dffeas \state_controller|State.S_05 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_05~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_05 .is_wysiwyg = "true";
defparam \state_controller|State.S_05 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N20
cycloneive_lcell_comb \state_controller|WideOr27~0 (
// Equation(s):
// \state_controller|WideOr27~0_combout  = (!\state_controller|State.S_27~q  & (!\state_controller|State.S_01~q  & (!\state_controller|State.S_09~q  & !\state_controller|State.S_05~q )))

	.dataa(\state_controller|State.S_27~q ),
	.datab(\state_controller|State.S_01~q ),
	.datac(\state_controller|State.S_09~q ),
	.datad(\state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr27~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr27~0 .lut_mask = 16'h0001;
defparam \state_controller|WideOr27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N18
cycloneive_lcell_comb \REG_FILE|Decoder7~3 (
// Equation(s):
// \REG_FILE|Decoder7~3_combout  = (\REG_IR|data_out [9] & (!\state_controller|WideOr27~0_combout  & (!\REG_IR|data_out [11] & \REG_IR|data_out [10])))

	.dataa(\REG_IR|data_out [9]),
	.datab(\state_controller|WideOr27~0_combout ),
	.datac(\REG_IR|data_out [11]),
	.datad(\REG_IR|data_out [10]),
	.cin(gnd),
	.combout(\REG_FILE|Decoder7~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Decoder7~3 .lut_mask = 16'h0200;
defparam \REG_FILE|Decoder7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N12
cycloneive_lcell_comb \REG_FILE|r3|data_out[10]~0 (
// Equation(s):
// \REG_FILE|r3|data_out[10]~0_combout  = (\REG_FILE|Decoder7~3_combout ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\REG_FILE|Decoder7~3_combout ),
	.cin(gnd),
	.combout(\REG_FILE|r3|data_out[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r3|data_out[10]~0 .lut_mask = 16'hFF0F;
defparam \REG_FILE|r3|data_out[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N11
dffeas \REG_FILE|r3|data_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_IR|data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r3|data_out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r3|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r3|data_out[11] .is_wysiwyg = "true";
defparam \REG_FILE|r3|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N16
cycloneive_lcell_comb \REG_FILE|Decoder7~1 (
// Equation(s):
// \REG_FILE|Decoder7~1_combout  = (!\state_controller|WideOr27~0_combout  & (!\REG_IR|data_out [9] & \REG_IR|data_out [10]))

	.dataa(gnd),
	.datab(\state_controller|WideOr27~0_combout ),
	.datac(\REG_IR|data_out [9]),
	.datad(\REG_IR|data_out [10]),
	.cin(gnd),
	.combout(\REG_FILE|Decoder7~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Decoder7~1 .lut_mask = 16'h0300;
defparam \REG_FILE|Decoder7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N24
cycloneive_lcell_comb \REG_FILE|r2|data_out[8]~0 (
// Equation(s):
// \REG_FILE|r2|data_out[8]~0_combout  = ((!\REG_IR|data_out [11] & (\REG_FILE|Decoder7~1_combout  & !\state_controller|WideOr27~0_combout ))) # (!\Reset~input_o )

	.dataa(\REG_IR|data_out [11]),
	.datab(\REG_FILE|Decoder7~1_combout ),
	.datac(\Reset~input_o ),
	.datad(\state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|r2|data_out[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r2|data_out[8]~0 .lut_mask = 16'h0F4F;
defparam \REG_FILE|r2|data_out[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N19
dffeas \REG_FILE|r2|data_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r2|data_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r2|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r2|data_out[11] .is_wysiwyg = "true";
defparam \REG_FILE|r2|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N15
dffeas \REG_FILE|r0|data_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r0|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r0|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r0|data_out[11] .is_wysiwyg = "true";
defparam \REG_FILE|r0|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N18
cycloneive_lcell_comb \REG_FILE|Decoder7~0 (
// Equation(s):
// \REG_FILE|Decoder7~0_combout  = (!\state_controller|WideOr27~0_combout  & (\REG_IR|data_out [9] & !\REG_IR|data_out [10]))

	.dataa(\state_controller|WideOr27~0_combout ),
	.datab(\REG_IR|data_out [9]),
	.datac(gnd),
	.datad(\REG_IR|data_out [10]),
	.cin(gnd),
	.combout(\REG_FILE|Decoder7~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Decoder7~0 .lut_mask = 16'h0044;
defparam \REG_FILE|Decoder7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N22
cycloneive_lcell_comb \REG_FILE|r1|data_out[11]~0 (
// Equation(s):
// \REG_FILE|r1|data_out[11]~0_combout  = ((!\REG_IR|data_out [11] & (\REG_FILE|Decoder7~0_combout  & !\state_controller|WideOr27~0_combout ))) # (!\Reset~input_o )

	.dataa(\REG_IR|data_out [11]),
	.datab(\REG_FILE|Decoder7~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|r1|data_out[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r1|data_out[11]~0 .lut_mask = 16'h0F4F;
defparam \REG_FILE|r1|data_out[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N29
dffeas \REG_FILE|r1|data_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r1|data_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r1|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r1|data_out[11] .is_wysiwyg = "true";
defparam \REG_FILE|r1|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N30
cycloneive_lcell_comb \state_controller|State~49 (
// Equation(s):
// \state_controller|State~49_combout  = (\state_controller|State.S_07~q  & \Reset~input_o )

	.dataa(\state_controller|State.S_07~q ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|State~49_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~49 .lut_mask = 16'hA0A0;
defparam \state_controller|State~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N31
dffeas \state_controller|State.S_23 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_23 .is_wysiwyg = "true";
defparam \state_controller|State.S_23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N16
cycloneive_lcell_comb \state_controller|State~36 (
// Equation(s):
// \state_controller|State~36_combout  = (\Reset~input_o  & \state_controller|State.S_23~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\state_controller|State~36_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~36 .lut_mask = 16'hF000;
defparam \state_controller|State~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y20_N17
dffeas \state_controller|State.S_16_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_16_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_16_1 .is_wysiwyg = "true";
defparam \state_controller|State.S_16_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y20_N18
cycloneive_lcell_comb \state_controller|State~37 (
// Equation(s):
// \state_controller|State~37_combout  = (\Reset~input_o  & \state_controller|State.S_16_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\state_controller|State~37_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~37 .lut_mask = 16'hF000;
defparam \state_controller|State~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y20_N19
dffeas \state_controller|State.S_16_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_16_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_16_2 .is_wysiwyg = "true";
defparam \state_controller|State.S_16_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N14
cycloneive_lcell_comb \REG_MDR|data_out~38 (
// Equation(s):
// \REG_MDR|data_out~38_combout  = (!\state_controller|State.S_16_2~q  & (!\state_controller|State.S_16_1~q  & (\Reset~input_o  & \state_controller|WideOr19~0_combout )))

	.dataa(\state_controller|State.S_16_2~q ),
	.datab(\state_controller|State.S_16_1~q ),
	.datac(\Reset~input_o ),
	.datad(\state_controller|WideOr19~0_combout ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~38 .lut_mask = 16'h1000;
defparam \REG_MDR|data_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \Data[6]~input (
	.i(Data[6]),
	.ibar(gnd),
	.o(\Data[6]~input_o ));
// synopsys translate_off
defparam \Data[6]~input .bus_hold = "false";
defparam \Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y20_N13
dffeas \tr0|b[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[6] .is_wysiwyg = "true";
defparam \tr0|b[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N12
cycloneive_lcell_comb \REG_MDR|data_out~17 (
// Equation(s):
// \REG_MDR|data_out~17_combout  = (\REG_MDR|data_out~38_combout  & ((\memory_subsystem|Equal0~4_combout  & ((\S[6]~input_o ))) # (!\memory_subsystem|Equal0~4_combout  & (\tr0|b [6]))))

	.dataa(\memory_subsystem|Equal0~4_combout ),
	.datab(\REG_MDR|data_out~38_combout ),
	.datac(\tr0|b [6]),
	.datad(\S[6]~input_o ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~17 .lut_mask = 16'hC840;
defparam \REG_MDR|data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N12
cycloneive_lcell_comb \REG_MDR|data_out~18 (
// Equation(s):
// \REG_MDR|data_out~18_combout  = (\REG_MDR|data_out~17_combout ) # ((\BUS_Main|Mux6~3_combout  & (!\state_controller|WideOr19~0_combout  & \Reset~input_o )))

	.dataa(\BUS_Main|Mux6~3_combout ),
	.datab(\state_controller|WideOr19~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\REG_MDR|data_out~17_combout ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~18 .lut_mask = 16'hFF20;
defparam \REG_MDR|data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N4
cycloneive_lcell_comb \REG_MDR|data_out[3]~6 (
// Equation(s):
// \REG_MDR|data_out[3]~6_combout  = ((\state_controller|State.S_23~q ) # ((\state_controller|State.S_33_2~q ) # (\state_controller|State.S_25_2~q ))) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(\state_controller|State.S_23~q ),
	.datac(\state_controller|State.S_33_2~q ),
	.datad(\state_controller|State.S_25_2~q ),
	.cin(gnd),
	.combout(\REG_MDR|data_out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out[3]~6 .lut_mask = 16'hFFFD;
defparam \REG_MDR|data_out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N13
dffeas \REG_MDR|data_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MDR|data_out~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MDR|data_out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MDR|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MDR|data_out[6] .is_wysiwyg = "true";
defparam \REG_MDR|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N16
cycloneive_lcell_comb \MUX_ADDR2|Mux9~0 (
// Equation(s):
// \MUX_ADDR2|Mux9~0_combout  = (\REG_MAR|data_out[7]~0_combout  & (((\REG_IR|data_out [6])))) # (!\REG_MAR|data_out[7]~0_combout  & (\REG_IR|data_out [5] & ((!\state_controller|State.S_22~q ))))

	.dataa(\REG_MAR|data_out[7]~0_combout ),
	.datab(\REG_IR|data_out [5]),
	.datac(\REG_IR|data_out [6]),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\MUX_ADDR2|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR2|Mux9~0 .lut_mask = 16'hA0E4;
defparam \MUX_ADDR2|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N25
dffeas \REG_FILE|r0|data_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r0|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r0|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r0|data_out[6] .is_wysiwyg = "true";
defparam \REG_FILE|r0|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N7
dffeas \REG_FILE|r1|data_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r1|data_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r1|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r1|data_out[6] .is_wysiwyg = "true";
defparam \REG_FILE|r1|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N6
cycloneive_lcell_comb \REG_FILE|Mux9~2 (
// Equation(s):
// \REG_FILE|Mux9~2_combout  = (\MUX_SR1|OUT[1]~1_combout  & (((\MUX_SR1|OUT[0]~0_combout )))) # (!\MUX_SR1|OUT[1]~1_combout  & ((\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|r1|data_out [6]))) # (!\MUX_SR1|OUT[0]~0_combout  & (\REG_FILE|r0|data_out [6]))))

	.dataa(\MUX_SR1|OUT[1]~1_combout ),
	.datab(\REG_FILE|r0|data_out [6]),
	.datac(\REG_FILE|r1|data_out [6]),
	.datad(\MUX_SR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux9~2 .lut_mask = 16'hFA44;
defparam \REG_FILE|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N29
dffeas \REG_FILE|r2|data_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r2|data_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r2|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r2|data_out[6] .is_wysiwyg = "true";
defparam \REG_FILE|r2|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N13
dffeas \REG_FILE|r3|data_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_IR|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r3|data_out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r3|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r3|data_out[6] .is_wysiwyg = "true";
defparam \REG_FILE|r3|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N10
cycloneive_lcell_comb \REG_FILE|Mux9~3 (
// Equation(s):
// \REG_FILE|Mux9~3_combout  = (\REG_FILE|Mux9~2_combout  & (((\REG_FILE|r3|data_out [6]) # (!\MUX_SR1|OUT[1]~1_combout )))) # (!\REG_FILE|Mux9~2_combout  & (\REG_FILE|r2|data_out [6] & ((\MUX_SR1|OUT[1]~1_combout ))))

	.dataa(\REG_FILE|Mux9~2_combout ),
	.datab(\REG_FILE|r2|data_out [6]),
	.datac(\REG_FILE|r3|data_out [6]),
	.datad(\MUX_SR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux9~3 .lut_mask = 16'hE4AA;
defparam \REG_FILE|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N12
cycloneive_lcell_comb \REG_FILE|r7|data_out[14]~0 (
// Equation(s):
// \REG_FILE|r7|data_out[14]~0_combout  = (!\state_controller|WideOr27~0_combout  & (((!\REG_IR|data_out [10]) # (!\REG_IR|data_out [11])) # (!\REG_IR|data_out [9])))

	.dataa(\state_controller|WideOr27~0_combout ),
	.datab(\REG_IR|data_out [9]),
	.datac(\REG_IR|data_out [11]),
	.datad(\REG_IR|data_out [10]),
	.cin(gnd),
	.combout(\REG_FILE|r7|data_out[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r7|data_out[14]~0 .lut_mask = 16'h1555;
defparam \REG_FILE|r7|data_out[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N14
cycloneive_lcell_comb \REG_FILE|r7|data_out[14]~1 (
// Equation(s):
// \REG_FILE|r7|data_out[14]~1_combout  = ((!\REG_FILE|r7|data_out[14]~0_combout  & ((\state_controller|State.S_04~q ) # (!\state_controller|WideOr27~0_combout )))) # (!\Reset~input_o )

	.dataa(\REG_FILE|r7|data_out[14]~0_combout ),
	.datab(\state_controller|State.S_04~q ),
	.datac(\Reset~input_o ),
	.datad(\state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|r7|data_out[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r7|data_out[14]~1 .lut_mask = 16'h4F5F;
defparam \REG_FILE|r7|data_out[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N25
dffeas \REG_FILE|r7|data_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r7|data_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r7|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r7|data_out[6] .is_wysiwyg = "true";
defparam \REG_FILE|r7|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N20
cycloneive_lcell_comb \REG_FILE|r5|data_out[1]~0 (
// Equation(s):
// \REG_FILE|r5|data_out[1]~0_combout  = ((\REG_FILE|Decoder7~0_combout  & ((\REG_IR|data_out [11]) # (\state_controller|WideOr27~0_combout )))) # (!\Reset~input_o )

	.dataa(\REG_IR|data_out [11]),
	.datab(\REG_FILE|Decoder7~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|r5|data_out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r5|data_out[1]~0 .lut_mask = 16'hCF8F;
defparam \REG_FILE|r5|data_out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N15
dffeas \REG_FILE|r5|data_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r5|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r5|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r5|data_out[6] .is_wysiwyg = "true";
defparam \REG_FILE|r5|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N10
cycloneive_lcell_comb \REG_FILE|Decoder7~2 (
// Equation(s):
// \REG_FILE|Decoder7~2_combout  = (!\REG_IR|data_out [9] & (!\state_controller|WideOr27~0_combout  & !\REG_IR|data_out [10]))

	.dataa(gnd),
	.datab(\REG_IR|data_out [9]),
	.datac(\state_controller|WideOr27~0_combout ),
	.datad(\REG_IR|data_out [10]),
	.cin(gnd),
	.combout(\REG_FILE|Decoder7~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Decoder7~2 .lut_mask = 16'h0003;
defparam \REG_FILE|Decoder7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N28
cycloneive_lcell_comb \REG_FILE|r4|data_out[4]~0 (
// Equation(s):
// \REG_FILE|r4|data_out[4]~0_combout  = ((\REG_FILE|Decoder7~2_combout  & ((\REG_IR|data_out [11]) # (\state_controller|WideOr27~0_combout )))) # (!\Reset~input_o )

	.dataa(\REG_IR|data_out [11]),
	.datab(\state_controller|WideOr27~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\REG_FILE|Decoder7~2_combout ),
	.cin(gnd),
	.combout(\REG_FILE|r4|data_out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r4|data_out[4]~0 .lut_mask = 16'hEF0F;
defparam \REG_FILE|r4|data_out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N15
dffeas \REG_FILE|r4|data_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r4|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r4|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r4|data_out[6] .is_wysiwyg = "true";
defparam \REG_FILE|r4|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N2
cycloneive_lcell_comb \REG_FILE|r6|data_out[12]~0 (
// Equation(s):
// \REG_FILE|r6|data_out[12]~0_combout  = ((\REG_FILE|Decoder7~1_combout  & ((\REG_IR|data_out [11]) # (\state_controller|WideOr27~0_combout )))) # (!\Reset~input_o )

	.dataa(\REG_IR|data_out [11]),
	.datab(\REG_FILE|Decoder7~1_combout ),
	.datac(\Reset~input_o ),
	.datad(\state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|r6|data_out[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r6|data_out[12]~0 .lut_mask = 16'hCF8F;
defparam \REG_FILE|r6|data_out[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N31
dffeas \REG_FILE|r6|data_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r6|data_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r6|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r6|data_out[6] .is_wysiwyg = "true";
defparam \REG_FILE|r6|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N30
cycloneive_lcell_comb \REG_FILE|Mux9~0 (
// Equation(s):
// \REG_FILE|Mux9~0_combout  = (\MUX_SR1|OUT[1]~1_combout  & (((\REG_FILE|r6|data_out [6]) # (\MUX_SR1|OUT[0]~0_combout )))) # (!\MUX_SR1|OUT[1]~1_combout  & (\REG_FILE|r4|data_out [6] & ((!\MUX_SR1|OUT[0]~0_combout ))))

	.dataa(\MUX_SR1|OUT[1]~1_combout ),
	.datab(\REG_FILE|r4|data_out [6]),
	.datac(\REG_FILE|r6|data_out [6]),
	.datad(\MUX_SR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux9~0 .lut_mask = 16'hAAE4;
defparam \REG_FILE|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N14
cycloneive_lcell_comb \REG_FILE|Mux9~1 (
// Equation(s):
// \REG_FILE|Mux9~1_combout  = (\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|Mux9~0_combout  & (\REG_FILE|r7|data_out [6])) # (!\REG_FILE|Mux9~0_combout  & ((\REG_FILE|r5|data_out [6]))))) # (!\MUX_SR1|OUT[0]~0_combout  & (((\REG_FILE|Mux9~0_combout ))))

	.dataa(\REG_FILE|r7|data_out [6]),
	.datab(\MUX_SR1|OUT[0]~0_combout ),
	.datac(\REG_FILE|r5|data_out [6]),
	.datad(\REG_FILE|Mux9~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux9~1 .lut_mask = 16'hBBC0;
defparam \REG_FILE|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N6
cycloneive_lcell_comb \REG_FILE|Mux9~4 (
// Equation(s):
// \REG_FILE|Mux9~4_combout  = (\MUX_SR1|OUT[2]~2_combout  & ((\REG_FILE|Mux9~1_combout ))) # (!\MUX_SR1|OUT[2]~2_combout  & (\REG_FILE|Mux9~3_combout ))

	.dataa(\MUX_SR1|OUT[2]~2_combout ),
	.datab(gnd),
	.datac(\REG_FILE|Mux9~3_combout ),
	.datad(\REG_FILE|Mux9~1_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux9~4 .lut_mask = 16'hFA50;
defparam \REG_FILE|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N30
cycloneive_lcell_comb \state_controller|ADDR1_Mux_Select~0 (
// Equation(s):
// \state_controller|ADDR1_Mux_Select~0_combout  = (!\state_controller|State.S_22~q  & !\state_controller|State.S_21~q )

	.dataa(\state_controller|State.S_22~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\state_controller|ADDR1_Mux_Select~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|ADDR1_Mux_Select~0 .lut_mask = 16'h0055;
defparam \state_controller|ADDR1_Mux_Select~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N14
cycloneive_lcell_comb \REG_MDR|data_out~37 (
// Equation(s):
// \REG_MDR|data_out~37_combout  = (\state_controller|WideOr19~0_combout  & (!\state_controller|State.S_16_2~q  & !\state_controller|State.S_16_1~q ))

	.dataa(\state_controller|WideOr19~0_combout ),
	.datab(gnd),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~37_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~37 .lut_mask = 16'h000A;
defparam \REG_MDR|data_out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \Data[4]~input (
	.i(Data[4]),
	.ibar(gnd),
	.o(\Data[4]~input_o ));
// synopsys translate_off
defparam \Data[4]~input .bus_hold = "false";
defparam \Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y20_N17
dffeas \tr0|b[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[4] .is_wysiwyg = "true";
defparam \tr0|b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N16
cycloneive_lcell_comb \REG_MDR|data_out~13 (
// Equation(s):
// \REG_MDR|data_out~13_combout  = (\REG_MDR|data_out~37_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[4]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [4])))))

	.dataa(\REG_MDR|data_out~37_combout ),
	.datab(\S[4]~input_o ),
	.datac(\tr0|b [4]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~13 .lut_mask = 16'h88A0;
defparam \REG_MDR|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N20
cycloneive_lcell_comb \REG_MDR|data_out~14 (
// Equation(s):
// \REG_MDR|data_out~14_combout  = (\Reset~input_o  & ((\REG_MDR|data_out~13_combout ) # ((!\state_controller|WideOr19~0_combout  & \BUS_Main|Mux4~6_combout ))))

	.dataa(\state_controller|WideOr19~0_combout ),
	.datab(\BUS_Main|Mux4~6_combout ),
	.datac(\REG_MDR|data_out~13_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~14 .lut_mask = 16'hF400;
defparam \REG_MDR|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N21
dffeas \REG_MDR|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MDR|data_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MDR|data_out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MDR|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MDR|data_out[4] .is_wysiwyg = "true";
defparam \REG_MDR|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N16
cycloneive_lcell_comb \state_controller|WideOr24 (
// Equation(s):
// \state_controller|WideOr24~combout  = (\state_controller|State.S_23~q ) # ((\state_controller|State.S_12~q ) # (\state_controller|State.S_09~q ))

	.dataa(\state_controller|State.S_23~q ),
	.datab(\state_controller|State.S_12~q ),
	.datac(\state_controller|State.S_09~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|WideOr24~combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr24 .lut_mask = 16'hFEFE;
defparam \state_controller|WideOr24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N3
dffeas \REG_FILE|r6|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r6|data_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r6|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r6|data_out[4] .is_wysiwyg = "true";
defparam \REG_FILE|r6|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N0
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~8 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~8_combout  = \REG_PC|data_out [0] $ (VCC)
// \ALU_PC_INCREMENT|Add0~9  = CARRY(\REG_PC|data_out [0])

	.dataa(gnd),
	.datab(\REG_PC|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~8_combout ),
	.cout(\ALU_PC_INCREMENT|Add0~9 ));
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~8 .lut_mask = 16'h33CC;
defparam \ALU_PC_INCREMENT|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N12
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~10 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~10_combout  = (\state_controller|State.S_18~q  & (((\ALU_PC_INCREMENT|Add0~8_combout )))) # (!\state_controller|State.S_18~q  & (\state_controller|ADDR1_Mux_Select~0_combout  & ((\BUS_Main|Mux0~3_combout ))))

	.dataa(\state_controller|State.S_18~q ),
	.datab(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datac(\ALU_PC_INCREMENT|Add0~8_combout ),
	.datad(\BUS_Main|Mux0~3_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~10 .lut_mask = 16'hE4A0;
defparam \ALU_PC_INCREMENT|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N8
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~11 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~11_combout  = (\ALU_PC_INCREMENT|Add0~10_combout ) # ((\ALU_ADDER|Add0~0_combout  & (!\state_controller|ADDR1_Mux_Select~0_combout  & !\state_controller|State.S_18~q )))

	.dataa(\ALU_ADDER|Add0~0_combout ),
	.datab(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datac(\state_controller|State.S_18~q ),
	.datad(\ALU_PC_INCREMENT|Add0~10_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~11 .lut_mask = 16'hFF02;
defparam \ALU_PC_INCREMENT|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N14
cycloneive_lcell_comb \REG_PC|data_out[14]~0 (
// Equation(s):
// \REG_PC|data_out[14]~0_combout  = (\state_controller|State.S_12~q ) # (((\state_controller|State.S_18~q ) # (!\Reset~input_o )) # (!\state_controller|ADDR1_Mux_Select~0_combout ))

	.dataa(\state_controller|State.S_12~q ),
	.datab(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datac(\state_controller|State.S_18~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\REG_PC|data_out[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_PC|data_out[14]~0 .lut_mask = 16'hFBFF;
defparam \REG_PC|data_out[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N9
dffeas \REG_PC|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ALU_PC_INCREMENT|Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_PC|data_out[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_PC|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_PC|data_out[0] .is_wysiwyg = "true";
defparam \REG_PC|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y25_N25
dffeas \REG_FILE|r4|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r4|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r4|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r4|data_out[0] .is_wysiwyg = "true";
defparam \REG_FILE|r4|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y25_N19
dffeas \REG_FILE|r6|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r6|data_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r6|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r6|data_out[0] .is_wysiwyg = "true";
defparam \REG_FILE|r6|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N18
cycloneive_lcell_comb \REG_FILE|Mux15~0 (
// Equation(s):
// \REG_FILE|Mux15~0_combout  = (\MUX_SR1|OUT[1]~1_combout  & (((\REG_FILE|r6|data_out [0]) # (\MUX_SR1|OUT[0]~0_combout )))) # (!\MUX_SR1|OUT[1]~1_combout  & (\REG_FILE|r4|data_out [0] & ((!\MUX_SR1|OUT[0]~0_combout ))))

	.dataa(\MUX_SR1|OUT[1]~1_combout ),
	.datab(\REG_FILE|r4|data_out [0]),
	.datac(\REG_FILE|r6|data_out [0]),
	.datad(\MUX_SR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux15~0 .lut_mask = 16'hAAE4;
defparam \REG_FILE|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N1
dffeas \REG_FILE|r5|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r5|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r5|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r5|data_out[0] .is_wysiwyg = "true";
defparam \REG_FILE|r5|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N3
dffeas \REG_FILE|r7|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r7|data_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r7|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r7|data_out[0] .is_wysiwyg = "true";
defparam \REG_FILE|r7|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N0
cycloneive_lcell_comb \REG_FILE|Mux15~1 (
// Equation(s):
// \REG_FILE|Mux15~1_combout  = (\REG_FILE|Mux15~0_combout  & (((\REG_FILE|r7|data_out [0])) # (!\MUX_SR1|OUT[0]~0_combout ))) # (!\REG_FILE|Mux15~0_combout  & (\MUX_SR1|OUT[0]~0_combout  & (\REG_FILE|r5|data_out [0])))

	.dataa(\REG_FILE|Mux15~0_combout ),
	.datab(\MUX_SR1|OUT[0]~0_combout ),
	.datac(\REG_FILE|r5|data_out [0]),
	.datad(\REG_FILE|r7|data_out [0]),
	.cin(gnd),
	.combout(\REG_FILE|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux15~1 .lut_mask = 16'hEA62;
defparam \REG_FILE|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N9
dffeas \REG_FILE|r3|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_IR|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r3|data_out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r3|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r3|data_out[0] .is_wysiwyg = "true";
defparam \REG_FILE|r3|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N18
cycloneive_lcell_comb \REG_FILE|r2|data_out[0]~feeder (
// Equation(s):
// \REG_FILE|r2|data_out[0]~feeder_combout  = \REG_IR|data_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG_IR|data_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_FILE|r2|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r2|data_out[0]~feeder .lut_mask = 16'hF0F0;
defparam \REG_FILE|r2|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N19
dffeas \REG_FILE|r2|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_FILE|r2|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r2|data_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r2|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r2|data_out[0] .is_wysiwyg = "true";
defparam \REG_FILE|r2|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N24
cycloneive_lcell_comb \REG_FILE|r1|data_out[0]~feeder (
// Equation(s):
// \REG_FILE|r1|data_out[0]~feeder_combout  = \REG_IR|data_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG_IR|data_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_FILE|r1|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r1|data_out[0]~feeder .lut_mask = 16'hF0F0;
defparam \REG_FILE|r1|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N25
dffeas \REG_FILE|r1|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_FILE|r1|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r1|data_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r1|data_out[0] .is_wysiwyg = "true";
defparam \REG_FILE|r1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N19
dffeas \REG_FILE|r0|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r0|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r0|data_out[0] .is_wysiwyg = "true";
defparam \REG_FILE|r0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N24
cycloneive_lcell_comb \REG_FILE|Mux15~2 (
// Equation(s):
// \REG_FILE|Mux15~2_combout  = (\MUX_SR1|OUT[1]~1_combout  & (((\MUX_SR1|OUT[0]~0_combout )))) # (!\MUX_SR1|OUT[1]~1_combout  & ((\MUX_SR1|OUT[0]~0_combout  & (\REG_FILE|r1|data_out [0])) # (!\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|r0|data_out [0])))))

	.dataa(\REG_FILE|r1|data_out [0]),
	.datab(\MUX_SR1|OUT[1]~1_combout ),
	.datac(\MUX_SR1|OUT[0]~0_combout ),
	.datad(\REG_FILE|r0|data_out [0]),
	.cin(gnd),
	.combout(\REG_FILE|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux15~2 .lut_mask = 16'hE3E0;
defparam \REG_FILE|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N10
cycloneive_lcell_comb \REG_FILE|Mux15~3 (
// Equation(s):
// \REG_FILE|Mux15~3_combout  = (\MUX_SR1|OUT[1]~1_combout  & ((\REG_FILE|Mux15~2_combout  & (\REG_FILE|r3|data_out [0])) # (!\REG_FILE|Mux15~2_combout  & ((\REG_FILE|r2|data_out [0]))))) # (!\MUX_SR1|OUT[1]~1_combout  & (((\REG_FILE|Mux15~2_combout ))))

	.dataa(\REG_FILE|r3|data_out [0]),
	.datab(\REG_FILE|r2|data_out [0]),
	.datac(\MUX_SR1|OUT[1]~1_combout ),
	.datad(\REG_FILE|Mux15~2_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux15~3 .lut_mask = 16'hAFC0;
defparam \REG_FILE|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N4
cycloneive_lcell_comb \REG_FILE|Mux15~4 (
// Equation(s):
// \REG_FILE|Mux15~4_combout  = (\MUX_SR1|OUT[2]~2_combout  & (\REG_FILE|Mux15~1_combout )) # (!\MUX_SR1|OUT[2]~2_combout  & ((\REG_FILE|Mux15~3_combout )))

	.dataa(\REG_FILE|Mux15~1_combout ),
	.datab(gnd),
	.datac(\MUX_SR1|OUT[2]~2_combout ),
	.datad(\REG_FILE|Mux15~3_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux15~4 .lut_mask = 16'hAFA0;
defparam \REG_FILE|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N14
cycloneive_lcell_comb \MUX_ADDR1|OUT[0]~0 (
// Equation(s):
// \MUX_ADDR1|OUT[0]~0_combout  = (\state_controller|State.S_21~q  & (\REG_PC|data_out [0])) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & (\REG_PC|data_out [0])) # (!\state_controller|State.S_22~q  & ((\REG_FILE|Mux15~4_combout 
// )))))

	.dataa(\state_controller|State.S_21~q ),
	.datab(\REG_PC|data_out [0]),
	.datac(\REG_FILE|Mux15~4_combout ),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\MUX_ADDR1|OUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR1|OUT[0]~0 .lut_mask = 16'hCCD8;
defparam \MUX_ADDR1|OUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N0
cycloneive_lcell_comb \ALU_ADDER|Add0~0 (
// Equation(s):
// \ALU_ADDER|Add0~0_combout  = (\MUX_ADDR1|OUT[0]~0_combout  & (\REG_IR|data_out [0] $ (VCC))) # (!\MUX_ADDR1|OUT[0]~0_combout  & (\REG_IR|data_out [0] & VCC))
// \ALU_ADDER|Add0~1  = CARRY((\MUX_ADDR1|OUT[0]~0_combout  & \REG_IR|data_out [0]))

	.dataa(\MUX_ADDR1|OUT[0]~0_combout ),
	.datab(\REG_IR|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_ADDER|Add0~0_combout ),
	.cout(\ALU_ADDER|Add0~1 ));
// synopsys translate_off
defparam \ALU_ADDER|Add0~0 .lut_mask = 16'h6688;
defparam \ALU_ADDER|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N18
cycloneive_lcell_comb \state_controller|WideOr23 (
// Equation(s):
// \state_controller|WideOr23~combout  = (\state_controller|State.S_01~q ) # ((\state_controller|State.S_23~q ) # (\state_controller|State.S_12~q ))

	.dataa(gnd),
	.datab(\state_controller|State.S_01~q ),
	.datac(\state_controller|State.S_23~q ),
	.datad(\state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr23~combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr23 .lut_mask = 16'hFFFC;
defparam \state_controller|WideOr23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N4
cycloneive_lcell_comb \state_controller|State~50 (
// Equation(s):
// \state_controller|State~50_combout  = (!\Continue~input_o  & (\Reset~input_o  & ((\state_controller|State.S_Pause_2~q ) # (\state_controller|State.S_Pause_1~q ))))

	.dataa(\Continue~input_o ),
	.datab(\Reset~input_o ),
	.datac(\state_controller|State.S_Pause_2~q ),
	.datad(\state_controller|State.S_Pause_1~q ),
	.cin(gnd),
	.combout(\state_controller|State~50_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~50 .lut_mask = 16'h4440;
defparam \state_controller|State~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N5
dffeas \state_controller|State.S_Pause_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_Pause_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_Pause_2 .is_wysiwyg = "true";
defparam \state_controller|State.S_Pause_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N6
cycloneive_lcell_comb \state_controller|Selector24~0 (
// Equation(s):
// \state_controller|Selector24~0_combout  = (\state_controller|State.S_Pause_1~q ) # ((\state_controller|State.S_Pause_2~q ) # ((!\state_controller|State.S_01~q  & !\state_controller|State.S_05~q )))

	.dataa(\state_controller|State.S_Pause_1~q ),
	.datab(\state_controller|State.S_Pause_2~q ),
	.datac(\state_controller|State.S_01~q ),
	.datad(\state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\state_controller|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector24~0 .lut_mask = 16'hEEEF;
defparam \state_controller|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N0
cycloneive_lcell_comb \state_controller|Selector24~1 (
// Equation(s):
// \state_controller|Selector24~1_combout  = (\REG_IR|data_out [5]) # (\state_controller|Selector24~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG_IR|data_out [5]),
	.datad(\state_controller|Selector24~0_combout ),
	.cin(gnd),
	.combout(\state_controller|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector24~1 .lut_mask = 16'hFFF0;
defparam \state_controller|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N23
dffeas \REG_FILE|r6|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r6|data_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r6|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r6|data_out[2] .is_wysiwyg = "true";
defparam \REG_FILE|r6|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y25_N5
dffeas \REG_FILE|r4|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r4|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r4|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r4|data_out[2] .is_wysiwyg = "true";
defparam \REG_FILE|r4|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N22
cycloneive_lcell_comb \REG_FILE|Mux13~0 (
// Equation(s):
// \REG_FILE|Mux13~0_combout  = (\MUX_SR1|OUT[1]~1_combout  & ((\MUX_SR1|OUT[0]~0_combout ) # ((\REG_FILE|r6|data_out [2])))) # (!\MUX_SR1|OUT[1]~1_combout  & (!\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|r4|data_out [2]))))

	.dataa(\MUX_SR1|OUT[1]~1_combout ),
	.datab(\MUX_SR1|OUT[0]~0_combout ),
	.datac(\REG_FILE|r6|data_out [2]),
	.datad(\REG_FILE|r4|data_out [2]),
	.cin(gnd),
	.combout(\REG_FILE|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux13~0 .lut_mask = 16'hB9A8;
defparam \REG_FILE|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y25_N25
dffeas \REG_FILE|r5|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r5|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r5|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r5|data_out[2] .is_wysiwyg = "true";
defparam \REG_FILE|r5|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y25_N23
dffeas \REG_FILE|r7|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r7|data_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r7|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r7|data_out[2] .is_wysiwyg = "true";
defparam \REG_FILE|r7|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N24
cycloneive_lcell_comb \REG_FILE|Mux13~1 (
// Equation(s):
// \REG_FILE|Mux13~1_combout  = (\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|Mux13~0_combout  & ((\REG_FILE|r7|data_out [2]))) # (!\REG_FILE|Mux13~0_combout  & (\REG_FILE|r5|data_out [2])))) # (!\MUX_SR1|OUT[0]~0_combout  & (\REG_FILE|Mux13~0_combout ))

	.dataa(\MUX_SR1|OUT[0]~0_combout ),
	.datab(\REG_FILE|Mux13~0_combout ),
	.datac(\REG_FILE|r5|data_out [2]),
	.datad(\REG_FILE|r7|data_out [2]),
	.cin(gnd),
	.combout(\REG_FILE|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux13~1 .lut_mask = 16'hEC64;
defparam \REG_FILE|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N5
dffeas \REG_FILE|r2|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r2|data_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r2|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r2|data_out[2] .is_wysiwyg = "true";
defparam \REG_FILE|r2|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N21
dffeas \REG_FILE|r3|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_IR|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r3|data_out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r3|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r3|data_out[2] .is_wysiwyg = "true";
defparam \REG_FILE|r3|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N27
dffeas \REG_FILE|r0|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r0|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r0|data_out[2] .is_wysiwyg = "true";
defparam \REG_FILE|r0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y26_N17
dffeas \REG_FILE|r1|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r1|data_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r1|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r1|data_out[2] .is_wysiwyg = "true";
defparam \REG_FILE|r1|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N16
cycloneive_lcell_comb \REG_FILE|Mux13~2 (
// Equation(s):
// \REG_FILE|Mux13~2_combout  = (\MUX_SR1|OUT[1]~1_combout  & (((\MUX_SR1|OUT[0]~0_combout )))) # (!\MUX_SR1|OUT[1]~1_combout  & ((\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|r1|data_out [2]))) # (!\MUX_SR1|OUT[0]~0_combout  & (\REG_FILE|r0|data_out [2]))))

	.dataa(\REG_FILE|r0|data_out [2]),
	.datab(\MUX_SR1|OUT[1]~1_combout ),
	.datac(\REG_FILE|r1|data_out [2]),
	.datad(\MUX_SR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux13~2 .lut_mask = 16'hFC22;
defparam \REG_FILE|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N28
cycloneive_lcell_comb \REG_FILE|Mux13~3 (
// Equation(s):
// \REG_FILE|Mux13~3_combout  = (\MUX_SR1|OUT[1]~1_combout  & ((\REG_FILE|Mux13~2_combout  & ((\REG_FILE|r3|data_out [2]))) # (!\REG_FILE|Mux13~2_combout  & (\REG_FILE|r2|data_out [2])))) # (!\MUX_SR1|OUT[1]~1_combout  & (((\REG_FILE|Mux13~2_combout ))))

	.dataa(\REG_FILE|r2|data_out [2]),
	.datab(\MUX_SR1|OUT[1]~1_combout ),
	.datac(\REG_FILE|r3|data_out [2]),
	.datad(\REG_FILE|Mux13~2_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux13~3 .lut_mask = 16'hF388;
defparam \REG_FILE|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N26
cycloneive_lcell_comb \REG_FILE|Mux13~4 (
// Equation(s):
// \REG_FILE|Mux13~4_combout  = (\MUX_SR1|OUT[2]~2_combout  & (\REG_FILE|Mux13~1_combout )) # (!\MUX_SR1|OUT[2]~2_combout  & ((\REG_FILE|Mux13~3_combout )))

	.dataa(gnd),
	.datab(\REG_FILE|Mux13~1_combout ),
	.datac(\MUX_SR1|OUT[2]~2_combout ),
	.datad(\REG_FILE|Mux13~3_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux13~4 .lut_mask = 16'hCFC0;
defparam \REG_FILE|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N28
cycloneive_lcell_comb \MUX_ADDR1|OUT[2]~2 (
// Equation(s):
// \MUX_ADDR1|OUT[2]~2_combout  = (\state_controller|State.S_21~q  & (\REG_PC|data_out [2])) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & (\REG_PC|data_out [2])) # (!\state_controller|State.S_22~q  & ((\REG_FILE|Mux13~4_combout 
// )))))

	.dataa(\REG_PC|data_out [2]),
	.datab(\state_controller|State.S_21~q ),
	.datac(\REG_FILE|Mux13~4_combout ),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\MUX_ADDR1|OUT[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR1|OUT[2]~2 .lut_mask = 16'hAAB8;
defparam \MUX_ADDR1|OUT[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N13
dffeas \REG_FILE|r6|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r6|data_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r6|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r6|data_out[1] .is_wysiwyg = "true";
defparam \REG_FILE|r6|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y25_N11
dffeas \REG_FILE|r4|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r4|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r4|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r4|data_out[1] .is_wysiwyg = "true";
defparam \REG_FILE|r4|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N12
cycloneive_lcell_comb \REG_FILE|Mux14~0 (
// Equation(s):
// \REG_FILE|Mux14~0_combout  = (\MUX_SR1|OUT[1]~1_combout  & ((\MUX_SR1|OUT[0]~0_combout ) # ((\REG_FILE|r6|data_out [1])))) # (!\MUX_SR1|OUT[1]~1_combout  & (!\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|r4|data_out [1]))))

	.dataa(\MUX_SR1|OUT[1]~1_combout ),
	.datab(\MUX_SR1|OUT[0]~0_combout ),
	.datac(\REG_FILE|r6|data_out [1]),
	.datad(\REG_FILE|r4|data_out [1]),
	.cin(gnd),
	.combout(\REG_FILE|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux14~0 .lut_mask = 16'hB9A8;
defparam \REG_FILE|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N22
cycloneive_lcell_comb \REG_FILE|r7|data_out[1]~feeder (
// Equation(s):
// \REG_FILE|r7|data_out[1]~feeder_combout  = \REG_IR|data_out~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_IR|data_out~2_combout ),
	.cin(gnd),
	.combout(\REG_FILE|r7|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r7|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \REG_FILE|r7|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N23
dffeas \REG_FILE|r7|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_FILE|r7|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r7|data_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r7|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r7|data_out[1] .is_wysiwyg = "true";
defparam \REG_FILE|r7|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N12
cycloneive_lcell_comb \REG_FILE|r5|data_out[1]~feeder (
// Equation(s):
// \REG_FILE|r5|data_out[1]~feeder_combout  = \REG_IR|data_out~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_IR|data_out~2_combout ),
	.cin(gnd),
	.combout(\REG_FILE|r5|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r5|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \REG_FILE|r5|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N13
dffeas \REG_FILE|r5|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_FILE|r5|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r5|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r5|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r5|data_out[1] .is_wysiwyg = "true";
defparam \REG_FILE|r5|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N0
cycloneive_lcell_comb \REG_FILE|Mux14~1 (
// Equation(s):
// \REG_FILE|Mux14~1_combout  = (\REG_FILE|Mux14~0_combout  & ((\REG_FILE|r7|data_out [1]) # ((!\MUX_SR1|OUT[0]~0_combout )))) # (!\REG_FILE|Mux14~0_combout  & (((\REG_FILE|r5|data_out [1] & \MUX_SR1|OUT[0]~0_combout ))))

	.dataa(\REG_FILE|Mux14~0_combout ),
	.datab(\REG_FILE|r7|data_out [1]),
	.datac(\REG_FILE|r5|data_out [1]),
	.datad(\MUX_SR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux14~1 .lut_mask = 16'hD8AA;
defparam \REG_FILE|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N15
dffeas \REG_FILE|r2|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r2|data_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r2|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r2|data_out[1] .is_wysiwyg = "true";
defparam \REG_FILE|r2|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N19
dffeas \REG_FILE|r3|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_IR|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r3|data_out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r3|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r3|data_out[1] .is_wysiwyg = "true";
defparam \REG_FILE|r3|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N6
cycloneive_lcell_comb \REG_FILE|r0|data_out[1]~feeder (
// Equation(s):
// \REG_FILE|r0|data_out[1]~feeder_combout  = \REG_IR|data_out~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_IR|data_out~2_combout ),
	.cin(gnd),
	.combout(\REG_FILE|r0|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r0|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \REG_FILE|r0|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N7
dffeas \REG_FILE|r0|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_FILE|r0|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r0|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r0|data_out[1] .is_wysiwyg = "true";
defparam \REG_FILE|r0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N28
cycloneive_lcell_comb \REG_FILE|r1|data_out[1]~feeder (
// Equation(s):
// \REG_FILE|r1|data_out[1]~feeder_combout  = \REG_IR|data_out~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_IR|data_out~2_combout ),
	.cin(gnd),
	.combout(\REG_FILE|r1|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r1|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \REG_FILE|r1|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N29
dffeas \REG_FILE|r1|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_FILE|r1|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r1|data_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r1|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r1|data_out[1] .is_wysiwyg = "true";
defparam \REG_FILE|r1|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N0
cycloneive_lcell_comb \REG_FILE|Mux14~2 (
// Equation(s):
// \REG_FILE|Mux14~2_combout  = (\MUX_SR1|OUT[1]~1_combout  & (((\MUX_SR1|OUT[0]~0_combout )))) # (!\MUX_SR1|OUT[1]~1_combout  & ((\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|r1|data_out [1]))) # (!\MUX_SR1|OUT[0]~0_combout  & (\REG_FILE|r0|data_out [1]))))

	.dataa(\REG_FILE|r0|data_out [1]),
	.datab(\REG_FILE|r1|data_out [1]),
	.datac(\MUX_SR1|OUT[1]~1_combout ),
	.datad(\MUX_SR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux14~2 .lut_mask = 16'hFC0A;
defparam \REG_FILE|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N10
cycloneive_lcell_comb \REG_FILE|Mux14~3 (
// Equation(s):
// \REG_FILE|Mux14~3_combout  = (\MUX_SR1|OUT[1]~1_combout  & ((\REG_FILE|Mux14~2_combout  & ((\REG_FILE|r3|data_out [1]))) # (!\REG_FILE|Mux14~2_combout  & (\REG_FILE|r2|data_out [1])))) # (!\MUX_SR1|OUT[1]~1_combout  & (((\REG_FILE|Mux14~2_combout ))))

	.dataa(\REG_FILE|r2|data_out [1]),
	.datab(\MUX_SR1|OUT[1]~1_combout ),
	.datac(\REG_FILE|r3|data_out [1]),
	.datad(\REG_FILE|Mux14~2_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux14~3 .lut_mask = 16'hF388;
defparam \REG_FILE|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N20
cycloneive_lcell_comb \REG_FILE|Mux14~4 (
// Equation(s):
// \REG_FILE|Mux14~4_combout  = (\MUX_SR1|OUT[2]~2_combout  & (\REG_FILE|Mux14~1_combout )) # (!\MUX_SR1|OUT[2]~2_combout  & ((\REG_FILE|Mux14~3_combout )))

	.dataa(gnd),
	.datab(\REG_FILE|Mux14~1_combout ),
	.datac(\MUX_SR1|OUT[2]~2_combout ),
	.datad(\REG_FILE|Mux14~3_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux14~4 .lut_mask = 16'hCFC0;
defparam \REG_FILE|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N22
cycloneive_lcell_comb \MUX_ADDR1|OUT[1]~1 (
// Equation(s):
// \MUX_ADDR1|OUT[1]~1_combout  = (\state_controller|State.S_22~q  & (\REG_PC|data_out [1])) # (!\state_controller|State.S_22~q  & ((\state_controller|State.S_21~q  & (\REG_PC|data_out [1])) # (!\state_controller|State.S_21~q  & ((\REG_FILE|Mux14~4_combout 
// )))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\REG_PC|data_out [1]),
	.datac(\state_controller|State.S_21~q ),
	.datad(\REG_FILE|Mux14~4_combout ),
	.cin(gnd),
	.combout(\MUX_ADDR1|OUT[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR1|OUT[1]~1 .lut_mask = 16'hCDC8;
defparam \MUX_ADDR1|OUT[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N2
cycloneive_lcell_comb \ALU_ADDER|Add0~2 (
// Equation(s):
// \ALU_ADDER|Add0~2_combout  = (\REG_IR|data_out [1] & ((\MUX_ADDR1|OUT[1]~1_combout  & (\ALU_ADDER|Add0~1  & VCC)) # (!\MUX_ADDR1|OUT[1]~1_combout  & (!\ALU_ADDER|Add0~1 )))) # (!\REG_IR|data_out [1] & ((\MUX_ADDR1|OUT[1]~1_combout  & (!\ALU_ADDER|Add0~1 
// )) # (!\MUX_ADDR1|OUT[1]~1_combout  & ((\ALU_ADDER|Add0~1 ) # (GND)))))
// \ALU_ADDER|Add0~3  = CARRY((\REG_IR|data_out [1] & (!\MUX_ADDR1|OUT[1]~1_combout  & !\ALU_ADDER|Add0~1 )) # (!\REG_IR|data_out [1] & ((!\ALU_ADDER|Add0~1 ) # (!\MUX_ADDR1|OUT[1]~1_combout ))))

	.dataa(\REG_IR|data_out [1]),
	.datab(\MUX_ADDR1|OUT[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_ADDER|Add0~1 ),
	.combout(\ALU_ADDER|Add0~2_combout ),
	.cout(\ALU_ADDER|Add0~3 ));
// synopsys translate_off
defparam \ALU_ADDER|Add0~2 .lut_mask = 16'h9617;
defparam \ALU_ADDER|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N2
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~12 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~12_combout  = (\REG_PC|data_out [1] & (!\ALU_PC_INCREMENT|Add0~9 )) # (!\REG_PC|data_out [1] & ((\ALU_PC_INCREMENT|Add0~9 ) # (GND)))
// \ALU_PC_INCREMENT|Add0~13  = CARRY((!\ALU_PC_INCREMENT|Add0~9 ) # (!\REG_PC|data_out [1]))

	.dataa(\REG_PC|data_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_PC_INCREMENT|Add0~9 ),
	.combout(\ALU_PC_INCREMENT|Add0~12_combout ),
	.cout(\ALU_PC_INCREMENT|Add0~13 ));
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~12 .lut_mask = 16'h5A5F;
defparam \ALU_PC_INCREMENT|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N0
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~14 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~14_combout  = (\state_controller|State.S_18~q  & (\ALU_PC_INCREMENT|Add0~12_combout )) # (!\state_controller|State.S_18~q  & (((\state_controller|ADDR1_Mux_Select~0_combout  & \BUS_Main|Mux1~3_combout ))))

	.dataa(\ALU_PC_INCREMENT|Add0~12_combout ),
	.datab(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datac(\state_controller|State.S_18~q ),
	.datad(\BUS_Main|Mux1~3_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~14 .lut_mask = 16'hACA0;
defparam \ALU_PC_INCREMENT|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N10
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~15 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~15_combout  = (\ALU_PC_INCREMENT|Add0~14_combout ) # ((!\state_controller|State.S_18~q  & (!\state_controller|ADDR1_Mux_Select~0_combout  & \ALU_ADDER|Add0~2_combout )))

	.dataa(\state_controller|State.S_18~q ),
	.datab(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datac(\ALU_ADDER|Add0~2_combout ),
	.datad(\ALU_PC_INCREMENT|Add0~14_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~15 .lut_mask = 16'hFF10;
defparam \ALU_PC_INCREMENT|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N11
dffeas \REG_PC|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ALU_PC_INCREMENT|Add0~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_PC|data_out[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_PC|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_PC|data_out[1] .is_wysiwyg = "true";
defparam \REG_PC|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \Data[1]~input (
	.i(Data[1]),
	.ibar(gnd),
	.o(\Data[1]~input_o ));
// synopsys translate_off
defparam \Data[1]~input .bus_hold = "false";
defparam \Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y20_N11
dffeas \tr0|b[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[1] .is_wysiwyg = "true";
defparam \tr0|b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N10
cycloneive_lcell_comb \REG_MDR|data_out~7 (
// Equation(s):
// \REG_MDR|data_out~7_combout  = (\REG_MDR|data_out~37_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[1]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [1])))))

	.dataa(\REG_MDR|data_out~37_combout ),
	.datab(\S[1]~input_o ),
	.datac(\tr0|b [1]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~7 .lut_mask = 16'h88A0;
defparam \REG_MDR|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N22
cycloneive_lcell_comb \REG_MDR|data_out~8 (
// Equation(s):
// \REG_MDR|data_out~8_combout  = (\Reset~input_o  & ((\REG_MDR|data_out~7_combout ) # ((!\state_controller|WideOr19~0_combout  & \BUS_Main|Mux1~3_combout ))))

	.dataa(\state_controller|WideOr19~0_combout ),
	.datab(\REG_MDR|data_out~7_combout ),
	.datac(\BUS_Main|Mux1~3_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~8 .lut_mask = 16'hDC00;
defparam \REG_MDR|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N23
dffeas \REG_MDR|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MDR|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MDR|data_out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MDR|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MDR|data_out[1] .is_wysiwyg = "true";
defparam \REG_MDR|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N10
cycloneive_lcell_comb \MUX_SR2|OUT[1]~21 (
// Equation(s):
// \MUX_SR2|OUT[1]~21_combout  = (\REG_IR|data_out [0] & (((\REG_IR|data_out [1])))) # (!\REG_IR|data_out [0] & ((\REG_IR|data_out [1] & (\REG_FILE|r6|data_out [1])) # (!\REG_IR|data_out [1] & ((\REG_FILE|r4|data_out [1])))))

	.dataa(\REG_FILE|r6|data_out [1]),
	.datab(\REG_IR|data_out [0]),
	.datac(\REG_FILE|r4|data_out [1]),
	.datad(\REG_IR|data_out [1]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[1]~21 .lut_mask = 16'hEE30;
defparam \MUX_SR2|OUT[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N16
cycloneive_lcell_comb \MUX_SR2|OUT[1]~22 (
// Equation(s):
// \MUX_SR2|OUT[1]~22_combout  = (\REG_IR|data_out [0] & ((\MUX_SR2|OUT[1]~21_combout  & (\REG_FILE|r7|data_out [1])) # (!\MUX_SR2|OUT[1]~21_combout  & ((\REG_FILE|r5|data_out [1]))))) # (!\REG_IR|data_out [0] & (((\MUX_SR2|OUT[1]~21_combout ))))

	.dataa(\REG_FILE|r7|data_out [1]),
	.datab(\REG_IR|data_out [0]),
	.datac(\MUX_SR2|OUT[1]~21_combout ),
	.datad(\REG_FILE|r5|data_out [1]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[1]~22 .lut_mask = 16'hBCB0;
defparam \MUX_SR2|OUT[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N0
cycloneive_lcell_comb \MUX_SR2|OUT[1]~18 (
// Equation(s):
// \MUX_SR2|OUT[1]~18_combout  = (\REG_IR|data_out [1] & (((\REG_IR|data_out [0])))) # (!\REG_IR|data_out [1] & ((\REG_IR|data_out [0] & (\REG_FILE|r1|data_out [1])) # (!\REG_IR|data_out [0] & ((\REG_FILE|r0|data_out [1])))))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_FILE|r1|data_out [1]),
	.datac(\REG_IR|data_out [0]),
	.datad(\REG_FILE|r0|data_out [1]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[1]~18 .lut_mask = 16'hE5E0;
defparam \MUX_SR2|OUT[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N14
cycloneive_lcell_comb \MUX_SR2|OUT[1]~19 (
// Equation(s):
// \MUX_SR2|OUT[1]~19_combout  = (\REG_IR|data_out [1] & ((\MUX_SR2|OUT[1]~18_combout  & (\REG_FILE|r3|data_out [1])) # (!\MUX_SR2|OUT[1]~18_combout  & ((\REG_FILE|r2|data_out [1]))))) # (!\REG_IR|data_out [1] & (((\MUX_SR2|OUT[1]~18_combout ))))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_FILE|r3|data_out [1]),
	.datac(\REG_FILE|r2|data_out [1]),
	.datad(\MUX_SR2|OUT[1]~18_combout ),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[1]~19 .lut_mask = 16'hDDA0;
defparam \MUX_SR2|OUT[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N8
cycloneive_lcell_comb \MUX_SR2|OUT[1]~20 (
// Equation(s):
// \MUX_SR2|OUT[1]~20_combout  = (\state_controller|Selector24~1_combout  & (\REG_IR|data_out [1])) # (!\state_controller|Selector24~1_combout  & (((\MUX_SR2|OUT[1]~19_combout  & !\REG_IR|data_out [2]))))

	.dataa(\REG_IR|data_out [1]),
	.datab(\MUX_SR2|OUT[1]~19_combout ),
	.datac(\state_controller|Selector24~1_combout ),
	.datad(\REG_IR|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[1]~20 .lut_mask = 16'hA0AC;
defparam \MUX_SR2|OUT[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N26
cycloneive_lcell_comb \MUX_SR2|OUT[1]~23 (
// Equation(s):
// \MUX_SR2|OUT[1]~23_combout  = (\MUX_SR2|OUT[1]~20_combout ) # ((\MUX_SR2|OUT[1]~22_combout  & (\REG_IR|data_out [2] & !\state_controller|Selector24~1_combout )))

	.dataa(\MUX_SR2|OUT[1]~22_combout ),
	.datab(\REG_IR|data_out [2]),
	.datac(\state_controller|Selector24~1_combout ),
	.datad(\MUX_SR2|OUT[1]~20_combout ),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[1]~23 .lut_mask = 16'hFF08;
defparam \MUX_SR2|OUT[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N8
cycloneive_lcell_comb \BUS_Main|Mux1~0 (
// Equation(s):
// \BUS_Main|Mux1~0_combout  = (\state_controller|WideOr24~combout  & ((\state_controller|WideOr23~combout  $ (!\REG_FILE|Mux14~4_combout )))) # (!\state_controller|WideOr24~combout  & (\MUX_SR2|OUT[1]~23_combout  & (!\state_controller|WideOr23~combout  & 
// \REG_FILE|Mux14~4_combout )))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\MUX_SR2|OUT[1]~23_combout ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\REG_FILE|Mux14~4_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux1~0 .lut_mask = 16'hA40A;
defparam \BUS_Main|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N0
cycloneive_lcell_comb \ALU_MAIN|Add0~0 (
// Equation(s):
// \ALU_MAIN|Add0~0_combout  = (\MUX_SR2|OUT[0]~17_combout  & (\REG_FILE|Mux15~4_combout  $ (VCC))) # (!\MUX_SR2|OUT[0]~17_combout  & (\REG_FILE|Mux15~4_combout  & VCC))
// \ALU_MAIN|Add0~1  = CARRY((\MUX_SR2|OUT[0]~17_combout  & \REG_FILE|Mux15~4_combout ))

	.dataa(\MUX_SR2|OUT[0]~17_combout ),
	.datab(\REG_FILE|Mux15~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_MAIN|Add0~0_combout ),
	.cout(\ALU_MAIN|Add0~1 ));
// synopsys translate_off
defparam \ALU_MAIN|Add0~0 .lut_mask = 16'h6688;
defparam \ALU_MAIN|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N2
cycloneive_lcell_comb \ALU_MAIN|Add0~2 (
// Equation(s):
// \ALU_MAIN|Add0~2_combout  = (\REG_FILE|Mux14~4_combout  & ((\MUX_SR2|OUT[1]~23_combout  & (\ALU_MAIN|Add0~1  & VCC)) # (!\MUX_SR2|OUT[1]~23_combout  & (!\ALU_MAIN|Add0~1 )))) # (!\REG_FILE|Mux14~4_combout  & ((\MUX_SR2|OUT[1]~23_combout  & 
// (!\ALU_MAIN|Add0~1 )) # (!\MUX_SR2|OUT[1]~23_combout  & ((\ALU_MAIN|Add0~1 ) # (GND)))))
// \ALU_MAIN|Add0~3  = CARRY((\REG_FILE|Mux14~4_combout  & (!\MUX_SR2|OUT[1]~23_combout  & !\ALU_MAIN|Add0~1 )) # (!\REG_FILE|Mux14~4_combout  & ((!\ALU_MAIN|Add0~1 ) # (!\MUX_SR2|OUT[1]~23_combout ))))

	.dataa(\REG_FILE|Mux14~4_combout ),
	.datab(\MUX_SR2|OUT[1]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_MAIN|Add0~1 ),
	.combout(\ALU_MAIN|Add0~2_combout ),
	.cout(\ALU_MAIN|Add0~3 ));
// synopsys translate_off
defparam \ALU_MAIN|Add0~2 .lut_mask = 16'h9617;
defparam \ALU_MAIN|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N2
cycloneive_lcell_comb \BUS_Main|Mux1~1 (
// Equation(s):
// \BUS_Main|Mux1~1_combout  = (\BUS_Main|Mux1~0_combout ) # ((!\state_controller|WideOr24~combout  & (\state_controller|WideOr23~combout  & \ALU_MAIN|Add0~2_combout )))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\BUS_Main|Mux1~0_combout ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\ALU_MAIN|Add0~2_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux1~1 .lut_mask = 16'hDCCC;
defparam \BUS_Main|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N12
cycloneive_lcell_comb \BUS_Main|Mux1~2 (
// Equation(s):
// \BUS_Main|Mux1~2_combout  = (\BUS_Main|Mux4~2_combout  & (((\BUS_Main|Mux4~0_combout )))) # (!\BUS_Main|Mux4~2_combout  & ((\BUS_Main|Mux4~0_combout  & (\REG_MDR|data_out [1])) # (!\BUS_Main|Mux4~0_combout  & ((\BUS_Main|Mux1~1_combout )))))

	.dataa(\BUS_Main|Mux4~2_combout ),
	.datab(\REG_MDR|data_out [1]),
	.datac(\BUS_Main|Mux4~0_combout ),
	.datad(\BUS_Main|Mux1~1_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux1~2 .lut_mask = 16'hE5E0;
defparam \BUS_Main|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N14
cycloneive_lcell_comb \BUS_Main|Mux1~3 (
// Equation(s):
// \BUS_Main|Mux1~3_combout  = (\BUS_Main|Mux4~2_combout  & ((\BUS_Main|Mux1~2_combout  & (\REG_PC|data_out [1])) # (!\BUS_Main|Mux1~2_combout  & ((\ALU_ADDER|Add0~2_combout ))))) # (!\BUS_Main|Mux4~2_combout  & (((\BUS_Main|Mux1~2_combout ))))

	.dataa(\BUS_Main|Mux4~2_combout ),
	.datab(\REG_PC|data_out [1]),
	.datac(\ALU_ADDER|Add0~2_combout ),
	.datad(\BUS_Main|Mux1~2_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux1~3 .lut_mask = 16'hDDA0;
defparam \BUS_Main|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N18
cycloneive_lcell_comb \REG_IR|data_out~2 (
// Equation(s):
// \REG_IR|data_out~2_combout  = (\BUS_Main|Mux1~3_combout  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS_Main|Mux1~3_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\REG_IR|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_IR|data_out~2 .lut_mask = 16'hF000;
defparam \REG_IR|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N11
dffeas \REG_IR|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_IR|data_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_IR|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IR|data_out[1] .is_wysiwyg = "true";
defparam \REG_IR|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N4
cycloneive_lcell_comb \ALU_ADDER|Add0~4 (
// Equation(s):
// \ALU_ADDER|Add0~4_combout  = ((\REG_IR|data_out [2] $ (\MUX_ADDR1|OUT[2]~2_combout  $ (!\ALU_ADDER|Add0~3 )))) # (GND)
// \ALU_ADDER|Add0~5  = CARRY((\REG_IR|data_out [2] & ((\MUX_ADDR1|OUT[2]~2_combout ) # (!\ALU_ADDER|Add0~3 ))) # (!\REG_IR|data_out [2] & (\MUX_ADDR1|OUT[2]~2_combout  & !\ALU_ADDER|Add0~3 )))

	.dataa(\REG_IR|data_out [2]),
	.datab(\MUX_ADDR1|OUT[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_ADDER|Add0~3 ),
	.combout(\ALU_ADDER|Add0~4_combout ),
	.cout(\ALU_ADDER|Add0~5 ));
// synopsys translate_off
defparam \ALU_ADDER|Add0~4 .lut_mask = 16'h698E;
defparam \ALU_ADDER|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N4
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~16 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~16_combout  = (\REG_PC|data_out [2] & (\ALU_PC_INCREMENT|Add0~13  $ (GND))) # (!\REG_PC|data_out [2] & (!\ALU_PC_INCREMENT|Add0~13  & VCC))
// \ALU_PC_INCREMENT|Add0~17  = CARRY((\REG_PC|data_out [2] & !\ALU_PC_INCREMENT|Add0~13 ))

	.dataa(gnd),
	.datab(\REG_PC|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_PC_INCREMENT|Add0~13 ),
	.combout(\ALU_PC_INCREMENT|Add0~16_combout ),
	.cout(\ALU_PC_INCREMENT|Add0~17 ));
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~16 .lut_mask = 16'hC30C;
defparam \ALU_PC_INCREMENT|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N18
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~18 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~18_combout  = (\state_controller|State.S_18~q  & (((\ALU_PC_INCREMENT|Add0~16_combout )))) # (!\state_controller|State.S_18~q  & (\state_controller|ADDR1_Mux_Select~0_combout  & ((\BUS_Main|Mux2~3_combout ))))

	.dataa(\state_controller|State.S_18~q ),
	.datab(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datac(\ALU_PC_INCREMENT|Add0~16_combout ),
	.datad(\BUS_Main|Mux2~3_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~18 .lut_mask = 16'hE4A0;
defparam \ALU_PC_INCREMENT|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N4
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~19 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~19_combout  = (\ALU_PC_INCREMENT|Add0~18_combout ) # ((\ALU_ADDER|Add0~4_combout  & (!\state_controller|ADDR1_Mux_Select~0_combout  & !\state_controller|State.S_18~q )))

	.dataa(\ALU_ADDER|Add0~4_combout ),
	.datab(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datac(\state_controller|State.S_18~q ),
	.datad(\ALU_PC_INCREMENT|Add0~18_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~19 .lut_mask = 16'hFF02;
defparam \ALU_PC_INCREMENT|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N5
dffeas \REG_PC|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ALU_PC_INCREMENT|Add0~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_PC|data_out[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_PC|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_PC|data_out[2] .is_wysiwyg = "true";
defparam \REG_PC|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \Data[2]~input (
	.i(Data[2]),
	.ibar(gnd),
	.o(\Data[2]~input_o ));
// synopsys translate_off
defparam \Data[2]~input .bus_hold = "false";
defparam \Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y20_N21
dffeas \tr0|b[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[2] .is_wysiwyg = "true";
defparam \tr0|b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N20
cycloneive_lcell_comb \REG_MDR|data_out~9 (
// Equation(s):
// \REG_MDR|data_out~9_combout  = (\REG_MDR|data_out~37_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[2]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [2])))))

	.dataa(\REG_MDR|data_out~37_combout ),
	.datab(\S[2]~input_o ),
	.datac(\tr0|b [2]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~9 .lut_mask = 16'h88A0;
defparam \REG_MDR|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N0
cycloneive_lcell_comb \REG_MDR|data_out~10 (
// Equation(s):
// \REG_MDR|data_out~10_combout  = (\Reset~input_o  & ((\REG_MDR|data_out~9_combout ) # ((!\state_controller|WideOr19~0_combout  & \BUS_Main|Mux2~3_combout ))))

	.dataa(\state_controller|WideOr19~0_combout ),
	.datab(\BUS_Main|Mux2~3_combout ),
	.datac(\REG_MDR|data_out~9_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~10 .lut_mask = 16'hF400;
defparam \REG_MDR|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N1
dffeas \REG_MDR|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MDR|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MDR|data_out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MDR|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MDR|data_out[2] .is_wysiwyg = "true";
defparam \REG_MDR|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N4
cycloneive_lcell_comb \MUX_SR2|OUT[2]~24 (
// Equation(s):
// \MUX_SR2|OUT[2]~24_combout  = (\REG_IR|data_out [1] & ((\REG_IR|data_out [0]) # ((\REG_FILE|r6|data_out [2])))) # (!\REG_IR|data_out [1] & (!\REG_IR|data_out [0] & (\REG_FILE|r4|data_out [2])))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_IR|data_out [0]),
	.datac(\REG_FILE|r4|data_out [2]),
	.datad(\REG_FILE|r6|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[2]~24 .lut_mask = 16'hBA98;
defparam \MUX_SR2|OUT[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N22
cycloneive_lcell_comb \MUX_SR2|OUT[2]~25 (
// Equation(s):
// \MUX_SR2|OUT[2]~25_combout  = (\REG_IR|data_out [0] & ((\MUX_SR2|OUT[2]~24_combout  & (\REG_FILE|r7|data_out [2])) # (!\MUX_SR2|OUT[2]~24_combout  & ((\REG_FILE|r5|data_out [2]))))) # (!\REG_IR|data_out [0] & (\MUX_SR2|OUT[2]~24_combout ))

	.dataa(\REG_IR|data_out [0]),
	.datab(\MUX_SR2|OUT[2]~24_combout ),
	.datac(\REG_FILE|r7|data_out [2]),
	.datad(\REG_FILE|r5|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[2]~25 .lut_mask = 16'hE6C4;
defparam \MUX_SR2|OUT[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N26
cycloneive_lcell_comb \MUX_SR2|OUT[2]~26 (
// Equation(s):
// \MUX_SR2|OUT[2]~26_combout  = (\REG_IR|data_out [1] & (\REG_IR|data_out [0])) # (!\REG_IR|data_out [1] & ((\REG_IR|data_out [0] & ((\REG_FILE|r1|data_out [2]))) # (!\REG_IR|data_out [0] & (\REG_FILE|r0|data_out [2]))))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_IR|data_out [0]),
	.datac(\REG_FILE|r0|data_out [2]),
	.datad(\REG_FILE|r1|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[2]~26 .lut_mask = 16'hDC98;
defparam \MUX_SR2|OUT[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N4
cycloneive_lcell_comb \MUX_SR2|OUT[2]~27 (
// Equation(s):
// \MUX_SR2|OUT[2]~27_combout  = (\REG_IR|data_out [1] & ((\MUX_SR2|OUT[2]~26_combout  & ((\REG_FILE|r3|data_out [2]))) # (!\MUX_SR2|OUT[2]~26_combout  & (\REG_FILE|r2|data_out [2])))) # (!\REG_IR|data_out [1] & (\MUX_SR2|OUT[2]~26_combout ))

	.dataa(\REG_IR|data_out [1]),
	.datab(\MUX_SR2|OUT[2]~26_combout ),
	.datac(\REG_FILE|r2|data_out [2]),
	.datad(\REG_FILE|r3|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[2]~27 .lut_mask = 16'hEC64;
defparam \MUX_SR2|OUT[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N30
cycloneive_lcell_comb \MUX_SR2|OUT[2]~28 (
// Equation(s):
// \MUX_SR2|OUT[2]~28_combout  = (\state_controller|Selector24~1_combout  & (((\REG_IR|data_out [2])))) # (!\state_controller|Selector24~1_combout  & ((\REG_IR|data_out [2] & (\MUX_SR2|OUT[2]~25_combout )) # (!\REG_IR|data_out [2] & 
// ((\MUX_SR2|OUT[2]~27_combout )))))

	.dataa(\state_controller|Selector24~1_combout ),
	.datab(\MUX_SR2|OUT[2]~25_combout ),
	.datac(\MUX_SR2|OUT[2]~27_combout ),
	.datad(\REG_IR|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[2]~28 .lut_mask = 16'hEE50;
defparam \MUX_SR2|OUT[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N4
cycloneive_lcell_comb \ALU_MAIN|Add0~4 (
// Equation(s):
// \ALU_MAIN|Add0~4_combout  = ((\MUX_SR2|OUT[2]~28_combout  $ (\REG_FILE|Mux13~4_combout  $ (!\ALU_MAIN|Add0~3 )))) # (GND)
// \ALU_MAIN|Add0~5  = CARRY((\MUX_SR2|OUT[2]~28_combout  & ((\REG_FILE|Mux13~4_combout ) # (!\ALU_MAIN|Add0~3 ))) # (!\MUX_SR2|OUT[2]~28_combout  & (\REG_FILE|Mux13~4_combout  & !\ALU_MAIN|Add0~3 )))

	.dataa(\MUX_SR2|OUT[2]~28_combout ),
	.datab(\REG_FILE|Mux13~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_MAIN|Add0~3 ),
	.combout(\ALU_MAIN|Add0~4_combout ),
	.cout(\ALU_MAIN|Add0~5 ));
// synopsys translate_off
defparam \ALU_MAIN|Add0~4 .lut_mask = 16'h698E;
defparam \ALU_MAIN|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N6
cycloneive_lcell_comb \BUS_Main|Mux2~0 (
// Equation(s):
// \BUS_Main|Mux2~0_combout  = (\state_controller|WideOr24~combout  & (\state_controller|WideOr23~combout  $ ((!\REG_FILE|Mux13~4_combout )))) # (!\state_controller|WideOr24~combout  & (!\state_controller|WideOr23~combout  & (\REG_FILE|Mux13~4_combout  & 
// \MUX_SR2|OUT[2]~28_combout )))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\state_controller|WideOr23~combout ),
	.datac(\REG_FILE|Mux13~4_combout ),
	.datad(\MUX_SR2|OUT[2]~28_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux2~0 .lut_mask = 16'h9282;
defparam \BUS_Main|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N16
cycloneive_lcell_comb \BUS_Main|Mux2~1 (
// Equation(s):
// \BUS_Main|Mux2~1_combout  = (\BUS_Main|Mux2~0_combout ) # ((!\state_controller|WideOr24~combout  & (\ALU_MAIN|Add0~4_combout  & \state_controller|WideOr23~combout )))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\ALU_MAIN|Add0~4_combout ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\BUS_Main|Mux2~0_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux2~1 .lut_mask = 16'hFF40;
defparam \BUS_Main|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N10
cycloneive_lcell_comb \BUS_Main|Mux2~2 (
// Equation(s):
// \BUS_Main|Mux2~2_combout  = (\BUS_Main|Mux4~2_combout  & ((\ALU_ADDER|Add0~4_combout ) # ((\BUS_Main|Mux4~0_combout )))) # (!\BUS_Main|Mux4~2_combout  & (((!\BUS_Main|Mux4~0_combout  & \BUS_Main|Mux2~1_combout ))))

	.dataa(\ALU_ADDER|Add0~4_combout ),
	.datab(\BUS_Main|Mux4~2_combout ),
	.datac(\BUS_Main|Mux4~0_combout ),
	.datad(\BUS_Main|Mux2~1_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux2~2 .lut_mask = 16'hCBC8;
defparam \BUS_Main|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N12
cycloneive_lcell_comb \BUS_Main|Mux2~3 (
// Equation(s):
// \BUS_Main|Mux2~3_combout  = (\BUS_Main|Mux4~0_combout  & ((\BUS_Main|Mux2~2_combout  & (\REG_PC|data_out [2])) # (!\BUS_Main|Mux2~2_combout  & ((\REG_MDR|data_out [2]))))) # (!\BUS_Main|Mux4~0_combout  & (((\BUS_Main|Mux2~2_combout ))))

	.dataa(\REG_PC|data_out [2]),
	.datab(\REG_MDR|data_out [2]),
	.datac(\BUS_Main|Mux4~0_combout ),
	.datad(\BUS_Main|Mux2~2_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux2~3 .lut_mask = 16'hAFC0;
defparam \BUS_Main|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N20
cycloneive_lcell_comb \REG_IR|data_out~3 (
// Equation(s):
// \REG_IR|data_out~3_combout  = (\Reset~input_o  & \BUS_Main|Mux2~3_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\BUS_Main|Mux2~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_IR|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_IR|data_out~3 .lut_mask = 16'hC0C0;
defparam \REG_IR|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N21
dffeas \REG_IR|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_IR|data_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_IR|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IR|data_out[2] .is_wysiwyg = "true";
defparam \REG_IR|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N18
cycloneive_lcell_comb \MUX_SR2|OUT[0]~12 (
// Equation(s):
// \MUX_SR2|OUT[0]~12_combout  = (\REG_IR|data_out [1] & (\REG_IR|data_out [0])) # (!\REG_IR|data_out [1] & ((\REG_IR|data_out [0] & ((\REG_FILE|r1|data_out [0]))) # (!\REG_IR|data_out [0] & (\REG_FILE|r0|data_out [0]))))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_IR|data_out [0]),
	.datac(\REG_FILE|r0|data_out [0]),
	.datad(\REG_FILE|r1|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[0]~12 .lut_mask = 16'hDC98;
defparam \MUX_SR2|OUT[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N10
cycloneive_lcell_comb \MUX_SR2|OUT[0]~13 (
// Equation(s):
// \MUX_SR2|OUT[0]~13_combout  = (\REG_IR|data_out [1] & ((\MUX_SR2|OUT[0]~12_combout  & (\REG_FILE|r3|data_out [0])) # (!\MUX_SR2|OUT[0]~12_combout  & ((\REG_FILE|r2|data_out [0]))))) # (!\REG_IR|data_out [1] & (((\MUX_SR2|OUT[0]~12_combout ))))

	.dataa(\REG_FILE|r3|data_out [0]),
	.datab(\REG_FILE|r2|data_out [0]),
	.datac(\REG_IR|data_out [1]),
	.datad(\MUX_SR2|OUT[0]~12_combout ),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[0]~13 .lut_mask = 16'hAFC0;
defparam \MUX_SR2|OUT[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N20
cycloneive_lcell_comb \MUX_SR2|OUT[0]~14 (
// Equation(s):
// \MUX_SR2|OUT[0]~14_combout  = (\state_controller|Selector24~1_combout  & (((\REG_IR|data_out [0])))) # (!\state_controller|Selector24~1_combout  & (\MUX_SR2|OUT[0]~13_combout  & (!\REG_IR|data_out [2])))

	.dataa(\MUX_SR2|OUT[0]~13_combout ),
	.datab(\state_controller|Selector24~1_combout ),
	.datac(\REG_IR|data_out [2]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[0]~14 .lut_mask = 16'hCE02;
defparam \MUX_SR2|OUT[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N24
cycloneive_lcell_comb \MUX_SR2|OUT[0]~15 (
// Equation(s):
// \MUX_SR2|OUT[0]~15_combout  = (\REG_IR|data_out [1] & ((\REG_IR|data_out [0]) # ((\REG_FILE|r6|data_out [0])))) # (!\REG_IR|data_out [1] & (!\REG_IR|data_out [0] & (\REG_FILE|r4|data_out [0])))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_IR|data_out [0]),
	.datac(\REG_FILE|r4|data_out [0]),
	.datad(\REG_FILE|r6|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[0]~15 .lut_mask = 16'hBA98;
defparam \MUX_SR2|OUT[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N2
cycloneive_lcell_comb \MUX_SR2|OUT[0]~16 (
// Equation(s):
// \MUX_SR2|OUT[0]~16_combout  = (\MUX_SR2|OUT[0]~15_combout  & (((\REG_FILE|r7|data_out [0])) # (!\REG_IR|data_out [0]))) # (!\MUX_SR2|OUT[0]~15_combout  & (\REG_IR|data_out [0] & ((\REG_FILE|r5|data_out [0]))))

	.dataa(\MUX_SR2|OUT[0]~15_combout ),
	.datab(\REG_IR|data_out [0]),
	.datac(\REG_FILE|r7|data_out [0]),
	.datad(\REG_FILE|r5|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[0]~16 .lut_mask = 16'hE6A2;
defparam \MUX_SR2|OUT[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N12
cycloneive_lcell_comb \MUX_SR2|OUT[0]~17 (
// Equation(s):
// \MUX_SR2|OUT[0]~17_combout  = (\MUX_SR2|OUT[0]~14_combout ) # ((!\state_controller|Selector24~1_combout  & (\REG_IR|data_out [2] & \MUX_SR2|OUT[0]~16_combout )))

	.dataa(\state_controller|Selector24~1_combout ),
	.datab(\REG_IR|data_out [2]),
	.datac(\MUX_SR2|OUT[0]~14_combout ),
	.datad(\MUX_SR2|OUT[0]~16_combout ),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[0]~17 .lut_mask = 16'hF4F0;
defparam \MUX_SR2|OUT[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N8
cycloneive_lcell_comb \BUS_Main|Mux0~0 (
// Equation(s):
// \BUS_Main|Mux0~0_combout  = (\state_controller|WideOr24~combout  & (\state_controller|WideOr23~combout  $ ((!\REG_FILE|Mux15~4_combout )))) # (!\state_controller|WideOr24~combout  & (!\state_controller|WideOr23~combout  & (\REG_FILE|Mux15~4_combout  & 
// \MUX_SR2|OUT[0]~17_combout )))

	.dataa(\state_controller|WideOr23~combout ),
	.datab(\state_controller|WideOr24~combout ),
	.datac(\REG_FILE|Mux15~4_combout ),
	.datad(\MUX_SR2|OUT[0]~17_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux0~0 .lut_mask = 16'h9484;
defparam \BUS_Main|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N10
cycloneive_lcell_comb \BUS_Main|Mux0~1 (
// Equation(s):
// \BUS_Main|Mux0~1_combout  = (\BUS_Main|Mux0~0_combout ) # ((\state_controller|WideOr23~combout  & (!\state_controller|WideOr24~combout  & \ALU_MAIN|Add0~0_combout )))

	.dataa(\state_controller|WideOr23~combout ),
	.datab(\state_controller|WideOr24~combout ),
	.datac(\BUS_Main|Mux0~0_combout ),
	.datad(\ALU_MAIN|Add0~0_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux0~1 .lut_mask = 16'hF2F0;
defparam \BUS_Main|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N26
cycloneive_lcell_comb \BUS_Main|Mux0~2 (
// Equation(s):
// \BUS_Main|Mux0~2_combout  = (\BUS_Main|Mux4~0_combout  & (((\BUS_Main|Mux4~2_combout )))) # (!\BUS_Main|Mux4~0_combout  & ((\BUS_Main|Mux4~2_combout  & (\ALU_ADDER|Add0~0_combout )) # (!\BUS_Main|Mux4~2_combout  & ((\BUS_Main|Mux0~1_combout )))))

	.dataa(\ALU_ADDER|Add0~0_combout ),
	.datab(\BUS_Main|Mux4~0_combout ),
	.datac(\BUS_Main|Mux4~2_combout ),
	.datad(\BUS_Main|Mux0~1_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux0~2 .lut_mask = 16'hE3E0;
defparam \BUS_Main|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N20
cycloneive_lcell_comb \BUS_Main|Mux0~3 (
// Equation(s):
// \BUS_Main|Mux0~3_combout  = (\BUS_Main|Mux0~2_combout  & ((\REG_PC|data_out [0]) # ((!\BUS_Main|Mux4~0_combout )))) # (!\BUS_Main|Mux0~2_combout  & (((\BUS_Main|Mux4~0_combout  & \REG_MDR|data_out [0]))))

	.dataa(\BUS_Main|Mux0~2_combout ),
	.datab(\REG_PC|data_out [0]),
	.datac(\BUS_Main|Mux4~0_combout ),
	.datad(\REG_MDR|data_out [0]),
	.cin(gnd),
	.combout(\BUS_Main|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux0~3 .lut_mask = 16'hDA8A;
defparam \BUS_Main|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N8
cycloneive_lcell_comb \REG_IR|data_out~0 (
// Equation(s):
// \REG_IR|data_out~0_combout  = (\BUS_Main|Mux0~3_combout  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS_Main|Mux0~3_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\REG_IR|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_IR|data_out~0 .lut_mask = 16'hF000;
defparam \REG_IR|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N1
dffeas \REG_IR|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_IR|data_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_IR|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IR|data_out[0] .is_wysiwyg = "true";
defparam \REG_IR|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y25_N19
dffeas \REG_FILE|r4|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r4|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r4|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r4|data_out[4] .is_wysiwyg = "true";
defparam \REG_FILE|r4|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N18
cycloneive_lcell_comb \MUX_SR2|OUT[4]~38 (
// Equation(s):
// \MUX_SR2|OUT[4]~38_combout  = (\REG_IR|data_out [0] & (((\REG_IR|data_out [1])))) # (!\REG_IR|data_out [0] & ((\REG_IR|data_out [1] & (\REG_FILE|r6|data_out [4])) # (!\REG_IR|data_out [1] & ((\REG_FILE|r4|data_out [4])))))

	.dataa(\REG_FILE|r6|data_out [4]),
	.datab(\REG_IR|data_out [0]),
	.datac(\REG_FILE|r4|data_out [4]),
	.datad(\REG_IR|data_out [1]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[4]~38 .lut_mask = 16'hEE30;
defparam \MUX_SR2|OUT[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N9
dffeas \REG_FILE|r5|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r5|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r5|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r5|data_out[4] .is_wysiwyg = "true";
defparam \REG_FILE|r5|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y26_N11
dffeas \REG_FILE|r7|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r7|data_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r7|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r7|data_out[4] .is_wysiwyg = "true";
defparam \REG_FILE|r7|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N10
cycloneive_lcell_comb \MUX_SR2|OUT[4]~39 (
// Equation(s):
// \MUX_SR2|OUT[4]~39_combout  = (\MUX_SR2|OUT[4]~38_combout  & (((\REG_FILE|r7|data_out [4]) # (!\REG_IR|data_out [0])))) # (!\MUX_SR2|OUT[4]~38_combout  & (\REG_FILE|r5|data_out [4] & ((\REG_IR|data_out [0]))))

	.dataa(\MUX_SR2|OUT[4]~38_combout ),
	.datab(\REG_FILE|r5|data_out [4]),
	.datac(\REG_FILE|r7|data_out [4]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[4]~39 .lut_mask = 16'hE4AA;
defparam \MUX_SR2|OUT[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N27
dffeas \REG_FILE|r3|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_IR|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r3|data_out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r3|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r3|data_out[4] .is_wysiwyg = "true";
defparam \REG_FILE|r3|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N29
dffeas \REG_FILE|r1|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r1|data_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r1|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r1|data_out[4] .is_wysiwyg = "true";
defparam \REG_FILE|r1|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N2
cycloneive_lcell_comb \MUX_SR2|OUT[4]~35 (
// Equation(s):
// \MUX_SR2|OUT[4]~35_combout  = (\REG_IR|data_out [1] & (((\REG_IR|data_out [0])))) # (!\REG_IR|data_out [1] & ((\REG_IR|data_out [0] & (\REG_FILE|r1|data_out [4])) # (!\REG_IR|data_out [0] & ((\REG_FILE|r0|data_out [4])))))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_FILE|r1|data_out [4]),
	.datac(\REG_FILE|r0|data_out [4]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[4]~35 .lut_mask = 16'hEE50;
defparam \MUX_SR2|OUT[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N23
dffeas \REG_FILE|r2|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r2|data_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r2|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r2|data_out[4] .is_wysiwyg = "true";
defparam \REG_FILE|r2|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N22
cycloneive_lcell_comb \MUX_SR2|OUT[4]~36 (
// Equation(s):
// \MUX_SR2|OUT[4]~36_combout  = (\MUX_SR2|OUT[4]~35_combout  & ((\REG_FILE|r3|data_out [4]) # ((!\REG_IR|data_out [1])))) # (!\MUX_SR2|OUT[4]~35_combout  & (((\REG_FILE|r2|data_out [4] & \REG_IR|data_out [1]))))

	.dataa(\REG_FILE|r3|data_out [4]),
	.datab(\MUX_SR2|OUT[4]~35_combout ),
	.datac(\REG_FILE|r2|data_out [4]),
	.datad(\REG_IR|data_out [1]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[4]~36 .lut_mask = 16'hB8CC;
defparam \MUX_SR2|OUT[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N17
dffeas \REG_IR|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_IR|data_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_IR|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IR|data_out[4] .is_wysiwyg = "true";
defparam \REG_IR|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N16
cycloneive_lcell_comb \MUX_SR2|OUT[4]~37 (
// Equation(s):
// \MUX_SR2|OUT[4]~37_combout  = (\state_controller|Selector24~1_combout  & (((\REG_IR|data_out [4])))) # (!\state_controller|Selector24~1_combout  & (\MUX_SR2|OUT[4]~36_combout  & ((!\REG_IR|data_out [2]))))

	.dataa(\MUX_SR2|OUT[4]~36_combout ),
	.datab(\state_controller|Selector24~1_combout ),
	.datac(\REG_IR|data_out [4]),
	.datad(\REG_IR|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[4]~37 .lut_mask = 16'hC0E2;
defparam \MUX_SR2|OUT[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N28
cycloneive_lcell_comb \MUX_SR2|OUT[4]~40 (
// Equation(s):
// \MUX_SR2|OUT[4]~40_combout  = (\MUX_SR2|OUT[4]~37_combout ) # ((\MUX_SR2|OUT[4]~39_combout  & (\REG_IR|data_out [2] & !\state_controller|Selector24~1_combout )))

	.dataa(\MUX_SR2|OUT[4]~39_combout ),
	.datab(\REG_IR|data_out [2]),
	.datac(\state_controller|Selector24~1_combout ),
	.datad(\MUX_SR2|OUT[4]~37_combout ),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[4]~40 .lut_mask = 16'hFF08;
defparam \MUX_SR2|OUT[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \Data[3]~input (
	.i(Data[3]),
	.ibar(gnd),
	.o(\Data[3]~input_o ));
// synopsys translate_off
defparam \Data[3]~input .bus_hold = "false";
defparam \Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y20_N31
dffeas \tr0|b[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[3] .is_wysiwyg = "true";
defparam \tr0|b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N30
cycloneive_lcell_comb \REG_MDR|data_out~11 (
// Equation(s):
// \REG_MDR|data_out~11_combout  = (\REG_MDR|data_out~37_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[3]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [3])))))

	.dataa(\REG_MDR|data_out~37_combout ),
	.datab(\S[3]~input_o ),
	.datac(\tr0|b [3]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~11 .lut_mask = 16'h88A0;
defparam \REG_MDR|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N2
cycloneive_lcell_comb \REG_MDR|data_out~12 (
// Equation(s):
// \REG_MDR|data_out~12_combout  = (\Reset~input_o  & ((\REG_MDR|data_out~11_combout ) # ((!\state_controller|WideOr19~0_combout  & \BUS_Main|Mux3~3_combout ))))

	.dataa(\state_controller|WideOr19~0_combout ),
	.datab(\REG_MDR|data_out~11_combout ),
	.datac(\BUS_Main|Mux3~3_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~12 .lut_mask = 16'hDC00;
defparam \REG_MDR|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N3
dffeas \REG_MDR|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MDR|data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MDR|data_out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MDR|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MDR|data_out[3] .is_wysiwyg = "true";
defparam \REG_MDR|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N17
dffeas \REG_FILE|r1|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r1|data_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r1|data_out[3] .is_wysiwyg = "true";
defparam \REG_FILE|r1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N19
dffeas \REG_FILE|r0|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r0|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r0|data_out[3] .is_wysiwyg = "true";
defparam \REG_FILE|r0|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N18
cycloneive_lcell_comb \MUX_SR2|OUT[3]~29 (
// Equation(s):
// \MUX_SR2|OUT[3]~29_combout  = (\REG_IR|data_out [1] & (((\REG_IR|data_out [0])))) # (!\REG_IR|data_out [1] & ((\REG_IR|data_out [0] & (\REG_FILE|r1|data_out [3])) # (!\REG_IR|data_out [0] & ((\REG_FILE|r0|data_out [3])))))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_FILE|r1|data_out [3]),
	.datac(\REG_FILE|r0|data_out [3]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[3]~29 .lut_mask = 16'hEE50;
defparam \MUX_SR2|OUT[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N25
dffeas \REG_FILE|r2|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r2|data_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r2|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r2|data_out[3] .is_wysiwyg = "true";
defparam \REG_FILE|r2|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N24
cycloneive_lcell_comb \MUX_SR2|OUT[3]~30 (
// Equation(s):
// \MUX_SR2|OUT[3]~30_combout  = (\MUX_SR2|OUT[3]~29_combout  & ((\REG_FILE|r3|data_out [3]) # ((!\REG_IR|data_out [1])))) # (!\MUX_SR2|OUT[3]~29_combout  & (((\REG_FILE|r2|data_out [3] & \REG_IR|data_out [1]))))

	.dataa(\MUX_SR2|OUT[3]~29_combout ),
	.datab(\REG_FILE|r3|data_out [3]),
	.datac(\REG_FILE|r2|data_out [3]),
	.datad(\REG_IR|data_out [1]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[3]~30 .lut_mask = 16'hD8AA;
defparam \MUX_SR2|OUT[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y26_N7
dffeas \REG_IR|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_IR|data_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_IR|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IR|data_out[3] .is_wysiwyg = "true";
defparam \REG_IR|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N6
cycloneive_lcell_comb \MUX_SR2|OUT[3]~31 (
// Equation(s):
// \MUX_SR2|OUT[3]~31_combout  = (\state_controller|Selector24~1_combout  & (((\REG_IR|data_out [3])))) # (!\state_controller|Selector24~1_combout  & (\MUX_SR2|OUT[3]~30_combout  & ((!\REG_IR|data_out [2]))))

	.dataa(\state_controller|Selector24~1_combout ),
	.datab(\MUX_SR2|OUT[3]~30_combout ),
	.datac(\REG_IR|data_out [3]),
	.datad(\REG_IR|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[3]~31 .lut_mask = 16'hA0E4;
defparam \MUX_SR2|OUT[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N17
dffeas \REG_FILE|r4|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r4|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r4|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r4|data_out[3] .is_wysiwyg = "true";
defparam \REG_FILE|r4|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y25_N25
dffeas \REG_FILE|r6|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r6|data_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r6|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r6|data_out[3] .is_wysiwyg = "true";
defparam \REG_FILE|r6|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N16
cycloneive_lcell_comb \MUX_SR2|OUT[3]~32 (
// Equation(s):
// \MUX_SR2|OUT[3]~32_combout  = (\REG_IR|data_out [1] & ((\REG_IR|data_out [0]) # ((\REG_FILE|r6|data_out [3])))) # (!\REG_IR|data_out [1] & (!\REG_IR|data_out [0] & (\REG_FILE|r4|data_out [3])))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_IR|data_out [0]),
	.datac(\REG_FILE|r4|data_out [3]),
	.datad(\REG_FILE|r6|data_out [3]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[3]~32 .lut_mask = 16'hBA98;
defparam \MUX_SR2|OUT[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N27
dffeas \REG_FILE|r5|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r5|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r5|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r5|data_out[3] .is_wysiwyg = "true";
defparam \REG_FILE|r5|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N21
dffeas \REG_FILE|r7|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r7|data_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r7|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r7|data_out[3] .is_wysiwyg = "true";
defparam \REG_FILE|r7|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N26
cycloneive_lcell_comb \MUX_SR2|OUT[3]~33 (
// Equation(s):
// \MUX_SR2|OUT[3]~33_combout  = (\MUX_SR2|OUT[3]~32_combout  & (((\REG_FILE|r7|data_out [3])) # (!\REG_IR|data_out [0]))) # (!\MUX_SR2|OUT[3]~32_combout  & (\REG_IR|data_out [0] & (\REG_FILE|r5|data_out [3])))

	.dataa(\MUX_SR2|OUT[3]~32_combout ),
	.datab(\REG_IR|data_out [0]),
	.datac(\REG_FILE|r5|data_out [3]),
	.datad(\REG_FILE|r7|data_out [3]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[3]~33 .lut_mask = 16'hEA62;
defparam \MUX_SR2|OUT[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N2
cycloneive_lcell_comb \MUX_SR2|OUT[3]~34 (
// Equation(s):
// \MUX_SR2|OUT[3]~34_combout  = (\MUX_SR2|OUT[3]~31_combout ) # ((\MUX_SR2|OUT[3]~33_combout  & (!\state_controller|Selector24~1_combout  & \REG_IR|data_out [2])))

	.dataa(\MUX_SR2|OUT[3]~31_combout ),
	.datab(\MUX_SR2|OUT[3]~33_combout ),
	.datac(\state_controller|Selector24~1_combout ),
	.datad(\REG_IR|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[3]~34 .lut_mask = 16'hAEAA;
defparam \MUX_SR2|OUT[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N28
cycloneive_lcell_comb \BUS_Main|Mux3~0 (
// Equation(s):
// \BUS_Main|Mux3~0_combout  = (\state_controller|WideOr24~combout  & (\REG_FILE|Mux12~4_combout  $ ((!\state_controller|WideOr23~combout )))) # (!\state_controller|WideOr24~combout  & (\REG_FILE|Mux12~4_combout  & (!\state_controller|WideOr23~combout  & 
// \MUX_SR2|OUT[3]~34_combout )))

	.dataa(\REG_FILE|Mux12~4_combout ),
	.datab(\state_controller|WideOr23~combout ),
	.datac(\state_controller|WideOr24~combout ),
	.datad(\MUX_SR2|OUT[3]~34_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux3~0 .lut_mask = 16'h9290;
defparam \BUS_Main|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N6
cycloneive_lcell_comb \ALU_MAIN|Add0~6 (
// Equation(s):
// \ALU_MAIN|Add0~6_combout  = (\REG_FILE|Mux12~4_combout  & ((\MUX_SR2|OUT[3]~34_combout  & (\ALU_MAIN|Add0~5  & VCC)) # (!\MUX_SR2|OUT[3]~34_combout  & (!\ALU_MAIN|Add0~5 )))) # (!\REG_FILE|Mux12~4_combout  & ((\MUX_SR2|OUT[3]~34_combout  & 
// (!\ALU_MAIN|Add0~5 )) # (!\MUX_SR2|OUT[3]~34_combout  & ((\ALU_MAIN|Add0~5 ) # (GND)))))
// \ALU_MAIN|Add0~7  = CARRY((\REG_FILE|Mux12~4_combout  & (!\MUX_SR2|OUT[3]~34_combout  & !\ALU_MAIN|Add0~5 )) # (!\REG_FILE|Mux12~4_combout  & ((!\ALU_MAIN|Add0~5 ) # (!\MUX_SR2|OUT[3]~34_combout ))))

	.dataa(\REG_FILE|Mux12~4_combout ),
	.datab(\MUX_SR2|OUT[3]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_MAIN|Add0~5 ),
	.combout(\ALU_MAIN|Add0~6_combout ),
	.cout(\ALU_MAIN|Add0~7 ));
// synopsys translate_off
defparam \ALU_MAIN|Add0~6 .lut_mask = 16'h9617;
defparam \ALU_MAIN|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N8
cycloneive_lcell_comb \BUS_Main|Mux3~1 (
// Equation(s):
// \BUS_Main|Mux3~1_combout  = (\BUS_Main|Mux3~0_combout ) # ((!\state_controller|WideOr24~combout  & (\state_controller|WideOr23~combout  & \ALU_MAIN|Add0~6_combout )))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\BUS_Main|Mux3~0_combout ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\ALU_MAIN|Add0~6_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux3~1 .lut_mask = 16'hDCCC;
defparam \BUS_Main|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N10
cycloneive_lcell_comb \BUS_Main|Mux3~2 (
// Equation(s):
// \BUS_Main|Mux3~2_combout  = (\BUS_Main|Mux4~0_combout  & ((\REG_MDR|data_out [3]) # ((\BUS_Main|Mux4~2_combout )))) # (!\BUS_Main|Mux4~0_combout  & (((\BUS_Main|Mux3~1_combout  & !\BUS_Main|Mux4~2_combout ))))

	.dataa(\BUS_Main|Mux4~0_combout ),
	.datab(\REG_MDR|data_out [3]),
	.datac(\BUS_Main|Mux3~1_combout ),
	.datad(\BUS_Main|Mux4~2_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux3~2 .lut_mask = 16'hAAD8;
defparam \BUS_Main|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N6
cycloneive_lcell_comb \MUX_ADDR1|OUT[3]~3 (
// Equation(s):
// \MUX_ADDR1|OUT[3]~3_combout  = (\state_controller|State.S_22~q  & (((\REG_PC|data_out [3])))) # (!\state_controller|State.S_22~q  & ((\state_controller|State.S_21~q  & ((\REG_PC|data_out [3]))) # (!\state_controller|State.S_21~q  & 
// (\REG_FILE|Mux12~4_combout ))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\state_controller|State.S_21~q ),
	.datac(\REG_FILE|Mux12~4_combout ),
	.datad(\REG_PC|data_out [3]),
	.cin(gnd),
	.combout(\MUX_ADDR1|OUT[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR1|OUT[3]~3 .lut_mask = 16'hFE10;
defparam \MUX_ADDR1|OUT[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N6
cycloneive_lcell_comb \ALU_ADDER|Add0~6 (
// Equation(s):
// \ALU_ADDER|Add0~6_combout  = (\MUX_ADDR1|OUT[3]~3_combout  & ((\REG_IR|data_out [3] & (\ALU_ADDER|Add0~5  & VCC)) # (!\REG_IR|data_out [3] & (!\ALU_ADDER|Add0~5 )))) # (!\MUX_ADDR1|OUT[3]~3_combout  & ((\REG_IR|data_out [3] & (!\ALU_ADDER|Add0~5 )) # 
// (!\REG_IR|data_out [3] & ((\ALU_ADDER|Add0~5 ) # (GND)))))
// \ALU_ADDER|Add0~7  = CARRY((\MUX_ADDR1|OUT[3]~3_combout  & (!\REG_IR|data_out [3] & !\ALU_ADDER|Add0~5 )) # (!\MUX_ADDR1|OUT[3]~3_combout  & ((!\ALU_ADDER|Add0~5 ) # (!\REG_IR|data_out [3]))))

	.dataa(\MUX_ADDR1|OUT[3]~3_combout ),
	.datab(\REG_IR|data_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_ADDER|Add0~5 ),
	.combout(\ALU_ADDER|Add0~6_combout ),
	.cout(\ALU_ADDER|Add0~7 ));
// synopsys translate_off
defparam \ALU_ADDER|Add0~6 .lut_mask = 16'h9617;
defparam \ALU_ADDER|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N6
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~20 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~20_combout  = (\REG_PC|data_out [3] & (!\ALU_PC_INCREMENT|Add0~17 )) # (!\REG_PC|data_out [3] & ((\ALU_PC_INCREMENT|Add0~17 ) # (GND)))
// \ALU_PC_INCREMENT|Add0~21  = CARRY((!\ALU_PC_INCREMENT|Add0~17 ) # (!\REG_PC|data_out [3]))

	.dataa(\REG_PC|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_PC_INCREMENT|Add0~17 ),
	.combout(\ALU_PC_INCREMENT|Add0~20_combout ),
	.cout(\ALU_PC_INCREMENT|Add0~21 ));
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~20 .lut_mask = 16'h5A5F;
defparam \ALU_PC_INCREMENT|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N28
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~22 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~22_combout  = (\state_controller|State.S_18~q  & (((\ALU_PC_INCREMENT|Add0~20_combout )))) # (!\state_controller|State.S_18~q  & (\state_controller|ADDR1_Mux_Select~0_combout  & ((\BUS_Main|Mux3~3_combout ))))

	.dataa(\state_controller|State.S_18~q ),
	.datab(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datac(\ALU_PC_INCREMENT|Add0~20_combout ),
	.datad(\BUS_Main|Mux3~3_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~22 .lut_mask = 16'hE4A0;
defparam \ALU_PC_INCREMENT|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N22
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~23 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~23_combout  = (\ALU_PC_INCREMENT|Add0~22_combout ) # ((\ALU_ADDER|Add0~6_combout  & (!\state_controller|ADDR1_Mux_Select~0_combout  & !\state_controller|State.S_18~q )))

	.dataa(\ALU_ADDER|Add0~6_combout ),
	.datab(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datac(\state_controller|State.S_18~q ),
	.datad(\ALU_PC_INCREMENT|Add0~22_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~23 .lut_mask = 16'hFF02;
defparam \ALU_PC_INCREMENT|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N23
dffeas \REG_PC|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ALU_PC_INCREMENT|Add0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_PC|data_out[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_PC|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_PC|data_out[3] .is_wysiwyg = "true";
defparam \REG_PC|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N24
cycloneive_lcell_comb \BUS_Main|Mux3~3 (
// Equation(s):
// \BUS_Main|Mux3~3_combout  = (\BUS_Main|Mux4~2_combout  & ((\BUS_Main|Mux3~2_combout  & (\REG_PC|data_out [3])) # (!\BUS_Main|Mux3~2_combout  & ((\ALU_ADDER|Add0~6_combout ))))) # (!\BUS_Main|Mux4~2_combout  & (\BUS_Main|Mux3~2_combout ))

	.dataa(\BUS_Main|Mux4~2_combout ),
	.datab(\BUS_Main|Mux3~2_combout ),
	.datac(\REG_PC|data_out [3]),
	.datad(\ALU_ADDER|Add0~6_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux3~3 .lut_mask = 16'hE6C4;
defparam \BUS_Main|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N30
cycloneive_lcell_comb \REG_IR|data_out~4 (
// Equation(s):
// \REG_IR|data_out~4_combout  = (\Reset~input_o  & \BUS_Main|Mux3~3_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\BUS_Main|Mux3~3_combout ),
	.cin(gnd),
	.combout(\REG_IR|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_IR|data_out~4 .lut_mask = 16'hCC00;
defparam \REG_IR|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N31
dffeas \REG_FILE|r3|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_IR|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r3|data_out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r3|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r3|data_out[3] .is_wysiwyg = "true";
defparam \REG_FILE|r3|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N16
cycloneive_lcell_comb \REG_FILE|Mux12~2 (
// Equation(s):
// \REG_FILE|Mux12~2_combout  = (\MUX_SR1|OUT[1]~1_combout  & (((\MUX_SR1|OUT[0]~0_combout )))) # (!\MUX_SR1|OUT[1]~1_combout  & ((\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|r1|data_out [3]))) # (!\MUX_SR1|OUT[0]~0_combout  & (\REG_FILE|r0|data_out [3]))))

	.dataa(\MUX_SR1|OUT[1]~1_combout ),
	.datab(\REG_FILE|r0|data_out [3]),
	.datac(\REG_FILE|r1|data_out [3]),
	.datad(\MUX_SR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux12~2 .lut_mask = 16'hFA44;
defparam \REG_FILE|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N30
cycloneive_lcell_comb \REG_FILE|Mux12~3 (
// Equation(s):
// \REG_FILE|Mux12~3_combout  = (\MUX_SR1|OUT[1]~1_combout  & ((\REG_FILE|Mux12~2_combout  & (\REG_FILE|r3|data_out [3])) # (!\REG_FILE|Mux12~2_combout  & ((\REG_FILE|r2|data_out [3]))))) # (!\MUX_SR1|OUT[1]~1_combout  & (((\REG_FILE|Mux12~2_combout ))))

	.dataa(\REG_FILE|r3|data_out [3]),
	.datab(\REG_FILE|r2|data_out [3]),
	.datac(\MUX_SR1|OUT[1]~1_combout ),
	.datad(\REG_FILE|Mux12~2_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux12~3 .lut_mask = 16'hAFC0;
defparam \REG_FILE|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N24
cycloneive_lcell_comb \REG_FILE|Mux12~0 (
// Equation(s):
// \REG_FILE|Mux12~0_combout  = (\MUX_SR1|OUT[1]~1_combout  & ((\MUX_SR1|OUT[0]~0_combout ) # ((\REG_FILE|r6|data_out [3])))) # (!\MUX_SR1|OUT[1]~1_combout  & (!\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|r4|data_out [3]))))

	.dataa(\MUX_SR1|OUT[1]~1_combout ),
	.datab(\MUX_SR1|OUT[0]~0_combout ),
	.datac(\REG_FILE|r6|data_out [3]),
	.datad(\REG_FILE|r4|data_out [3]),
	.cin(gnd),
	.combout(\REG_FILE|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux12~0 .lut_mask = 16'hB9A8;
defparam \REG_FILE|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N20
cycloneive_lcell_comb \REG_FILE|Mux12~1 (
// Equation(s):
// \REG_FILE|Mux12~1_combout  = (\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|Mux12~0_combout  & ((\REG_FILE|r7|data_out [3]))) # (!\REG_FILE|Mux12~0_combout  & (\REG_FILE|r5|data_out [3])))) # (!\MUX_SR1|OUT[0]~0_combout  & (((\REG_FILE|Mux12~0_combout ))))

	.dataa(\REG_FILE|r5|data_out [3]),
	.datab(\MUX_SR1|OUT[0]~0_combout ),
	.datac(\REG_FILE|r7|data_out [3]),
	.datad(\REG_FILE|Mux12~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux12~1 .lut_mask = 16'hF388;
defparam \REG_FILE|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N16
cycloneive_lcell_comb \REG_FILE|Mux12~4 (
// Equation(s):
// \REG_FILE|Mux12~4_combout  = (\MUX_SR1|OUT[2]~2_combout  & ((\REG_FILE|Mux12~1_combout ))) # (!\MUX_SR1|OUT[2]~2_combout  & (\REG_FILE|Mux12~3_combout ))

	.dataa(\REG_FILE|Mux12~3_combout ),
	.datab(gnd),
	.datac(\REG_FILE|Mux12~1_combout ),
	.datad(\MUX_SR1|OUT[2]~2_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux12~4 .lut_mask = 16'hF0AA;
defparam \REG_FILE|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N8
cycloneive_lcell_comb \ALU_MAIN|Add0~8 (
// Equation(s):
// \ALU_MAIN|Add0~8_combout  = ((\MUX_SR2|OUT[4]~40_combout  $ (\REG_FILE|Mux11~4_combout  $ (!\ALU_MAIN|Add0~7 )))) # (GND)
// \ALU_MAIN|Add0~9  = CARRY((\MUX_SR2|OUT[4]~40_combout  & ((\REG_FILE|Mux11~4_combout ) # (!\ALU_MAIN|Add0~7 ))) # (!\MUX_SR2|OUT[4]~40_combout  & (\REG_FILE|Mux11~4_combout  & !\ALU_MAIN|Add0~7 )))

	.dataa(\MUX_SR2|OUT[4]~40_combout ),
	.datab(\REG_FILE|Mux11~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_MAIN|Add0~7 ),
	.combout(\ALU_MAIN|Add0~8_combout ),
	.cout(\ALU_MAIN|Add0~9 ));
// synopsys translate_off
defparam \ALU_MAIN|Add0~8 .lut_mask = 16'h698E;
defparam \ALU_MAIN|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N6
cycloneive_lcell_comb \BUS_Main|Mux4~3 (
// Equation(s):
// \BUS_Main|Mux4~3_combout  = (\state_controller|WideOr24~combout  & ((\state_controller|WideOr23~combout  $ (!\REG_FILE|Mux11~4_combout )))) # (!\state_controller|WideOr24~combout  & (\MUX_SR2|OUT[4]~40_combout  & (!\state_controller|WideOr23~combout  & 
// \REG_FILE|Mux11~4_combout )))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\MUX_SR2|OUT[4]~40_combout ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\REG_FILE|Mux11~4_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux4~3 .lut_mask = 16'hA40A;
defparam \BUS_Main|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N24
cycloneive_lcell_comb \BUS_Main|Mux4~4 (
// Equation(s):
// \BUS_Main|Mux4~4_combout  = (\BUS_Main|Mux4~3_combout ) # ((!\state_controller|WideOr24~combout  & (\ALU_MAIN|Add0~8_combout  & \state_controller|WideOr23~combout )))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\ALU_MAIN|Add0~8_combout ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\BUS_Main|Mux4~3_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux4~4 .lut_mask = 16'hFF40;
defparam \BUS_Main|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N18
cycloneive_lcell_comb \BUS_Main|Mux4~5 (
// Equation(s):
// \BUS_Main|Mux4~5_combout  = (\BUS_Main|Mux4~2_combout  & ((\ALU_ADDER|Add0~8_combout ) # ((\BUS_Main|Mux4~0_combout )))) # (!\BUS_Main|Mux4~2_combout  & (((!\BUS_Main|Mux4~0_combout  & \BUS_Main|Mux4~4_combout ))))

	.dataa(\ALU_ADDER|Add0~8_combout ),
	.datab(\BUS_Main|Mux4~2_combout ),
	.datac(\BUS_Main|Mux4~0_combout ),
	.datad(\BUS_Main|Mux4~4_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux4~5 .lut_mask = 16'hCBC8;
defparam \BUS_Main|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N20
cycloneive_lcell_comb \BUS_Main|Mux4~6 (
// Equation(s):
// \BUS_Main|Mux4~6_combout  = (\BUS_Main|Mux4~0_combout  & ((\BUS_Main|Mux4~5_combout  & (\REG_PC|data_out [4])) # (!\BUS_Main|Mux4~5_combout  & ((\REG_MDR|data_out [4]))))) # (!\BUS_Main|Mux4~0_combout  & (((\BUS_Main|Mux4~5_combout ))))

	.dataa(\REG_PC|data_out [4]),
	.datab(\REG_MDR|data_out [4]),
	.datac(\BUS_Main|Mux4~0_combout ),
	.datad(\BUS_Main|Mux4~5_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux4~6 .lut_mask = 16'hAFC0;
defparam \BUS_Main|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N26
cycloneive_lcell_comb \REG_IR|data_out~5 (
// Equation(s):
// \REG_IR|data_out~5_combout  = (\Reset~input_o  & \BUS_Main|Mux4~6_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\BUS_Main|Mux4~6_combout ),
	.cin(gnd),
	.combout(\REG_IR|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_IR|data_out~5 .lut_mask = 16'hCC00;
defparam \REG_IR|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N22
cycloneive_lcell_comb \REG_FILE|r0|data_out[4]~feeder (
// Equation(s):
// \REG_FILE|r0|data_out[4]~feeder_combout  = \REG_IR|data_out~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG_IR|data_out~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_FILE|r0|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r0|data_out[4]~feeder .lut_mask = 16'hF0F0;
defparam \REG_FILE|r0|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N23
dffeas \REG_FILE|r0|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_FILE|r0|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r0|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r0|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r0|data_out[4] .is_wysiwyg = "true";
defparam \REG_FILE|r0|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N28
cycloneive_lcell_comb \REG_FILE|Mux11~2 (
// Equation(s):
// \REG_FILE|Mux11~2_combout  = (\MUX_SR1|OUT[0]~0_combout  & (((\REG_FILE|r1|data_out [4]) # (\MUX_SR1|OUT[1]~1_combout )))) # (!\MUX_SR1|OUT[0]~0_combout  & (\REG_FILE|r0|data_out [4] & ((!\MUX_SR1|OUT[1]~1_combout ))))

	.dataa(\REG_FILE|r0|data_out [4]),
	.datab(\MUX_SR1|OUT[0]~0_combout ),
	.datac(\REG_FILE|r1|data_out [4]),
	.datad(\MUX_SR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux11~2 .lut_mask = 16'hCCE2;
defparam \REG_FILE|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N0
cycloneive_lcell_comb \REG_FILE|Mux11~3 (
// Equation(s):
// \REG_FILE|Mux11~3_combout  = (\MUX_SR1|OUT[1]~1_combout  & ((\REG_FILE|Mux11~2_combout  & ((\REG_FILE|r3|data_out [4]))) # (!\REG_FILE|Mux11~2_combout  & (\REG_FILE|r2|data_out [4])))) # (!\MUX_SR1|OUT[1]~1_combout  & (\REG_FILE|Mux11~2_combout ))

	.dataa(\MUX_SR1|OUT[1]~1_combout ),
	.datab(\REG_FILE|Mux11~2_combout ),
	.datac(\REG_FILE|r2|data_out [4]),
	.datad(\REG_FILE|r3|data_out [4]),
	.cin(gnd),
	.combout(\REG_FILE|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux11~3 .lut_mask = 16'hEC64;
defparam \REG_FILE|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N2
cycloneive_lcell_comb \REG_FILE|Mux11~0 (
// Equation(s):
// \REG_FILE|Mux11~0_combout  = (\MUX_SR1|OUT[1]~1_combout  & ((\MUX_SR1|OUT[0]~0_combout ) # ((\REG_FILE|r6|data_out [4])))) # (!\MUX_SR1|OUT[1]~1_combout  & (!\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|r4|data_out [4]))))

	.dataa(\MUX_SR1|OUT[1]~1_combout ),
	.datab(\MUX_SR1|OUT[0]~0_combout ),
	.datac(\REG_FILE|r6|data_out [4]),
	.datad(\REG_FILE|r4|data_out [4]),
	.cin(gnd),
	.combout(\REG_FILE|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux11~0 .lut_mask = 16'hB9A8;
defparam \REG_FILE|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N8
cycloneive_lcell_comb \REG_FILE|Mux11~1 (
// Equation(s):
// \REG_FILE|Mux11~1_combout  = (\REG_FILE|Mux11~0_combout  & ((\REG_FILE|r7|data_out [4]) # ((!\MUX_SR1|OUT[0]~0_combout )))) # (!\REG_FILE|Mux11~0_combout  & (((\REG_FILE|r5|data_out [4] & \MUX_SR1|OUT[0]~0_combout ))))

	.dataa(\REG_FILE|Mux11~0_combout ),
	.datab(\REG_FILE|r7|data_out [4]),
	.datac(\REG_FILE|r5|data_out [4]),
	.datad(\MUX_SR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux11~1 .lut_mask = 16'hD8AA;
defparam \REG_FILE|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N16
cycloneive_lcell_comb \REG_FILE|Mux11~4 (
// Equation(s):
// \REG_FILE|Mux11~4_combout  = (\MUX_SR1|OUT[2]~2_combout  & ((\REG_FILE|Mux11~1_combout ))) # (!\MUX_SR1|OUT[2]~2_combout  & (\REG_FILE|Mux11~3_combout ))

	.dataa(\MUX_SR1|OUT[2]~2_combout ),
	.datab(gnd),
	.datac(\REG_FILE|Mux11~3_combout ),
	.datad(\REG_FILE|Mux11~1_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux11~4 .lut_mask = 16'hFA50;
defparam \REG_FILE|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N28
cycloneive_lcell_comb \MUX_ADDR1|OUT[4]~4 (
// Equation(s):
// \MUX_ADDR1|OUT[4]~4_combout  = (\state_controller|State.S_22~q  & (\REG_PC|data_out [4])) # (!\state_controller|State.S_22~q  & ((\state_controller|State.S_21~q  & (\REG_PC|data_out [4])) # (!\state_controller|State.S_21~q  & ((\REG_FILE|Mux11~4_combout 
// )))))

	.dataa(\REG_PC|data_out [4]),
	.datab(\state_controller|State.S_22~q ),
	.datac(\state_controller|State.S_21~q ),
	.datad(\REG_FILE|Mux11~4_combout ),
	.cin(gnd),
	.combout(\MUX_ADDR1|OUT[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR1|OUT[4]~4 .lut_mask = 16'hABA8;
defparam \MUX_ADDR1|OUT[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N8
cycloneive_lcell_comb \ALU_ADDER|Add0~8 (
// Equation(s):
// \ALU_ADDER|Add0~8_combout  = ((\MUX_ADDR1|OUT[4]~4_combout  $ (\REG_IR|data_out [4] $ (!\ALU_ADDER|Add0~7 )))) # (GND)
// \ALU_ADDER|Add0~9  = CARRY((\MUX_ADDR1|OUT[4]~4_combout  & ((\REG_IR|data_out [4]) # (!\ALU_ADDER|Add0~7 ))) # (!\MUX_ADDR1|OUT[4]~4_combout  & (\REG_IR|data_out [4] & !\ALU_ADDER|Add0~7 )))

	.dataa(\MUX_ADDR1|OUT[4]~4_combout ),
	.datab(\REG_IR|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_ADDER|Add0~7 ),
	.combout(\ALU_ADDER|Add0~8_combout ),
	.cout(\ALU_ADDER|Add0~9 ));
// synopsys translate_off
defparam \ALU_ADDER|Add0~8 .lut_mask = 16'h698E;
defparam \ALU_ADDER|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N8
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~24 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~24_combout  = (\REG_PC|data_out [4] & (\ALU_PC_INCREMENT|Add0~21  $ (GND))) # (!\REG_PC|data_out [4] & (!\ALU_PC_INCREMENT|Add0~21  & VCC))
// \ALU_PC_INCREMENT|Add0~25  = CARRY((\REG_PC|data_out [4] & !\ALU_PC_INCREMENT|Add0~21 ))

	.dataa(gnd),
	.datab(\REG_PC|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_PC_INCREMENT|Add0~21 ),
	.combout(\ALU_PC_INCREMENT|Add0~24_combout ),
	.cout(\ALU_PC_INCREMENT|Add0~25 ));
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~24 .lut_mask = 16'hC30C;
defparam \ALU_PC_INCREMENT|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N22
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~26 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~26_combout  = (\state_controller|State.S_18~q  & (((\ALU_PC_INCREMENT|Add0~24_combout )))) # (!\state_controller|State.S_18~q  & (\state_controller|ADDR1_Mux_Select~0_combout  & ((\BUS_Main|Mux4~6_combout ))))

	.dataa(\state_controller|State.S_18~q ),
	.datab(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datac(\ALU_PC_INCREMENT|Add0~24_combout ),
	.datad(\BUS_Main|Mux4~6_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~26 .lut_mask = 16'hE4A0;
defparam \ALU_PC_INCREMENT|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N16
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~27 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~27_combout  = (\ALU_PC_INCREMENT|Add0~26_combout ) # ((!\state_controller|State.S_18~q  & (!\state_controller|ADDR1_Mux_Select~0_combout  & \ALU_ADDER|Add0~8_combout )))

	.dataa(\state_controller|State.S_18~q ),
	.datab(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datac(\ALU_ADDER|Add0~8_combout ),
	.datad(\ALU_PC_INCREMENT|Add0~26_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~27 .lut_mask = 16'hFF10;
defparam \ALU_PC_INCREMENT|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y23_N17
dffeas \REG_PC|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ALU_PC_INCREMENT|Add0~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_PC|data_out[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_PC|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_PC|data_out[4] .is_wysiwyg = "true";
defparam \REG_PC|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N10
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~28 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~28_combout  = (\REG_PC|data_out [5] & (!\ALU_PC_INCREMENT|Add0~25 )) # (!\REG_PC|data_out [5] & ((\ALU_PC_INCREMENT|Add0~25 ) # (GND)))
// \ALU_PC_INCREMENT|Add0~29  = CARRY((!\ALU_PC_INCREMENT|Add0~25 ) # (!\REG_PC|data_out [5]))

	.dataa(gnd),
	.datab(\REG_PC|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_PC_INCREMENT|Add0~25 ),
	.combout(\ALU_PC_INCREMENT|Add0~28_combout ),
	.cout(\ALU_PC_INCREMENT|Add0~29 ));
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~28 .lut_mask = 16'h3C3F;
defparam \ALU_PC_INCREMENT|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N12
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~32 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~32_combout  = (\REG_PC|data_out [6] & (\ALU_PC_INCREMENT|Add0~29  $ (GND))) # (!\REG_PC|data_out [6] & (!\ALU_PC_INCREMENT|Add0~29  & VCC))
// \ALU_PC_INCREMENT|Add0~33  = CARRY((\REG_PC|data_out [6] & !\ALU_PC_INCREMENT|Add0~29 ))

	.dataa(\REG_PC|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_PC_INCREMENT|Add0~29 ),
	.combout(\ALU_PC_INCREMENT|Add0~32_combout ),
	.cout(\ALU_PC_INCREMENT|Add0~33 ));
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~32 .lut_mask = 16'hA50A;
defparam \ALU_PC_INCREMENT|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N22
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~34 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~34_combout  = (\state_controller|State.S_18~q  & (\ALU_PC_INCREMENT|Add0~32_combout )) # (!\state_controller|State.S_18~q  & (((\state_controller|ADDR1_Mux_Select~0_combout  & \BUS_Main|Mux6~3_combout ))))

	.dataa(\ALU_PC_INCREMENT|Add0~32_combout ),
	.datab(\state_controller|State.S_18~q ),
	.datac(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datad(\BUS_Main|Mux6~3_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~34 .lut_mask = 16'hB888;
defparam \ALU_PC_INCREMENT|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N0
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~35 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~35_combout  = (\ALU_PC_INCREMENT|Add0~34_combout ) # ((\ALU_ADDER|Add0~12_combout  & (!\state_controller|ADDR1_Mux_Select~0_combout  & !\state_controller|State.S_18~q )))

	.dataa(\ALU_PC_INCREMENT|Add0~34_combout ),
	.datab(\ALU_ADDER|Add0~12_combout ),
	.datac(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~35 .lut_mask = 16'hAAAE;
defparam \ALU_PC_INCREMENT|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N1
dffeas \REG_PC|data_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ALU_PC_INCREMENT|Add0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_PC|data_out[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_PC|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_PC|data_out[6] .is_wysiwyg = "true";
defparam \REG_PC|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N30
cycloneive_lcell_comb \MUX_ADDR1|OUT[6]~6 (
// Equation(s):
// \MUX_ADDR1|OUT[6]~6_combout  = (\state_controller|State.S_21~q  & (((\REG_PC|data_out [6])))) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & ((\REG_PC|data_out [6]))) # (!\state_controller|State.S_22~q  & 
// (\REG_FILE|Mux9~4_combout ))))

	.dataa(\REG_FILE|Mux9~4_combout ),
	.datab(\state_controller|State.S_21~q ),
	.datac(\state_controller|State.S_22~q ),
	.datad(\REG_PC|data_out [6]),
	.cin(gnd),
	.combout(\MUX_ADDR1|OUT[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR1|OUT[6]~6 .lut_mask = 16'hFE02;
defparam \MUX_ADDR1|OUT[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N10
cycloneive_lcell_comb \ALU_ADDER|Add0~10 (
// Equation(s):
// \ALU_ADDER|Add0~10_combout  = (\REG_IR|data_out [5] & ((\MUX_ADDR1|OUT[5]~5_combout  & (\ALU_ADDER|Add0~9  & VCC)) # (!\MUX_ADDR1|OUT[5]~5_combout  & (!\ALU_ADDER|Add0~9 )))) # (!\REG_IR|data_out [5] & ((\MUX_ADDR1|OUT[5]~5_combout  & (!\ALU_ADDER|Add0~9 
// )) # (!\MUX_ADDR1|OUT[5]~5_combout  & ((\ALU_ADDER|Add0~9 ) # (GND)))))
// \ALU_ADDER|Add0~11  = CARRY((\REG_IR|data_out [5] & (!\MUX_ADDR1|OUT[5]~5_combout  & !\ALU_ADDER|Add0~9 )) # (!\REG_IR|data_out [5] & ((!\ALU_ADDER|Add0~9 ) # (!\MUX_ADDR1|OUT[5]~5_combout ))))

	.dataa(\REG_IR|data_out [5]),
	.datab(\MUX_ADDR1|OUT[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_ADDER|Add0~9 ),
	.combout(\ALU_ADDER|Add0~10_combout ),
	.cout(\ALU_ADDER|Add0~11 ));
// synopsys translate_off
defparam \ALU_ADDER|Add0~10 .lut_mask = 16'h9617;
defparam \ALU_ADDER|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N12
cycloneive_lcell_comb \ALU_ADDER|Add0~12 (
// Equation(s):
// \ALU_ADDER|Add0~12_combout  = ((\MUX_ADDR2|Mux9~0_combout  $ (\MUX_ADDR1|OUT[6]~6_combout  $ (!\ALU_ADDER|Add0~11 )))) # (GND)
// \ALU_ADDER|Add0~13  = CARRY((\MUX_ADDR2|Mux9~0_combout  & ((\MUX_ADDR1|OUT[6]~6_combout ) # (!\ALU_ADDER|Add0~11 ))) # (!\MUX_ADDR2|Mux9~0_combout  & (\MUX_ADDR1|OUT[6]~6_combout  & !\ALU_ADDER|Add0~11 )))

	.dataa(\MUX_ADDR2|Mux9~0_combout ),
	.datab(\MUX_ADDR1|OUT[6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_ADDER|Add0~11 ),
	.combout(\ALU_ADDER|Add0~12_combout ),
	.cout(\ALU_ADDER|Add0~13 ));
// synopsys translate_off
defparam \ALU_ADDER|Add0~12 .lut_mask = 16'h698E;
defparam \ALU_ADDER|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N24
cycloneive_lcell_comb \MUX_SR2|OUT[6]~47 (
// Equation(s):
// \MUX_SR2|OUT[6]~47_combout  = (\REG_IR|data_out [1] & (((\REG_IR|data_out [0])))) # (!\REG_IR|data_out [1] & ((\REG_IR|data_out [0] & (\REG_FILE|r1|data_out [6])) # (!\REG_IR|data_out [0] & ((\REG_FILE|r0|data_out [6])))))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_FILE|r1|data_out [6]),
	.datac(\REG_FILE|r0|data_out [6]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[6]~47 .lut_mask = 16'hEE50;
defparam \MUX_SR2|OUT[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N28
cycloneive_lcell_comb \MUX_SR2|OUT[6]~48 (
// Equation(s):
// \MUX_SR2|OUT[6]~48_combout  = (\MUX_SR2|OUT[6]~47_combout  & ((\REG_FILE|r3|data_out [6]) # ((!\REG_IR|data_out [1])))) # (!\MUX_SR2|OUT[6]~47_combout  & (((\REG_FILE|r2|data_out [6] & \REG_IR|data_out [1]))))

	.dataa(\MUX_SR2|OUT[6]~47_combout ),
	.datab(\REG_FILE|r3|data_out [6]),
	.datac(\REG_FILE|r2|data_out [6]),
	.datad(\REG_IR|data_out [1]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[6]~48 .lut_mask = 16'hD8AA;
defparam \MUX_SR2|OUT[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N26
cycloneive_lcell_comb \MUX_SR2|OUT[6]~49 (
// Equation(s):
// \MUX_SR2|OUT[6]~49_combout  = (\state_controller|Selector24~1_combout  & (((\REG_IR|data_out [4])))) # (!\state_controller|Selector24~1_combout  & (!\REG_IR|data_out [2] & ((\MUX_SR2|OUT[6]~48_combout ))))

	.dataa(\REG_IR|data_out [2]),
	.datab(\state_controller|Selector24~1_combout ),
	.datac(\REG_IR|data_out [4]),
	.datad(\MUX_SR2|OUT[6]~48_combout ),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[6]~49 .lut_mask = 16'hD1C0;
defparam \MUX_SR2|OUT[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N14
cycloneive_lcell_comb \MUX_SR2|OUT[6]~50 (
// Equation(s):
// \MUX_SR2|OUT[6]~50_combout  = (\REG_IR|data_out [0] & (((\REG_IR|data_out [1])))) # (!\REG_IR|data_out [0] & ((\REG_IR|data_out [1] & (\REG_FILE|r6|data_out [6])) # (!\REG_IR|data_out [1] & ((\REG_FILE|r4|data_out [6])))))

	.dataa(\REG_FILE|r6|data_out [6]),
	.datab(\REG_IR|data_out [0]),
	.datac(\REG_FILE|r4|data_out [6]),
	.datad(\REG_IR|data_out [1]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[6]~50 .lut_mask = 16'hEE30;
defparam \MUX_SR2|OUT[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N24
cycloneive_lcell_comb \MUX_SR2|OUT[6]~51 (
// Equation(s):
// \MUX_SR2|OUT[6]~51_combout  = (\MUX_SR2|OUT[6]~50_combout  & (((\REG_FILE|r7|data_out [6]) # (!\REG_IR|data_out [0])))) # (!\MUX_SR2|OUT[6]~50_combout  & (\REG_FILE|r5|data_out [6] & ((\REG_IR|data_out [0]))))

	.dataa(\MUX_SR2|OUT[6]~50_combout ),
	.datab(\REG_FILE|r5|data_out [6]),
	.datac(\REG_FILE|r7|data_out [6]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[6]~51 .lut_mask = 16'hE4AA;
defparam \MUX_SR2|OUT[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N20
cycloneive_lcell_comb \MUX_SR2|OUT[6]~52 (
// Equation(s):
// \MUX_SR2|OUT[6]~52_combout  = (\MUX_SR2|OUT[6]~49_combout ) # ((\REG_IR|data_out [2] & (!\state_controller|Selector24~1_combout  & \MUX_SR2|OUT[6]~51_combout )))

	.dataa(\MUX_SR2|OUT[6]~49_combout ),
	.datab(\REG_IR|data_out [2]),
	.datac(\state_controller|Selector24~1_combout ),
	.datad(\MUX_SR2|OUT[6]~51_combout ),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[6]~52 .lut_mask = 16'hAEAA;
defparam \MUX_SR2|OUT[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N13
dffeas \REG_FILE|r4|data_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r4|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r4|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r4|data_out[5] .is_wysiwyg = "true";
defparam \REG_FILE|r4|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y25_N21
dffeas \REG_FILE|r6|data_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r6|data_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r6|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r6|data_out[5] .is_wysiwyg = "true";
defparam \REG_FILE|r6|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N12
cycloneive_lcell_comb \MUX_SR2|OUT[5]~44 (
// Equation(s):
// \MUX_SR2|OUT[5]~44_combout  = (\REG_IR|data_out [1] & ((\REG_IR|data_out [0]) # ((\REG_FILE|r6|data_out [5])))) # (!\REG_IR|data_out [1] & (!\REG_IR|data_out [0] & (\REG_FILE|r4|data_out [5])))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_IR|data_out [0]),
	.datac(\REG_FILE|r4|data_out [5]),
	.datad(\REG_FILE|r6|data_out [5]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[5]~44_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[5]~44 .lut_mask = 16'hBA98;
defparam \MUX_SR2|OUT[5]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N16
cycloneive_lcell_comb \REG_FILE|r7|data_out[5]~feeder (
// Equation(s):
// \REG_FILE|r7|data_out[5]~feeder_combout  = \REG_IR|data_out~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG_IR|data_out~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_FILE|r7|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r7|data_out[5]~feeder .lut_mask = 16'hF0F0;
defparam \REG_FILE|r7|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N17
dffeas \REG_FILE|r7|data_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_FILE|r7|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r7|data_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r7|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r7|data_out[5] .is_wysiwyg = "true";
defparam \REG_FILE|r7|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y26_N7
dffeas \REG_FILE|r5|data_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r5|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r5|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r5|data_out[5] .is_wysiwyg = "true";
defparam \REG_FILE|r5|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N6
cycloneive_lcell_comb \MUX_SR2|OUT[5]~45 (
// Equation(s):
// \MUX_SR2|OUT[5]~45_combout  = (\MUX_SR2|OUT[5]~44_combout  & ((\REG_FILE|r7|data_out [5]) # ((!\REG_IR|data_out [0])))) # (!\MUX_SR2|OUT[5]~44_combout  & (((\REG_FILE|r5|data_out [5] & \REG_IR|data_out [0]))))

	.dataa(\MUX_SR2|OUT[5]~44_combout ),
	.datab(\REG_FILE|r7|data_out [5]),
	.datac(\REG_FILE|r5|data_out [5]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[5]~45 .lut_mask = 16'hD8AA;
defparam \MUX_SR2|OUT[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N19
dffeas \REG_FILE|r3|data_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_IR|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r3|data_out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r3|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r3|data_out[5] .is_wysiwyg = "true";
defparam \REG_FILE|r3|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N31
dffeas \REG_FILE|r1|data_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r1|data_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r1|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r1|data_out[5] .is_wysiwyg = "true";
defparam \REG_FILE|r1|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N8
cycloneive_lcell_comb \MUX_SR2|OUT[5]~41 (
// Equation(s):
// \MUX_SR2|OUT[5]~41_combout  = (\REG_IR|data_out [1] & (((\REG_IR|data_out [0])))) # (!\REG_IR|data_out [1] & ((\REG_IR|data_out [0] & (\REG_FILE|r1|data_out [5])) # (!\REG_IR|data_out [0] & ((\REG_FILE|r0|data_out [5])))))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_FILE|r1|data_out [5]),
	.datac(\REG_FILE|r0|data_out [5]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[5]~41 .lut_mask = 16'hEE50;
defparam \MUX_SR2|OUT[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N27
dffeas \REG_FILE|r2|data_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r2|data_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r2|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r2|data_out[5] .is_wysiwyg = "true";
defparam \REG_FILE|r2|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N26
cycloneive_lcell_comb \MUX_SR2|OUT[5]~42 (
// Equation(s):
// \MUX_SR2|OUT[5]~42_combout  = (\MUX_SR2|OUT[5]~41_combout  & ((\REG_FILE|r3|data_out [5]) # ((!\REG_IR|data_out [1])))) # (!\MUX_SR2|OUT[5]~41_combout  & (((\REG_FILE|r2|data_out [5] & \REG_IR|data_out [1]))))

	.dataa(\REG_FILE|r3|data_out [5]),
	.datab(\MUX_SR2|OUT[5]~41_combout ),
	.datac(\REG_FILE|r2|data_out [5]),
	.datad(\REG_IR|data_out [1]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[5]~42_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[5]~42 .lut_mask = 16'hB8CC;
defparam \MUX_SR2|OUT[5]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N18
cycloneive_lcell_comb \MUX_SR2|OUT[5]~43 (
// Equation(s):
// \MUX_SR2|OUT[5]~43_combout  = (\state_controller|Selector24~1_combout  & (\REG_IR|data_out [4])) # (!\state_controller|Selector24~1_combout  & (((\MUX_SR2|OUT[5]~42_combout  & !\REG_IR|data_out [2]))))

	.dataa(\REG_IR|data_out [4]),
	.datab(\MUX_SR2|OUT[5]~42_combout ),
	.datac(\state_controller|Selector24~1_combout ),
	.datad(\REG_IR|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[5]~43 .lut_mask = 16'hA0AC;
defparam \MUX_SR2|OUT[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N4
cycloneive_lcell_comb \MUX_SR2|OUT[5]~46 (
// Equation(s):
// \MUX_SR2|OUT[5]~46_combout  = (\MUX_SR2|OUT[5]~43_combout ) # ((\MUX_SR2|OUT[5]~45_combout  & (\REG_IR|data_out [2] & !\state_controller|Selector24~1_combout )))

	.dataa(\MUX_SR2|OUT[5]~45_combout ),
	.datab(\REG_IR|data_out [2]),
	.datac(\state_controller|Selector24~1_combout ),
	.datad(\MUX_SR2|OUT[5]~43_combout ),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[5]~46_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[5]~46 .lut_mask = 16'hFF08;
defparam \MUX_SR2|OUT[5]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N10
cycloneive_lcell_comb \ALU_MAIN|Add0~10 (
// Equation(s):
// \ALU_MAIN|Add0~10_combout  = (\REG_FILE|Mux10~4_combout  & ((\MUX_SR2|OUT[5]~46_combout  & (\ALU_MAIN|Add0~9  & VCC)) # (!\MUX_SR2|OUT[5]~46_combout  & (!\ALU_MAIN|Add0~9 )))) # (!\REG_FILE|Mux10~4_combout  & ((\MUX_SR2|OUT[5]~46_combout  & 
// (!\ALU_MAIN|Add0~9 )) # (!\MUX_SR2|OUT[5]~46_combout  & ((\ALU_MAIN|Add0~9 ) # (GND)))))
// \ALU_MAIN|Add0~11  = CARRY((\REG_FILE|Mux10~4_combout  & (!\MUX_SR2|OUT[5]~46_combout  & !\ALU_MAIN|Add0~9 )) # (!\REG_FILE|Mux10~4_combout  & ((!\ALU_MAIN|Add0~9 ) # (!\MUX_SR2|OUT[5]~46_combout ))))

	.dataa(\REG_FILE|Mux10~4_combout ),
	.datab(\MUX_SR2|OUT[5]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_MAIN|Add0~9 ),
	.combout(\ALU_MAIN|Add0~10_combout ),
	.cout(\ALU_MAIN|Add0~11 ));
// synopsys translate_off
defparam \ALU_MAIN|Add0~10 .lut_mask = 16'h9617;
defparam \ALU_MAIN|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N12
cycloneive_lcell_comb \ALU_MAIN|Add0~12 (
// Equation(s):
// \ALU_MAIN|Add0~12_combout  = ((\MUX_SR2|OUT[6]~52_combout  $ (\REG_FILE|Mux9~4_combout  $ (!\ALU_MAIN|Add0~11 )))) # (GND)
// \ALU_MAIN|Add0~13  = CARRY((\MUX_SR2|OUT[6]~52_combout  & ((\REG_FILE|Mux9~4_combout ) # (!\ALU_MAIN|Add0~11 ))) # (!\MUX_SR2|OUT[6]~52_combout  & (\REG_FILE|Mux9~4_combout  & !\ALU_MAIN|Add0~11 )))

	.dataa(\MUX_SR2|OUT[6]~52_combout ),
	.datab(\REG_FILE|Mux9~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_MAIN|Add0~11 ),
	.combout(\ALU_MAIN|Add0~12_combout ),
	.cout(\ALU_MAIN|Add0~13 ));
// synopsys translate_off
defparam \ALU_MAIN|Add0~12 .lut_mask = 16'h698E;
defparam \ALU_MAIN|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N24
cycloneive_lcell_comb \BUS_Main|Mux6~0 (
// Equation(s):
// \BUS_Main|Mux6~0_combout  = (\state_controller|WideOr24~combout  & (\REG_FILE|Mux9~4_combout  $ (((!\state_controller|WideOr23~combout ))))) # (!\state_controller|WideOr24~combout  & (\REG_FILE|Mux9~4_combout  & (\MUX_SR2|OUT[6]~52_combout  & 
// !\state_controller|WideOr23~combout )))

	.dataa(\REG_FILE|Mux9~4_combout ),
	.datab(\MUX_SR2|OUT[6]~52_combout ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux6~0 .lut_mask = 16'hA508;
defparam \BUS_Main|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N10
cycloneive_lcell_comb \BUS_Main|Mux6~1 (
// Equation(s):
// \BUS_Main|Mux6~1_combout  = (\BUS_Main|Mux6~0_combout ) # ((!\state_controller|WideOr24~combout  & (\ALU_MAIN|Add0~12_combout  & \state_controller|WideOr23~combout )))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\ALU_MAIN|Add0~12_combout ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\BUS_Main|Mux6~0_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux6~1 .lut_mask = 16'hFF40;
defparam \BUS_Main|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N4
cycloneive_lcell_comb \BUS_Main|Mux6~2 (
// Equation(s):
// \BUS_Main|Mux6~2_combout  = (\BUS_Main|Mux4~2_combout  & ((\ALU_ADDER|Add0~12_combout ) # ((\BUS_Main|Mux4~0_combout )))) # (!\BUS_Main|Mux4~2_combout  & (((!\BUS_Main|Mux4~0_combout  & \BUS_Main|Mux6~1_combout ))))

	.dataa(\BUS_Main|Mux4~2_combout ),
	.datab(\ALU_ADDER|Add0~12_combout ),
	.datac(\BUS_Main|Mux4~0_combout ),
	.datad(\BUS_Main|Mux6~1_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux6~2 .lut_mask = 16'hADA8;
defparam \BUS_Main|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N6
cycloneive_lcell_comb \BUS_Main|Mux6~3 (
// Equation(s):
// \BUS_Main|Mux6~3_combout  = (\BUS_Main|Mux6~2_combout  & (((\REG_PC|data_out [6]) # (!\BUS_Main|Mux4~0_combout )))) # (!\BUS_Main|Mux6~2_combout  & (\REG_MDR|data_out [6] & (\BUS_Main|Mux4~0_combout )))

	.dataa(\REG_MDR|data_out [6]),
	.datab(\BUS_Main|Mux6~2_combout ),
	.datac(\BUS_Main|Mux4~0_combout ),
	.datad(\REG_PC|data_out [6]),
	.cin(gnd),
	.combout(\BUS_Main|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux6~3 .lut_mask = 16'hEC2C;
defparam \BUS_Main|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N12
cycloneive_lcell_comb \REG_IR|data_out~7 (
// Equation(s):
// \REG_IR|data_out~7_combout  = (\Reset~input_o  & \BUS_Main|Mux6~3_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\BUS_Main|Mux6~3_combout ),
	.cin(gnd),
	.combout(\REG_IR|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \REG_IR|data_out~7 .lut_mask = 16'hCC00;
defparam \REG_IR|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N17
dffeas \REG_IR|data_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_IR|data_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_IR|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IR|data_out[6] .is_wysiwyg = "true";
defparam \REG_IR|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N0
cycloneive_lcell_comb \MUX_SR1|OUT[0]~0 (
// Equation(s):
// \MUX_SR1|OUT[0]~0_combout  = (\REG_MAR|data_out[7]~0_combout  & ((\state_controller|WideOr21~0_combout  & ((\REG_IR|data_out [6]))) # (!\state_controller|WideOr21~0_combout  & (\REG_IR|data_out [9])))) # (!\REG_MAR|data_out[7]~0_combout  & 
// (((\REG_IR|data_out [6]))))

	.dataa(\REG_MAR|data_out[7]~0_combout ),
	.datab(\REG_IR|data_out [9]),
	.datac(\state_controller|WideOr21~0_combout ),
	.datad(\REG_IR|data_out [6]),
	.cin(gnd),
	.combout(\MUX_SR1|OUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR1|OUT[0]~0 .lut_mask = 16'hFD08;
defparam \MUX_SR1|OUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N28
cycloneive_lcell_comb \REG_FILE|Mux4~2 (
// Equation(s):
// \REG_FILE|Mux4~2_combout  = (\MUX_SR1|OUT[1]~1_combout  & (((\MUX_SR1|OUT[0]~0_combout )))) # (!\MUX_SR1|OUT[1]~1_combout  & ((\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|r1|data_out [11]))) # (!\MUX_SR1|OUT[0]~0_combout  & (\REG_FILE|r0|data_out [11]))))

	.dataa(\REG_FILE|r0|data_out [11]),
	.datab(\MUX_SR1|OUT[1]~1_combout ),
	.datac(\REG_FILE|r1|data_out [11]),
	.datad(\MUX_SR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux4~2 .lut_mask = 16'hFC22;
defparam \REG_FILE|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N22
cycloneive_lcell_comb \REG_FILE|Mux4~3 (
// Equation(s):
// \REG_FILE|Mux4~3_combout  = (\MUX_SR1|OUT[1]~1_combout  & ((\REG_FILE|Mux4~2_combout  & (\REG_FILE|r3|data_out [11])) # (!\REG_FILE|Mux4~2_combout  & ((\REG_FILE|r2|data_out [11]))))) # (!\MUX_SR1|OUT[1]~1_combout  & (((\REG_FILE|Mux4~2_combout ))))

	.dataa(\REG_FILE|r3|data_out [11]),
	.datab(\REG_FILE|r2|data_out [11]),
	.datac(\MUX_SR1|OUT[1]~1_combout ),
	.datad(\REG_FILE|Mux4~2_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux4~3 .lut_mask = 16'hAFC0;
defparam \REG_FILE|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N27
dffeas \REG_FILE|r4|data_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r4|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r4|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r4|data_out[11] .is_wysiwyg = "true";
defparam \REG_FILE|r4|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N26
cycloneive_lcell_comb \REG_FILE|r6|data_out[11]~feeder (
// Equation(s):
// \REG_FILE|r6|data_out[11]~feeder_combout  = \REG_IR|data_out~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG_IR|data_out~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_FILE|r6|data_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r6|data_out[11]~feeder .lut_mask = 16'hF0F0;
defparam \REG_FILE|r6|data_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N27
dffeas \REG_FILE|r6|data_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_FILE|r6|data_out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r6|data_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r6|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r6|data_out[11] .is_wysiwyg = "true";
defparam \REG_FILE|r6|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N20
cycloneive_lcell_comb \REG_FILE|Mux4~0 (
// Equation(s):
// \REG_FILE|Mux4~0_combout  = (\MUX_SR1|OUT[0]~0_combout  & (((\MUX_SR1|OUT[1]~1_combout )))) # (!\MUX_SR1|OUT[0]~0_combout  & ((\MUX_SR1|OUT[1]~1_combout  & ((\REG_FILE|r6|data_out [11]))) # (!\MUX_SR1|OUT[1]~1_combout  & (\REG_FILE|r4|data_out [11]))))

	.dataa(\REG_FILE|r4|data_out [11]),
	.datab(\MUX_SR1|OUT[0]~0_combout ),
	.datac(\MUX_SR1|OUT[1]~1_combout ),
	.datad(\REG_FILE|r6|data_out [11]),
	.cin(gnd),
	.combout(\REG_FILE|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux4~0 .lut_mask = 16'hF2C2;
defparam \REG_FILE|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N15
dffeas \REG_FILE|r7|data_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r7|data_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r7|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r7|data_out[11] .is_wysiwyg = "true";
defparam \REG_FILE|r7|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y24_N23
dffeas \REG_FILE|r5|data_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r5|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r5|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r5|data_out[11] .is_wysiwyg = "true";
defparam \REG_FILE|r5|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N14
cycloneive_lcell_comb \REG_FILE|Mux4~1 (
// Equation(s):
// \REG_FILE|Mux4~1_combout  = (\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|Mux4~0_combout  & (\REG_FILE|r7|data_out [11])) # (!\REG_FILE|Mux4~0_combout  & ((\REG_FILE|r5|data_out [11]))))) # (!\MUX_SR1|OUT[0]~0_combout  & (\REG_FILE|Mux4~0_combout ))

	.dataa(\MUX_SR1|OUT[0]~0_combout ),
	.datab(\REG_FILE|Mux4~0_combout ),
	.datac(\REG_FILE|r7|data_out [11]),
	.datad(\REG_FILE|r5|data_out [11]),
	.cin(gnd),
	.combout(\REG_FILE|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux4~1 .lut_mask = 16'hE6C4;
defparam \REG_FILE|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N0
cycloneive_lcell_comb \REG_FILE|Mux4~4 (
// Equation(s):
// \REG_FILE|Mux4~4_combout  = (\MUX_SR1|OUT[2]~2_combout  & ((\REG_FILE|Mux4~1_combout ))) # (!\MUX_SR1|OUT[2]~2_combout  & (\REG_FILE|Mux4~3_combout ))

	.dataa(\REG_FILE|Mux4~3_combout ),
	.datab(gnd),
	.datac(\REG_FILE|Mux4~1_combout ),
	.datad(\MUX_SR1|OUT[2]~2_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux4~4 .lut_mask = 16'hF0AA;
defparam \REG_FILE|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N5
dffeas \REG_FILE|r0|data_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r0|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r0|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r0|data_out[10] .is_wysiwyg = "true";
defparam \REG_FILE|r0|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N3
dffeas \REG_FILE|r1|data_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r1|data_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r1|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r1|data_out[10] .is_wysiwyg = "true";
defparam \REG_FILE|r1|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N2
cycloneive_lcell_comb \REG_FILE|Mux5~2 (
// Equation(s):
// \REG_FILE|Mux5~2_combout  = (\MUX_SR1|OUT[1]~1_combout  & (((\MUX_SR1|OUT[0]~0_combout )))) # (!\MUX_SR1|OUT[1]~1_combout  & ((\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|r1|data_out [10]))) # (!\MUX_SR1|OUT[0]~0_combout  & (\REG_FILE|r0|data_out [10]))))

	.dataa(\MUX_SR1|OUT[1]~1_combout ),
	.datab(\REG_FILE|r0|data_out [10]),
	.datac(\REG_FILE|r1|data_out [10]),
	.datad(\MUX_SR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux5~2 .lut_mask = 16'hFA44;
defparam \REG_FILE|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N25
dffeas \REG_FILE|r2|data_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r2|data_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r2|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r2|data_out[10] .is_wysiwyg = "true";
defparam \REG_FILE|r2|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y25_N13
dffeas \REG_FILE|r3|data_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_IR|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r3|data_out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r3|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r3|data_out[10] .is_wysiwyg = "true";
defparam \REG_FILE|r3|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N10
cycloneive_lcell_comb \REG_FILE|Mux5~3 (
// Equation(s):
// \REG_FILE|Mux5~3_combout  = (\REG_FILE|Mux5~2_combout  & (((\REG_FILE|r3|data_out [10]) # (!\MUX_SR1|OUT[1]~1_combout )))) # (!\REG_FILE|Mux5~2_combout  & (\REG_FILE|r2|data_out [10] & (\MUX_SR1|OUT[1]~1_combout )))

	.dataa(\REG_FILE|Mux5~2_combout ),
	.datab(\REG_FILE|r2|data_out [10]),
	.datac(\MUX_SR1|OUT[1]~1_combout ),
	.datad(\REG_FILE|r3|data_out [10]),
	.cin(gnd),
	.combout(\REG_FILE|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux5~3 .lut_mask = 16'hEA4A;
defparam \REG_FILE|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N9
dffeas \REG_FILE|r4|data_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r4|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r4|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r4|data_out[10] .is_wysiwyg = "true";
defparam \REG_FILE|r4|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y25_N29
dffeas \REG_FILE|r6|data_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r6|data_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r6|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r6|data_out[10] .is_wysiwyg = "true";
defparam \REG_FILE|r6|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N28
cycloneive_lcell_comb \REG_FILE|Mux5~0 (
// Equation(s):
// \REG_FILE|Mux5~0_combout  = (\MUX_SR1|OUT[1]~1_combout  & (((\REG_FILE|r6|data_out [10]) # (\MUX_SR1|OUT[0]~0_combout )))) # (!\MUX_SR1|OUT[1]~1_combout  & (\REG_FILE|r4|data_out [10] & ((!\MUX_SR1|OUT[0]~0_combout ))))

	.dataa(\MUX_SR1|OUT[1]~1_combout ),
	.datab(\REG_FILE|r4|data_out [10]),
	.datac(\REG_FILE|r6|data_out [10]),
	.datad(\MUX_SR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux5~0 .lut_mask = 16'hAAE4;
defparam \REG_FILE|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y27_N25
dffeas \REG_FILE|r7|data_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r7|data_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r7|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r7|data_out[10] .is_wysiwyg = "true";
defparam \REG_FILE|r7|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N31
dffeas \REG_FILE|r5|data_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r5|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r5|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r5|data_out[10] .is_wysiwyg = "true";
defparam \REG_FILE|r5|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N30
cycloneive_lcell_comb \REG_FILE|Mux5~1 (
// Equation(s):
// \REG_FILE|Mux5~1_combout  = (\REG_FILE|Mux5~0_combout  & ((\REG_FILE|r7|data_out [10]) # ((!\MUX_SR1|OUT[0]~0_combout )))) # (!\REG_FILE|Mux5~0_combout  & (((\REG_FILE|r5|data_out [10] & \MUX_SR1|OUT[0]~0_combout ))))

	.dataa(\REG_FILE|Mux5~0_combout ),
	.datab(\REG_FILE|r7|data_out [10]),
	.datac(\REG_FILE|r5|data_out [10]),
	.datad(\MUX_SR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux5~1 .lut_mask = 16'hD8AA;
defparam \REG_FILE|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N20
cycloneive_lcell_comb \REG_FILE|Mux5~4 (
// Equation(s):
// \REG_FILE|Mux5~4_combout  = (\MUX_SR1|OUT[2]~2_combout  & ((\REG_FILE|Mux5~1_combout ))) # (!\MUX_SR1|OUT[2]~2_combout  & (\REG_FILE|Mux5~3_combout ))

	.dataa(\REG_FILE|Mux5~3_combout ),
	.datab(\MUX_SR1|OUT[2]~2_combout ),
	.datac(gnd),
	.datad(\REG_FILE|Mux5~1_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux5~4 .lut_mask = 16'hEE22;
defparam \REG_FILE|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N14
cycloneive_lcell_comb \MUX_ADDR1|OUT[10]~10 (
// Equation(s):
// \MUX_ADDR1|OUT[10]~10_combout  = (\state_controller|State.S_21~q  & (\REG_PC|data_out [10])) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & (\REG_PC|data_out [10])) # (!\state_controller|State.S_22~q  & 
// ((\REG_FILE|Mux5~4_combout )))))

	.dataa(\state_controller|State.S_21~q ),
	.datab(\REG_PC|data_out [10]),
	.datac(\REG_FILE|Mux5~4_combout ),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\MUX_ADDR1|OUT[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR1|OUT[10]~10 .lut_mask = 16'hCCD8;
defparam \MUX_ADDR1|OUT[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y25_N27
dffeas \REG_FILE|r1|data_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r1|data_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r1|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r1|data_out[9] .is_wysiwyg = "true";
defparam \REG_FILE|r1|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N9
dffeas \REG_FILE|r0|data_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r0|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r0|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r0|data_out[9] .is_wysiwyg = "true";
defparam \REG_FILE|r0|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N26
cycloneive_lcell_comb \REG_FILE|Mux6~2 (
// Equation(s):
// \REG_FILE|Mux6~2_combout  = (\MUX_SR1|OUT[0]~0_combout  & ((\MUX_SR1|OUT[1]~1_combout ) # ((\REG_FILE|r1|data_out [9])))) # (!\MUX_SR1|OUT[0]~0_combout  & (!\MUX_SR1|OUT[1]~1_combout  & ((\REG_FILE|r0|data_out [9]))))

	.dataa(\MUX_SR1|OUT[0]~0_combout ),
	.datab(\MUX_SR1|OUT[1]~1_combout ),
	.datac(\REG_FILE|r1|data_out [9]),
	.datad(\REG_FILE|r0|data_out [9]),
	.cin(gnd),
	.combout(\REG_FILE|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux6~2 .lut_mask = 16'hB9A8;
defparam \REG_FILE|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N23
dffeas \REG_FILE|r3|data_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_IR|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r3|data_out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r3|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r3|data_out[9] .is_wysiwyg = "true";
defparam \REG_FILE|r3|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y25_N25
dffeas \REG_FILE|r2|data_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r2|data_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r2|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r2|data_out[9] .is_wysiwyg = "true";
defparam \REG_FILE|r2|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N4
cycloneive_lcell_comb \REG_FILE|Mux6~3 (
// Equation(s):
// \REG_FILE|Mux6~3_combout  = (\REG_FILE|Mux6~2_combout  & ((\REG_FILE|r3|data_out [9]) # ((!\MUX_SR1|OUT[1]~1_combout )))) # (!\REG_FILE|Mux6~2_combout  & (((\REG_FILE|r2|data_out [9] & \MUX_SR1|OUT[1]~1_combout ))))

	.dataa(\REG_FILE|Mux6~2_combout ),
	.datab(\REG_FILE|r3|data_out [9]),
	.datac(\REG_FILE|r2|data_out [9]),
	.datad(\MUX_SR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux6~3 .lut_mask = 16'hD8AA;
defparam \REG_FILE|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N21
dffeas \REG_FILE|r5|data_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r5|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r5|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r5|data_out[9] .is_wysiwyg = "true";
defparam \REG_FILE|r5|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y22_N25
dffeas \REG_FILE|r7|data_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r7|data_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r7|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r7|data_out[9] .is_wysiwyg = "true";
defparam \REG_FILE|r7|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y25_N31
dffeas \REG_FILE|r4|data_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r4|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r4|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r4|data_out[9] .is_wysiwyg = "true";
defparam \REG_FILE|r4|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N28
cycloneive_lcell_comb \REG_FILE|r6|data_out[9]~feeder (
// Equation(s):
// \REG_FILE|r6|data_out[9]~feeder_combout  = \REG_IR|data_out~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG_IR|data_out~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_FILE|r6|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r6|data_out[9]~feeder .lut_mask = 16'hF0F0;
defparam \REG_FILE|r6|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N29
dffeas \REG_FILE|r6|data_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_FILE|r6|data_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r6|data_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r6|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r6|data_out[9] .is_wysiwyg = "true";
defparam \REG_FILE|r6|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N22
cycloneive_lcell_comb \REG_FILE|Mux6~0 (
// Equation(s):
// \REG_FILE|Mux6~0_combout  = (\MUX_SR1|OUT[1]~1_combout  & (((\REG_FILE|r6|data_out [9]) # (\MUX_SR1|OUT[0]~0_combout )))) # (!\MUX_SR1|OUT[1]~1_combout  & (\REG_FILE|r4|data_out [9] & ((!\MUX_SR1|OUT[0]~0_combout ))))

	.dataa(\REG_FILE|r4|data_out [9]),
	.datab(\REG_FILE|r6|data_out [9]),
	.datac(\MUX_SR1|OUT[1]~1_combout ),
	.datad(\MUX_SR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux6~0 .lut_mask = 16'hF0CA;
defparam \REG_FILE|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N24
cycloneive_lcell_comb \REG_FILE|Mux6~1 (
// Equation(s):
// \REG_FILE|Mux6~1_combout  = (\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|Mux6~0_combout  & ((\REG_FILE|r7|data_out [9]))) # (!\REG_FILE|Mux6~0_combout  & (\REG_FILE|r5|data_out [9])))) # (!\MUX_SR1|OUT[0]~0_combout  & (((\REG_FILE|Mux6~0_combout ))))

	.dataa(\REG_FILE|r5|data_out [9]),
	.datab(\MUX_SR1|OUT[0]~0_combout ),
	.datac(\REG_FILE|r7|data_out [9]),
	.datad(\REG_FILE|Mux6~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux6~1 .lut_mask = 16'hF388;
defparam \REG_FILE|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N30
cycloneive_lcell_comb \REG_FILE|Mux6~4 (
// Equation(s):
// \REG_FILE|Mux6~4_combout  = (\MUX_SR1|OUT[2]~2_combout  & ((\REG_FILE|Mux6~1_combout ))) # (!\MUX_SR1|OUT[2]~2_combout  & (\REG_FILE|Mux6~3_combout ))

	.dataa(\MUX_SR1|OUT[2]~2_combout ),
	.datab(\REG_FILE|Mux6~3_combout ),
	.datac(\REG_FILE|Mux6~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_FILE|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux6~4 .lut_mask = 16'hE4E4;
defparam \REG_FILE|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \Data[7]~input (
	.i(Data[7]),
	.ibar(gnd),
	.o(\Data[7]~input_o ));
// synopsys translate_off
defparam \Data[7]~input .bus_hold = "false";
defparam \Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y20_N7
dffeas \tr0|b[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[7] .is_wysiwyg = "true";
defparam \tr0|b[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N6
cycloneive_lcell_comb \REG_MDR|data_out~19 (
// Equation(s):
// \REG_MDR|data_out~19_combout  = (\REG_MDR|data_out~38_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[7]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [7])))))

	.dataa(\S[7]~input_o ),
	.datab(\REG_MDR|data_out~38_combout ),
	.datac(\tr0|b [7]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~19 .lut_mask = 16'h88C0;
defparam \REG_MDR|data_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N16
cycloneive_lcell_comb \REG_MDR|data_out~20 (
// Equation(s):
// \REG_MDR|data_out~20_combout  = (\REG_MDR|data_out~19_combout ) # ((\BUS_Main|Mux7~3_combout  & (!\state_controller|WideOr19~0_combout  & \Reset~input_o )))

	.dataa(\BUS_Main|Mux7~3_combout ),
	.datab(\REG_MDR|data_out~19_combout ),
	.datac(\state_controller|WideOr19~0_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~20 .lut_mask = 16'hCECC;
defparam \REG_MDR|data_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N17
dffeas \REG_MDR|data_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MDR|data_out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MDR|data_out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MDR|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MDR|data_out[7] .is_wysiwyg = "true";
defparam \REG_MDR|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N8
cycloneive_lcell_comb \REG_FILE|r6|data_out[7]~feeder (
// Equation(s):
// \REG_FILE|r6|data_out[7]~feeder_combout  = \REG_IR|data_out~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_IR|data_out~8_combout ),
	.cin(gnd),
	.combout(\REG_FILE|r6|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r6|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \REG_FILE|r6|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N9
dffeas \REG_FILE|r6|data_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_FILE|r6|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r6|data_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r6|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r6|data_out[7] .is_wysiwyg = "true";
defparam \REG_FILE|r6|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y25_N1
dffeas \REG_FILE|r4|data_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r4|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r4|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r4|data_out[7] .is_wysiwyg = "true";
defparam \REG_FILE|r4|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N0
cycloneive_lcell_comb \MUX_SR2|OUT[7]~56 (
// Equation(s):
// \MUX_SR2|OUT[7]~56_combout  = (\REG_IR|data_out [0] & (((\REG_IR|data_out [1])))) # (!\REG_IR|data_out [0] & ((\REG_IR|data_out [1] & (\REG_FILE|r6|data_out [7])) # (!\REG_IR|data_out [1] & ((\REG_FILE|r4|data_out [7])))))

	.dataa(\REG_FILE|r6|data_out [7]),
	.datab(\REG_IR|data_out [0]),
	.datac(\REG_FILE|r4|data_out [7]),
	.datad(\REG_IR|data_out [1]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[7]~56 .lut_mask = 16'hEE30;
defparam \MUX_SR2|OUT[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N1
dffeas \REG_FILE|r7|data_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r7|data_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r7|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r7|data_out[7] .is_wysiwyg = "true";
defparam \REG_FILE|r7|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N30
cycloneive_lcell_comb \MUX_SR2|OUT[7]~57 (
// Equation(s):
// \MUX_SR2|OUT[7]~57_combout  = (\REG_IR|data_out [0] & ((\MUX_SR2|OUT[7]~56_combout  & ((\REG_FILE|r7|data_out [7]))) # (!\MUX_SR2|OUT[7]~56_combout  & (\REG_FILE|r5|data_out [7])))) # (!\REG_IR|data_out [0] & (\MUX_SR2|OUT[7]~56_combout ))

	.dataa(\REG_IR|data_out [0]),
	.datab(\MUX_SR2|OUT[7]~56_combout ),
	.datac(\REG_FILE|r5|data_out [7]),
	.datad(\REG_FILE|r7|data_out [7]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[7]~57 .lut_mask = 16'hEC64;
defparam \MUX_SR2|OUT[7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N21
dffeas \REG_FILE|r1|data_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r1|data_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r1|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r1|data_out[7] .is_wysiwyg = "true";
defparam \REG_FILE|r1|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N15
dffeas \REG_FILE|r0|data_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r0|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r0|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r0|data_out[7] .is_wysiwyg = "true";
defparam \REG_FILE|r0|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N14
cycloneive_lcell_comb \MUX_SR2|OUT[7]~53 (
// Equation(s):
// \MUX_SR2|OUT[7]~53_combout  = (\REG_IR|data_out [1] & (((\REG_IR|data_out [0])))) # (!\REG_IR|data_out [1] & ((\REG_IR|data_out [0] & (\REG_FILE|r1|data_out [7])) # (!\REG_IR|data_out [0] & ((\REG_FILE|r0|data_out [7])))))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_FILE|r1|data_out [7]),
	.datac(\REG_FILE|r0|data_out [7]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[7]~53 .lut_mask = 16'hEE50;
defparam \MUX_SR2|OUT[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y22_N21
dffeas \REG_FILE|r3|data_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_IR|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r3|data_out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r3|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r3|data_out[7] .is_wysiwyg = "true";
defparam \REG_FILE|r3|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y26_N1
dffeas \REG_FILE|r2|data_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r2|data_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r2|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r2|data_out[7] .is_wysiwyg = "true";
defparam \REG_FILE|r2|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N0
cycloneive_lcell_comb \MUX_SR2|OUT[7]~54 (
// Equation(s):
// \MUX_SR2|OUT[7]~54_combout  = (\MUX_SR2|OUT[7]~53_combout  & ((\REG_FILE|r3|data_out [7]) # ((!\REG_IR|data_out [1])))) # (!\MUX_SR2|OUT[7]~53_combout  & (((\REG_FILE|r2|data_out [7] & \REG_IR|data_out [1]))))

	.dataa(\MUX_SR2|OUT[7]~53_combout ),
	.datab(\REG_FILE|r3|data_out [7]),
	.datac(\REG_FILE|r2|data_out [7]),
	.datad(\REG_IR|data_out [1]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[7]~54_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[7]~54 .lut_mask = 16'hD8AA;
defparam \MUX_SR2|OUT[7]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N2
cycloneive_lcell_comb \MUX_SR2|OUT[7]~55 (
// Equation(s):
// \MUX_SR2|OUT[7]~55_combout  = (\state_controller|Selector24~1_combout  & (\REG_IR|data_out [4])) # (!\state_controller|Selector24~1_combout  & (((\MUX_SR2|OUT[7]~54_combout  & !\REG_IR|data_out [2]))))

	.dataa(\REG_IR|data_out [4]),
	.datab(\MUX_SR2|OUT[7]~54_combout ),
	.datac(\state_controller|Selector24~1_combout ),
	.datad(\REG_IR|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[7]~55 .lut_mask = 16'hA0AC;
defparam \MUX_SR2|OUT[7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N12
cycloneive_lcell_comb \MUX_SR2|OUT[7]~58 (
// Equation(s):
// \MUX_SR2|OUT[7]~58_combout  = (\MUX_SR2|OUT[7]~55_combout ) # ((\MUX_SR2|OUT[7]~57_combout  & (\REG_IR|data_out [2] & !\state_controller|Selector24~1_combout )))

	.dataa(\MUX_SR2|OUT[7]~57_combout ),
	.datab(\REG_IR|data_out [2]),
	.datac(\state_controller|Selector24~1_combout ),
	.datad(\MUX_SR2|OUT[7]~55_combout ),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[7]~58_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[7]~58 .lut_mask = 16'hFF08;
defparam \MUX_SR2|OUT[7]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N16
cycloneive_lcell_comb \BUS_Main|Mux7~0 (
// Equation(s):
// \BUS_Main|Mux7~0_combout  = (\state_controller|WideOr24~combout  & ((\REG_FILE|Mux8~4_combout  $ (!\state_controller|WideOr23~combout )))) # (!\state_controller|WideOr24~combout  & (\MUX_SR2|OUT[7]~58_combout  & (\REG_FILE|Mux8~4_combout  & 
// !\state_controller|WideOr23~combout )))

	.dataa(\MUX_SR2|OUT[7]~58_combout ),
	.datab(\REG_FILE|Mux8~4_combout ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux7~0 .lut_mask = 16'hC308;
defparam \BUS_Main|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N14
cycloneive_lcell_comb \ALU_MAIN|Add0~14 (
// Equation(s):
// \ALU_MAIN|Add0~14_combout  = (\REG_FILE|Mux8~4_combout  & ((\MUX_SR2|OUT[7]~58_combout  & (\ALU_MAIN|Add0~13  & VCC)) # (!\MUX_SR2|OUT[7]~58_combout  & (!\ALU_MAIN|Add0~13 )))) # (!\REG_FILE|Mux8~4_combout  & ((\MUX_SR2|OUT[7]~58_combout  & 
// (!\ALU_MAIN|Add0~13 )) # (!\MUX_SR2|OUT[7]~58_combout  & ((\ALU_MAIN|Add0~13 ) # (GND)))))
// \ALU_MAIN|Add0~15  = CARRY((\REG_FILE|Mux8~4_combout  & (!\MUX_SR2|OUT[7]~58_combout  & !\ALU_MAIN|Add0~13 )) # (!\REG_FILE|Mux8~4_combout  & ((!\ALU_MAIN|Add0~13 ) # (!\MUX_SR2|OUT[7]~58_combout ))))

	.dataa(\REG_FILE|Mux8~4_combout ),
	.datab(\MUX_SR2|OUT[7]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_MAIN|Add0~13 ),
	.combout(\ALU_MAIN|Add0~14_combout ),
	.cout(\ALU_MAIN|Add0~15 ));
// synopsys translate_off
defparam \ALU_MAIN|Add0~14 .lut_mask = 16'h9617;
defparam \ALU_MAIN|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N18
cycloneive_lcell_comb \BUS_Main|Mux7~1 (
// Equation(s):
// \BUS_Main|Mux7~1_combout  = (\BUS_Main|Mux7~0_combout ) # ((!\state_controller|WideOr24~combout  & (\state_controller|WideOr23~combout  & \ALU_MAIN|Add0~14_combout )))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\BUS_Main|Mux7~0_combout ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\ALU_MAIN|Add0~14_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux7~1 .lut_mask = 16'hDCCC;
defparam \BUS_Main|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N4
cycloneive_lcell_comb \BUS_Main|Mux7~2 (
// Equation(s):
// \BUS_Main|Mux7~2_combout  = (\BUS_Main|Mux4~2_combout  & (((\BUS_Main|Mux4~0_combout )))) # (!\BUS_Main|Mux4~2_combout  & ((\BUS_Main|Mux4~0_combout  & (\REG_MDR|data_out [7])) # (!\BUS_Main|Mux4~0_combout  & ((\BUS_Main|Mux7~1_combout )))))

	.dataa(\REG_MDR|data_out [7]),
	.datab(\BUS_Main|Mux4~2_combout ),
	.datac(\BUS_Main|Mux4~0_combout ),
	.datad(\BUS_Main|Mux7~1_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux7~2 .lut_mask = 16'hE3E0;
defparam \BUS_Main|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N22
cycloneive_lcell_comb \BUS_Main|Mux7~3 (
// Equation(s):
// \BUS_Main|Mux7~3_combout  = (\BUS_Main|Mux4~2_combout  & ((\BUS_Main|Mux7~2_combout  & ((\REG_PC|data_out [7]))) # (!\BUS_Main|Mux7~2_combout  & (\ALU_ADDER|Add0~14_combout )))) # (!\BUS_Main|Mux4~2_combout  & (((\BUS_Main|Mux7~2_combout ))))

	.dataa(\ALU_ADDER|Add0~14_combout ),
	.datab(\BUS_Main|Mux4~2_combout ),
	.datac(\BUS_Main|Mux7~2_combout ),
	.datad(\REG_PC|data_out [7]),
	.cin(gnd),
	.combout(\BUS_Main|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux7~3 .lut_mask = 16'hF838;
defparam \BUS_Main|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N20
cycloneive_lcell_comb \REG_IR|data_out~8 (
// Equation(s):
// \REG_IR|data_out~8_combout  = (\BUS_Main|Mux7~3_combout  & \Reset~input_o )

	.dataa(\BUS_Main|Mux7~3_combout ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_IR|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \REG_IR|data_out~8 .lut_mask = 16'hA0A0;
defparam \REG_IR|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y26_N31
dffeas \REG_FILE|r5|data_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r5|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r5|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r5|data_out[7] .is_wysiwyg = "true";
defparam \REG_FILE|r5|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N18
cycloneive_lcell_comb \REG_FILE|Mux8~0 (
// Equation(s):
// \REG_FILE|Mux8~0_combout  = (\MUX_SR1|OUT[0]~0_combout  & (((\MUX_SR1|OUT[1]~1_combout )))) # (!\MUX_SR1|OUT[0]~0_combout  & ((\MUX_SR1|OUT[1]~1_combout  & ((\REG_FILE|r6|data_out [7]))) # (!\MUX_SR1|OUT[1]~1_combout  & (\REG_FILE|r4|data_out [7]))))

	.dataa(\REG_FILE|r4|data_out [7]),
	.datab(\MUX_SR1|OUT[0]~0_combout ),
	.datac(\REG_FILE|r6|data_out [7]),
	.datad(\MUX_SR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux8~0 .lut_mask = 16'hFC22;
defparam \REG_FILE|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N0
cycloneive_lcell_comb \REG_FILE|Mux8~1 (
// Equation(s):
// \REG_FILE|Mux8~1_combout  = (\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|Mux8~0_combout  & ((\REG_FILE|r7|data_out [7]))) # (!\REG_FILE|Mux8~0_combout  & (\REG_FILE|r5|data_out [7])))) # (!\MUX_SR1|OUT[0]~0_combout  & (((\REG_FILE|Mux8~0_combout ))))

	.dataa(\REG_FILE|r5|data_out [7]),
	.datab(\MUX_SR1|OUT[0]~0_combout ),
	.datac(\REG_FILE|r7|data_out [7]),
	.datad(\REG_FILE|Mux8~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux8~1 .lut_mask = 16'hF388;
defparam \REG_FILE|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N20
cycloneive_lcell_comb \REG_FILE|Mux8~2 (
// Equation(s):
// \REG_FILE|Mux8~2_combout  = (\MUX_SR1|OUT[1]~1_combout  & (((\MUX_SR1|OUT[0]~0_combout )))) # (!\MUX_SR1|OUT[1]~1_combout  & ((\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|r1|data_out [7]))) # (!\MUX_SR1|OUT[0]~0_combout  & (\REG_FILE|r0|data_out [7]))))

	.dataa(\MUX_SR1|OUT[1]~1_combout ),
	.datab(\REG_FILE|r0|data_out [7]),
	.datac(\REG_FILE|r1|data_out [7]),
	.datad(\MUX_SR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux8~2 .lut_mask = 16'hFA44;
defparam \REG_FILE|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N10
cycloneive_lcell_comb \REG_FILE|Mux8~3 (
// Equation(s):
// \REG_FILE|Mux8~3_combout  = (\REG_FILE|Mux8~2_combout  & ((\REG_FILE|r3|data_out [7]) # ((!\MUX_SR1|OUT[1]~1_combout )))) # (!\REG_FILE|Mux8~2_combout  & (((\MUX_SR1|OUT[1]~1_combout  & \REG_FILE|r2|data_out [7]))))

	.dataa(\REG_FILE|Mux8~2_combout ),
	.datab(\REG_FILE|r3|data_out [7]),
	.datac(\MUX_SR1|OUT[1]~1_combout ),
	.datad(\REG_FILE|r2|data_out [7]),
	.cin(gnd),
	.combout(\REG_FILE|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux8~3 .lut_mask = 16'hDA8A;
defparam \REG_FILE|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N20
cycloneive_lcell_comb \REG_FILE|Mux8~4 (
// Equation(s):
// \REG_FILE|Mux8~4_combout  = (\MUX_SR1|OUT[2]~2_combout  & (\REG_FILE|Mux8~1_combout )) # (!\MUX_SR1|OUT[2]~2_combout  & ((\REG_FILE|Mux8~3_combout )))

	.dataa(\MUX_SR1|OUT[2]~2_combout ),
	.datab(gnd),
	.datac(\REG_FILE|Mux8~1_combout ),
	.datad(\REG_FILE|Mux8~3_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux8~4 .lut_mask = 16'hF5A0;
defparam \REG_FILE|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N14
cycloneive_lcell_comb \MUX_ADDR1|OUT[7]~7 (
// Equation(s):
// \MUX_ADDR1|OUT[7]~7_combout  = (\state_controller|State.S_22~q  & (\REG_PC|data_out [7])) # (!\state_controller|State.S_22~q  & ((\state_controller|State.S_21~q  & (\REG_PC|data_out [7])) # (!\state_controller|State.S_21~q  & ((\REG_FILE|Mux8~4_combout 
// )))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\REG_PC|data_out [7]),
	.datac(\state_controller|State.S_21~q ),
	.datad(\REG_FILE|Mux8~4_combout ),
	.cin(gnd),
	.combout(\MUX_ADDR1|OUT[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR1|OUT[7]~7 .lut_mask = 16'hCDC8;
defparam \MUX_ADDR1|OUT[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N11
dffeas \REG_IR|data_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_IR|data_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_IR|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IR|data_out[7] .is_wysiwyg = "true";
defparam \REG_IR|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N26
cycloneive_lcell_comb \MUX_ADDR2|Mux8~0 (
// Equation(s):
// \MUX_ADDR2|Mux8~0_combout  = (\REG_MAR|data_out[7]~0_combout  & (\REG_IR|data_out [7])) # (!\REG_MAR|data_out[7]~0_combout  & (((\REG_IR|data_out [5] & !\state_controller|State.S_22~q ))))

	.dataa(\REG_IR|data_out [7]),
	.datab(\REG_IR|data_out [5]),
	.datac(\REG_MAR|data_out[7]~0_combout ),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\MUX_ADDR2|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR2|Mux8~0 .lut_mask = 16'hA0AC;
defparam \MUX_ADDR2|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N14
cycloneive_lcell_comb \ALU_ADDER|Add0~14 (
// Equation(s):
// \ALU_ADDER|Add0~14_combout  = (\MUX_ADDR1|OUT[7]~7_combout  & ((\MUX_ADDR2|Mux8~0_combout  & (\ALU_ADDER|Add0~13  & VCC)) # (!\MUX_ADDR2|Mux8~0_combout  & (!\ALU_ADDER|Add0~13 )))) # (!\MUX_ADDR1|OUT[7]~7_combout  & ((\MUX_ADDR2|Mux8~0_combout  & 
// (!\ALU_ADDER|Add0~13 )) # (!\MUX_ADDR2|Mux8~0_combout  & ((\ALU_ADDER|Add0~13 ) # (GND)))))
// \ALU_ADDER|Add0~15  = CARRY((\MUX_ADDR1|OUT[7]~7_combout  & (!\MUX_ADDR2|Mux8~0_combout  & !\ALU_ADDER|Add0~13 )) # (!\MUX_ADDR1|OUT[7]~7_combout  & ((!\ALU_ADDER|Add0~13 ) # (!\MUX_ADDR2|Mux8~0_combout ))))

	.dataa(\MUX_ADDR1|OUT[7]~7_combout ),
	.datab(\MUX_ADDR2|Mux8~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_ADDER|Add0~13 ),
	.combout(\ALU_ADDER|Add0~14_combout ),
	.cout(\ALU_ADDER|Add0~15 ));
// synopsys translate_off
defparam \ALU_ADDER|Add0~14 .lut_mask = 16'h9617;
defparam \ALU_ADDER|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N14
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~36 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~36_combout  = (\REG_PC|data_out [7] & (!\ALU_PC_INCREMENT|Add0~33 )) # (!\REG_PC|data_out [7] & ((\ALU_PC_INCREMENT|Add0~33 ) # (GND)))
// \ALU_PC_INCREMENT|Add0~37  = CARRY((!\ALU_PC_INCREMENT|Add0~33 ) # (!\REG_PC|data_out [7]))

	.dataa(\REG_PC|data_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_PC_INCREMENT|Add0~33 ),
	.combout(\ALU_PC_INCREMENT|Add0~36_combout ),
	.cout(\ALU_PC_INCREMENT|Add0~37 ));
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~36 .lut_mask = 16'h5A5F;
defparam \ALU_PC_INCREMENT|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N10
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~38 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~38_combout  = (\state_controller|State.S_18~q  & (((\ALU_PC_INCREMENT|Add0~36_combout )))) # (!\state_controller|State.S_18~q  & (\state_controller|ADDR1_Mux_Select~0_combout  & (\BUS_Main|Mux7~3_combout )))

	.dataa(\state_controller|State.S_18~q ),
	.datab(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datac(\BUS_Main|Mux7~3_combout ),
	.datad(\ALU_PC_INCREMENT|Add0~36_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~38 .lut_mask = 16'hEA40;
defparam \ALU_PC_INCREMENT|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N8
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~39 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~39_combout  = (\ALU_PC_INCREMENT|Add0~38_combout ) # ((!\state_controller|State.S_18~q  & (!\state_controller|ADDR1_Mux_Select~0_combout  & \ALU_ADDER|Add0~14_combout )))

	.dataa(\state_controller|State.S_18~q ),
	.datab(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datac(\ALU_ADDER|Add0~14_combout ),
	.datad(\ALU_PC_INCREMENT|Add0~38_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~39 .lut_mask = 16'hFF10;
defparam \ALU_PC_INCREMENT|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y22_N9
dffeas \REG_PC|data_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ALU_PC_INCREMENT|Add0~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_PC|data_out[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_PC|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_PC|data_out[7] .is_wysiwyg = "true";
defparam \REG_PC|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N16
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~40 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~40_combout  = (\REG_PC|data_out [8] & (\ALU_PC_INCREMENT|Add0~37  $ (GND))) # (!\REG_PC|data_out [8] & (!\ALU_PC_INCREMENT|Add0~37  & VCC))
// \ALU_PC_INCREMENT|Add0~41  = CARRY((\REG_PC|data_out [8] & !\ALU_PC_INCREMENT|Add0~37 ))

	.dataa(gnd),
	.datab(\REG_PC|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_PC_INCREMENT|Add0~37 ),
	.combout(\ALU_PC_INCREMENT|Add0~40_combout ),
	.cout(\ALU_PC_INCREMENT|Add0~41 ));
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~40 .lut_mask = 16'hC30C;
defparam \ALU_PC_INCREMENT|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N12
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~42 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~42_combout  = (\state_controller|State.S_18~q  & (((\ALU_PC_INCREMENT|Add0~40_combout )))) # (!\state_controller|State.S_18~q  & (\BUS_Main|Mux8~3_combout  & (\state_controller|ADDR1_Mux_Select~0_combout )))

	.dataa(\state_controller|State.S_18~q ),
	.datab(\BUS_Main|Mux8~3_combout ),
	.datac(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datad(\ALU_PC_INCREMENT|Add0~40_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~42 .lut_mask = 16'hEA40;
defparam \ALU_PC_INCREMENT|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N2
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~43 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~43_combout  = (\ALU_PC_INCREMENT|Add0~42_combout ) # ((!\state_controller|State.S_18~q  & (\ALU_ADDER|Add0~16_combout  & !\state_controller|ADDR1_Mux_Select~0_combout )))

	.dataa(\state_controller|State.S_18~q ),
	.datab(\ALU_ADDER|Add0~16_combout ),
	.datac(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datad(\ALU_PC_INCREMENT|Add0~42_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~43 .lut_mask = 16'hFF04;
defparam \ALU_PC_INCREMENT|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y22_N3
dffeas \REG_PC|data_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ALU_PC_INCREMENT|Add0~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_PC|data_out[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_PC|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_PC|data_out[8] .is_wysiwyg = "true";
defparam \REG_PC|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N18
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~44 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~44_combout  = (\REG_PC|data_out [9] & (!\ALU_PC_INCREMENT|Add0~41 )) # (!\REG_PC|data_out [9] & ((\ALU_PC_INCREMENT|Add0~41 ) # (GND)))
// \ALU_PC_INCREMENT|Add0~45  = CARRY((!\ALU_PC_INCREMENT|Add0~41 ) # (!\REG_PC|data_out [9]))

	.dataa(\REG_PC|data_out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_PC_INCREMENT|Add0~41 ),
	.combout(\ALU_PC_INCREMENT|Add0~44_combout ),
	.cout(\ALU_PC_INCREMENT|Add0~45 ));
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~44 .lut_mask = 16'h5A5F;
defparam \ALU_PC_INCREMENT|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N24
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~46 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~46_combout  = (\state_controller|State.S_18~q  & (((\ALU_PC_INCREMENT|Add0~44_combout )))) # (!\state_controller|State.S_18~q  & (\BUS_Main|Mux9~3_combout  & (\state_controller|ADDR1_Mux_Select~0_combout )))

	.dataa(\BUS_Main|Mux9~3_combout ),
	.datab(\state_controller|State.S_18~q ),
	.datac(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datad(\ALU_PC_INCREMENT|Add0~44_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~46 .lut_mask = 16'hEC20;
defparam \ALU_PC_INCREMENT|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N16
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~47 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~47_combout  = (\ALU_PC_INCREMENT|Add0~46_combout ) # ((\ALU_ADDER|Add0~18_combout  & (!\state_controller|State.S_18~q  & !\state_controller|ADDR1_Mux_Select~0_combout )))

	.dataa(\ALU_ADDER|Add0~18_combout ),
	.datab(\state_controller|State.S_18~q ),
	.datac(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datad(\ALU_PC_INCREMENT|Add0~46_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~47 .lut_mask = 16'hFF02;
defparam \ALU_PC_INCREMENT|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N17
dffeas \REG_PC|data_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ALU_PC_INCREMENT|Add0~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_PC|data_out[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_PC|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_PC|data_out[9] .is_wysiwyg = "true";
defparam \REG_PC|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N8
cycloneive_lcell_comb \MUX_ADDR1|OUT[9]~9 (
// Equation(s):
// \MUX_ADDR1|OUT[9]~9_combout  = (\state_controller|State.S_22~q  & (((\REG_PC|data_out [9])))) # (!\state_controller|State.S_22~q  & ((\state_controller|State.S_21~q  & ((\REG_PC|data_out [9]))) # (!\state_controller|State.S_21~q  & 
// (\REG_FILE|Mux6~4_combout ))))

	.dataa(\REG_FILE|Mux6~4_combout ),
	.datab(\state_controller|State.S_22~q ),
	.datac(\state_controller|State.S_21~q ),
	.datad(\REG_PC|data_out [9]),
	.cin(gnd),
	.combout(\MUX_ADDR1|OUT[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR1|OUT[9]~9 .lut_mask = 16'hFE02;
defparam \MUX_ADDR1|OUT[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N19
dffeas \REG_FILE|r0|data_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r0|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r0|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r0|data_out[8] .is_wysiwyg = "true";
defparam \REG_FILE|r0|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N17
dffeas \REG_FILE|r1|data_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r1|data_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r1|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r1|data_out[8] .is_wysiwyg = "true";
defparam \REG_FILE|r1|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N16
cycloneive_lcell_comb \REG_FILE|Mux7~2 (
// Equation(s):
// \REG_FILE|Mux7~2_combout  = (\MUX_SR1|OUT[0]~0_combout  & (((\REG_FILE|r1|data_out [8]) # (\MUX_SR1|OUT[1]~1_combout )))) # (!\MUX_SR1|OUT[0]~0_combout  & (\REG_FILE|r0|data_out [8] & ((!\MUX_SR1|OUT[1]~1_combout ))))

	.dataa(\REG_FILE|r0|data_out [8]),
	.datab(\MUX_SR1|OUT[0]~0_combout ),
	.datac(\REG_FILE|r1|data_out [8]),
	.datad(\MUX_SR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux7~2 .lut_mask = 16'hCCE2;
defparam \REG_FILE|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N1
dffeas \REG_FILE|r3|data_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_IR|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r3|data_out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r3|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r3|data_out[8] .is_wysiwyg = "true";
defparam \REG_FILE|r3|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N15
dffeas \REG_FILE|r2|data_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r2|data_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r2|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r2|data_out[8] .is_wysiwyg = "true";
defparam \REG_FILE|r2|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N28
cycloneive_lcell_comb \REG_FILE|Mux7~3 (
// Equation(s):
// \REG_FILE|Mux7~3_combout  = (\MUX_SR1|OUT[1]~1_combout  & ((\REG_FILE|Mux7~2_combout  & (\REG_FILE|r3|data_out [8])) # (!\REG_FILE|Mux7~2_combout  & ((\REG_FILE|r2|data_out [8]))))) # (!\MUX_SR1|OUT[1]~1_combout  & (\REG_FILE|Mux7~2_combout ))

	.dataa(\MUX_SR1|OUT[1]~1_combout ),
	.datab(\REG_FILE|Mux7~2_combout ),
	.datac(\REG_FILE|r3|data_out [8]),
	.datad(\REG_FILE|r2|data_out [8]),
	.cin(gnd),
	.combout(\REG_FILE|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux7~3 .lut_mask = 16'hE6C4;
defparam \REG_FILE|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N21
dffeas \REG_FILE|r7|data_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r7|data_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r7|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r7|data_out[8] .is_wysiwyg = "true";
defparam \REG_FILE|r7|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y24_N1
dffeas \REG_FILE|r5|data_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r5|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r5|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r5|data_out[8] .is_wysiwyg = "true";
defparam \REG_FILE|r5|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y25_N9
dffeas \REG_FILE|r6|data_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r6|data_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r6|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r6|data_out[8] .is_wysiwyg = "true";
defparam \REG_FILE|r6|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y25_N3
dffeas \REG_FILE|r4|data_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r4|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r4|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r4|data_out[8] .is_wysiwyg = "true";
defparam \REG_FILE|r4|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N8
cycloneive_lcell_comb \REG_FILE|Mux7~0 (
// Equation(s):
// \REG_FILE|Mux7~0_combout  = (\MUX_SR1|OUT[1]~1_combout  & ((\MUX_SR1|OUT[0]~0_combout ) # ((\REG_FILE|r6|data_out [8])))) # (!\MUX_SR1|OUT[1]~1_combout  & (!\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|r4|data_out [8]))))

	.dataa(\MUX_SR1|OUT[1]~1_combout ),
	.datab(\MUX_SR1|OUT[0]~0_combout ),
	.datac(\REG_FILE|r6|data_out [8]),
	.datad(\REG_FILE|r4|data_out [8]),
	.cin(gnd),
	.combout(\REG_FILE|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux7~0 .lut_mask = 16'hB9A8;
defparam \REG_FILE|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N0
cycloneive_lcell_comb \REG_FILE|Mux7~1 (
// Equation(s):
// \REG_FILE|Mux7~1_combout  = (\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|Mux7~0_combout  & (\REG_FILE|r7|data_out [8])) # (!\REG_FILE|Mux7~0_combout  & ((\REG_FILE|r5|data_out [8]))))) # (!\MUX_SR1|OUT[0]~0_combout  & (((\REG_FILE|Mux7~0_combout ))))

	.dataa(\MUX_SR1|OUT[0]~0_combout ),
	.datab(\REG_FILE|r7|data_out [8]),
	.datac(\REG_FILE|r5|data_out [8]),
	.datad(\REG_FILE|Mux7~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux7~1 .lut_mask = 16'hDDA0;
defparam \REG_FILE|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N26
cycloneive_lcell_comb \REG_FILE|Mux7~4 (
// Equation(s):
// \REG_FILE|Mux7~4_combout  = (\MUX_SR1|OUT[2]~2_combout  & ((\REG_FILE|Mux7~1_combout ))) # (!\MUX_SR1|OUT[2]~2_combout  & (\REG_FILE|Mux7~3_combout ))

	.dataa(gnd),
	.datab(\REG_FILE|Mux7~3_combout ),
	.datac(\MUX_SR1|OUT[2]~2_combout ),
	.datad(\REG_FILE|Mux7~1_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux7~4 .lut_mask = 16'hFC0C;
defparam \REG_FILE|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N0
cycloneive_lcell_comb \MUX_ADDR1|OUT[8]~8 (
// Equation(s):
// \MUX_ADDR1|OUT[8]~8_combout  = (\state_controller|State.S_22~q  & (((\REG_PC|data_out [8])))) # (!\state_controller|State.S_22~q  & ((\state_controller|State.S_21~q  & ((\REG_PC|data_out [8]))) # (!\state_controller|State.S_21~q  & 
// (\REG_FILE|Mux7~4_combout ))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\state_controller|State.S_21~q ),
	.datac(\REG_FILE|Mux7~4_combout ),
	.datad(\REG_PC|data_out [8]),
	.cin(gnd),
	.combout(\MUX_ADDR1|OUT[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR1|OUT[8]~8 .lut_mask = 16'hFE10;
defparam \MUX_ADDR1|OUT[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N16
cycloneive_lcell_comb \ALU_ADDER|Add0~16 (
// Equation(s):
// \ALU_ADDER|Add0~16_combout  = ((\MUX_ADDR2|Mux7~0_combout  $ (\MUX_ADDR1|OUT[8]~8_combout  $ (!\ALU_ADDER|Add0~15 )))) # (GND)
// \ALU_ADDER|Add0~17  = CARRY((\MUX_ADDR2|Mux7~0_combout  & ((\MUX_ADDR1|OUT[8]~8_combout ) # (!\ALU_ADDER|Add0~15 ))) # (!\MUX_ADDR2|Mux7~0_combout  & (\MUX_ADDR1|OUT[8]~8_combout  & !\ALU_ADDER|Add0~15 )))

	.dataa(\MUX_ADDR2|Mux7~0_combout ),
	.datab(\MUX_ADDR1|OUT[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_ADDER|Add0~15 ),
	.combout(\ALU_ADDER|Add0~16_combout ),
	.cout(\ALU_ADDER|Add0~17 ));
// synopsys translate_off
defparam \ALU_ADDER|Add0~16 .lut_mask = 16'h698E;
defparam \ALU_ADDER|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N18
cycloneive_lcell_comb \ALU_ADDER|Add0~18 (
// Equation(s):
// \ALU_ADDER|Add0~18_combout  = (\MUX_ADDR2|Mux6~1_combout  & ((\MUX_ADDR1|OUT[9]~9_combout  & (\ALU_ADDER|Add0~17  & VCC)) # (!\MUX_ADDR1|OUT[9]~9_combout  & (!\ALU_ADDER|Add0~17 )))) # (!\MUX_ADDR2|Mux6~1_combout  & ((\MUX_ADDR1|OUT[9]~9_combout  & 
// (!\ALU_ADDER|Add0~17 )) # (!\MUX_ADDR1|OUT[9]~9_combout  & ((\ALU_ADDER|Add0~17 ) # (GND)))))
// \ALU_ADDER|Add0~19  = CARRY((\MUX_ADDR2|Mux6~1_combout  & (!\MUX_ADDR1|OUT[9]~9_combout  & !\ALU_ADDER|Add0~17 )) # (!\MUX_ADDR2|Mux6~1_combout  & ((!\ALU_ADDER|Add0~17 ) # (!\MUX_ADDR1|OUT[9]~9_combout ))))

	.dataa(\MUX_ADDR2|Mux6~1_combout ),
	.datab(\MUX_ADDR1|OUT[9]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_ADDER|Add0~17 ),
	.combout(\ALU_ADDER|Add0~18_combout ),
	.cout(\ALU_ADDER|Add0~19 ));
// synopsys translate_off
defparam \ALU_ADDER|Add0~18 .lut_mask = 16'h9617;
defparam \ALU_ADDER|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N20
cycloneive_lcell_comb \ALU_ADDER|Add0~20 (
// Equation(s):
// \ALU_ADDER|Add0~20_combout  = ((\MUX_ADDR1|OUT[10]~10_combout  $ (\MUX_ADDR2|Mux0~1_combout  $ (!\ALU_ADDER|Add0~19 )))) # (GND)
// \ALU_ADDER|Add0~21  = CARRY((\MUX_ADDR1|OUT[10]~10_combout  & ((\MUX_ADDR2|Mux0~1_combout ) # (!\ALU_ADDER|Add0~19 ))) # (!\MUX_ADDR1|OUT[10]~10_combout  & (\MUX_ADDR2|Mux0~1_combout  & !\ALU_ADDER|Add0~19 )))

	.dataa(\MUX_ADDR1|OUT[10]~10_combout ),
	.datab(\MUX_ADDR2|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_ADDER|Add0~19 ),
	.combout(\ALU_ADDER|Add0~20_combout ),
	.cout(\ALU_ADDER|Add0~21 ));
// synopsys translate_off
defparam \ALU_ADDER|Add0~20 .lut_mask = 16'h698E;
defparam \ALU_ADDER|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N20
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~48 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~48_combout  = (\REG_PC|data_out [10] & (\ALU_PC_INCREMENT|Add0~45  $ (GND))) # (!\REG_PC|data_out [10] & (!\ALU_PC_INCREMENT|Add0~45  & VCC))
// \ALU_PC_INCREMENT|Add0~49  = CARRY((\REG_PC|data_out [10] & !\ALU_PC_INCREMENT|Add0~45 ))

	.dataa(\REG_PC|data_out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_PC_INCREMENT|Add0~45 ),
	.combout(\ALU_PC_INCREMENT|Add0~48_combout ),
	.cout(\ALU_PC_INCREMENT|Add0~49 ));
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~48 .lut_mask = 16'hA50A;
defparam \ALU_PC_INCREMENT|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N18
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~50 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~50_combout  = (\state_controller|State.S_18~q  & (\ALU_PC_INCREMENT|Add0~48_combout )) # (!\state_controller|State.S_18~q  & (((\state_controller|ADDR1_Mux_Select~0_combout  & \BUS_Main|Mux10~3_combout ))))

	.dataa(\ALU_PC_INCREMENT|Add0~48_combout ),
	.datab(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datac(\BUS_Main|Mux10~3_combout ),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~50 .lut_mask = 16'hAAC0;
defparam \ALU_PC_INCREMENT|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N2
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~51 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~51_combout  = (\ALU_PC_INCREMENT|Add0~50_combout ) # ((\ALU_ADDER|Add0~20_combout  & (!\state_controller|State.S_18~q  & !\state_controller|ADDR1_Mux_Select~0_combout )))

	.dataa(\ALU_ADDER|Add0~20_combout ),
	.datab(\state_controller|State.S_18~q ),
	.datac(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datad(\ALU_PC_INCREMENT|Add0~50_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~51 .lut_mask = 16'hFF02;
defparam \ALU_PC_INCREMENT|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N3
dffeas \REG_PC|data_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ALU_PC_INCREMENT|Add0~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_PC|data_out[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_PC|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_PC|data_out[10] .is_wysiwyg = "true";
defparam \REG_PC|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N22
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~52 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~52_combout  = (\REG_PC|data_out [11] & (!\ALU_PC_INCREMENT|Add0~49 )) # (!\REG_PC|data_out [11] & ((\ALU_PC_INCREMENT|Add0~49 ) # (GND)))
// \ALU_PC_INCREMENT|Add0~53  = CARRY((!\ALU_PC_INCREMENT|Add0~49 ) # (!\REG_PC|data_out [11]))

	.dataa(gnd),
	.datab(\REG_PC|data_out [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_PC_INCREMENT|Add0~49 ),
	.combout(\ALU_PC_INCREMENT|Add0~52_combout ),
	.cout(\ALU_PC_INCREMENT|Add0~53 ));
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~52 .lut_mask = 16'h3C3F;
defparam \ALU_PC_INCREMENT|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N20
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~54 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~54_combout  = (\state_controller|State.S_18~q  & (\ALU_PC_INCREMENT|Add0~52_combout )) # (!\state_controller|State.S_18~q  & (((\state_controller|ADDR1_Mux_Select~0_combout  & \BUS_Main|Mux11~3_combout ))))

	.dataa(\ALU_PC_INCREMENT|Add0~52_combout ),
	.datab(\state_controller|State.S_18~q ),
	.datac(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datad(\BUS_Main|Mux11~3_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~54 .lut_mask = 16'hB888;
defparam \ALU_PC_INCREMENT|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N4
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~55 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~55_combout  = (\ALU_PC_INCREMENT|Add0~54_combout ) # ((!\state_controller|State.S_18~q  & (!\state_controller|ADDR1_Mux_Select~0_combout  & \ALU_ADDER|Add0~22_combout )))

	.dataa(\ALU_PC_INCREMENT|Add0~54_combout ),
	.datab(\state_controller|State.S_18~q ),
	.datac(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datad(\ALU_ADDER|Add0~22_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~55 .lut_mask = 16'hABAA;
defparam \ALU_PC_INCREMENT|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N5
dffeas \REG_PC|data_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ALU_PC_INCREMENT|Add0~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_PC|data_out[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_PC|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_PC|data_out[11] .is_wysiwyg = "true";
defparam \REG_PC|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N2
cycloneive_lcell_comb \MUX_ADDR1|OUT[11]~11 (
// Equation(s):
// \MUX_ADDR1|OUT[11]~11_combout  = (\state_controller|State.S_21~q  & (((\REG_PC|data_out [11])))) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & ((\REG_PC|data_out [11]))) # (!\state_controller|State.S_22~q  & 
// (\REG_FILE|Mux4~4_combout ))))

	.dataa(\state_controller|State.S_21~q ),
	.datab(\REG_FILE|Mux4~4_combout ),
	.datac(\state_controller|State.S_22~q ),
	.datad(\REG_PC|data_out [11]),
	.cin(gnd),
	.combout(\MUX_ADDR1|OUT[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR1|OUT[11]~11 .lut_mask = 16'hFE04;
defparam \MUX_ADDR1|OUT[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N22
cycloneive_lcell_comb \ALU_ADDER|Add0~22 (
// Equation(s):
// \ALU_ADDER|Add0~22_combout  = (\MUX_ADDR1|OUT[11]~11_combout  & ((\MUX_ADDR2|Mux0~1_combout  & (\ALU_ADDER|Add0~21  & VCC)) # (!\MUX_ADDR2|Mux0~1_combout  & (!\ALU_ADDER|Add0~21 )))) # (!\MUX_ADDR1|OUT[11]~11_combout  & ((\MUX_ADDR2|Mux0~1_combout  & 
// (!\ALU_ADDER|Add0~21 )) # (!\MUX_ADDR2|Mux0~1_combout  & ((\ALU_ADDER|Add0~21 ) # (GND)))))
// \ALU_ADDER|Add0~23  = CARRY((\MUX_ADDR1|OUT[11]~11_combout  & (!\MUX_ADDR2|Mux0~1_combout  & !\ALU_ADDER|Add0~21 )) # (!\MUX_ADDR1|OUT[11]~11_combout  & ((!\ALU_ADDER|Add0~21 ) # (!\MUX_ADDR2|Mux0~1_combout ))))

	.dataa(\MUX_ADDR1|OUT[11]~11_combout ),
	.datab(\MUX_ADDR2|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_ADDER|Add0~21 ),
	.combout(\ALU_ADDER|Add0~22_combout ),
	.cout(\ALU_ADDER|Add0~23 ));
// synopsys translate_off
defparam \ALU_ADDER|Add0~22 .lut_mask = 16'h9617;
defparam \ALU_ADDER|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \S[11]~input (
	.i(S[11]),
	.ibar(gnd),
	.o(\S[11]~input_o ));
// synopsys translate_off
defparam \S[11]~input .bus_hold = "false";
defparam \S[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \Data[11]~input (
	.i(Data[11]),
	.ibar(gnd),
	.o(\Data[11]~input_o ));
// synopsys translate_off
defparam \Data[11]~input .bus_hold = "false";
defparam \Data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y20_N15
dffeas \tr0|b[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[11] .is_wysiwyg = "true";
defparam \tr0|b[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N14
cycloneive_lcell_comb \REG_MDR|data_out~27 (
// Equation(s):
// \REG_MDR|data_out~27_combout  = (\REG_MDR|data_out~38_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[11]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [11])))))

	.dataa(\S[11]~input_o ),
	.datab(\REG_MDR|data_out~38_combout ),
	.datac(\tr0|b [11]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~27 .lut_mask = 16'h88C0;
defparam \REG_MDR|data_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N8
cycloneive_lcell_comb \REG_MDR|data_out~28 (
// Equation(s):
// \REG_MDR|data_out~28_combout  = (\REG_MDR|data_out~27_combout ) # ((!\state_controller|WideOr19~0_combout  & (\BUS_Main|Mux11~3_combout  & \Reset~input_o )))

	.dataa(\state_controller|WideOr19~0_combout ),
	.datab(\REG_MDR|data_out~27_combout ),
	.datac(\BUS_Main|Mux11~3_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~28 .lut_mask = 16'hDCCC;
defparam \REG_MDR|data_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N9
dffeas \REG_MDR|data_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MDR|data_out~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MDR|data_out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MDR|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MDR|data_out[11] .is_wysiwyg = "true";
defparam \REG_MDR|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N26
cycloneive_lcell_comb \MUX_SR2|OUT[11]~76 (
// Equation(s):
// \MUX_SR2|OUT[11]~76_combout  = (\REG_IR|data_out [1] & ((\REG_FILE|r6|data_out [11]) # ((\REG_IR|data_out [0])))) # (!\REG_IR|data_out [1] & (((\REG_FILE|r4|data_out [11] & !\REG_IR|data_out [0]))))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_FILE|r6|data_out [11]),
	.datac(\REG_FILE|r4|data_out [11]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[11]~76_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[11]~76 .lut_mask = 16'hAAD8;
defparam \MUX_SR2|OUT[11]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N22
cycloneive_lcell_comb \MUX_SR2|OUT[11]~77 (
// Equation(s):
// \MUX_SR2|OUT[11]~77_combout  = (\MUX_SR2|OUT[11]~76_combout  & ((\REG_FILE|r7|data_out [11]) # ((!\REG_IR|data_out [0])))) # (!\MUX_SR2|OUT[11]~76_combout  & (((\REG_FILE|r5|data_out [11] & \REG_IR|data_out [0]))))

	.dataa(\MUX_SR2|OUT[11]~76_combout ),
	.datab(\REG_FILE|r7|data_out [11]),
	.datac(\REG_FILE|r5|data_out [11]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[11]~77_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[11]~77 .lut_mask = 16'hD8AA;
defparam \MUX_SR2|OUT[11]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N14
cycloneive_lcell_comb \MUX_SR2|OUT[11]~78 (
// Equation(s):
// \MUX_SR2|OUT[11]~78_combout  = (\REG_IR|data_out [1] & (((\REG_IR|data_out [0])))) # (!\REG_IR|data_out [1] & ((\REG_IR|data_out [0] & (\REG_FILE|r1|data_out [11])) # (!\REG_IR|data_out [0] & ((\REG_FILE|r0|data_out [11])))))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_FILE|r1|data_out [11]),
	.datac(\REG_FILE|r0|data_out [11]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[11]~78_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[11]~78 .lut_mask = 16'hEE50;
defparam \MUX_SR2|OUT[11]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N18
cycloneive_lcell_comb \MUX_SR2|OUT[11]~79 (
// Equation(s):
// \MUX_SR2|OUT[11]~79_combout  = (\MUX_SR2|OUT[11]~78_combout  & (((\REG_FILE|r3|data_out [11])) # (!\REG_IR|data_out [1]))) # (!\MUX_SR2|OUT[11]~78_combout  & (\REG_IR|data_out [1] & (\REG_FILE|r2|data_out [11])))

	.dataa(\MUX_SR2|OUT[11]~78_combout ),
	.datab(\REG_IR|data_out [1]),
	.datac(\REG_FILE|r2|data_out [11]),
	.datad(\REG_FILE|r3|data_out [11]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[11]~79_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[11]~79 .lut_mask = 16'hEA62;
defparam \MUX_SR2|OUT[11]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N24
cycloneive_lcell_comb \MUX_SR2|OUT[11]~80 (
// Equation(s):
// \MUX_SR2|OUT[11]~80_combout  = (!\state_controller|Selector24~1_combout  & ((\REG_IR|data_out [2] & (\MUX_SR2|OUT[11]~77_combout )) # (!\REG_IR|data_out [2] & ((\MUX_SR2|OUT[11]~79_combout )))))

	.dataa(\MUX_SR2|OUT[11]~77_combout ),
	.datab(\MUX_SR2|OUT[11]~79_combout ),
	.datac(\state_controller|Selector24~1_combout ),
	.datad(\REG_IR|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[11]~80_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[11]~80 .lut_mask = 16'h0A0C;
defparam \MUX_SR2|OUT[11]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N30
cycloneive_lcell_comb \MUX_SR2|OUT[11]~102 (
// Equation(s):
// \MUX_SR2|OUT[11]~102_combout  = (\MUX_SR2|OUT[11]~80_combout ) # ((\REG_IR|data_out [4] & ((\state_controller|Selector24~0_combout ) # (\REG_IR|data_out [5]))))

	.dataa(\state_controller|Selector24~0_combout ),
	.datab(\REG_IR|data_out [5]),
	.datac(\MUX_SR2|OUT[11]~80_combout ),
	.datad(\REG_IR|data_out [4]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[11]~102_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[11]~102 .lut_mask = 16'hFEF0;
defparam \MUX_SR2|OUT[11]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N4
cycloneive_lcell_comb \MUX_SR2|OUT[10]~73 (
// Equation(s):
// \MUX_SR2|OUT[10]~73_combout  = (\REG_IR|data_out [1] & (((\REG_IR|data_out [0])))) # (!\REG_IR|data_out [1] & ((\REG_IR|data_out [0] & (\REG_FILE|r1|data_out [10])) # (!\REG_IR|data_out [0] & ((\REG_FILE|r0|data_out [10])))))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_FILE|r1|data_out [10]),
	.datac(\REG_FILE|r0|data_out [10]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[10]~73_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[10]~73 .lut_mask = 16'hEE50;
defparam \MUX_SR2|OUT[10]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N24
cycloneive_lcell_comb \MUX_SR2|OUT[10]~74 (
// Equation(s):
// \MUX_SR2|OUT[10]~74_combout  = (\MUX_SR2|OUT[10]~73_combout  & ((\REG_FILE|r3|data_out [10]) # ((!\REG_IR|data_out [1])))) # (!\MUX_SR2|OUT[10]~73_combout  & (((\REG_FILE|r2|data_out [10] & \REG_IR|data_out [1]))))

	.dataa(\REG_FILE|r3|data_out [10]),
	.datab(\MUX_SR2|OUT[10]~73_combout ),
	.datac(\REG_FILE|r2|data_out [10]),
	.datad(\REG_IR|data_out [1]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[10]~74_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[10]~74 .lut_mask = 16'hB8CC;
defparam \MUX_SR2|OUT[10]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N8
cycloneive_lcell_comb \MUX_SR2|OUT[10]~71 (
// Equation(s):
// \MUX_SR2|OUT[10]~71_combout  = (\REG_IR|data_out [0] & (((\REG_IR|data_out [1])))) # (!\REG_IR|data_out [0] & ((\REG_IR|data_out [1] & (\REG_FILE|r6|data_out [10])) # (!\REG_IR|data_out [1] & ((\REG_FILE|r4|data_out [10])))))

	.dataa(\REG_FILE|r6|data_out [10]),
	.datab(\REG_IR|data_out [0]),
	.datac(\REG_FILE|r4|data_out [10]),
	.datad(\REG_IR|data_out [1]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[10]~71_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[10]~71 .lut_mask = 16'hEE30;
defparam \MUX_SR2|OUT[10]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N24
cycloneive_lcell_comb \MUX_SR2|OUT[10]~72 (
// Equation(s):
// \MUX_SR2|OUT[10]~72_combout  = (\MUX_SR2|OUT[10]~71_combout  & (((\REG_FILE|r7|data_out [10]) # (!\REG_IR|data_out [0])))) # (!\MUX_SR2|OUT[10]~71_combout  & (\REG_FILE|r5|data_out [10] & ((\REG_IR|data_out [0]))))

	.dataa(\REG_FILE|r5|data_out [10]),
	.datab(\MUX_SR2|OUT[10]~71_combout ),
	.datac(\REG_FILE|r7|data_out [10]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[10]~72_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[10]~72 .lut_mask = 16'hE2CC;
defparam \MUX_SR2|OUT[10]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N6
cycloneive_lcell_comb \MUX_SR2|OUT[10]~75 (
// Equation(s):
// \MUX_SR2|OUT[10]~75_combout  = (!\state_controller|Selector24~1_combout  & ((\REG_IR|data_out [2] & ((\MUX_SR2|OUT[10]~72_combout ))) # (!\REG_IR|data_out [2] & (\MUX_SR2|OUT[10]~74_combout ))))

	.dataa(\MUX_SR2|OUT[10]~74_combout ),
	.datab(\state_controller|Selector24~1_combout ),
	.datac(\MUX_SR2|OUT[10]~72_combout ),
	.datad(\REG_IR|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[10]~75_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[10]~75 .lut_mask = 16'h3022;
defparam \MUX_SR2|OUT[10]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N4
cycloneive_lcell_comb \MUX_SR2|OUT[10]~101 (
// Equation(s):
// \MUX_SR2|OUT[10]~101_combout  = (\MUX_SR2|OUT[10]~75_combout ) # ((\REG_IR|data_out [4] & ((\REG_IR|data_out [5]) # (\state_controller|Selector24~0_combout ))))

	.dataa(\MUX_SR2|OUT[10]~75_combout ),
	.datab(\REG_IR|data_out [5]),
	.datac(\state_controller|Selector24~0_combout ),
	.datad(\REG_IR|data_out [4]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[10]~101_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[10]~101 .lut_mask = 16'hFEAA;
defparam \MUX_SR2|OUT[10]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N8
cycloneive_lcell_comb \MUX_SR2|OUT[9]~65 (
// Equation(s):
// \MUX_SR2|OUT[9]~65_combout  = (\REG_IR|data_out [1] & (((\REG_IR|data_out [0])))) # (!\REG_IR|data_out [1] & ((\REG_IR|data_out [0] & (\REG_FILE|r1|data_out [9])) # (!\REG_IR|data_out [0] & ((\REG_FILE|r0|data_out [9])))))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_FILE|r1|data_out [9]),
	.datac(\REG_FILE|r0|data_out [9]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[9]~65_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[9]~65 .lut_mask = 16'hEE50;
defparam \MUX_SR2|OUT[9]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N24
cycloneive_lcell_comb \MUX_SR2|OUT[9]~66 (
// Equation(s):
// \MUX_SR2|OUT[9]~66_combout  = (\MUX_SR2|OUT[9]~65_combout  & (((\REG_FILE|r3|data_out [9])) # (!\REG_IR|data_out [1]))) # (!\MUX_SR2|OUT[9]~65_combout  & (\REG_IR|data_out [1] & (\REG_FILE|r2|data_out [9])))

	.dataa(\MUX_SR2|OUT[9]~65_combout ),
	.datab(\REG_IR|data_out [1]),
	.datac(\REG_FILE|r2|data_out [9]),
	.datad(\REG_FILE|r3|data_out [9]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[9]~66_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[9]~66 .lut_mask = 16'hEA62;
defparam \MUX_SR2|OUT[9]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N10
cycloneive_lcell_comb \MUX_SR2|OUT[9]~67 (
// Equation(s):
// \MUX_SR2|OUT[9]~67_combout  = (\state_controller|Selector24~1_combout  & (((\REG_IR|data_out [4])))) # (!\state_controller|Selector24~1_combout  & (\MUX_SR2|OUT[9]~66_combout  & ((!\REG_IR|data_out [2]))))

	.dataa(\state_controller|Selector24~1_combout ),
	.datab(\MUX_SR2|OUT[9]~66_combout ),
	.datac(\REG_IR|data_out [4]),
	.datad(\REG_IR|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[9]~67_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[9]~67 .lut_mask = 16'hA0E4;
defparam \MUX_SR2|OUT[9]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N30
cycloneive_lcell_comb \MUX_SR2|OUT[9]~68 (
// Equation(s):
// \MUX_SR2|OUT[9]~68_combout  = (\REG_IR|data_out [0] & (((\REG_IR|data_out [1])))) # (!\REG_IR|data_out [0] & ((\REG_IR|data_out [1] & (\REG_FILE|r6|data_out [9])) # (!\REG_IR|data_out [1] & ((\REG_FILE|r4|data_out [9])))))

	.dataa(\REG_FILE|r6|data_out [9]),
	.datab(\REG_IR|data_out [0]),
	.datac(\REG_FILE|r4|data_out [9]),
	.datad(\REG_IR|data_out [1]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[9]~68_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[9]~68 .lut_mask = 16'hEE30;
defparam \MUX_SR2|OUT[9]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N20
cycloneive_lcell_comb \MUX_SR2|OUT[9]~69 (
// Equation(s):
// \MUX_SR2|OUT[9]~69_combout  = (\MUX_SR2|OUT[9]~68_combout  & ((\REG_FILE|r7|data_out [9]) # ((!\REG_IR|data_out [0])))) # (!\MUX_SR2|OUT[9]~68_combout  & (((\REG_FILE|r5|data_out [9] & \REG_IR|data_out [0]))))

	.dataa(\MUX_SR2|OUT[9]~68_combout ),
	.datab(\REG_FILE|r7|data_out [9]),
	.datac(\REG_FILE|r5|data_out [9]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[9]~69_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[9]~69 .lut_mask = 16'hD8AA;
defparam \MUX_SR2|OUT[9]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N12
cycloneive_lcell_comb \MUX_SR2|OUT[9]~70 (
// Equation(s):
// \MUX_SR2|OUT[9]~70_combout  = (\MUX_SR2|OUT[9]~67_combout ) # ((!\state_controller|Selector24~1_combout  & (\MUX_SR2|OUT[9]~69_combout  & \REG_IR|data_out [2])))

	.dataa(\MUX_SR2|OUT[9]~67_combout ),
	.datab(\state_controller|Selector24~1_combout ),
	.datac(\MUX_SR2|OUT[9]~69_combout ),
	.datad(\REG_IR|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[9]~70_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[9]~70 .lut_mask = 16'hBAAA;
defparam \MUX_SR2|OUT[9]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N30
cycloneive_lcell_comb \MUX_SR2|OUT[8]~59 (
// Equation(s):
// \MUX_SR2|OUT[8]~59_combout  = (\REG_IR|data_out [1] & (((\REG_IR|data_out [0])))) # (!\REG_IR|data_out [1] & ((\REG_IR|data_out [0] & (\REG_FILE|r1|data_out [8])) # (!\REG_IR|data_out [0] & ((\REG_FILE|r0|data_out [8])))))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_FILE|r1|data_out [8]),
	.datac(\REG_FILE|r0|data_out [8]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[8]~59_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[8]~59 .lut_mask = 16'hEE50;
defparam \MUX_SR2|OUT[8]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N14
cycloneive_lcell_comb \MUX_SR2|OUT[8]~60 (
// Equation(s):
// \MUX_SR2|OUT[8]~60_combout  = (\REG_IR|data_out [1] & ((\MUX_SR2|OUT[8]~59_combout  & ((\REG_FILE|r3|data_out [8]))) # (!\MUX_SR2|OUT[8]~59_combout  & (\REG_FILE|r2|data_out [8])))) # (!\REG_IR|data_out [1] & (\MUX_SR2|OUT[8]~59_combout ))

	.dataa(\REG_IR|data_out [1]),
	.datab(\MUX_SR2|OUT[8]~59_combout ),
	.datac(\REG_FILE|r2|data_out [8]),
	.datad(\REG_FILE|r3|data_out [8]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[8]~60_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[8]~60 .lut_mask = 16'hEC64;
defparam \MUX_SR2|OUT[8]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N2
cycloneive_lcell_comb \MUX_SR2|OUT[8]~61 (
// Equation(s):
// \MUX_SR2|OUT[8]~61_combout  = (\state_controller|Selector24~1_combout  & (\REG_IR|data_out [4])) # (!\state_controller|Selector24~1_combout  & (((\MUX_SR2|OUT[8]~60_combout  & !\REG_IR|data_out [2]))))

	.dataa(\state_controller|Selector24~1_combout ),
	.datab(\REG_IR|data_out [4]),
	.datac(\MUX_SR2|OUT[8]~60_combout ),
	.datad(\REG_IR|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[8]~61_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[8]~61 .lut_mask = 16'h88D8;
defparam \MUX_SR2|OUT[8]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N2
cycloneive_lcell_comb \MUX_SR2|OUT[8]~62 (
// Equation(s):
// \MUX_SR2|OUT[8]~62_combout  = (\REG_IR|data_out [0] & (((\REG_IR|data_out [1])))) # (!\REG_IR|data_out [0] & ((\REG_IR|data_out [1] & (\REG_FILE|r6|data_out [8])) # (!\REG_IR|data_out [1] & ((\REG_FILE|r4|data_out [8])))))

	.dataa(\REG_FILE|r6|data_out [8]),
	.datab(\REG_IR|data_out [0]),
	.datac(\REG_FILE|r4|data_out [8]),
	.datad(\REG_IR|data_out [1]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[8]~62_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[8]~62 .lut_mask = 16'hEE30;
defparam \MUX_SR2|OUT[8]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N20
cycloneive_lcell_comb \MUX_SR2|OUT[8]~63 (
// Equation(s):
// \MUX_SR2|OUT[8]~63_combout  = (\REG_IR|data_out [0] & ((\MUX_SR2|OUT[8]~62_combout  & ((\REG_FILE|r7|data_out [8]))) # (!\MUX_SR2|OUT[8]~62_combout  & (\REG_FILE|r5|data_out [8])))) # (!\REG_IR|data_out [0] & (((\MUX_SR2|OUT[8]~62_combout ))))

	.dataa(\REG_IR|data_out [0]),
	.datab(\REG_FILE|r5|data_out [8]),
	.datac(\REG_FILE|r7|data_out [8]),
	.datad(\MUX_SR2|OUT[8]~62_combout ),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[8]~63_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[8]~63 .lut_mask = 16'hF588;
defparam \MUX_SR2|OUT[8]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N28
cycloneive_lcell_comb \MUX_SR2|OUT[8]~64 (
// Equation(s):
// \MUX_SR2|OUT[8]~64_combout  = (\MUX_SR2|OUT[8]~61_combout ) # ((!\state_controller|Selector24~1_combout  & (\MUX_SR2|OUT[8]~63_combout  & \REG_IR|data_out [2])))

	.dataa(\state_controller|Selector24~1_combout ),
	.datab(\MUX_SR2|OUT[8]~61_combout ),
	.datac(\MUX_SR2|OUT[8]~63_combout ),
	.datad(\REG_IR|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[8]~64_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[8]~64 .lut_mask = 16'hDCCC;
defparam \MUX_SR2|OUT[8]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N16
cycloneive_lcell_comb \ALU_MAIN|Add0~16 (
// Equation(s):
// \ALU_MAIN|Add0~16_combout  = ((\REG_FILE|Mux7~4_combout  $ (\MUX_SR2|OUT[8]~64_combout  $ (!\ALU_MAIN|Add0~15 )))) # (GND)
// \ALU_MAIN|Add0~17  = CARRY((\REG_FILE|Mux7~4_combout  & ((\MUX_SR2|OUT[8]~64_combout ) # (!\ALU_MAIN|Add0~15 ))) # (!\REG_FILE|Mux7~4_combout  & (\MUX_SR2|OUT[8]~64_combout  & !\ALU_MAIN|Add0~15 )))

	.dataa(\REG_FILE|Mux7~4_combout ),
	.datab(\MUX_SR2|OUT[8]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_MAIN|Add0~15 ),
	.combout(\ALU_MAIN|Add0~16_combout ),
	.cout(\ALU_MAIN|Add0~17 ));
// synopsys translate_off
defparam \ALU_MAIN|Add0~16 .lut_mask = 16'h698E;
defparam \ALU_MAIN|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N18
cycloneive_lcell_comb \ALU_MAIN|Add0~18 (
// Equation(s):
// \ALU_MAIN|Add0~18_combout  = (\REG_FILE|Mux6~4_combout  & ((\MUX_SR2|OUT[9]~70_combout  & (\ALU_MAIN|Add0~17  & VCC)) # (!\MUX_SR2|OUT[9]~70_combout  & (!\ALU_MAIN|Add0~17 )))) # (!\REG_FILE|Mux6~4_combout  & ((\MUX_SR2|OUT[9]~70_combout  & 
// (!\ALU_MAIN|Add0~17 )) # (!\MUX_SR2|OUT[9]~70_combout  & ((\ALU_MAIN|Add0~17 ) # (GND)))))
// \ALU_MAIN|Add0~19  = CARRY((\REG_FILE|Mux6~4_combout  & (!\MUX_SR2|OUT[9]~70_combout  & !\ALU_MAIN|Add0~17 )) # (!\REG_FILE|Mux6~4_combout  & ((!\ALU_MAIN|Add0~17 ) # (!\MUX_SR2|OUT[9]~70_combout ))))

	.dataa(\REG_FILE|Mux6~4_combout ),
	.datab(\MUX_SR2|OUT[9]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_MAIN|Add0~17 ),
	.combout(\ALU_MAIN|Add0~18_combout ),
	.cout(\ALU_MAIN|Add0~19 ));
// synopsys translate_off
defparam \ALU_MAIN|Add0~18 .lut_mask = 16'h9617;
defparam \ALU_MAIN|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N20
cycloneive_lcell_comb \ALU_MAIN|Add0~20 (
// Equation(s):
// \ALU_MAIN|Add0~20_combout  = ((\MUX_SR2|OUT[10]~101_combout  $ (\REG_FILE|Mux5~4_combout  $ (!\ALU_MAIN|Add0~19 )))) # (GND)
// \ALU_MAIN|Add0~21  = CARRY((\MUX_SR2|OUT[10]~101_combout  & ((\REG_FILE|Mux5~4_combout ) # (!\ALU_MAIN|Add0~19 ))) # (!\MUX_SR2|OUT[10]~101_combout  & (\REG_FILE|Mux5~4_combout  & !\ALU_MAIN|Add0~19 )))

	.dataa(\MUX_SR2|OUT[10]~101_combout ),
	.datab(\REG_FILE|Mux5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_MAIN|Add0~19 ),
	.combout(\ALU_MAIN|Add0~20_combout ),
	.cout(\ALU_MAIN|Add0~21 ));
// synopsys translate_off
defparam \ALU_MAIN|Add0~20 .lut_mask = 16'h698E;
defparam \ALU_MAIN|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N22
cycloneive_lcell_comb \ALU_MAIN|Add0~22 (
// Equation(s):
// \ALU_MAIN|Add0~22_combout  = (\REG_FILE|Mux4~4_combout  & ((\MUX_SR2|OUT[11]~102_combout  & (\ALU_MAIN|Add0~21  & VCC)) # (!\MUX_SR2|OUT[11]~102_combout  & (!\ALU_MAIN|Add0~21 )))) # (!\REG_FILE|Mux4~4_combout  & ((\MUX_SR2|OUT[11]~102_combout  & 
// (!\ALU_MAIN|Add0~21 )) # (!\MUX_SR2|OUT[11]~102_combout  & ((\ALU_MAIN|Add0~21 ) # (GND)))))
// \ALU_MAIN|Add0~23  = CARRY((\REG_FILE|Mux4~4_combout  & (!\MUX_SR2|OUT[11]~102_combout  & !\ALU_MAIN|Add0~21 )) # (!\REG_FILE|Mux4~4_combout  & ((!\ALU_MAIN|Add0~21 ) # (!\MUX_SR2|OUT[11]~102_combout ))))

	.dataa(\REG_FILE|Mux4~4_combout ),
	.datab(\MUX_SR2|OUT[11]~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_MAIN|Add0~21 ),
	.combout(\ALU_MAIN|Add0~22_combout ),
	.cout(\ALU_MAIN|Add0~23 ));
// synopsys translate_off
defparam \ALU_MAIN|Add0~22 .lut_mask = 16'h9617;
defparam \ALU_MAIN|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N20
cycloneive_lcell_comb \BUS_Main|Mux11~0 (
// Equation(s):
// \BUS_Main|Mux11~0_combout  = (\state_controller|WideOr24~combout  & (\REG_FILE|Mux4~4_combout  $ (((!\state_controller|WideOr23~combout ))))) # (!\state_controller|WideOr24~combout  & (\REG_FILE|Mux4~4_combout  & (\MUX_SR2|OUT[11]~102_combout  & 
// !\state_controller|WideOr23~combout )))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\REG_FILE|Mux4~4_combout ),
	.datac(\MUX_SR2|OUT[11]~102_combout ),
	.datad(\state_controller|WideOr23~combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux11~0 .lut_mask = 16'h8862;
defparam \BUS_Main|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N6
cycloneive_lcell_comb \BUS_Main|Mux11~1 (
// Equation(s):
// \BUS_Main|Mux11~1_combout  = (\BUS_Main|Mux11~0_combout ) # ((!\state_controller|WideOr24~combout  & (\state_controller|WideOr23~combout  & \ALU_MAIN|Add0~22_combout )))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\state_controller|WideOr23~combout ),
	.datac(\ALU_MAIN|Add0~22_combout ),
	.datad(\BUS_Main|Mux11~0_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux11~1 .lut_mask = 16'hFF40;
defparam \BUS_Main|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N28
cycloneive_lcell_comb \BUS_Main|Mux11~2 (
// Equation(s):
// \BUS_Main|Mux11~2_combout  = (\BUS_Main|Mux4~2_combout  & (((\BUS_Main|Mux4~0_combout )))) # (!\BUS_Main|Mux4~2_combout  & ((\BUS_Main|Mux4~0_combout  & (\REG_MDR|data_out [11])) # (!\BUS_Main|Mux4~0_combout  & ((\BUS_Main|Mux11~1_combout )))))

	.dataa(\REG_MDR|data_out [11]),
	.datab(\BUS_Main|Mux4~2_combout ),
	.datac(\BUS_Main|Mux4~0_combout ),
	.datad(\BUS_Main|Mux11~1_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux11~2 .lut_mask = 16'hE3E0;
defparam \BUS_Main|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N6
cycloneive_lcell_comb \BUS_Main|Mux11~3 (
// Equation(s):
// \BUS_Main|Mux11~3_combout  = (\BUS_Main|Mux4~2_combout  & ((\BUS_Main|Mux11~2_combout  & ((\REG_PC|data_out [11]))) # (!\BUS_Main|Mux11~2_combout  & (\ALU_ADDER|Add0~22_combout )))) # (!\BUS_Main|Mux4~2_combout  & (((\BUS_Main|Mux11~2_combout ))))

	.dataa(\BUS_Main|Mux4~2_combout ),
	.datab(\ALU_ADDER|Add0~22_combout ),
	.datac(\REG_PC|data_out [11]),
	.datad(\BUS_Main|Mux11~2_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux11~3 .lut_mask = 16'hF588;
defparam \BUS_Main|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N10
cycloneive_lcell_comb \REG_IR|data_out~12 (
// Equation(s):
// \REG_IR|data_out~12_combout  = (\Reset~input_o  & \BUS_Main|Mux11~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\BUS_Main|Mux11~3_combout ),
	.cin(gnd),
	.combout(\REG_IR|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \REG_IR|data_out~12 .lut_mask = 16'hF000;
defparam \REG_IR|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N13
dffeas \REG_IR|data_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_IR|data_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_IR|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IR|data_out[11] .is_wysiwyg = "true";
defparam \REG_IR|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N4
cycloneive_lcell_comb \REG_FILE|r0|data_out[4]~0 (
// Equation(s):
// \REG_FILE|r0|data_out[4]~0_combout  = ((!\REG_IR|data_out [11] & (\REG_FILE|Decoder7~2_combout  & !\state_controller|WideOr27~0_combout ))) # (!\Reset~input_o )

	.dataa(\REG_IR|data_out [11]),
	.datab(\REG_FILE|Decoder7~2_combout ),
	.datac(\state_controller|WideOr27~0_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\REG_FILE|r0|data_out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r0|data_out[4]~0 .lut_mask = 16'h04FF;
defparam \REG_FILE|r0|data_out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N9
dffeas \REG_FILE|r0|data_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r0|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r0|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r0|data_out[5] .is_wysiwyg = "true";
defparam \REG_FILE|r0|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N30
cycloneive_lcell_comb \REG_FILE|Mux10~2 (
// Equation(s):
// \REG_FILE|Mux10~2_combout  = (\MUX_SR1|OUT[1]~1_combout  & (((\MUX_SR1|OUT[0]~0_combout )))) # (!\MUX_SR1|OUT[1]~1_combout  & ((\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|r1|data_out [5]))) # (!\MUX_SR1|OUT[0]~0_combout  & (\REG_FILE|r0|data_out [5]))))

	.dataa(\MUX_SR1|OUT[1]~1_combout ),
	.datab(\REG_FILE|r0|data_out [5]),
	.datac(\REG_FILE|r1|data_out [5]),
	.datad(\MUX_SR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux10~2 .lut_mask = 16'hFA44;
defparam \REG_FILE|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N26
cycloneive_lcell_comb \REG_FILE|Mux10~3 (
// Equation(s):
// \REG_FILE|Mux10~3_combout  = (\REG_FILE|Mux10~2_combout  & ((\REG_FILE|r3|data_out [5]) # ((!\MUX_SR1|OUT[1]~1_combout )))) # (!\REG_FILE|Mux10~2_combout  & (((\REG_FILE|r2|data_out [5] & \MUX_SR1|OUT[1]~1_combout ))))

	.dataa(\REG_FILE|Mux10~2_combout ),
	.datab(\REG_FILE|r3|data_out [5]),
	.datac(\REG_FILE|r2|data_out [5]),
	.datad(\MUX_SR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux10~3 .lut_mask = 16'hD8AA;
defparam \REG_FILE|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N20
cycloneive_lcell_comb \REG_FILE|Mux10~0 (
// Equation(s):
// \REG_FILE|Mux10~0_combout  = (\MUX_SR1|OUT[1]~1_combout  & (((\REG_FILE|r6|data_out [5]) # (\MUX_SR1|OUT[0]~0_combout )))) # (!\MUX_SR1|OUT[1]~1_combout  & (\REG_FILE|r4|data_out [5] & ((!\MUX_SR1|OUT[0]~0_combout ))))

	.dataa(\MUX_SR1|OUT[1]~1_combout ),
	.datab(\REG_FILE|r4|data_out [5]),
	.datac(\REG_FILE|r6|data_out [5]),
	.datad(\MUX_SR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux10~0 .lut_mask = 16'hAAE4;
defparam \REG_FILE|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N12
cycloneive_lcell_comb \REG_FILE|Mux10~1 (
// Equation(s):
// \REG_FILE|Mux10~1_combout  = (\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|Mux10~0_combout  & (\REG_FILE|r7|data_out [5])) # (!\REG_FILE|Mux10~0_combout  & ((\REG_FILE|r5|data_out [5]))))) # (!\MUX_SR1|OUT[0]~0_combout  & (((\REG_FILE|Mux10~0_combout ))))

	.dataa(\REG_FILE|r7|data_out [5]),
	.datab(\MUX_SR1|OUT[0]~0_combout ),
	.datac(\REG_FILE|r5|data_out [5]),
	.datad(\REG_FILE|Mux10~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux10~1 .lut_mask = 16'hBBC0;
defparam \REG_FILE|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N4
cycloneive_lcell_comb \REG_FILE|Mux10~4 (
// Equation(s):
// \REG_FILE|Mux10~4_combout  = (\MUX_SR1|OUT[2]~2_combout  & ((\REG_FILE|Mux10~1_combout ))) # (!\MUX_SR1|OUT[2]~2_combout  & (\REG_FILE|Mux10~3_combout ))

	.dataa(\MUX_SR1|OUT[2]~2_combout ),
	.datab(gnd),
	.datac(\REG_FILE|Mux10~3_combout ),
	.datad(\REG_FILE|Mux10~1_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux10~4 .lut_mask = 16'hFA50;
defparam \REG_FILE|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N8
cycloneive_lcell_comb \MUX_ADDR1|OUT[5]~5 (
// Equation(s):
// \MUX_ADDR1|OUT[5]~5_combout  = (\state_controller|State.S_21~q  & (\REG_PC|data_out [5])) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & (\REG_PC|data_out [5])) # (!\state_controller|State.S_22~q  & ((\REG_FILE|Mux10~4_combout 
// )))))

	.dataa(\REG_PC|data_out [5]),
	.datab(\state_controller|State.S_21~q ),
	.datac(\REG_FILE|Mux10~4_combout ),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\MUX_ADDR1|OUT[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR1|OUT[5]~5 .lut_mask = 16'hAAB8;
defparam \MUX_ADDR1|OUT[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N6
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~30 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~30_combout  = (\state_controller|State.S_18~q  & (\ALU_PC_INCREMENT|Add0~28_combout )) # (!\state_controller|State.S_18~q  & (((\state_controller|ADDR1_Mux_Select~0_combout  & \BUS_Main|Mux5~3_combout ))))

	.dataa(\ALU_PC_INCREMENT|Add0~28_combout ),
	.datab(\state_controller|State.S_18~q ),
	.datac(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datad(\BUS_Main|Mux5~3_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~30 .lut_mask = 16'hB888;
defparam \ALU_PC_INCREMENT|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N8
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~31 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~31_combout  = (\ALU_PC_INCREMENT|Add0~30_combout ) # ((\ALU_ADDER|Add0~10_combout  & (!\state_controller|State.S_18~q  & !\state_controller|ADDR1_Mux_Select~0_combout )))

	.dataa(\ALU_ADDER|Add0~10_combout ),
	.datab(\state_controller|State.S_18~q ),
	.datac(\state_controller|ADDR1_Mux_Select~0_combout ),
	.datad(\ALU_PC_INCREMENT|Add0~30_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~31 .lut_mask = 16'hFF02;
defparam \ALU_PC_INCREMENT|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N9
dffeas \REG_PC|data_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ALU_PC_INCREMENT|Add0~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_PC|data_out[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_PC|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_PC|data_out[5] .is_wysiwyg = "true";
defparam \REG_PC|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \Data[5]~input (
	.i(Data[5]),
	.ibar(gnd),
	.o(\Data[5]~input_o ));
// synopsys translate_off
defparam \Data[5]~input .bus_hold = "false";
defparam \Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y20_N27
dffeas \tr0|b[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[5] .is_wysiwyg = "true";
defparam \tr0|b[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N26
cycloneive_lcell_comb \REG_MDR|data_out~15 (
// Equation(s):
// \REG_MDR|data_out~15_combout  = (\REG_MDR|data_out~38_combout  & ((\memory_subsystem|Equal0~4_combout  & ((\S[5]~input_o ))) # (!\memory_subsystem|Equal0~4_combout  & (\tr0|b [5]))))

	.dataa(\memory_subsystem|Equal0~4_combout ),
	.datab(\REG_MDR|data_out~38_combout ),
	.datac(\tr0|b [5]),
	.datad(\S[5]~input_o ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~15 .lut_mask = 16'hC840;
defparam \REG_MDR|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N30
cycloneive_lcell_comb \REG_MDR|data_out~16 (
// Equation(s):
// \REG_MDR|data_out~16_combout  = (\REG_MDR|data_out~15_combout ) # ((!\state_controller|WideOr19~0_combout  & (\BUS_Main|Mux5~3_combout  & \Reset~input_o )))

	.dataa(\state_controller|WideOr19~0_combout ),
	.datab(\BUS_Main|Mux5~3_combout ),
	.datac(\REG_MDR|data_out~15_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~16 .lut_mask = 16'hF4F0;
defparam \REG_MDR|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N31
dffeas \REG_MDR|data_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MDR|data_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MDR|data_out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MDR|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MDR|data_out[5] .is_wysiwyg = "true";
defparam \REG_MDR|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N30
cycloneive_lcell_comb \BUS_Main|Mux5~0 (
// Equation(s):
// \BUS_Main|Mux5~0_combout  = (\state_controller|WideOr24~combout  & ((\state_controller|WideOr23~combout  $ (!\REG_FILE|Mux10~4_combout )))) # (!\state_controller|WideOr24~combout  & (\MUX_SR2|OUT[5]~46_combout  & (!\state_controller|WideOr23~combout  & 
// \REG_FILE|Mux10~4_combout )))

	.dataa(\MUX_SR2|OUT[5]~46_combout ),
	.datab(\state_controller|WideOr23~combout ),
	.datac(\state_controller|WideOr24~combout ),
	.datad(\REG_FILE|Mux10~4_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux5~0 .lut_mask = 16'hC230;
defparam \BUS_Main|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N16
cycloneive_lcell_comb \BUS_Main|Mux5~1 (
// Equation(s):
// \BUS_Main|Mux5~1_combout  = (\BUS_Main|Mux5~0_combout ) # ((!\state_controller|WideOr24~combout  & (\state_controller|WideOr23~combout  & \ALU_MAIN|Add0~10_combout )))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\state_controller|WideOr23~combout ),
	.datac(\BUS_Main|Mux5~0_combout ),
	.datad(\ALU_MAIN|Add0~10_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux5~1 .lut_mask = 16'hF4F0;
defparam \BUS_Main|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N26
cycloneive_lcell_comb \BUS_Main|Mux5~2 (
// Equation(s):
// \BUS_Main|Mux5~2_combout  = (\BUS_Main|Mux4~0_combout  & ((\BUS_Main|Mux4~2_combout ) # ((\REG_MDR|data_out [5])))) # (!\BUS_Main|Mux4~0_combout  & (!\BUS_Main|Mux4~2_combout  & ((\BUS_Main|Mux5~1_combout ))))

	.dataa(\BUS_Main|Mux4~0_combout ),
	.datab(\BUS_Main|Mux4~2_combout ),
	.datac(\REG_MDR|data_out [5]),
	.datad(\BUS_Main|Mux5~1_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux5~2 .lut_mask = 16'hB9A8;
defparam \BUS_Main|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N12
cycloneive_lcell_comb \BUS_Main|Mux5~3 (
// Equation(s):
// \BUS_Main|Mux5~3_combout  = (\BUS_Main|Mux4~2_combout  & ((\BUS_Main|Mux5~2_combout  & (\REG_PC|data_out [5])) # (!\BUS_Main|Mux5~2_combout  & ((\ALU_ADDER|Add0~10_combout ))))) # (!\BUS_Main|Mux4~2_combout  & (((\BUS_Main|Mux5~2_combout ))))

	.dataa(\REG_PC|data_out [5]),
	.datab(\BUS_Main|Mux4~2_combout ),
	.datac(\BUS_Main|Mux5~2_combout ),
	.datad(\ALU_ADDER|Add0~10_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux5~3 .lut_mask = 16'hBCB0;
defparam \BUS_Main|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N18
cycloneive_lcell_comb \REG_IR|data_out~6 (
// Equation(s):
// \REG_IR|data_out~6_combout  = (\BUS_Main|Mux5~3_combout  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS_Main|Mux5~3_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\REG_IR|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \REG_IR|data_out~6 .lut_mask = 16'hF000;
defparam \REG_IR|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y26_N1
dffeas \REG_IR|data_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_IR|data_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_IR|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IR|data_out[5] .is_wysiwyg = "true";
defparam \REG_IR|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N26
cycloneive_lcell_comb \MUX_ADDR2|Mux7~0 (
// Equation(s):
// \MUX_ADDR2|Mux7~0_combout  = (\REG_MAR|data_out[7]~0_combout  & (((\REG_IR|data_out [8])))) # (!\REG_MAR|data_out[7]~0_combout  & (\REG_IR|data_out [5] & ((!\state_controller|State.S_22~q ))))

	.dataa(\REG_MAR|data_out[7]~0_combout ),
	.datab(\REG_IR|data_out [5]),
	.datac(\REG_IR|data_out [8]),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\MUX_ADDR2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR2|Mux7~0 .lut_mask = 16'hA0E4;
defparam \MUX_ADDR2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N26
cycloneive_lcell_comb \BUS_Main|Mux8~0 (
// Equation(s):
// \BUS_Main|Mux8~0_combout  = (\state_controller|WideOr24~combout  & (\REG_FILE|Mux7~4_combout  $ ((!\state_controller|WideOr23~combout )))) # (!\state_controller|WideOr24~combout  & (\REG_FILE|Mux7~4_combout  & (!\state_controller|WideOr23~combout  & 
// \MUX_SR2|OUT[8]~64_combout )))

	.dataa(\REG_FILE|Mux7~4_combout ),
	.datab(\state_controller|WideOr24~combout ),
	.datac(\state_controller|WideOr23~combout ),
	.datad(\MUX_SR2|OUT[8]~64_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux8~0 .lut_mask = 16'h8684;
defparam \BUS_Main|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N28
cycloneive_lcell_comb \BUS_Main|Mux8~1 (
// Equation(s):
// \BUS_Main|Mux8~1_combout  = (\BUS_Main|Mux8~0_combout ) # ((\state_controller|WideOr23~combout  & (!\state_controller|WideOr24~combout  & \ALU_MAIN|Add0~16_combout )))

	.dataa(\state_controller|WideOr23~combout ),
	.datab(\state_controller|WideOr24~combout ),
	.datac(\BUS_Main|Mux8~0_combout ),
	.datad(\ALU_MAIN|Add0~16_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux8~1 .lut_mask = 16'hF2F0;
defparam \BUS_Main|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N30
cycloneive_lcell_comb \BUS_Main|Mux8~2 (
// Equation(s):
// \BUS_Main|Mux8~2_combout  = (\BUS_Main|Mux4~0_combout  & (\BUS_Main|Mux4~2_combout )) # (!\BUS_Main|Mux4~0_combout  & ((\BUS_Main|Mux4~2_combout  & (\ALU_ADDER|Add0~16_combout )) # (!\BUS_Main|Mux4~2_combout  & ((\BUS_Main|Mux8~1_combout )))))

	.dataa(\BUS_Main|Mux4~0_combout ),
	.datab(\BUS_Main|Mux4~2_combout ),
	.datac(\ALU_ADDER|Add0~16_combout ),
	.datad(\BUS_Main|Mux8~1_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux8~2 .lut_mask = 16'hD9C8;
defparam \BUS_Main|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \Data[8]~input (
	.i(Data[8]),
	.ibar(gnd),
	.o(\Data[8]~input_o ));
// synopsys translate_off
defparam \Data[8]~input .bus_hold = "false";
defparam \Data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y20_N9
dffeas \tr0|b[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[8] .is_wysiwyg = "true";
defparam \tr0|b[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \S[8]~input (
	.i(S[8]),
	.ibar(gnd),
	.o(\S[8]~input_o ));
// synopsys translate_off
defparam \S[8]~input .bus_hold = "false";
defparam \S[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N8
cycloneive_lcell_comb \REG_MDR|data_out~21 (
// Equation(s):
// \REG_MDR|data_out~21_combout  = (\REG_MDR|data_out~38_combout  & ((\memory_subsystem|Equal0~4_combout  & ((\S[8]~input_o ))) # (!\memory_subsystem|Equal0~4_combout  & (\tr0|b [8]))))

	.dataa(\memory_subsystem|Equal0~4_combout ),
	.datab(\REG_MDR|data_out~38_combout ),
	.datac(\tr0|b [8]),
	.datad(\S[8]~input_o ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~21 .lut_mask = 16'hC840;
defparam \REG_MDR|data_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N18
cycloneive_lcell_comb \REG_MDR|data_out~22 (
// Equation(s):
// \REG_MDR|data_out~22_combout  = (\REG_MDR|data_out~21_combout ) # ((!\state_controller|WideOr19~0_combout  & (\BUS_Main|Mux8~3_combout  & \Reset~input_o )))

	.dataa(\REG_MDR|data_out~21_combout ),
	.datab(\state_controller|WideOr19~0_combout ),
	.datac(\BUS_Main|Mux8~3_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~22 .lut_mask = 16'hBAAA;
defparam \REG_MDR|data_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N19
dffeas \REG_MDR|data_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MDR|data_out~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MDR|data_out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MDR|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MDR|data_out[8] .is_wysiwyg = "true";
defparam \REG_MDR|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N24
cycloneive_lcell_comb \BUS_Main|Mux8~3 (
// Equation(s):
// \BUS_Main|Mux8~3_combout  = (\BUS_Main|Mux8~2_combout  & ((\REG_PC|data_out [8]) # ((!\BUS_Main|Mux4~0_combout )))) # (!\BUS_Main|Mux8~2_combout  & (((\BUS_Main|Mux4~0_combout  & \REG_MDR|data_out [8]))))

	.dataa(\BUS_Main|Mux8~2_combout ),
	.datab(\REG_PC|data_out [8]),
	.datac(\BUS_Main|Mux4~0_combout ),
	.datad(\REG_MDR|data_out [8]),
	.cin(gnd),
	.combout(\BUS_Main|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux8~3 .lut_mask = 16'hDA8A;
defparam \BUS_Main|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N0
cycloneive_lcell_comb \REG_IR|data_out~9 (
// Equation(s):
// \REG_IR|data_out~9_combout  = (\BUS_Main|Mux8~3_combout  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BUS_Main|Mux8~3_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\REG_IR|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \REG_IR|data_out~9 .lut_mask = 16'hF000;
defparam \REG_IR|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N5
dffeas \REG_IR|data_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_IR|data_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_IR|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IR|data_out[8] .is_wysiwyg = "true";
defparam \REG_IR|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N20
cycloneive_lcell_comb \MUX_ADDR2|Mux6~0 (
// Equation(s):
// \MUX_ADDR2|Mux6~0_combout  = (\state_controller|State.S_22~q  & (\REG_IR|data_out [8])) # (!\state_controller|State.S_22~q  & ((\REG_IR|data_out [9])))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\REG_IR|data_out [8]),
	.datac(gnd),
	.datad(\REG_IR|data_out [9]),
	.cin(gnd),
	.combout(\MUX_ADDR2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR2|Mux6~0 .lut_mask = 16'hDD88;
defparam \MUX_ADDR2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N22
cycloneive_lcell_comb \MUX_ADDR2|Mux6~1 (
// Equation(s):
// \MUX_ADDR2|Mux6~1_combout  = (\REG_MAR|data_out[7]~0_combout  & (((\MUX_ADDR2|Mux6~0_combout )))) # (!\REG_MAR|data_out[7]~0_combout  & (!\state_controller|State.S_22~q  & ((\REG_IR|data_out [5]))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\MUX_ADDR2|Mux6~0_combout ),
	.datac(\REG_IR|data_out [5]),
	.datad(\REG_MAR|data_out[7]~0_combout ),
	.cin(gnd),
	.combout(\MUX_ADDR2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR2|Mux6~1 .lut_mask = 16'hCC50;
defparam \MUX_ADDR2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \S[9]~input (
	.i(S[9]),
	.ibar(gnd),
	.o(\S[9]~input_o ));
// synopsys translate_off
defparam \S[9]~input .bus_hold = "false";
defparam \S[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \Data[9]~input (
	.i(Data[9]),
	.ibar(gnd),
	.o(\Data[9]~input_o ));
// synopsys translate_off
defparam \Data[9]~input .bus_hold = "false";
defparam \Data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y20_N19
dffeas \tr0|b[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[9] .is_wysiwyg = "true";
defparam \tr0|b[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N18
cycloneive_lcell_comb \REG_MDR|data_out~23 (
// Equation(s):
// \REG_MDR|data_out~23_combout  = (\REG_MDR|data_out~38_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[9]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [9])))))

	.dataa(\S[9]~input_o ),
	.datab(\REG_MDR|data_out~38_combout ),
	.datac(\tr0|b [9]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~23 .lut_mask = 16'h88C0;
defparam \REG_MDR|data_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N12
cycloneive_lcell_comb \REG_MDR|data_out~24 (
// Equation(s):
// \REG_MDR|data_out~24_combout  = (\REG_MDR|data_out~23_combout ) # ((!\state_controller|WideOr19~0_combout  & (\BUS_Main|Mux9~3_combout  & \Reset~input_o )))

	.dataa(\state_controller|WideOr19~0_combout ),
	.datab(\REG_MDR|data_out~23_combout ),
	.datac(\BUS_Main|Mux9~3_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~24 .lut_mask = 16'hDCCC;
defparam \REG_MDR|data_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N13
dffeas \REG_MDR|data_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MDR|data_out~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MDR|data_out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MDR|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MDR|data_out[9] .is_wysiwyg = "true";
defparam \REG_MDR|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N14
cycloneive_lcell_comb \BUS_Main|Mux9~0 (
// Equation(s):
// \BUS_Main|Mux9~0_combout  = (\state_controller|WideOr24~combout  & ((\state_controller|WideOr23~combout  $ (!\REG_FILE|Mux6~4_combout )))) # (!\state_controller|WideOr24~combout  & (\MUX_SR2|OUT[9]~70_combout  & (!\state_controller|WideOr23~combout  & 
// \REG_FILE|Mux6~4_combout )))

	.dataa(\MUX_SR2|OUT[9]~70_combout ),
	.datab(\state_controller|WideOr23~combout ),
	.datac(\REG_FILE|Mux6~4_combout ),
	.datad(\state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux9~0 .lut_mask = 16'hC320;
defparam \BUS_Main|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N16
cycloneive_lcell_comb \BUS_Main|Mux9~1 (
// Equation(s):
// \BUS_Main|Mux9~1_combout  = (\BUS_Main|Mux9~0_combout ) # ((!\state_controller|WideOr24~combout  & (\state_controller|WideOr23~combout  & \ALU_MAIN|Add0~18_combout )))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\state_controller|WideOr23~combout ),
	.datac(\BUS_Main|Mux9~0_combout ),
	.datad(\ALU_MAIN|Add0~18_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux9~1 .lut_mask = 16'hF4F0;
defparam \BUS_Main|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N0
cycloneive_lcell_comb \BUS_Main|Mux9~2 (
// Equation(s):
// \BUS_Main|Mux9~2_combout  = (\BUS_Main|Mux4~2_combout  & (((\BUS_Main|Mux4~0_combout )))) # (!\BUS_Main|Mux4~2_combout  & ((\BUS_Main|Mux4~0_combout  & (\REG_MDR|data_out [9])) # (!\BUS_Main|Mux4~0_combout  & ((\BUS_Main|Mux9~1_combout )))))

	.dataa(\REG_MDR|data_out [9]),
	.datab(\BUS_Main|Mux4~2_combout ),
	.datac(\BUS_Main|Mux4~0_combout ),
	.datad(\BUS_Main|Mux9~1_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux9~2 .lut_mask = 16'hE3E0;
defparam \BUS_Main|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N26
cycloneive_lcell_comb \BUS_Main|Mux9~3 (
// Equation(s):
// \BUS_Main|Mux9~3_combout  = (\BUS_Main|Mux4~2_combout  & ((\BUS_Main|Mux9~2_combout  & ((\REG_PC|data_out [9]))) # (!\BUS_Main|Mux9~2_combout  & (\ALU_ADDER|Add0~18_combout )))) # (!\BUS_Main|Mux4~2_combout  & (((\BUS_Main|Mux9~2_combout ))))

	.dataa(\ALU_ADDER|Add0~18_combout ),
	.datab(\REG_PC|data_out [9]),
	.datac(\BUS_Main|Mux4~2_combout ),
	.datad(\BUS_Main|Mux9~2_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux9~3 .lut_mask = 16'hCFA0;
defparam \BUS_Main|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N22
cycloneive_lcell_comb \REG_IR|data_out~10 (
// Equation(s):
// \REG_IR|data_out~10_combout  = (\Reset~input_o  & \BUS_Main|Mux9~3_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\BUS_Main|Mux9~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_IR|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \REG_IR|data_out~10 .lut_mask = 16'hC0C0;
defparam \REG_IR|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N10
cycloneive_lcell_comb \REG_MAR|data_out[9]~feeder (
// Equation(s):
// \REG_MAR|data_out[9]~feeder_combout  = \REG_IR|data_out~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_IR|data_out~10_combout ),
	.cin(gnd),
	.combout(\REG_MAR|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MAR|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \REG_MAR|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N12
cycloneive_lcell_comb \REG_MAR|data_out[7]~1 (
// Equation(s):
// \REG_MAR|data_out[7]~1_combout  = (\state_controller|State.S_06~q ) # (((\state_controller|State.S_07~q ) # (\state_controller|State.S_18~q )) # (!\Reset~input_o ))

	.dataa(\state_controller|State.S_06~q ),
	.datab(\Reset~input_o ),
	.datac(\state_controller|State.S_07~q ),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\REG_MAR|data_out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MAR|data_out[7]~1 .lut_mask = 16'hFFFB;
defparam \REG_MAR|data_out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N11
dffeas \REG_MAR|data_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MAR|data_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MAR|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MAR|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MAR|data_out[9] .is_wysiwyg = "true";
defparam \REG_MAR|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N28
cycloneive_lcell_comb \REG_MAR|data_out[10]~feeder (
// Equation(s):
// \REG_MAR|data_out[10]~feeder_combout  = \REG_IR|data_out~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG_IR|data_out~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_MAR|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MAR|data_out[10]~feeder .lut_mask = 16'hF0F0;
defparam \REG_MAR|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N29
dffeas \REG_MAR|data_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MAR|data_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MAR|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MAR|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MAR|data_out[10] .is_wysiwyg = "true";
defparam \REG_MAR|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N31
dffeas \REG_MAR|data_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_MAR|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MAR|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MAR|data_out[11] .is_wysiwyg = "true";
defparam \REG_MAR|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N24
cycloneive_lcell_comb \REG_MAR|data_out[8]~feeder (
// Equation(s):
// \REG_MAR|data_out[8]~feeder_combout  = \REG_IR|data_out~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_IR|data_out~9_combout ),
	.cin(gnd),
	.combout(\REG_MAR|data_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MAR|data_out[8]~feeder .lut_mask = 16'hFF00;
defparam \REG_MAR|data_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N25
dffeas \REG_MAR|data_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MAR|data_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MAR|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MAR|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MAR|data_out[8] .is_wysiwyg = "true";
defparam \REG_MAR|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N30
cycloneive_lcell_comb \memory_subsystem|Equal0~2 (
// Equation(s):
// \memory_subsystem|Equal0~2_combout  = (\REG_MAR|data_out [9] & (\REG_MAR|data_out [10] & (\REG_MAR|data_out [11] & \REG_MAR|data_out [8])))

	.dataa(\REG_MAR|data_out [9]),
	.datab(\REG_MAR|data_out [10]),
	.datac(\REG_MAR|data_out [11]),
	.datad(\REG_MAR|data_out [8]),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~2 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N18
cycloneive_lcell_comb \REG_MAR|data_out[1]~feeder (
// Equation(s):
// \REG_MAR|data_out[1]~feeder_combout  = \REG_IR|data_out~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_IR|data_out~2_combout ),
	.cin(gnd),
	.combout(\REG_MAR|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MAR|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \REG_MAR|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N19
dffeas \REG_MAR|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MAR|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MAR|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MAR|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MAR|data_out[1] .is_wysiwyg = "true";
defparam \REG_MAR|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N8
cycloneive_lcell_comb \REG_MAR|data_out[0]~feeder (
// Equation(s):
// \REG_MAR|data_out[0]~feeder_combout  = \REG_IR|data_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG_IR|data_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_MAR|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MAR|data_out[0]~feeder .lut_mask = 16'hF0F0;
defparam \REG_MAR|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N9
dffeas \REG_MAR|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MAR|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MAR|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MAR|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MAR|data_out[0] .is_wysiwyg = "true";
defparam \REG_MAR|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N15
dffeas \REG_MAR|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_MAR|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MAR|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MAR|data_out[3] .is_wysiwyg = "true";
defparam \REG_MAR|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N20
cycloneive_lcell_comb \REG_MAR|data_out[2]~feeder (
// Equation(s):
// \REG_MAR|data_out[2]~feeder_combout  = \REG_IR|data_out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_IR|data_out~3_combout ),
	.cin(gnd),
	.combout(\REG_MAR|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MAR|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \REG_MAR|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N21
dffeas \REG_MAR|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MAR|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MAR|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MAR|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MAR|data_out[2] .is_wysiwyg = "true";
defparam \REG_MAR|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N14
cycloneive_lcell_comb \memory_subsystem|Equal0~0 (
// Equation(s):
// \memory_subsystem|Equal0~0_combout  = (\REG_MAR|data_out [1] & (\REG_MAR|data_out [0] & (\REG_MAR|data_out [3] & \REG_MAR|data_out [2])))

	.dataa(\REG_MAR|data_out [1]),
	.datab(\REG_MAR|data_out [0]),
	.datac(\REG_MAR|data_out [3]),
	.datad(\REG_MAR|data_out [2]),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~0 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N12
cycloneive_lcell_comb \REG_MAR|data_out[6]~feeder (
// Equation(s):
// \REG_MAR|data_out[6]~feeder_combout  = \REG_IR|data_out~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG_IR|data_out~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_MAR|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MAR|data_out[6]~feeder .lut_mask = 16'hF0F0;
defparam \REG_MAR|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N13
dffeas \REG_MAR|data_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MAR|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MAR|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MAR|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MAR|data_out[6] .is_wysiwyg = "true";
defparam \REG_MAR|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N24
cycloneive_lcell_comb \REG_MAR|data_out[4]~feeder (
// Equation(s):
// \REG_MAR|data_out[4]~feeder_combout  = \REG_IR|data_out~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_IR|data_out~5_combout ),
	.cin(gnd),
	.combout(\REG_MAR|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MAR|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \REG_MAR|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N25
dffeas \REG_MAR|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MAR|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MAR|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MAR|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MAR|data_out[4] .is_wysiwyg = "true";
defparam \REG_MAR|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y26_N31
dffeas \REG_MAR|data_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_MAR|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MAR|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MAR|data_out[7] .is_wysiwyg = "true";
defparam \REG_MAR|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N18
cycloneive_lcell_comb \REG_MAR|data_out[5]~feeder (
// Equation(s):
// \REG_MAR|data_out[5]~feeder_combout  = \REG_IR|data_out~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG_IR|data_out~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_MAR|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MAR|data_out[5]~feeder .lut_mask = 16'hF0F0;
defparam \REG_MAR|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y26_N19
dffeas \REG_MAR|data_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MAR|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MAR|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MAR|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MAR|data_out[5] .is_wysiwyg = "true";
defparam \REG_MAR|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N30
cycloneive_lcell_comb \memory_subsystem|Equal0~1 (
// Equation(s):
// \memory_subsystem|Equal0~1_combout  = (\REG_MAR|data_out [6] & (\REG_MAR|data_out [4] & (\REG_MAR|data_out [7] & \REG_MAR|data_out [5])))

	.dataa(\REG_MAR|data_out [6]),
	.datab(\REG_MAR|data_out [4]),
	.datac(\REG_MAR|data_out [7]),
	.datad(\REG_MAR|data_out [5]),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~1 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N26
cycloneive_lcell_comb \REG_MAR|data_out[13]~feeder (
// Equation(s):
// \REG_MAR|data_out[13]~feeder_combout  = \REG_MAR|data_out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG_MAR|data_out~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_MAR|data_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MAR|data_out[13]~feeder .lut_mask = 16'hF0F0;
defparam \REG_MAR|data_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N27
dffeas \REG_MAR|data_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MAR|data_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MAR|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MAR|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MAR|data_out[13] .is_wysiwyg = "true";
defparam \REG_MAR|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N0
cycloneive_lcell_comb \REG_MAR|data_out[12]~feeder (
// Equation(s):
// \REG_MAR|data_out[12]~feeder_combout  = \REG_MAR|data_out~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MAR|data_out~2_combout ),
	.cin(gnd),
	.combout(\REG_MAR|data_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MAR|data_out[12]~feeder .lut_mask = 16'hFF00;
defparam \REG_MAR|data_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N1
dffeas \REG_MAR|data_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MAR|data_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MAR|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MAR|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MAR|data_out[12] .is_wysiwyg = "true";
defparam \REG_MAR|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N23
dffeas \REG_MAR|data_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_MAR|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MAR|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MAR|data_out[15] .is_wysiwyg = "true";
defparam \REG_MAR|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N12
cycloneive_lcell_comb \REG_MAR|data_out[14]~feeder (
// Equation(s):
// \REG_MAR|data_out[14]~feeder_combout  = \REG_MAR|data_out~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MAR|data_out~4_combout ),
	.cin(gnd),
	.combout(\REG_MAR|data_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MAR|data_out[14]~feeder .lut_mask = 16'hFF00;
defparam \REG_MAR|data_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N13
dffeas \REG_MAR|data_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MAR|data_out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MAR|data_out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MAR|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MAR|data_out[14] .is_wysiwyg = "true";
defparam \REG_MAR|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N22
cycloneive_lcell_comb \memory_subsystem|Equal0~3 (
// Equation(s):
// \memory_subsystem|Equal0~3_combout  = (\REG_MAR|data_out [13] & (\REG_MAR|data_out [12] & (\REG_MAR|data_out [15] & \REG_MAR|data_out [14])))

	.dataa(\REG_MAR|data_out [13]),
	.datab(\REG_MAR|data_out [12]),
	.datac(\REG_MAR|data_out [15]),
	.datad(\REG_MAR|data_out [14]),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~3 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N16
cycloneive_lcell_comb \memory_subsystem|Equal0~4 (
// Equation(s):
// \memory_subsystem|Equal0~4_combout  = (\memory_subsystem|Equal0~2_combout  & (\memory_subsystem|Equal0~0_combout  & (\memory_subsystem|Equal0~1_combout  & \memory_subsystem|Equal0~3_combout )))

	.dataa(\memory_subsystem|Equal0~2_combout ),
	.datab(\memory_subsystem|Equal0~0_combout ),
	.datac(\memory_subsystem|Equal0~1_combout ),
	.datad(\memory_subsystem|Equal0~3_combout ),
	.cin(gnd),
	.combout(\memory_subsystem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Equal0~4 .lut_mask = 16'h8000;
defparam \memory_subsystem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \Data[10]~input (
	.i(Data[10]),
	.ibar(gnd),
	.o(\Data[10]~input_o ));
// synopsys translate_off
defparam \Data[10]~input .bus_hold = "false";
defparam \Data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y20_N5
dffeas \tr0|b[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[10] .is_wysiwyg = "true";
defparam \tr0|b[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \S[10]~input (
	.i(S[10]),
	.ibar(gnd),
	.o(\S[10]~input_o ));
// synopsys translate_off
defparam \S[10]~input .bus_hold = "false";
defparam \S[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N4
cycloneive_lcell_comb \REG_MDR|data_out~25 (
// Equation(s):
// \REG_MDR|data_out~25_combout  = (\REG_MDR|data_out~38_combout  & ((\memory_subsystem|Equal0~4_combout  & ((\S[10]~input_o ))) # (!\memory_subsystem|Equal0~4_combout  & (\tr0|b [10]))))

	.dataa(\memory_subsystem|Equal0~4_combout ),
	.datab(\REG_MDR|data_out~38_combout ),
	.datac(\tr0|b [10]),
	.datad(\S[10]~input_o ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~25 .lut_mask = 16'hC840;
defparam \REG_MDR|data_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N14
cycloneive_lcell_comb \REG_MDR|data_out~26 (
// Equation(s):
// \REG_MDR|data_out~26_combout  = (\REG_MDR|data_out~25_combout ) # ((\BUS_Main|Mux10~3_combout  & (!\state_controller|WideOr19~0_combout  & \Reset~input_o )))

	.dataa(\REG_MDR|data_out~25_combout ),
	.datab(\BUS_Main|Mux10~3_combout ),
	.datac(\state_controller|WideOr19~0_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~26 .lut_mask = 16'hAEAA;
defparam \REG_MDR|data_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N15
dffeas \REG_MDR|data_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MDR|data_out~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MDR|data_out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MDR|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MDR|data_out[10] .is_wysiwyg = "true";
defparam \REG_MDR|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N0
cycloneive_lcell_comb \BUS_Main|Mux10~0 (
// Equation(s):
// \BUS_Main|Mux10~0_combout  = (\state_controller|WideOr24~combout  & (\state_controller|WideOr23~combout  $ ((!\REG_FILE|Mux5~4_combout )))) # (!\state_controller|WideOr24~combout  & (!\state_controller|WideOr23~combout  & (\REG_FILE|Mux5~4_combout  & 
// \MUX_SR2|OUT[10]~101_combout )))

	.dataa(\state_controller|WideOr23~combout ),
	.datab(\state_controller|WideOr24~combout ),
	.datac(\REG_FILE|Mux5~4_combout ),
	.datad(\MUX_SR2|OUT[10]~101_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux10~0 .lut_mask = 16'h9484;
defparam \BUS_Main|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N26
cycloneive_lcell_comb \BUS_Main|Mux10~1 (
// Equation(s):
// \BUS_Main|Mux10~1_combout  = (\BUS_Main|Mux10~0_combout ) # ((\state_controller|WideOr23~combout  & (\ALU_MAIN|Add0~20_combout  & !\state_controller|WideOr24~combout )))

	.dataa(\state_controller|WideOr23~combout ),
	.datab(\BUS_Main|Mux10~0_combout ),
	.datac(\ALU_MAIN|Add0~20_combout ),
	.datad(\state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux10~1 .lut_mask = 16'hCCEC;
defparam \BUS_Main|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N30
cycloneive_lcell_comb \BUS_Main|Mux10~2 (
// Equation(s):
// \BUS_Main|Mux10~2_combout  = (\BUS_Main|Mux4~2_combout  & (((\BUS_Main|Mux4~0_combout ) # (\ALU_ADDER|Add0~20_combout )))) # (!\BUS_Main|Mux4~2_combout  & (\BUS_Main|Mux10~1_combout  & (!\BUS_Main|Mux4~0_combout )))

	.dataa(\BUS_Main|Mux10~1_combout ),
	.datab(\BUS_Main|Mux4~2_combout ),
	.datac(\BUS_Main|Mux4~0_combout ),
	.datad(\ALU_ADDER|Add0~20_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux10~2 .lut_mask = 16'hCEC2;
defparam \BUS_Main|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N8
cycloneive_lcell_comb \BUS_Main|Mux10~3 (
// Equation(s):
// \BUS_Main|Mux10~3_combout  = (\BUS_Main|Mux4~0_combout  & ((\BUS_Main|Mux10~2_combout  & ((\REG_PC|data_out [10]))) # (!\BUS_Main|Mux10~2_combout  & (\REG_MDR|data_out [10])))) # (!\BUS_Main|Mux4~0_combout  & (((\BUS_Main|Mux10~2_combout ))))

	.dataa(\BUS_Main|Mux4~0_combout ),
	.datab(\REG_MDR|data_out [10]),
	.datac(\BUS_Main|Mux10~2_combout ),
	.datad(\REG_PC|data_out [10]),
	.cin(gnd),
	.combout(\BUS_Main|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux10~3 .lut_mask = 16'hF858;
defparam \BUS_Main|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N12
cycloneive_lcell_comb \REG_IR|data_out~11 (
// Equation(s):
// \REG_IR|data_out~11_combout  = (\Reset~input_o  & \BUS_Main|Mux10~3_combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\BUS_Main|Mux10~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_IR|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \REG_IR|data_out~11 .lut_mask = 16'hC0C0;
defparam \REG_IR|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N19
dffeas \REG_IR|data_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_IR|data_out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_IR|data_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_IR|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IR|data_out[10] .is_wysiwyg = "true";
defparam \REG_IR|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N10
cycloneive_lcell_comb \MUX_SR1|OUT[1]~1 (
// Equation(s):
// \MUX_SR1|OUT[1]~1_combout  = (\state_controller|WideOr21~0_combout  & (((\REG_IR|data_out [7])))) # (!\state_controller|WideOr21~0_combout  & ((\REG_MAR|data_out[7]~0_combout  & (\REG_IR|data_out [10])) # (!\REG_MAR|data_out[7]~0_combout  & 
// ((\REG_IR|data_out [7])))))

	.dataa(\state_controller|WideOr21~0_combout ),
	.datab(\REG_IR|data_out [10]),
	.datac(\REG_IR|data_out [7]),
	.datad(\REG_MAR|data_out[7]~0_combout ),
	.cin(gnd),
	.combout(\MUX_SR1|OUT[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR1|OUT[1]~1 .lut_mask = 16'hE4F0;
defparam \MUX_SR1|OUT[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N29
dffeas \REG_FILE|r4|data_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r4|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r4|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r4|data_out[12] .is_wysiwyg = "true";
defparam \REG_FILE|r4|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y25_N15
dffeas \REG_FILE|r6|data_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r6|data_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r6|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r6|data_out[12] .is_wysiwyg = "true";
defparam \REG_FILE|r6|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N14
cycloneive_lcell_comb \REG_FILE|Mux3~0 (
// Equation(s):
// \REG_FILE|Mux3~0_combout  = (\MUX_SR1|OUT[1]~1_combout  & (((\REG_FILE|r6|data_out [12]) # (\MUX_SR1|OUT[0]~0_combout )))) # (!\MUX_SR1|OUT[1]~1_combout  & (\REG_FILE|r4|data_out [12] & ((!\MUX_SR1|OUT[0]~0_combout ))))

	.dataa(\MUX_SR1|OUT[1]~1_combout ),
	.datab(\REG_FILE|r4|data_out [12]),
	.datac(\REG_FILE|r6|data_out [12]),
	.datad(\MUX_SR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux3~0 .lut_mask = 16'hAAE4;
defparam \REG_FILE|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y25_N7
dffeas \REG_FILE|r7|data_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r7|data_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r7|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r7|data_out[12] .is_wysiwyg = "true";
defparam \REG_FILE|r7|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y26_N23
dffeas \REG_FILE|r5|data_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r5|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r5|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r5|data_out[12] .is_wysiwyg = "true";
defparam \REG_FILE|r5|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N22
cycloneive_lcell_comb \REG_FILE|Mux3~1 (
// Equation(s):
// \REG_FILE|Mux3~1_combout  = (\REG_FILE|Mux3~0_combout  & ((\REG_FILE|r7|data_out [12]) # ((!\MUX_SR1|OUT[0]~0_combout )))) # (!\REG_FILE|Mux3~0_combout  & (((\REG_FILE|r5|data_out [12] & \MUX_SR1|OUT[0]~0_combout ))))

	.dataa(\REG_FILE|Mux3~0_combout ),
	.datab(\REG_FILE|r7|data_out [12]),
	.datac(\REG_FILE|r5|data_out [12]),
	.datad(\MUX_SR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux3~1 .lut_mask = 16'hD8AA;
defparam \REG_FILE|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N31
dffeas \REG_FILE|r1|data_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r1|data_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r1|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r1|data_out[12] .is_wysiwyg = "true";
defparam \REG_FILE|r1|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N25
dffeas \REG_FILE|r0|data_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r0|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r0|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r0|data_out[12] .is_wysiwyg = "true";
defparam \REG_FILE|r0|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N30
cycloneive_lcell_comb \REG_FILE|Mux3~2 (
// Equation(s):
// \REG_FILE|Mux3~2_combout  = (\MUX_SR1|OUT[0]~0_combout  & ((\MUX_SR1|OUT[1]~1_combout ) # ((\REG_FILE|r1|data_out [12])))) # (!\MUX_SR1|OUT[0]~0_combout  & (!\MUX_SR1|OUT[1]~1_combout  & ((\REG_FILE|r0|data_out [12]))))

	.dataa(\MUX_SR1|OUT[0]~0_combout ),
	.datab(\MUX_SR1|OUT[1]~1_combout ),
	.datac(\REG_FILE|r1|data_out [12]),
	.datad(\REG_FILE|r0|data_out [12]),
	.cin(gnd),
	.combout(\REG_FILE|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux3~2 .lut_mask = 16'hB9A8;
defparam \REG_FILE|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N13
dffeas \REG_FILE|r2|data_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r2|data_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r2|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r2|data_out[12] .is_wysiwyg = "true";
defparam \REG_FILE|r2|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y26_N27
dffeas \REG_FILE|r3|data_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r3|data_out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r3|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r3|data_out[12] .is_wysiwyg = "true";
defparam \REG_FILE|r3|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N12
cycloneive_lcell_comb \REG_FILE|Mux3~3 (
// Equation(s):
// \REG_FILE|Mux3~3_combout  = (\REG_FILE|Mux3~2_combout  & (((\REG_FILE|r3|data_out [12])) # (!\MUX_SR1|OUT[1]~1_combout ))) # (!\REG_FILE|Mux3~2_combout  & (\MUX_SR1|OUT[1]~1_combout  & (\REG_FILE|r2|data_out [12])))

	.dataa(\REG_FILE|Mux3~2_combout ),
	.datab(\MUX_SR1|OUT[1]~1_combout ),
	.datac(\REG_FILE|r2|data_out [12]),
	.datad(\REG_FILE|r3|data_out [12]),
	.cin(gnd),
	.combout(\REG_FILE|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux3~3 .lut_mask = 16'hEA62;
defparam \REG_FILE|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N8
cycloneive_lcell_comb \REG_FILE|Mux3~4 (
// Equation(s):
// \REG_FILE|Mux3~4_combout  = (\MUX_SR1|OUT[2]~2_combout  & (\REG_FILE|Mux3~1_combout )) # (!\MUX_SR1|OUT[2]~2_combout  & ((\REG_FILE|Mux3~3_combout )))

	.dataa(gnd),
	.datab(\MUX_SR1|OUT[2]~2_combout ),
	.datac(\REG_FILE|Mux3~1_combout ),
	.datad(\REG_FILE|Mux3~3_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux3~4 .lut_mask = 16'hF3C0;
defparam \REG_FILE|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N10
cycloneive_lcell_comb \MUX_ADDR1|OUT[12]~12 (
// Equation(s):
// \MUX_ADDR1|OUT[12]~12_combout  = (\state_controller|State.S_21~q  & (((\REG_PC|data_out [12])))) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & ((\REG_PC|data_out [12]))) # (!\state_controller|State.S_22~q  & 
// (\REG_FILE|Mux3~4_combout ))))

	.dataa(\REG_FILE|Mux3~4_combout ),
	.datab(\REG_PC|data_out [12]),
	.datac(\state_controller|State.S_21~q ),
	.datad(\state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\MUX_ADDR1|OUT[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR1|OUT[12]~12 .lut_mask = 16'hCCCA;
defparam \MUX_ADDR1|OUT[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N24
cycloneive_lcell_comb \ALU_ADDER|Add0~24 (
// Equation(s):
// \ALU_ADDER|Add0~24_combout  = ((\MUX_ADDR1|OUT[12]~12_combout  $ (\MUX_ADDR2|Mux0~1_combout  $ (!\ALU_ADDER|Add0~23 )))) # (GND)
// \ALU_ADDER|Add0~25  = CARRY((\MUX_ADDR1|OUT[12]~12_combout  & ((\MUX_ADDR2|Mux0~1_combout ) # (!\ALU_ADDER|Add0~23 ))) # (!\MUX_ADDR1|OUT[12]~12_combout  & (\MUX_ADDR2|Mux0~1_combout  & !\ALU_ADDER|Add0~23 )))

	.dataa(\MUX_ADDR1|OUT[12]~12_combout ),
	.datab(\MUX_ADDR2|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_ADDER|Add0~23 ),
	.combout(\ALU_ADDER|Add0~24_combout ),
	.cout(\ALU_ADDER|Add0~25 ));
// synopsys translate_off
defparam \ALU_ADDER|Add0~24 .lut_mask = 16'h698E;
defparam \ALU_ADDER|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N24
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~56 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~56_combout  = (\REG_PC|data_out [12] & (\ALU_PC_INCREMENT|Add0~53  $ (GND))) # (!\REG_PC|data_out [12] & (!\ALU_PC_INCREMENT|Add0~53  & VCC))
// \ALU_PC_INCREMENT|Add0~57  = CARRY((\REG_PC|data_out [12] & !\ALU_PC_INCREMENT|Add0~53 ))

	.dataa(gnd),
	.datab(\REG_PC|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_PC_INCREMENT|Add0~53 ),
	.combout(\ALU_PC_INCREMENT|Add0~56_combout ),
	.cout(\ALU_PC_INCREMENT|Add0~57 ));
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~56 .lut_mask = 16'hC30C;
defparam \ALU_PC_INCREMENT|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N6
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~68 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~68_combout  = (\state_controller|State.S_18~q  & (((\ALU_PC_INCREMENT|Add0~56_combout )))) # (!\state_controller|State.S_18~q  & (!\state_controller|State.S_22~q  & ((!\state_controller|State.S_21~q ))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\ALU_PC_INCREMENT|Add0~56_combout ),
	.datac(\state_controller|State.S_18~q ),
	.datad(\state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~68 .lut_mask = 16'hC0C5;
defparam \ALU_PC_INCREMENT|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N26
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~58 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~58_combout  = (\state_controller|State.S_18~q  & (((\ALU_PC_INCREMENT|Add0~68_combout )))) # (!\state_controller|State.S_18~q  & ((\ALU_PC_INCREMENT|Add0~68_combout  & ((\BUS_Main|Mux12~3_combout ))) # 
// (!\ALU_PC_INCREMENT|Add0~68_combout  & (\ALU_ADDER|Add0~24_combout ))))

	.dataa(\ALU_ADDER|Add0~24_combout ),
	.datab(\state_controller|State.S_18~q ),
	.datac(\ALU_PC_INCREMENT|Add0~68_combout ),
	.datad(\BUS_Main|Mux12~3_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~58 .lut_mask = 16'hF2C2;
defparam \ALU_PC_INCREMENT|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y23_N27
dffeas \REG_PC|data_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ALU_PC_INCREMENT|Add0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_PC|data_out[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_PC|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_PC|data_out[12] .is_wysiwyg = "true";
defparam \REG_PC|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N28
cycloneive_lcell_comb \MUX_SR2|OUT[12]~81 (
// Equation(s):
// \MUX_SR2|OUT[12]~81_combout  = (\REG_IR|data_out [0] & (((\REG_IR|data_out [1])))) # (!\REG_IR|data_out [0] & ((\REG_IR|data_out [1] & (\REG_FILE|r6|data_out [12])) # (!\REG_IR|data_out [1] & ((\REG_FILE|r4|data_out [12])))))

	.dataa(\REG_FILE|r6|data_out [12]),
	.datab(\REG_IR|data_out [0]),
	.datac(\REG_FILE|r4|data_out [12]),
	.datad(\REG_IR|data_out [1]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[12]~81_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[12]~81 .lut_mask = 16'hEE30;
defparam \MUX_SR2|OUT[12]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N6
cycloneive_lcell_comb \MUX_SR2|OUT[12]~82 (
// Equation(s):
// \MUX_SR2|OUT[12]~82_combout  = (\MUX_SR2|OUT[12]~81_combout  & (((\REG_FILE|r7|data_out [12]) # (!\REG_IR|data_out [0])))) # (!\MUX_SR2|OUT[12]~81_combout  & (\REG_FILE|r5|data_out [12] & ((\REG_IR|data_out [0]))))

	.dataa(\REG_FILE|r5|data_out [12]),
	.datab(\MUX_SR2|OUT[12]~81_combout ),
	.datac(\REG_FILE|r7|data_out [12]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[12]~82_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[12]~82 .lut_mask = 16'hE2CC;
defparam \MUX_SR2|OUT[12]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N24
cycloneive_lcell_comb \MUX_SR2|OUT[12]~83 (
// Equation(s):
// \MUX_SR2|OUT[12]~83_combout  = (\REG_IR|data_out [1] & (((\REG_IR|data_out [0])))) # (!\REG_IR|data_out [1] & ((\REG_IR|data_out [0] & (\REG_FILE|r1|data_out [12])) # (!\REG_IR|data_out [0] & ((\REG_FILE|r0|data_out [12])))))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_FILE|r1|data_out [12]),
	.datac(\REG_FILE|r0|data_out [12]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[12]~83_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[12]~83 .lut_mask = 16'hEE50;
defparam \MUX_SR2|OUT[12]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N26
cycloneive_lcell_comb \MUX_SR2|OUT[12]~84 (
// Equation(s):
// \MUX_SR2|OUT[12]~84_combout  = (\REG_IR|data_out [1] & ((\MUX_SR2|OUT[12]~83_combout  & (\REG_FILE|r3|data_out [12])) # (!\MUX_SR2|OUT[12]~83_combout  & ((\REG_FILE|r2|data_out [12]))))) # (!\REG_IR|data_out [1] & (\MUX_SR2|OUT[12]~83_combout ))

	.dataa(\REG_IR|data_out [1]),
	.datab(\MUX_SR2|OUT[12]~83_combout ),
	.datac(\REG_FILE|r3|data_out [12]),
	.datad(\REG_FILE|r2|data_out [12]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[12]~84_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[12]~84 .lut_mask = 16'hE6C4;
defparam \MUX_SR2|OUT[12]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N12
cycloneive_lcell_comb \MUX_SR2|OUT[12]~85 (
// Equation(s):
// \MUX_SR2|OUT[12]~85_combout  = (!\state_controller|Selector24~1_combout  & ((\REG_IR|data_out [2] & (\MUX_SR2|OUT[12]~82_combout )) # (!\REG_IR|data_out [2] & ((\MUX_SR2|OUT[12]~84_combout )))))

	.dataa(\MUX_SR2|OUT[12]~82_combout ),
	.datab(\state_controller|Selector24~1_combout ),
	.datac(\MUX_SR2|OUT[12]~84_combout ),
	.datad(\REG_IR|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[12]~85_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[12]~85 .lut_mask = 16'h2230;
defparam \MUX_SR2|OUT[12]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N8
cycloneive_lcell_comb \MUX_SR2|OUT[12]~103 (
// Equation(s):
// \MUX_SR2|OUT[12]~103_combout  = (\MUX_SR2|OUT[12]~85_combout ) # ((\REG_IR|data_out [4] & ((\REG_IR|data_out [5]) # (\state_controller|Selector24~0_combout ))))

	.dataa(\MUX_SR2|OUT[12]~85_combout ),
	.datab(\REG_IR|data_out [5]),
	.datac(\state_controller|Selector24~0_combout ),
	.datad(\REG_IR|data_out [4]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[12]~103_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[12]~103 .lut_mask = 16'hFEAA;
defparam \MUX_SR2|OUT[12]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N22
cycloneive_lcell_comb \BUS_Main|Mux12~0 (
// Equation(s):
// \BUS_Main|Mux12~0_combout  = (\state_controller|WideOr24~combout  & (\state_controller|WideOr23~combout  $ (((!\REG_FILE|Mux3~4_combout ))))) # (!\state_controller|WideOr24~combout  & (!\state_controller|WideOr23~combout  & (\MUX_SR2|OUT[12]~103_combout  
// & \REG_FILE|Mux3~4_combout )))

	.dataa(\state_controller|WideOr23~combout ),
	.datab(\MUX_SR2|OUT[12]~103_combout ),
	.datac(\REG_FILE|Mux3~4_combout ),
	.datad(\state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux12~0 .lut_mask = 16'hA540;
defparam \BUS_Main|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N24
cycloneive_lcell_comb \ALU_MAIN|Add0~24 (
// Equation(s):
// \ALU_MAIN|Add0~24_combout  = ((\MUX_SR2|OUT[12]~103_combout  $ (\REG_FILE|Mux3~4_combout  $ (!\ALU_MAIN|Add0~23 )))) # (GND)
// \ALU_MAIN|Add0~25  = CARRY((\MUX_SR2|OUT[12]~103_combout  & ((\REG_FILE|Mux3~4_combout ) # (!\ALU_MAIN|Add0~23 ))) # (!\MUX_SR2|OUT[12]~103_combout  & (\REG_FILE|Mux3~4_combout  & !\ALU_MAIN|Add0~23 )))

	.dataa(\MUX_SR2|OUT[12]~103_combout ),
	.datab(\REG_FILE|Mux3~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_MAIN|Add0~23 ),
	.combout(\ALU_MAIN|Add0~24_combout ),
	.cout(\ALU_MAIN|Add0~25 ));
// synopsys translate_off
defparam \ALU_MAIN|Add0~24 .lut_mask = 16'h698E;
defparam \ALU_MAIN|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N24
cycloneive_lcell_comb \BUS_Main|Mux12~1 (
// Equation(s):
// \BUS_Main|Mux12~1_combout  = (\BUS_Main|Mux12~0_combout ) # ((!\state_controller|WideOr24~combout  & (\ALU_MAIN|Add0~24_combout  & \state_controller|WideOr23~combout )))

	.dataa(\BUS_Main|Mux12~0_combout ),
	.datab(\state_controller|WideOr24~combout ),
	.datac(\ALU_MAIN|Add0~24_combout ),
	.datad(\state_controller|WideOr23~combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux12~1 .lut_mask = 16'hBAAA;
defparam \BUS_Main|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N8
cycloneive_lcell_comb \BUS_Main|Mux12~2 (
// Equation(s):
// \BUS_Main|Mux12~2_combout  = (\BUS_Main|Mux4~2_combout  & ((\ALU_ADDER|Add0~24_combout ) # ((\BUS_Main|Mux4~0_combout )))) # (!\BUS_Main|Mux4~2_combout  & (((!\BUS_Main|Mux4~0_combout  & \BUS_Main|Mux12~1_combout ))))

	.dataa(\ALU_ADDER|Add0~24_combout ),
	.datab(\BUS_Main|Mux4~2_combout ),
	.datac(\BUS_Main|Mux4~0_combout ),
	.datad(\BUS_Main|Mux12~1_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux12~2 .lut_mask = 16'hCBC8;
defparam \BUS_Main|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \Data[12]~input (
	.i(Data[12]),
	.ibar(gnd),
	.o(\Data[12]~input_o ));
// synopsys translate_off
defparam \Data[12]~input .bus_hold = "false";
defparam \Data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y20_N1
dffeas \tr0|b[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[12] .is_wysiwyg = "true";
defparam \tr0|b[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \S[12]~input (
	.i(S[12]),
	.ibar(gnd),
	.o(\S[12]~input_o ));
// synopsys translate_off
defparam \S[12]~input .bus_hold = "false";
defparam \S[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N0
cycloneive_lcell_comb \REG_MDR|data_out~29 (
// Equation(s):
// \REG_MDR|data_out~29_combout  = (\REG_MDR|data_out~38_combout  & ((\memory_subsystem|Equal0~4_combout  & ((\S[12]~input_o ))) # (!\memory_subsystem|Equal0~4_combout  & (\tr0|b [12]))))

	.dataa(\memory_subsystem|Equal0~4_combout ),
	.datab(\REG_MDR|data_out~38_combout ),
	.datac(\tr0|b [12]),
	.datad(\S[12]~input_o ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~29 .lut_mask = 16'hC840;
defparam \REG_MDR|data_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N14
cycloneive_lcell_comb \REG_MDR|data_out~30 (
// Equation(s):
// \REG_MDR|data_out~30_combout  = (\REG_MDR|data_out~29_combout ) # ((!\state_controller|WideOr19~0_combout  & (\Reset~input_o  & \BUS_Main|Mux12~3_combout )))

	.dataa(\REG_MDR|data_out~29_combout ),
	.datab(\state_controller|WideOr19~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\BUS_Main|Mux12~3_combout ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~30 .lut_mask = 16'hBAAA;
defparam \REG_MDR|data_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N15
dffeas \REG_MDR|data_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MDR|data_out~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MDR|data_out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MDR|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MDR|data_out[12] .is_wysiwyg = "true";
defparam \REG_MDR|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N18
cycloneive_lcell_comb \BUS_Main|Mux12~3 (
// Equation(s):
// \BUS_Main|Mux12~3_combout  = (\BUS_Main|Mux4~0_combout  & ((\BUS_Main|Mux12~2_combout  & (\REG_PC|data_out [12])) # (!\BUS_Main|Mux12~2_combout  & ((\REG_MDR|data_out [12]))))) # (!\BUS_Main|Mux4~0_combout  & (((\BUS_Main|Mux12~2_combout ))))

	.dataa(\BUS_Main|Mux4~0_combout ),
	.datab(\REG_PC|data_out [12]),
	.datac(\BUS_Main|Mux12~2_combout ),
	.datad(\REG_MDR|data_out [12]),
	.cin(gnd),
	.combout(\BUS_Main|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux12~3 .lut_mask = 16'hDAD0;
defparam \BUS_Main|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N0
cycloneive_lcell_comb \REG_MAR|data_out~2 (
// Equation(s):
// \REG_MAR|data_out~2_combout  = (\Reset~input_o  & \BUS_Main|Mux12~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\BUS_Main|Mux12~3_combout ),
	.cin(gnd),
	.combout(\REG_MAR|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MAR|data_out~2 .lut_mask = 16'hF000;
defparam \REG_MAR|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N1
dffeas \REG_IR|data_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MAR|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_IR|data_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_IR|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IR|data_out[12] .is_wysiwyg = "true";
defparam \REG_IR|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N4
cycloneive_lcell_comb \state_controller|Decoder0~3 (
// Equation(s):
// \state_controller|Decoder0~3_combout  = (!\REG_IR|data_out [13] & (\REG_IR|data_out [15] & (\REG_IR|data_out [14] & !\REG_IR|data_out [12])))

	.dataa(\REG_IR|data_out [13]),
	.datab(\REG_IR|data_out [15]),
	.datac(\REG_IR|data_out [14]),
	.datad(\REG_IR|data_out [12]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~3 .lut_mask = 16'h0040;
defparam \state_controller|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N28
cycloneive_lcell_comb \state_controller|State~43 (
// Equation(s):
// \state_controller|State~43_combout  = (\state_controller|Decoder0~3_combout  & (\state_controller|State.S_32~q  & \Reset~input_o ))

	.dataa(\state_controller|Decoder0~3_combout ),
	.datab(\state_controller|State.S_32~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|State~43_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~43 .lut_mask = 16'h8080;
defparam \state_controller|State~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N29
dffeas \state_controller|State.S_12 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_12 .is_wysiwyg = "true";
defparam \state_controller|State.S_12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N12
cycloneive_lcell_comb \state_controller|WideOr21~0 (
// Equation(s):
// \state_controller|WideOr21~0_combout  = (\state_controller|State.S_12~q ) # ((\state_controller|State.S_01~q ) # ((\state_controller|State.S_09~q ) # (\state_controller|State.S_05~q )))

	.dataa(\state_controller|State.S_12~q ),
	.datab(\state_controller|State.S_01~q ),
	.datac(\state_controller|State.S_09~q ),
	.datad(\state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr21~0 .lut_mask = 16'hFFFE;
defparam \state_controller|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N4
cycloneive_lcell_comb \MUX_SR1|OUT[2]~2 (
// Equation(s):
// \MUX_SR1|OUT[2]~2_combout  = (\state_controller|WideOr21~0_combout  & (((\REG_IR|data_out [8])))) # (!\state_controller|WideOr21~0_combout  & ((\REG_MAR|data_out[7]~0_combout  & (\REG_IR|data_out [11])) # (!\REG_MAR|data_out[7]~0_combout  & 
// ((\REG_IR|data_out [8])))))

	.dataa(\state_controller|WideOr21~0_combout ),
	.datab(\REG_IR|data_out [11]),
	.datac(\REG_IR|data_out [8]),
	.datad(\REG_MAR|data_out[7]~0_combout ),
	.cin(gnd),
	.combout(\MUX_SR1|OUT[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR1|OUT[2]~2 .lut_mask = 16'hE4F0;
defparam \MUX_SR1|OUT[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N17
dffeas \REG_FILE|r7|data_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r7|data_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r7|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r7|data_out[14] .is_wysiwyg = "true";
defparam \REG_FILE|r7|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y24_N11
dffeas \REG_FILE|r5|data_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r5|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r5|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r5|data_out[14] .is_wysiwyg = "true";
defparam \REG_FILE|r5|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y22_N15
dffeas \REG_FILE|r4|data_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r4|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r4|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r4|data_out[14] .is_wysiwyg = "true";
defparam \REG_FILE|r4|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y22_N31
dffeas \REG_FILE|r6|data_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r6|data_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r6|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r6|data_out[14] .is_wysiwyg = "true";
defparam \REG_FILE|r6|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N30
cycloneive_lcell_comb \REG_FILE|Mux1~0 (
// Equation(s):
// \REG_FILE|Mux1~0_combout  = (\MUX_SR1|OUT[1]~1_combout  & (((\REG_FILE|r6|data_out [14]) # (\MUX_SR1|OUT[0]~0_combout )))) # (!\MUX_SR1|OUT[1]~1_combout  & (\REG_FILE|r4|data_out [14] & ((!\MUX_SR1|OUT[0]~0_combout ))))

	.dataa(\REG_FILE|r4|data_out [14]),
	.datab(\MUX_SR1|OUT[1]~1_combout ),
	.datac(\REG_FILE|r6|data_out [14]),
	.datad(\MUX_SR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux1~0 .lut_mask = 16'hCCE2;
defparam \REG_FILE|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N10
cycloneive_lcell_comb \REG_FILE|Mux1~1 (
// Equation(s):
// \REG_FILE|Mux1~1_combout  = (\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|Mux1~0_combout  & (\REG_FILE|r7|data_out [14])) # (!\REG_FILE|Mux1~0_combout  & ((\REG_FILE|r5|data_out [14]))))) # (!\MUX_SR1|OUT[0]~0_combout  & (((\REG_FILE|Mux1~0_combout ))))

	.dataa(\REG_FILE|r7|data_out [14]),
	.datab(\MUX_SR1|OUT[0]~0_combout ),
	.datac(\REG_FILE|r5|data_out [14]),
	.datad(\REG_FILE|Mux1~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux1~1 .lut_mask = 16'hBBC0;
defparam \REG_FILE|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y24_N13
dffeas \REG_FILE|r3|data_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r3|data_out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r3|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r3|data_out[14] .is_wysiwyg = "true";
defparam \REG_FILE|r3|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N19
dffeas \REG_FILE|r2|data_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r2|data_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r2|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r2|data_out[14] .is_wysiwyg = "true";
defparam \REG_FILE|r2|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y27_N29
dffeas \REG_FILE|r1|data_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r1|data_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r1|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r1|data_out[14] .is_wysiwyg = "true";
defparam \REG_FILE|r1|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N7
dffeas \REG_FILE|r0|data_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r0|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r0|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r0|data_out[14] .is_wysiwyg = "true";
defparam \REG_FILE|r0|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N28
cycloneive_lcell_comb \REG_FILE|Mux1~2 (
// Equation(s):
// \REG_FILE|Mux1~2_combout  = (\MUX_SR1|OUT[0]~0_combout  & ((\MUX_SR1|OUT[1]~1_combout ) # ((\REG_FILE|r1|data_out [14])))) # (!\MUX_SR1|OUT[0]~0_combout  & (!\MUX_SR1|OUT[1]~1_combout  & ((\REG_FILE|r0|data_out [14]))))

	.dataa(\MUX_SR1|OUT[0]~0_combout ),
	.datab(\MUX_SR1|OUT[1]~1_combout ),
	.datac(\REG_FILE|r1|data_out [14]),
	.datad(\REG_FILE|r0|data_out [14]),
	.cin(gnd),
	.combout(\REG_FILE|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux1~2 .lut_mask = 16'hB9A8;
defparam \REG_FILE|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N18
cycloneive_lcell_comb \REG_FILE|Mux1~3 (
// Equation(s):
// \REG_FILE|Mux1~3_combout  = (\MUX_SR1|OUT[1]~1_combout  & ((\REG_FILE|Mux1~2_combout  & (\REG_FILE|r3|data_out [14])) # (!\REG_FILE|Mux1~2_combout  & ((\REG_FILE|r2|data_out [14]))))) # (!\MUX_SR1|OUT[1]~1_combout  & (((\REG_FILE|Mux1~2_combout ))))

	.dataa(\REG_FILE|r3|data_out [14]),
	.datab(\MUX_SR1|OUT[1]~1_combout ),
	.datac(\REG_FILE|r2|data_out [14]),
	.datad(\REG_FILE|Mux1~2_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux1~3 .lut_mask = 16'hBBC0;
defparam \REG_FILE|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N6
cycloneive_lcell_comb \REG_FILE|Mux1~4 (
// Equation(s):
// \REG_FILE|Mux1~4_combout  = (\MUX_SR1|OUT[2]~2_combout  & (\REG_FILE|Mux1~1_combout )) # (!\MUX_SR1|OUT[2]~2_combout  & ((\REG_FILE|Mux1~3_combout )))

	.dataa(gnd),
	.datab(\MUX_SR1|OUT[2]~2_combout ),
	.datac(\REG_FILE|Mux1~1_combout ),
	.datad(\REG_FILE|Mux1~3_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux1~4 .lut_mask = 16'hF3C0;
defparam \REG_FILE|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N26
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~59 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~59_combout  = (\REG_PC|data_out [13] & (!\ALU_PC_INCREMENT|Add0~57 )) # (!\REG_PC|data_out [13] & ((\ALU_PC_INCREMENT|Add0~57 ) # (GND)))
// \ALU_PC_INCREMENT|Add0~60  = CARRY((!\ALU_PC_INCREMENT|Add0~57 ) # (!\REG_PC|data_out [13]))

	.dataa(gnd),
	.datab(\REG_PC|data_out [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_PC_INCREMENT|Add0~57 ),
	.combout(\ALU_PC_INCREMENT|Add0~59_combout ),
	.cout(\ALU_PC_INCREMENT|Add0~60 ));
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~59 .lut_mask = 16'h3C3F;
defparam \ALU_PC_INCREMENT|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N26
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~69 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~69_combout  = (\state_controller|State.S_18~q  & (((\ALU_PC_INCREMENT|Add0~59_combout )))) # (!\state_controller|State.S_18~q  & ((\state_controller|State.S_22~q ) # ((\state_controller|State.S_21~q ))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\ALU_PC_INCREMENT|Add0~59_combout ),
	.datac(\state_controller|State.S_21~q ),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~69 .lut_mask = 16'hCCFA;
defparam \ALU_PC_INCREMENT|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N0
cycloneive_lcell_comb \REG_FILE|r6|data_out[13]~feeder (
// Equation(s):
// \REG_FILE|r6|data_out[13]~feeder_combout  = \REG_MAR|data_out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG_MAR|data_out~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_FILE|r6|data_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|r6|data_out[13]~feeder .lut_mask = 16'hF0F0;
defparam \REG_FILE|r6|data_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N1
dffeas \REG_FILE|r6|data_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_FILE|r6|data_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_FILE|r6|data_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r6|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r6|data_out[13] .is_wysiwyg = "true";
defparam \REG_FILE|r6|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y22_N19
dffeas \REG_FILE|r4|data_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r4|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r4|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r4|data_out[13] .is_wysiwyg = "true";
defparam \REG_FILE|r4|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N10
cycloneive_lcell_comb \REG_FILE|Mux2~0 (
// Equation(s):
// \REG_FILE|Mux2~0_combout  = (\MUX_SR1|OUT[0]~0_combout  & (\MUX_SR1|OUT[1]~1_combout )) # (!\MUX_SR1|OUT[0]~0_combout  & ((\MUX_SR1|OUT[1]~1_combout  & (\REG_FILE|r6|data_out [13])) # (!\MUX_SR1|OUT[1]~1_combout  & ((\REG_FILE|r4|data_out [13])))))

	.dataa(\MUX_SR1|OUT[0]~0_combout ),
	.datab(\MUX_SR1|OUT[1]~1_combout ),
	.datac(\REG_FILE|r6|data_out [13]),
	.datad(\REG_FILE|r4|data_out [13]),
	.cin(gnd),
	.combout(\REG_FILE|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux2~0 .lut_mask = 16'hD9C8;
defparam \REG_FILE|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y22_N13
dffeas \REG_FILE|r7|data_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r7|data_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r7|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r7|data_out[13] .is_wysiwyg = "true";
defparam \REG_FILE|r7|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y24_N25
dffeas \REG_FILE|r5|data_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r5|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r5|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r5|data_out[13] .is_wysiwyg = "true";
defparam \REG_FILE|r5|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N12
cycloneive_lcell_comb \REG_FILE|Mux2~1 (
// Equation(s):
// \REG_FILE|Mux2~1_combout  = (\REG_FILE|Mux2~0_combout  & (((\REG_FILE|r7|data_out [13])) # (!\MUX_SR1|OUT[0]~0_combout ))) # (!\REG_FILE|Mux2~0_combout  & (\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|r5|data_out [13]))))

	.dataa(\REG_FILE|Mux2~0_combout ),
	.datab(\MUX_SR1|OUT[0]~0_combout ),
	.datac(\REG_FILE|r7|data_out [13]),
	.datad(\REG_FILE|r5|data_out [13]),
	.cin(gnd),
	.combout(\REG_FILE|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux2~1 .lut_mask = 16'hE6A2;
defparam \REG_FILE|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N11
dffeas \REG_FILE|r1|data_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r1|data_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r1|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r1|data_out[13] .is_wysiwyg = "true";
defparam \REG_FILE|r1|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N13
dffeas \REG_FILE|r0|data_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r0|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r0|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r0|data_out[13] .is_wysiwyg = "true";
defparam \REG_FILE|r0|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N10
cycloneive_lcell_comb \REG_FILE|Mux2~2 (
// Equation(s):
// \REG_FILE|Mux2~2_combout  = (\MUX_SR1|OUT[1]~1_combout  & (\MUX_SR1|OUT[0]~0_combout )) # (!\MUX_SR1|OUT[1]~1_combout  & ((\MUX_SR1|OUT[0]~0_combout  & (\REG_FILE|r1|data_out [13])) # (!\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|r0|data_out [13])))))

	.dataa(\MUX_SR1|OUT[1]~1_combout ),
	.datab(\MUX_SR1|OUT[0]~0_combout ),
	.datac(\REG_FILE|r1|data_out [13]),
	.datad(\REG_FILE|r0|data_out [13]),
	.cin(gnd),
	.combout(\REG_FILE|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux2~2 .lut_mask = 16'hD9C8;
defparam \REG_FILE|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N29
dffeas \REG_FILE|r3|data_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r3|data_out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r3|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r3|data_out[13] .is_wysiwyg = "true";
defparam \REG_FILE|r3|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N3
dffeas \REG_FILE|r2|data_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r2|data_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r2|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r2|data_out[13] .is_wysiwyg = "true";
defparam \REG_FILE|r2|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N28
cycloneive_lcell_comb \REG_FILE|Mux2~3 (
// Equation(s):
// \REG_FILE|Mux2~3_combout  = (\MUX_SR1|OUT[1]~1_combout  & ((\REG_FILE|Mux2~2_combout  & (\REG_FILE|r3|data_out [13])) # (!\REG_FILE|Mux2~2_combout  & ((\REG_FILE|r2|data_out [13]))))) # (!\MUX_SR1|OUT[1]~1_combout  & (\REG_FILE|Mux2~2_combout ))

	.dataa(\MUX_SR1|OUT[1]~1_combout ),
	.datab(\REG_FILE|Mux2~2_combout ),
	.datac(\REG_FILE|r3|data_out [13]),
	.datad(\REG_FILE|r2|data_out [13]),
	.cin(gnd),
	.combout(\REG_FILE|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux2~3 .lut_mask = 16'hE6C4;
defparam \REG_FILE|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N16
cycloneive_lcell_comb \REG_FILE|Mux2~4 (
// Equation(s):
// \REG_FILE|Mux2~4_combout  = (\MUX_SR1|OUT[2]~2_combout  & (\REG_FILE|Mux2~1_combout )) # (!\MUX_SR1|OUT[2]~2_combout  & ((\REG_FILE|Mux2~3_combout )))

	.dataa(\REG_FILE|Mux2~1_combout ),
	.datab(\MUX_SR1|OUT[2]~2_combout ),
	.datac(gnd),
	.datad(\REG_FILE|Mux2~3_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux2~4 .lut_mask = 16'hBB88;
defparam \REG_FILE|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N22
cycloneive_lcell_comb \MUX_ADDR1|OUT[13]~13 (
// Equation(s):
// \MUX_ADDR1|OUT[13]~13_combout  = (\state_controller|State.S_21~q  & (((\REG_PC|data_out [13])))) # (!\state_controller|State.S_21~q  & ((\state_controller|State.S_22~q  & (\REG_PC|data_out [13])) # (!\state_controller|State.S_22~q  & 
// ((\REG_FILE|Mux2~4_combout )))))

	.dataa(\state_controller|State.S_21~q ),
	.datab(\state_controller|State.S_22~q ),
	.datac(\REG_PC|data_out [13]),
	.datad(\REG_FILE|Mux2~4_combout ),
	.cin(gnd),
	.combout(\MUX_ADDR1|OUT[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR1|OUT[13]~13 .lut_mask = 16'hF1E0;
defparam \MUX_ADDR1|OUT[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N26
cycloneive_lcell_comb \ALU_ADDER|Add0~26 (
// Equation(s):
// \ALU_ADDER|Add0~26_combout  = (\MUX_ADDR1|OUT[13]~13_combout  & ((\MUX_ADDR2|Mux0~1_combout  & (\ALU_ADDER|Add0~25  & VCC)) # (!\MUX_ADDR2|Mux0~1_combout  & (!\ALU_ADDER|Add0~25 )))) # (!\MUX_ADDR1|OUT[13]~13_combout  & ((\MUX_ADDR2|Mux0~1_combout  & 
// (!\ALU_ADDER|Add0~25 )) # (!\MUX_ADDR2|Mux0~1_combout  & ((\ALU_ADDER|Add0~25 ) # (GND)))))
// \ALU_ADDER|Add0~27  = CARRY((\MUX_ADDR1|OUT[13]~13_combout  & (!\MUX_ADDR2|Mux0~1_combout  & !\ALU_ADDER|Add0~25 )) # (!\MUX_ADDR1|OUT[13]~13_combout  & ((!\ALU_ADDER|Add0~25 ) # (!\MUX_ADDR2|Mux0~1_combout ))))

	.dataa(\MUX_ADDR1|OUT[13]~13_combout ),
	.datab(\MUX_ADDR2|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_ADDER|Add0~25 ),
	.combout(\ALU_ADDER|Add0~26_combout ),
	.cout(\ALU_ADDER|Add0~27 ));
// synopsys translate_off
defparam \ALU_ADDER|Add0~26 .lut_mask = 16'h9617;
defparam \ALU_ADDER|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N8
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~61 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~61_combout  = (\ALU_PC_INCREMENT|Add0~69_combout  & ((\state_controller|State.S_18~q ) # ((\ALU_ADDER|Add0~26_combout )))) # (!\ALU_PC_INCREMENT|Add0~69_combout  & (!\state_controller|State.S_18~q  & (\BUS_Main|Mux13~3_combout )))

	.dataa(\ALU_PC_INCREMENT|Add0~69_combout ),
	.datab(\state_controller|State.S_18~q ),
	.datac(\BUS_Main|Mux13~3_combout ),
	.datad(\ALU_ADDER|Add0~26_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~61 .lut_mask = 16'hBA98;
defparam \ALU_PC_INCREMENT|Add0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N9
dffeas \REG_PC|data_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ALU_PC_INCREMENT|Add0~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_PC|data_out[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_PC|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_PC|data_out[13] .is_wysiwyg = "true";
defparam \REG_PC|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N28
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~62 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~62_combout  = (\REG_PC|data_out [14] & (\ALU_PC_INCREMENT|Add0~60  $ (GND))) # (!\REG_PC|data_out [14] & (!\ALU_PC_INCREMENT|Add0~60  & VCC))
// \ALU_PC_INCREMENT|Add0~63  = CARRY((\REG_PC|data_out [14] & !\ALU_PC_INCREMENT|Add0~60 ))

	.dataa(gnd),
	.datab(\REG_PC|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_PC_INCREMENT|Add0~60 ),
	.combout(\ALU_PC_INCREMENT|Add0~62_combout ),
	.cout(\ALU_PC_INCREMENT|Add0~63 ));
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~62 .lut_mask = 16'hC30C;
defparam \ALU_PC_INCREMENT|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N28
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~70 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~70_combout  = (\state_controller|State.S_18~q  & (((\ALU_PC_INCREMENT|Add0~62_combout )))) # (!\state_controller|State.S_18~q  & ((\state_controller|State.S_22~q ) # ((\state_controller|State.S_21~q ))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\ALU_PC_INCREMENT|Add0~62_combout ),
	.datac(\state_controller|State.S_21~q ),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~70 .lut_mask = 16'hCCFA;
defparam \ALU_PC_INCREMENT|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N18
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~64 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~64_combout  = (\ALU_PC_INCREMENT|Add0~70_combout  & ((\ALU_ADDER|Add0~28_combout ) # ((\state_controller|State.S_18~q )))) # (!\ALU_PC_INCREMENT|Add0~70_combout  & (((!\state_controller|State.S_18~q  & \BUS_Main|Mux14~3_combout ))))

	.dataa(\ALU_ADDER|Add0~28_combout ),
	.datab(\ALU_PC_INCREMENT|Add0~70_combout ),
	.datac(\state_controller|State.S_18~q ),
	.datad(\BUS_Main|Mux14~3_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~64 .lut_mask = 16'hCBC8;
defparam \ALU_PC_INCREMENT|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y22_N19
dffeas \REG_PC|data_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ALU_PC_INCREMENT|Add0~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_PC|data_out[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_PC|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_PC|data_out[14] .is_wysiwyg = "true";
defparam \REG_PC|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N16
cycloneive_lcell_comb \MUX_ADDR1|OUT[14]~14 (
// Equation(s):
// \MUX_ADDR1|OUT[14]~14_combout  = (\state_controller|State.S_22~q  & (((\REG_PC|data_out [14])))) # (!\state_controller|State.S_22~q  & ((\state_controller|State.S_21~q  & ((\REG_PC|data_out [14]))) # (!\state_controller|State.S_21~q  & 
// (\REG_FILE|Mux1~4_combout ))))

	.dataa(\REG_FILE|Mux1~4_combout ),
	.datab(\REG_PC|data_out [14]),
	.datac(\state_controller|State.S_22~q ),
	.datad(\state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\MUX_ADDR1|OUT[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR1|OUT[14]~14 .lut_mask = 16'hCCCA;
defparam \MUX_ADDR1|OUT[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N28
cycloneive_lcell_comb \ALU_ADDER|Add0~28 (
// Equation(s):
// \ALU_ADDER|Add0~28_combout  = ((\MUX_ADDR1|OUT[14]~14_combout  $ (\MUX_ADDR2|Mux0~1_combout  $ (!\ALU_ADDER|Add0~27 )))) # (GND)
// \ALU_ADDER|Add0~29  = CARRY((\MUX_ADDR1|OUT[14]~14_combout  & ((\MUX_ADDR2|Mux0~1_combout ) # (!\ALU_ADDER|Add0~27 ))) # (!\MUX_ADDR1|OUT[14]~14_combout  & (\MUX_ADDR2|Mux0~1_combout  & !\ALU_ADDER|Add0~27 )))

	.dataa(\MUX_ADDR1|OUT[14]~14_combout ),
	.datab(\MUX_ADDR2|Mux0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_ADDER|Add0~27 ),
	.combout(\ALU_ADDER|Add0~28_combout ),
	.cout(\ALU_ADDER|Add0~29 ));
// synopsys translate_off
defparam \ALU_ADDER|Add0~28 .lut_mask = 16'h698E;
defparam \ALU_ADDER|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \S[14]~input (
	.i(S[14]),
	.ibar(gnd),
	.o(\S[14]~input_o ));
// synopsys translate_off
defparam \S[14]~input .bus_hold = "false";
defparam \S[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \Data[14]~input (
	.i(Data[14]),
	.ibar(gnd),
	.o(\Data[14]~input_o ));
// synopsys translate_off
defparam \Data[14]~input .bus_hold = "false";
defparam \Data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y20_N29
dffeas \tr0|b[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[14] .is_wysiwyg = "true";
defparam \tr0|b[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N28
cycloneive_lcell_comb \REG_MDR|data_out~33 (
// Equation(s):
// \REG_MDR|data_out~33_combout  = (\REG_MDR|data_out~38_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[14]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [14])))))

	.dataa(\S[14]~input_o ),
	.datab(\REG_MDR|data_out~38_combout ),
	.datac(\tr0|b [14]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~33 .lut_mask = 16'h88C0;
defparam \REG_MDR|data_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N26
cycloneive_lcell_comb \REG_MDR|data_out~34 (
// Equation(s):
// \REG_MDR|data_out~34_combout  = (\REG_MDR|data_out~33_combout ) # ((!\state_controller|WideOr19~0_combout  & (\BUS_Main|Mux14~3_combout  & \Reset~input_o )))

	.dataa(\state_controller|WideOr19~0_combout ),
	.datab(\REG_MDR|data_out~33_combout ),
	.datac(\BUS_Main|Mux14~3_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~34 .lut_mask = 16'hDCCC;
defparam \REG_MDR|data_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N27
dffeas \REG_MDR|data_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MDR|data_out~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MDR|data_out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MDR|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MDR|data_out[14] .is_wysiwyg = "true";
defparam \REG_MDR|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N16
cycloneive_lcell_comb \BUS_Main|Mux14~0 (
// Equation(s):
// \BUS_Main|Mux14~0_combout  = (\BUS_Main|Mux4~2_combout  & (((\REG_PC|data_out [14])) # (!\BUS_Main|Mux4~0_combout ))) # (!\BUS_Main|Mux4~2_combout  & (\BUS_Main|Mux4~0_combout  & (\REG_MDR|data_out [14])))

	.dataa(\BUS_Main|Mux4~2_combout ),
	.datab(\BUS_Main|Mux4~0_combout ),
	.datac(\REG_MDR|data_out [14]),
	.datad(\REG_PC|data_out [14]),
	.cin(gnd),
	.combout(\BUS_Main|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux14~0 .lut_mask = 16'hEA62;
defparam \BUS_Main|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N6
cycloneive_lcell_comb \MUX_SR2|OUT[14]~93 (
// Equation(s):
// \MUX_SR2|OUT[14]~93_combout  = (\REG_IR|data_out [1] & (((\REG_IR|data_out [0])))) # (!\REG_IR|data_out [1] & ((\REG_IR|data_out [0] & (\REG_FILE|r1|data_out [14])) # (!\REG_IR|data_out [0] & ((\REG_FILE|r0|data_out [14])))))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_FILE|r1|data_out [14]),
	.datac(\REG_FILE|r0|data_out [14]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[14]~93_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[14]~93 .lut_mask = 16'hEE50;
defparam \MUX_SR2|OUT[14]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N12
cycloneive_lcell_comb \MUX_SR2|OUT[14]~94 (
// Equation(s):
// \MUX_SR2|OUT[14]~94_combout  = (\MUX_SR2|OUT[14]~93_combout  & (((\REG_FILE|r3|data_out [14]) # (!\REG_IR|data_out [1])))) # (!\MUX_SR2|OUT[14]~93_combout  & (\REG_FILE|r2|data_out [14] & ((\REG_IR|data_out [1]))))

	.dataa(\REG_FILE|r2|data_out [14]),
	.datab(\MUX_SR2|OUT[14]~93_combout ),
	.datac(\REG_FILE|r3|data_out [14]),
	.datad(\REG_IR|data_out [1]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[14]~94_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[14]~94 .lut_mask = 16'hE2CC;
defparam \MUX_SR2|OUT[14]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N14
cycloneive_lcell_comb \MUX_SR2|OUT[14]~91 (
// Equation(s):
// \MUX_SR2|OUT[14]~91_combout  = (\REG_IR|data_out [0] & (((\REG_IR|data_out [1])))) # (!\REG_IR|data_out [0] & ((\REG_IR|data_out [1] & (\REG_FILE|r6|data_out [14])) # (!\REG_IR|data_out [1] & ((\REG_FILE|r4|data_out [14])))))

	.dataa(\REG_IR|data_out [0]),
	.datab(\REG_FILE|r6|data_out [14]),
	.datac(\REG_FILE|r4|data_out [14]),
	.datad(\REG_IR|data_out [1]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[14]~91_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[14]~91 .lut_mask = 16'hEE50;
defparam \MUX_SR2|OUT[14]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N16
cycloneive_lcell_comb \MUX_SR2|OUT[14]~92 (
// Equation(s):
// \MUX_SR2|OUT[14]~92_combout  = (\REG_IR|data_out [0] & ((\MUX_SR2|OUT[14]~91_combout  & (\REG_FILE|r7|data_out [14])) # (!\MUX_SR2|OUT[14]~91_combout  & ((\REG_FILE|r5|data_out [14]))))) # (!\REG_IR|data_out [0] & (\MUX_SR2|OUT[14]~91_combout ))

	.dataa(\REG_IR|data_out [0]),
	.datab(\MUX_SR2|OUT[14]~91_combout ),
	.datac(\REG_FILE|r7|data_out [14]),
	.datad(\REG_FILE|r5|data_out [14]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[14]~92_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[14]~92 .lut_mask = 16'hE6C4;
defparam \MUX_SR2|OUT[14]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N16
cycloneive_lcell_comb \MUX_SR2|OUT[14]~95 (
// Equation(s):
// \MUX_SR2|OUT[14]~95_combout  = (!\state_controller|Selector24~1_combout  & ((\REG_IR|data_out [2] & ((\MUX_SR2|OUT[14]~92_combout ))) # (!\REG_IR|data_out [2] & (\MUX_SR2|OUT[14]~94_combout ))))

	.dataa(\MUX_SR2|OUT[14]~94_combout ),
	.datab(\state_controller|Selector24~1_combout ),
	.datac(\MUX_SR2|OUT[14]~92_combout ),
	.datad(\REG_IR|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[14]~95_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[14]~95 .lut_mask = 16'h3022;
defparam \MUX_SR2|OUT[14]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N20
cycloneive_lcell_comb \MUX_SR2|OUT[14]~105 (
// Equation(s):
// \MUX_SR2|OUT[14]~105_combout  = (\MUX_SR2|OUT[14]~95_combout ) # ((\REG_IR|data_out [4] & ((\state_controller|Selector24~0_combout ) # (\REG_IR|data_out [5]))))

	.dataa(\state_controller|Selector24~0_combout ),
	.datab(\REG_IR|data_out [5]),
	.datac(\REG_IR|data_out [4]),
	.datad(\MUX_SR2|OUT[14]~95_combout ),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[14]~105_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[14]~105 .lut_mask = 16'hFFE0;
defparam \MUX_SR2|OUT[14]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N2
cycloneive_lcell_comb \BUS_Main|Mux14~1 (
// Equation(s):
// \BUS_Main|Mux14~1_combout  = (\REG_FILE|Mux1~4_combout  & ((\MUX_SR2|OUT[14]~105_combout ) # (\state_controller|WideOr24~combout )))

	.dataa(\REG_FILE|Mux1~4_combout ),
	.datab(gnd),
	.datac(\MUX_SR2|OUT[14]~105_combout ),
	.datad(\state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux14~1 .lut_mask = 16'hAAA0;
defparam \BUS_Main|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N12
cycloneive_lcell_comb \MUX_SR2|OUT[13]~88 (
// Equation(s):
// \MUX_SR2|OUT[13]~88_combout  = (\REG_IR|data_out [1] & (\REG_IR|data_out [0])) # (!\REG_IR|data_out [1] & ((\REG_IR|data_out [0] & ((\REG_FILE|r1|data_out [13]))) # (!\REG_IR|data_out [0] & (\REG_FILE|r0|data_out [13]))))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_IR|data_out [0]),
	.datac(\REG_FILE|r0|data_out [13]),
	.datad(\REG_FILE|r1|data_out [13]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[13]~88_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[13]~88 .lut_mask = 16'hDC98;
defparam \MUX_SR2|OUT[13]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N2
cycloneive_lcell_comb \MUX_SR2|OUT[13]~89 (
// Equation(s):
// \MUX_SR2|OUT[13]~89_combout  = (\REG_IR|data_out [1] & ((\MUX_SR2|OUT[13]~88_combout  & ((\REG_FILE|r3|data_out [13]))) # (!\MUX_SR2|OUT[13]~88_combout  & (\REG_FILE|r2|data_out [13])))) # (!\REG_IR|data_out [1] & (\MUX_SR2|OUT[13]~88_combout ))

	.dataa(\REG_IR|data_out [1]),
	.datab(\MUX_SR2|OUT[13]~88_combout ),
	.datac(\REG_FILE|r2|data_out [13]),
	.datad(\REG_FILE|r3|data_out [13]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[13]~89_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[13]~89 .lut_mask = 16'hEC64;
defparam \MUX_SR2|OUT[13]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N18
cycloneive_lcell_comb \MUX_SR2|OUT[13]~86 (
// Equation(s):
// \MUX_SR2|OUT[13]~86_combout  = (\REG_IR|data_out [0] & (((\REG_IR|data_out [1])))) # (!\REG_IR|data_out [0] & ((\REG_IR|data_out [1] & (\REG_FILE|r6|data_out [13])) # (!\REG_IR|data_out [1] & ((\REG_FILE|r4|data_out [13])))))

	.dataa(\REG_FILE|r6|data_out [13]),
	.datab(\REG_IR|data_out [0]),
	.datac(\REG_FILE|r4|data_out [13]),
	.datad(\REG_IR|data_out [1]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[13]~86_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[13]~86 .lut_mask = 16'hEE30;
defparam \MUX_SR2|OUT[13]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N24
cycloneive_lcell_comb \MUX_SR2|OUT[13]~87 (
// Equation(s):
// \MUX_SR2|OUT[13]~87_combout  = (\REG_IR|data_out [0] & ((\MUX_SR2|OUT[13]~86_combout  & (\REG_FILE|r7|data_out [13])) # (!\MUX_SR2|OUT[13]~86_combout  & ((\REG_FILE|r5|data_out [13]))))) # (!\REG_IR|data_out [0] & (((\MUX_SR2|OUT[13]~86_combout ))))

	.dataa(\REG_FILE|r7|data_out [13]),
	.datab(\REG_IR|data_out [0]),
	.datac(\REG_FILE|r5|data_out [13]),
	.datad(\MUX_SR2|OUT[13]~86_combout ),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[13]~87_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[13]~87 .lut_mask = 16'hBBC0;
defparam \MUX_SR2|OUT[13]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N14
cycloneive_lcell_comb \MUX_SR2|OUT[13]~90 (
// Equation(s):
// \MUX_SR2|OUT[13]~90_combout  = (!\state_controller|Selector24~1_combout  & ((\REG_IR|data_out [2] & ((\MUX_SR2|OUT[13]~87_combout ))) # (!\REG_IR|data_out [2] & (\MUX_SR2|OUT[13]~89_combout ))))

	.dataa(\MUX_SR2|OUT[13]~89_combout ),
	.datab(\state_controller|Selector24~1_combout ),
	.datac(\MUX_SR2|OUT[13]~87_combout ),
	.datad(\REG_IR|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[13]~90_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[13]~90 .lut_mask = 16'h3022;
defparam \MUX_SR2|OUT[13]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N18
cycloneive_lcell_comb \MUX_SR2|OUT[13]~104 (
// Equation(s):
// \MUX_SR2|OUT[13]~104_combout  = (\MUX_SR2|OUT[13]~90_combout ) # ((\REG_IR|data_out [4] & ((\state_controller|Selector24~0_combout ) # (\REG_IR|data_out [5]))))

	.dataa(\state_controller|Selector24~0_combout ),
	.datab(\REG_IR|data_out [5]),
	.datac(\MUX_SR2|OUT[13]~90_combout ),
	.datad(\REG_IR|data_out [4]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[13]~104_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[13]~104 .lut_mask = 16'hFEF0;
defparam \MUX_SR2|OUT[13]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N26
cycloneive_lcell_comb \ALU_MAIN|Add0~26 (
// Equation(s):
// \ALU_MAIN|Add0~26_combout  = (\REG_FILE|Mux2~4_combout  & ((\MUX_SR2|OUT[13]~104_combout  & (\ALU_MAIN|Add0~25  & VCC)) # (!\MUX_SR2|OUT[13]~104_combout  & (!\ALU_MAIN|Add0~25 )))) # (!\REG_FILE|Mux2~4_combout  & ((\MUX_SR2|OUT[13]~104_combout  & 
// (!\ALU_MAIN|Add0~25 )) # (!\MUX_SR2|OUT[13]~104_combout  & ((\ALU_MAIN|Add0~25 ) # (GND)))))
// \ALU_MAIN|Add0~27  = CARRY((\REG_FILE|Mux2~4_combout  & (!\MUX_SR2|OUT[13]~104_combout  & !\ALU_MAIN|Add0~25 )) # (!\REG_FILE|Mux2~4_combout  & ((!\ALU_MAIN|Add0~25 ) # (!\MUX_SR2|OUT[13]~104_combout ))))

	.dataa(\REG_FILE|Mux2~4_combout ),
	.datab(\MUX_SR2|OUT[13]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_MAIN|Add0~25 ),
	.combout(\ALU_MAIN|Add0~26_combout ),
	.cout(\ALU_MAIN|Add0~27 ));
// synopsys translate_off
defparam \ALU_MAIN|Add0~26 .lut_mask = 16'h9617;
defparam \ALU_MAIN|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N28
cycloneive_lcell_comb \ALU_MAIN|Add0~28 (
// Equation(s):
// \ALU_MAIN|Add0~28_combout  = ((\REG_FILE|Mux1~4_combout  $ (\MUX_SR2|OUT[14]~105_combout  $ (!\ALU_MAIN|Add0~27 )))) # (GND)
// \ALU_MAIN|Add0~29  = CARRY((\REG_FILE|Mux1~4_combout  & ((\MUX_SR2|OUT[14]~105_combout ) # (!\ALU_MAIN|Add0~27 ))) # (!\REG_FILE|Mux1~4_combout  & (\MUX_SR2|OUT[14]~105_combout  & !\ALU_MAIN|Add0~27 )))

	.dataa(\REG_FILE|Mux1~4_combout ),
	.datab(\MUX_SR2|OUT[14]~105_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_MAIN|Add0~27 ),
	.combout(\ALU_MAIN|Add0~28_combout ),
	.cout(\ALU_MAIN|Add0~29 ));
// synopsys translate_off
defparam \ALU_MAIN|Add0~28 .lut_mask = 16'h698E;
defparam \ALU_MAIN|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N4
cycloneive_lcell_comb \BUS_Main|Mux14~2 (
// Equation(s):
// \BUS_Main|Mux14~2_combout  = (\state_controller|WideOr24~combout  & (\state_controller|WideOr23~combout  $ ((!\BUS_Main|Mux14~1_combout )))) # (!\state_controller|WideOr24~combout  & ((\state_controller|WideOr23~combout  & ((\ALU_MAIN|Add0~28_combout ))) 
// # (!\state_controller|WideOr23~combout  & (\BUS_Main|Mux14~1_combout ))))

	.dataa(\state_controller|WideOr24~combout ),
	.datab(\state_controller|WideOr23~combout ),
	.datac(\BUS_Main|Mux14~1_combout ),
	.datad(\ALU_MAIN|Add0~28_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux14~2 .lut_mask = 16'hD692;
defparam \BUS_Main|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N2
cycloneive_lcell_comb \BUS_Main|Mux14~3 (
// Equation(s):
// \BUS_Main|Mux14~3_combout  = (\BUS_Main|Mux14~0_combout  & ((\ALU_ADDER|Add0~28_combout ) # ((\BUS_Main|Mux4~0_combout )))) # (!\BUS_Main|Mux14~0_combout  & (((!\BUS_Main|Mux4~0_combout  & \BUS_Main|Mux14~2_combout ))))

	.dataa(\ALU_ADDER|Add0~28_combout ),
	.datab(\BUS_Main|Mux14~0_combout ),
	.datac(\BUS_Main|Mux4~0_combout ),
	.datad(\BUS_Main|Mux14~2_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux14~3 .lut_mask = 16'hCBC8;
defparam \BUS_Main|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N8
cycloneive_lcell_comb \REG_MAR|data_out~4 (
// Equation(s):
// \REG_MAR|data_out~4_combout  = (\Reset~input_o  & \BUS_Main|Mux14~3_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\BUS_Main|Mux14~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_MAR|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MAR|data_out~4 .lut_mask = 16'hA0A0;
defparam \REG_MAR|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N9
dffeas \REG_IR|data_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MAR|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_IR|data_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_IR|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IR|data_out[14] .is_wysiwyg = "true";
defparam \REG_IR|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N6
cycloneive_lcell_comb \state_controller|Decoder0~8 (
// Equation(s):
// \state_controller|Decoder0~8_combout  = (!\REG_IR|data_out [13] & (!\REG_IR|data_out [15] & (!\REG_IR|data_out [14] & !\REG_IR|data_out [12])))

	.dataa(\REG_IR|data_out [13]),
	.datab(\REG_IR|data_out [15]),
	.datac(\REG_IR|data_out [14]),
	.datad(\REG_IR|data_out [12]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~8 .lut_mask = 16'h0001;
defparam \state_controller|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N16
cycloneive_lcell_comb \state_controller|State~53 (
// Equation(s):
// \state_controller|State~53_combout  = (\state_controller|State.S_32~q  & (\state_controller|Decoder0~8_combout  & \Reset~input_o ))

	.dataa(gnd),
	.datab(\state_controller|State.S_32~q ),
	.datac(\state_controller|Decoder0~8_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~53_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~53 .lut_mask = 16'hC000;
defparam \state_controller|State~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N17
dffeas \state_controller|State.S_00 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_00 .is_wysiwyg = "true";
defparam \state_controller|State.S_00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N0
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!\BUS_Main|Mux4~6_combout  & !\BUS_Main|Mux5~3_combout )

	.dataa(gnd),
	.datab(\BUS_Main|Mux4~6_combout ),
	.datac(gnd),
	.datad(\BUS_Main|Mux5~3_combout ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0033;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N0
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\BUS_Main|Mux0~3_combout  & (!\BUS_Main|Mux3~3_combout  & (!\BUS_Main|Mux2~3_combout  & !\BUS_Main|Mux1~3_combout )))

	.dataa(\BUS_Main|Mux0~3_combout ),
	.datab(\BUS_Main|Mux3~3_combout ),
	.datac(\BUS_Main|Mux2~3_combout ),
	.datad(\BUS_Main|Mux1~3_combout ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N26
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\Equal0~1_combout  & (!\BUS_Main|Mux6~3_combout  & (!\BUS_Main|Mux7~3_combout  & \Equal0~0_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\BUS_Main|Mux6~3_combout ),
	.datac(\BUS_Main|Mux7~3_combout ),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0200;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N28
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (!\BUS_Main|Mux14~3_combout  & (!\BUS_Main|Mux15~3_combout  & (!\BUS_Main|Mux13~3_combout  & !\BUS_Main|Mux12~3_combout )))

	.dataa(\BUS_Main|Mux14~3_combout ),
	.datab(\BUS_Main|Mux15~3_combout ),
	.datac(\BUS_Main|Mux13~3_combout ),
	.datad(\BUS_Main|Mux12~3_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h0001;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N14
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!\BUS_Main|Mux8~3_combout  & (!\BUS_Main|Mux10~3_combout  & (!\BUS_Main|Mux9~3_combout  & !\BUS_Main|Mux11~3_combout )))

	.dataa(\BUS_Main|Mux8~3_combout ),
	.datab(\BUS_Main|Mux10~3_combout ),
	.datac(\BUS_Main|Mux9~3_combout ),
	.datad(\BUS_Main|Mux11~3_combout ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N12
cycloneive_lcell_comb P_Data_In(
// Equation(s):
// \P_Data_In~combout  = (!\BUS_Main|Mux15~3_combout  & (((!\Equal0~3_combout ) # (!\Equal0~4_combout )) # (!\Equal0~2_combout )))

	.dataa(\Equal0~2_combout ),
	.datab(\Equal0~4_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\BUS_Main|Mux15~3_combout ),
	.cin(gnd),
	.combout(\P_Data_In~combout ),
	.cout());
// synopsys translate_off
defparam P_Data_In.lut_mask = 16'h007F;
defparam P_Data_In.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N2
cycloneive_lcell_comb \REG_P|data_out~0 (
// Equation(s):
// \REG_P|data_out~0_combout  = (!\Reset~input_o ) # (!\state_controller|WideOr27~0_combout )

	.dataa(\state_controller|WideOr27~0_combout ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_P|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_P|data_out~0 .lut_mask = 16'h5F5F;
defparam \REG_P|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N13
dffeas \REG_P|data_out (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\P_Data_In~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_P|data_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_P|data_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_P|data_out .is_wysiwyg = "true";
defparam \REG_P|data_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N30
cycloneive_lcell_comb \REG_BEN|data_out~0 (
// Equation(s):
// \REG_BEN|data_out~0_combout  = (\REG_P|data_out~q  & \REG_IR|data_out [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\REG_P|data_out~q ),
	.datad(\REG_IR|data_out [9]),
	.cin(gnd),
	.combout(\REG_BEN|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BEN|data_out~0 .lut_mask = 16'hF000;
defparam \REG_BEN|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y23_N5
dffeas \REG_N|data_out (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MAR|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_P|data_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_N|data_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_N|data_out .is_wysiwyg = "true";
defparam \REG_N|data_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N14
cycloneive_lcell_comb \REG_Z|data_out~0 (
// Equation(s):
// \REG_Z|data_out~0_combout  = (!\BUS_Main|Mux14~3_combout  & (\Reset~input_o  & (\Equal0~2_combout  & !\BUS_Main|Mux12~3_combout )))

	.dataa(\BUS_Main|Mux14~3_combout ),
	.datab(\Reset~input_o ),
	.datac(\Equal0~2_combout ),
	.datad(\BUS_Main|Mux12~3_combout ),
	.cin(gnd),
	.combout(\REG_Z|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Z|data_out~0 .lut_mask = 16'h0040;
defparam \REG_Z|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N6
cycloneive_lcell_comb \REG_Z|data_out~1 (
// Equation(s):
// \REG_Z|data_out~1_combout  = (!\BUS_Main|Mux13~3_combout  & (\REG_Z|data_out~0_combout  & (\Equal0~3_combout  & !\BUS_Main|Mux15~3_combout )))

	.dataa(\BUS_Main|Mux13~3_combout ),
	.datab(\REG_Z|data_out~0_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\BUS_Main|Mux15~3_combout ),
	.cin(gnd),
	.combout(\REG_Z|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_Z|data_out~1 .lut_mask = 16'h0040;
defparam \REG_Z|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N7
dffeas \REG_Z|data_out (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_Z|data_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_P|data_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_Z|data_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_Z|data_out .is_wysiwyg = "true";
defparam \REG_Z|data_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N0
cycloneive_lcell_comb \REG_BEN|data_out~1 (
// Equation(s):
// \REG_BEN|data_out~1_combout  = (\REG_IR|data_out [11] & ((\REG_N|data_out~q ) # ((\REG_IR|data_out [10] & \REG_Z|data_out~q )))) # (!\REG_IR|data_out [11] & (\REG_IR|data_out [10] & ((\REG_Z|data_out~q ))))

	.dataa(\REG_IR|data_out [11]),
	.datab(\REG_IR|data_out [10]),
	.datac(\REG_N|data_out~q ),
	.datad(\REG_Z|data_out~q ),
	.cin(gnd),
	.combout(\REG_BEN|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BEN|data_out~1 .lut_mask = 16'hECA0;
defparam \REG_BEN|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N24
cycloneive_lcell_comb \REG_BEN|data_out~2 (
// Equation(s):
// \REG_BEN|data_out~2_combout  = (\state_controller|State.S_32~q  & ((\REG_BEN|data_out~0_combout ) # ((\REG_BEN|data_out~1_combout )))) # (!\state_controller|State.S_32~q  & (((\REG_BEN|data_out~q ))))

	.dataa(\REG_BEN|data_out~0_combout ),
	.datab(\state_controller|State.S_32~q ),
	.datac(\REG_BEN|data_out~q ),
	.datad(\REG_BEN|data_out~1_combout ),
	.cin(gnd),
	.combout(\REG_BEN|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_BEN|data_out~2 .lut_mask = 16'hFCB8;
defparam \REG_BEN|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N25
dffeas \REG_BEN|data_out (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_BEN|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_BEN|data_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \REG_BEN|data_out .is_wysiwyg = "true";
defparam \REG_BEN|data_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N8
cycloneive_lcell_comb \state_controller|State~48 (
// Equation(s):
// \state_controller|State~48_combout  = (\Reset~input_o  & (\state_controller|State.S_00~q  & \REG_BEN|data_out~q ))

	.dataa(\Reset~input_o ),
	.datab(\state_controller|State.S_00~q ),
	.datac(gnd),
	.datad(\REG_BEN|data_out~q ),
	.cin(gnd),
	.combout(\state_controller|State~48_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~48 .lut_mask = 16'h8800;
defparam \state_controller|State~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N9
dffeas \state_controller|State.S_22 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_22 .is_wysiwyg = "true";
defparam \state_controller|State.S_22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N18
cycloneive_lcell_comb \MUX_ADDR2|Mux0~0 (
// Equation(s):
// \MUX_ADDR2|Mux0~0_combout  = (\state_controller|State.S_22~q  & ((\REG_IR|data_out [8]))) # (!\state_controller|State.S_22~q  & (\REG_IR|data_out [10]))

	.dataa(\state_controller|State.S_22~q ),
	.datab(gnd),
	.datac(\REG_IR|data_out [10]),
	.datad(\REG_IR|data_out [8]),
	.cin(gnd),
	.combout(\MUX_ADDR2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR2|Mux0~0 .lut_mask = 16'hFA50;
defparam \MUX_ADDR2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N16
cycloneive_lcell_comb \MUX_ADDR2|Mux0~1 (
// Equation(s):
// \MUX_ADDR2|Mux0~1_combout  = (\REG_MAR|data_out[7]~0_combout  & (((\MUX_ADDR2|Mux0~0_combout )))) # (!\REG_MAR|data_out[7]~0_combout  & (!\state_controller|State.S_22~q  & (\REG_IR|data_out [5])))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\REG_IR|data_out [5]),
	.datac(\REG_MAR|data_out[7]~0_combout ),
	.datad(\MUX_ADDR2|Mux0~0_combout ),
	.cin(gnd),
	.combout(\MUX_ADDR2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR2|Mux0~1 .lut_mask = 16'hF404;
defparam \MUX_ADDR2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N30
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~65 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~65_combout  = \ALU_PC_INCREMENT|Add0~63  $ (\REG_PC|data_out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_PC|data_out [15]),
	.cin(\ALU_PC_INCREMENT|Add0~63 ),
	.combout(\ALU_PC_INCREMENT|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~65 .lut_mask = 16'h0FF0;
defparam \ALU_PC_INCREMENT|Add0~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N14
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~71 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~71_combout  = (\state_controller|State.S_18~q  & (\ALU_PC_INCREMENT|Add0~65_combout )) # (!\state_controller|State.S_18~q  & (((\state_controller|State.S_21~q ) # (\state_controller|State.S_22~q ))))

	.dataa(\ALU_PC_INCREMENT|Add0~65_combout ),
	.datab(\state_controller|State.S_21~q ),
	.datac(\state_controller|State.S_22~q ),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~71 .lut_mask = 16'hAAFC;
defparam \ALU_PC_INCREMENT|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N10
cycloneive_lcell_comb \ALU_PC_INCREMENT|Add0~67 (
// Equation(s):
// \ALU_PC_INCREMENT|Add0~67_combout  = (\state_controller|State.S_18~q  & (((\ALU_PC_INCREMENT|Add0~71_combout )))) # (!\state_controller|State.S_18~q  & ((\ALU_PC_INCREMENT|Add0~71_combout  & (\ALU_ADDER|Add0~30_combout )) # 
// (!\ALU_PC_INCREMENT|Add0~71_combout  & ((\BUS_Main|Mux15~3_combout )))))

	.dataa(\ALU_ADDER|Add0~30_combout ),
	.datab(\state_controller|State.S_18~q ),
	.datac(\ALU_PC_INCREMENT|Add0~71_combout ),
	.datad(\BUS_Main|Mux15~3_combout ),
	.cin(gnd),
	.combout(\ALU_PC_INCREMENT|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_PC_INCREMENT|Add0~67 .lut_mask = 16'hE3E0;
defparam \ALU_PC_INCREMENT|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y24_N11
dffeas \REG_PC|data_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\ALU_PC_INCREMENT|Add0~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(\REG_PC|data_out[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_PC|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_PC|data_out[15] .is_wysiwyg = "true";
defparam \REG_PC|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y22_N5
dffeas \REG_FILE|r7|data_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r7|data_out[14]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r7|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r7|data_out[15] .is_wysiwyg = "true";
defparam \REG_FILE|r7|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N19
dffeas \REG_FILE|r5|data_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r5|data_out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r5|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r5|data_out[15] .is_wysiwyg = "true";
defparam \REG_FILE|r5|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y22_N11
dffeas \REG_FILE|r4|data_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r4|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r4|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r4|data_out[15] .is_wysiwyg = "true";
defparam \REG_FILE|r4|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y22_N3
dffeas \REG_FILE|r6|data_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r6|data_out[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r6|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r6|data_out[15] .is_wysiwyg = "true";
defparam \REG_FILE|r6|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N2
cycloneive_lcell_comb \REG_FILE|Mux0~0 (
// Equation(s):
// \REG_FILE|Mux0~0_combout  = (\MUX_SR1|OUT[1]~1_combout  & (((\REG_FILE|r6|data_out [15]) # (\MUX_SR1|OUT[0]~0_combout )))) # (!\MUX_SR1|OUT[1]~1_combout  & (\REG_FILE|r4|data_out [15] & ((!\MUX_SR1|OUT[0]~0_combout ))))

	.dataa(\REG_FILE|r4|data_out [15]),
	.datab(\MUX_SR1|OUT[1]~1_combout ),
	.datac(\REG_FILE|r6|data_out [15]),
	.datad(\MUX_SR1|OUT[0]~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux0~0 .lut_mask = 16'hCCE2;
defparam \REG_FILE|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N18
cycloneive_lcell_comb \REG_FILE|Mux0~1 (
// Equation(s):
// \REG_FILE|Mux0~1_combout  = (\MUX_SR1|OUT[0]~0_combout  & ((\REG_FILE|Mux0~0_combout  & (\REG_FILE|r7|data_out [15])) # (!\REG_FILE|Mux0~0_combout  & ((\REG_FILE|r5|data_out [15]))))) # (!\MUX_SR1|OUT[0]~0_combout  & (((\REG_FILE|Mux0~0_combout ))))

	.dataa(\REG_FILE|r7|data_out [15]),
	.datab(\MUX_SR1|OUT[0]~0_combout ),
	.datac(\REG_FILE|r5|data_out [15]),
	.datad(\REG_FILE|Mux0~0_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux0~1 .lut_mask = 16'hBBC0;
defparam \REG_FILE|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N25
dffeas \REG_FILE|r3|data_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r3|data_out[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r3|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r3|data_out[15] .is_wysiwyg = "true";
defparam \REG_FILE|r3|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N7
dffeas \REG_FILE|r2|data_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r2|data_out[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r2|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r2|data_out[15] .is_wysiwyg = "true";
defparam \REG_FILE|r2|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N27
dffeas \REG_FILE|r0|data_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r0|data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r0|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r0|data_out[15] .is_wysiwyg = "true";
defparam \REG_FILE|r0|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N1
dffeas \REG_FILE|r1|data_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_FILE|r1|data_out[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_FILE|r1|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_FILE|r1|data_out[15] .is_wysiwyg = "true";
defparam \REG_FILE|r1|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N0
cycloneive_lcell_comb \REG_FILE|Mux0~2 (
// Equation(s):
// \REG_FILE|Mux0~2_combout  = (\MUX_SR1|OUT[0]~0_combout  & (((\REG_FILE|r1|data_out [15]) # (\MUX_SR1|OUT[1]~1_combout )))) # (!\MUX_SR1|OUT[0]~0_combout  & (\REG_FILE|r0|data_out [15] & ((!\MUX_SR1|OUT[1]~1_combout ))))

	.dataa(\REG_FILE|r0|data_out [15]),
	.datab(\MUX_SR1|OUT[0]~0_combout ),
	.datac(\REG_FILE|r1|data_out [15]),
	.datad(\MUX_SR1|OUT[1]~1_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux0~2 .lut_mask = 16'hCCE2;
defparam \REG_FILE|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N6
cycloneive_lcell_comb \REG_FILE|Mux0~3 (
// Equation(s):
// \REG_FILE|Mux0~3_combout  = (\MUX_SR1|OUT[1]~1_combout  & ((\REG_FILE|Mux0~2_combout  & (\REG_FILE|r3|data_out [15])) # (!\REG_FILE|Mux0~2_combout  & ((\REG_FILE|r2|data_out [15]))))) # (!\MUX_SR1|OUT[1]~1_combout  & (((\REG_FILE|Mux0~2_combout ))))

	.dataa(\MUX_SR1|OUT[1]~1_combout ),
	.datab(\REG_FILE|r3|data_out [15]),
	.datac(\REG_FILE|r2|data_out [15]),
	.datad(\REG_FILE|Mux0~2_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux0~3 .lut_mask = 16'hDDA0;
defparam \REG_FILE|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N28
cycloneive_lcell_comb \REG_FILE|Mux0~4 (
// Equation(s):
// \REG_FILE|Mux0~4_combout  = (\MUX_SR1|OUT[2]~2_combout  & (\REG_FILE|Mux0~1_combout )) # (!\MUX_SR1|OUT[2]~2_combout  & ((\REG_FILE|Mux0~3_combout )))

	.dataa(gnd),
	.datab(\REG_FILE|Mux0~1_combout ),
	.datac(\MUX_SR1|OUT[2]~2_combout ),
	.datad(\REG_FILE|Mux0~3_combout ),
	.cin(gnd),
	.combout(\REG_FILE|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_FILE|Mux0~4 .lut_mask = 16'hCFC0;
defparam \REG_FILE|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N2
cycloneive_lcell_comb \MUX_ADDR1|OUT[15]~15 (
// Equation(s):
// \MUX_ADDR1|OUT[15]~15_combout  = (\state_controller|State.S_22~q  & (\REG_PC|data_out [15])) # (!\state_controller|State.S_22~q  & ((\state_controller|State.S_21~q  & (\REG_PC|data_out [15])) # (!\state_controller|State.S_21~q  & 
// ((\REG_FILE|Mux0~4_combout )))))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\REG_PC|data_out [15]),
	.datac(\REG_FILE|Mux0~4_combout ),
	.datad(\state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\MUX_ADDR1|OUT[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_ADDR1|OUT[15]~15 .lut_mask = 16'hCCD8;
defparam \MUX_ADDR1|OUT[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N30
cycloneive_lcell_comb \ALU_ADDER|Add0~30 (
// Equation(s):
// \ALU_ADDER|Add0~30_combout  = \MUX_ADDR2|Mux0~1_combout  $ (\ALU_ADDER|Add0~29  $ (\MUX_ADDR1|OUT[15]~15_combout ))

	.dataa(gnd),
	.datab(\MUX_ADDR2|Mux0~1_combout ),
	.datac(gnd),
	.datad(\MUX_ADDR1|OUT[15]~15_combout ),
	.cin(\ALU_ADDER|Add0~29 ),
	.combout(\ALU_ADDER|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_ADDER|Add0~30 .lut_mask = 16'hC33C;
defparam \ALU_ADDER|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \S[15]~input (
	.i(S[15]),
	.ibar(gnd),
	.o(\S[15]~input_o ));
// synopsys translate_off
defparam \S[15]~input .bus_hold = "false";
defparam \S[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \Data[15]~input (
	.i(Data[15]),
	.ibar(gnd),
	.o(\Data[15]~input_o ));
// synopsys translate_off
defparam \Data[15]~input .bus_hold = "false";
defparam \Data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y20_N23
dffeas \tr0|b[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[15] .is_wysiwyg = "true";
defparam \tr0|b[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N22
cycloneive_lcell_comb \REG_MDR|data_out~35 (
// Equation(s):
// \REG_MDR|data_out~35_combout  = (\REG_MDR|data_out~38_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[15]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [15])))))

	.dataa(\S[15]~input_o ),
	.datab(\REG_MDR|data_out~38_combout ),
	.datac(\tr0|b [15]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~35 .lut_mask = 16'h88C0;
defparam \REG_MDR|data_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N2
cycloneive_lcell_comb \REG_MDR|data_out~36 (
// Equation(s):
// \REG_MDR|data_out~36_combout  = (\REG_MDR|data_out~35_combout ) # ((\BUS_Main|Mux15~3_combout  & (!\state_controller|WideOr19~0_combout  & \Reset~input_o )))

	.dataa(\BUS_Main|Mux15~3_combout ),
	.datab(\state_controller|WideOr19~0_combout ),
	.datac(\Reset~input_o ),
	.datad(\REG_MDR|data_out~35_combout ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~36 .lut_mask = 16'hFF20;
defparam \REG_MDR|data_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N3
dffeas \REG_MDR|data_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MDR|data_out~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MDR|data_out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MDR|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MDR|data_out[15] .is_wysiwyg = "true";
defparam \REG_MDR|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N16
cycloneive_lcell_comb \BUS_Main|Mux15~0 (
// Equation(s):
// \BUS_Main|Mux15~0_combout  = (\BUS_Main|Mux4~2_combout  & (((\REG_PC|data_out [15]) # (!\BUS_Main|Mux4~0_combout )))) # (!\BUS_Main|Mux4~2_combout  & (\REG_MDR|data_out [15] & (\BUS_Main|Mux4~0_combout )))

	.dataa(\BUS_Main|Mux4~2_combout ),
	.datab(\REG_MDR|data_out [15]),
	.datac(\BUS_Main|Mux4~0_combout ),
	.datad(\REG_PC|data_out [15]),
	.cin(gnd),
	.combout(\BUS_Main|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux15~0 .lut_mask = 16'hEA4A;
defparam \BUS_Main|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N10
cycloneive_lcell_comb \MUX_SR2|OUT[15]~96 (
// Equation(s):
// \MUX_SR2|OUT[15]~96_combout  = (\REG_IR|data_out [1] & ((\REG_FILE|r6|data_out [15]) # ((\REG_IR|data_out [0])))) # (!\REG_IR|data_out [1] & (((\REG_FILE|r4|data_out [15] & !\REG_IR|data_out [0]))))

	.dataa(\REG_FILE|r6|data_out [15]),
	.datab(\REG_IR|data_out [1]),
	.datac(\REG_FILE|r4|data_out [15]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[15]~96_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[15]~96 .lut_mask = 16'hCCB8;
defparam \MUX_SR2|OUT[15]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N4
cycloneive_lcell_comb \MUX_SR2|OUT[15]~97 (
// Equation(s):
// \MUX_SR2|OUT[15]~97_combout  = (\REG_IR|data_out [0] & ((\MUX_SR2|OUT[15]~96_combout  & (\REG_FILE|r7|data_out [15])) # (!\MUX_SR2|OUT[15]~96_combout  & ((\REG_FILE|r5|data_out [15]))))) # (!\REG_IR|data_out [0] & (\MUX_SR2|OUT[15]~96_combout ))

	.dataa(\REG_IR|data_out [0]),
	.datab(\MUX_SR2|OUT[15]~96_combout ),
	.datac(\REG_FILE|r7|data_out [15]),
	.datad(\REG_FILE|r5|data_out [15]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[15]~97_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[15]~97 .lut_mask = 16'hE6C4;
defparam \MUX_SR2|OUT[15]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N26
cycloneive_lcell_comb \MUX_SR2|OUT[15]~98 (
// Equation(s):
// \MUX_SR2|OUT[15]~98_combout  = (\REG_IR|data_out [1] & (((\REG_IR|data_out [0])))) # (!\REG_IR|data_out [1] & ((\REG_IR|data_out [0] & (\REG_FILE|r1|data_out [15])) # (!\REG_IR|data_out [0] & ((\REG_FILE|r0|data_out [15])))))

	.dataa(\REG_IR|data_out [1]),
	.datab(\REG_FILE|r1|data_out [15]),
	.datac(\REG_FILE|r0|data_out [15]),
	.datad(\REG_IR|data_out [0]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[15]~98_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[15]~98 .lut_mask = 16'hEE50;
defparam \MUX_SR2|OUT[15]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N24
cycloneive_lcell_comb \MUX_SR2|OUT[15]~99 (
// Equation(s):
// \MUX_SR2|OUT[15]~99_combout  = (\REG_IR|data_out [1] & ((\MUX_SR2|OUT[15]~98_combout  & (\REG_FILE|r3|data_out [15])) # (!\MUX_SR2|OUT[15]~98_combout  & ((\REG_FILE|r2|data_out [15]))))) # (!\REG_IR|data_out [1] & (\MUX_SR2|OUT[15]~98_combout ))

	.dataa(\REG_IR|data_out [1]),
	.datab(\MUX_SR2|OUT[15]~98_combout ),
	.datac(\REG_FILE|r3|data_out [15]),
	.datad(\REG_FILE|r2|data_out [15]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[15]~99_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[15]~99 .lut_mask = 16'hE6C4;
defparam \MUX_SR2|OUT[15]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N10
cycloneive_lcell_comb \MUX_SR2|OUT[15]~100 (
// Equation(s):
// \MUX_SR2|OUT[15]~100_combout  = (!\state_controller|Selector24~1_combout  & ((\REG_IR|data_out [2] & (\MUX_SR2|OUT[15]~97_combout )) # (!\REG_IR|data_out [2] & ((\MUX_SR2|OUT[15]~99_combout )))))

	.dataa(\MUX_SR2|OUT[15]~97_combout ),
	.datab(\state_controller|Selector24~1_combout ),
	.datac(\MUX_SR2|OUT[15]~99_combout ),
	.datad(\REG_IR|data_out [2]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[15]~100_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[15]~100 .lut_mask = 16'h2230;
defparam \MUX_SR2|OUT[15]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N22
cycloneive_lcell_comb \MUX_SR2|OUT[15]~106 (
// Equation(s):
// \MUX_SR2|OUT[15]~106_combout  = (\MUX_SR2|OUT[15]~100_combout ) # ((\REG_IR|data_out [4] & ((\REG_IR|data_out [5]) # (\state_controller|Selector24~0_combout ))))

	.dataa(\MUX_SR2|OUT[15]~100_combout ),
	.datab(\REG_IR|data_out [5]),
	.datac(\state_controller|Selector24~0_combout ),
	.datad(\REG_IR|data_out [4]),
	.cin(gnd),
	.combout(\MUX_SR2|OUT[15]~106_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_SR2|OUT[15]~106 .lut_mask = 16'hFEAA;
defparam \MUX_SR2|OUT[15]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N6
cycloneive_lcell_comb \BUS_Main|Mux15~1 (
// Equation(s):
// \BUS_Main|Mux15~1_combout  = (\REG_FILE|Mux0~4_combout  & ((\MUX_SR2|OUT[15]~106_combout ) # (\state_controller|WideOr24~combout )))

	.dataa(gnd),
	.datab(\MUX_SR2|OUT[15]~106_combout ),
	.datac(\state_controller|WideOr24~combout ),
	.datad(\REG_FILE|Mux0~4_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux15~1 .lut_mask = 16'hFC00;
defparam \BUS_Main|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N30
cycloneive_lcell_comb \ALU_MAIN|Add0~30 (
// Equation(s):
// \ALU_MAIN|Add0~30_combout  = \MUX_SR2|OUT[15]~106_combout  $ (\ALU_MAIN|Add0~29  $ (\REG_FILE|Mux0~4_combout ))

	.dataa(gnd),
	.datab(\MUX_SR2|OUT[15]~106_combout ),
	.datac(gnd),
	.datad(\REG_FILE|Mux0~4_combout ),
	.cin(\ALU_MAIN|Add0~29 ),
	.combout(\ALU_MAIN|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_MAIN|Add0~30 .lut_mask = 16'hC33C;
defparam \ALU_MAIN|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N18
cycloneive_lcell_comb \BUS_Main|Mux15~2 (
// Equation(s):
// \BUS_Main|Mux15~2_combout  = (\state_controller|WideOr24~combout  & (\BUS_Main|Mux15~1_combout  $ (((!\state_controller|WideOr23~combout ))))) # (!\state_controller|WideOr24~combout  & ((\state_controller|WideOr23~combout  & ((\ALU_MAIN|Add0~30_combout 
// ))) # (!\state_controller|WideOr23~combout  & (\BUS_Main|Mux15~1_combout ))))

	.dataa(\BUS_Main|Mux15~1_combout ),
	.datab(\state_controller|WideOr24~combout ),
	.datac(\ALU_MAIN|Add0~30_combout ),
	.datad(\state_controller|WideOr23~combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux15~2 .lut_mask = 16'hB866;
defparam \BUS_Main|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N20
cycloneive_lcell_comb \BUS_Main|Mux15~3 (
// Equation(s):
// \BUS_Main|Mux15~3_combout  = (\BUS_Main|Mux15~0_combout  & ((\ALU_ADDER|Add0~30_combout ) # ((\BUS_Main|Mux4~0_combout )))) # (!\BUS_Main|Mux15~0_combout  & (((!\BUS_Main|Mux4~0_combout  & \BUS_Main|Mux15~2_combout ))))

	.dataa(\ALU_ADDER|Add0~30_combout ),
	.datab(\BUS_Main|Mux15~0_combout ),
	.datac(\BUS_Main|Mux4~0_combout ),
	.datad(\BUS_Main|Mux15~2_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux15~3 .lut_mask = 16'hCBC8;
defparam \BUS_Main|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N4
cycloneive_lcell_comb \REG_MAR|data_out~5 (
// Equation(s):
// \REG_MAR|data_out~5_combout  = (\Reset~input_o  & \BUS_Main|Mux15~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\BUS_Main|Mux15~3_combout ),
	.cin(gnd),
	.combout(\REG_MAR|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MAR|data_out~5 .lut_mask = 16'hF000;
defparam \REG_MAR|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N29
dffeas \REG_IR|data_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MAR|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_IR|data_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_IR|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IR|data_out[15] .is_wysiwyg = "true";
defparam \REG_IR|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N22
cycloneive_lcell_comb \state_controller|Decoder0~0 (
// Equation(s):
// \state_controller|Decoder0~0_combout  = (!\REG_IR|data_out [13] & (!\REG_IR|data_out [15] & (\REG_IR|data_out [14] & !\REG_IR|data_out [12])))

	.dataa(\REG_IR|data_out [13]),
	.datab(\REG_IR|data_out [15]),
	.datac(\REG_IR|data_out [14]),
	.datad(\REG_IR|data_out [12]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~0 .lut_mask = 16'h0010;
defparam \state_controller|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N20
cycloneive_lcell_comb \state_controller|State~40 (
// Equation(s):
// \state_controller|State~40_combout  = (\state_controller|Decoder0~0_combout  & (\state_controller|State.S_32~q  & \Reset~input_o ))

	.dataa(gnd),
	.datab(\state_controller|Decoder0~0_combout ),
	.datac(\state_controller|State.S_32~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~40_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~40 .lut_mask = 16'hC000;
defparam \state_controller|State~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N21
dffeas \state_controller|State.S_04 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_04~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_04 .is_wysiwyg = "true";
defparam \state_controller|State.S_04 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N0
cycloneive_lcell_comb \BUS_Main|Mux4~1 (
// Equation(s):
// \BUS_Main|Mux4~1_combout  = (!\state_controller|State.S_35~q  & (!\state_controller|State.S_27~q  & ((\state_controller|State.S_06~q ) # (\state_controller|State.S_07~q ))))

	.dataa(\state_controller|State.S_06~q ),
	.datab(\state_controller|State.S_35~q ),
	.datac(\state_controller|State.S_07~q ),
	.datad(\state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\BUS_Main|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux4~1 .lut_mask = 16'h0032;
defparam \BUS_Main|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N10
cycloneive_lcell_comb \BUS_Main|Mux4~2 (
// Equation(s):
// \BUS_Main|Mux4~2_combout  = (\state_controller|State.S_04~q ) # ((\BUS_Main|Mux4~1_combout ) # (\state_controller|State.S_18~q ))

	.dataa(gnd),
	.datab(\state_controller|State.S_04~q ),
	.datac(\BUS_Main|Mux4~1_combout ),
	.datad(\state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\BUS_Main|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux4~2 .lut_mask = 16'hFFFC;
defparam \BUS_Main|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \S[13]~input (
	.i(S[13]),
	.ibar(gnd),
	.o(\S[13]~input_o ));
// synopsys translate_off
defparam \S[13]~input .bus_hold = "false";
defparam \S[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \Data[13]~input (
	.i(Data[13]),
	.ibar(gnd),
	.o(\Data[13]~input_o ));
// synopsys translate_off
defparam \Data[13]~input .bus_hold = "false";
defparam \Data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y20_N3
dffeas \tr0|b[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[13] .is_wysiwyg = "true";
defparam \tr0|b[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N2
cycloneive_lcell_comb \REG_MDR|data_out~31 (
// Equation(s):
// \REG_MDR|data_out~31_combout  = (\REG_MDR|data_out~38_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[13]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [13])))))

	.dataa(\S[13]~input_o ),
	.datab(\REG_MDR|data_out~38_combout ),
	.datac(\tr0|b [13]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~31 .lut_mask = 16'h88C0;
defparam \REG_MDR|data_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N24
cycloneive_lcell_comb \REG_MDR|data_out~32 (
// Equation(s):
// \REG_MDR|data_out~32_combout  = (\REG_MDR|data_out~31_combout ) # ((\BUS_Main|Mux13~3_combout  & (\Reset~input_o  & !\state_controller|WideOr19~0_combout )))

	.dataa(\REG_MDR|data_out~31_combout ),
	.datab(\BUS_Main|Mux13~3_combout ),
	.datac(\Reset~input_o ),
	.datad(\state_controller|WideOr19~0_combout ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~32 .lut_mask = 16'hAAEA;
defparam \REG_MDR|data_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N25
dffeas \REG_MDR|data_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MDR|data_out~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MDR|data_out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MDR|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MDR|data_out[13] .is_wysiwyg = "true";
defparam \REG_MDR|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N4
cycloneive_lcell_comb \BUS_Main|Mux13~0 (
// Equation(s):
// \BUS_Main|Mux13~0_combout  = (\state_controller|WideOr24~combout  & (\state_controller|WideOr23~combout  $ (((!\REG_FILE|Mux2~4_combout ))))) # (!\state_controller|WideOr24~combout  & (!\state_controller|WideOr23~combout  & (\MUX_SR2|OUT[13]~104_combout  
// & \REG_FILE|Mux2~4_combout )))

	.dataa(\state_controller|WideOr23~combout ),
	.datab(\state_controller|WideOr24~combout ),
	.datac(\MUX_SR2|OUT[13]~104_combout ),
	.datad(\REG_FILE|Mux2~4_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux13~0 .lut_mask = 16'h9844;
defparam \BUS_Main|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N2
cycloneive_lcell_comb \BUS_Main|Mux13~1 (
// Equation(s):
// \BUS_Main|Mux13~1_combout  = (\BUS_Main|Mux13~0_combout ) # ((\state_controller|WideOr23~combout  & (!\state_controller|WideOr24~combout  & \ALU_MAIN|Add0~26_combout )))

	.dataa(\state_controller|WideOr23~combout ),
	.datab(\state_controller|WideOr24~combout ),
	.datac(\BUS_Main|Mux13~0_combout ),
	.datad(\ALU_MAIN|Add0~26_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux13~1 .lut_mask = 16'hF2F0;
defparam \BUS_Main|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N4
cycloneive_lcell_comb \BUS_Main|Mux13~2 (
// Equation(s):
// \BUS_Main|Mux13~2_combout  = (\BUS_Main|Mux4~2_combout  & (\BUS_Main|Mux4~0_combout )) # (!\BUS_Main|Mux4~2_combout  & ((\BUS_Main|Mux4~0_combout  & (\REG_MDR|data_out [13])) # (!\BUS_Main|Mux4~0_combout  & ((\BUS_Main|Mux13~1_combout )))))

	.dataa(\BUS_Main|Mux4~2_combout ),
	.datab(\BUS_Main|Mux4~0_combout ),
	.datac(\REG_MDR|data_out [13]),
	.datad(\BUS_Main|Mux13~1_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux13~2 .lut_mask = 16'hD9C8;
defparam \BUS_Main|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N30
cycloneive_lcell_comb \BUS_Main|Mux13~3 (
// Equation(s):
// \BUS_Main|Mux13~3_combout  = (\BUS_Main|Mux4~2_combout  & ((\BUS_Main|Mux13~2_combout  & (\REG_PC|data_out [13])) # (!\BUS_Main|Mux13~2_combout  & ((\ALU_ADDER|Add0~26_combout ))))) # (!\BUS_Main|Mux4~2_combout  & (((\BUS_Main|Mux13~2_combout ))))

	.dataa(\BUS_Main|Mux4~2_combout ),
	.datab(\REG_PC|data_out [13]),
	.datac(\BUS_Main|Mux13~2_combout ),
	.datad(\ALU_ADDER|Add0~26_combout ),
	.cin(gnd),
	.combout(\BUS_Main|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \BUS_Main|Mux13~3 .lut_mask = 16'hDAD0;
defparam \BUS_Main|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N12
cycloneive_lcell_comb \REG_MAR|data_out~3 (
// Equation(s):
// \REG_MAR|data_out~3_combout  = (\Reset~input_o  & \BUS_Main|Mux13~3_combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(\BUS_Main|Mux13~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\REG_MAR|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MAR|data_out~3 .lut_mask = 16'hA0A0;
defparam \REG_MAR|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y22_N13
dffeas \REG_IR|data_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MAR|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_IR|data_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_IR|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_IR|data_out[13] .is_wysiwyg = "true";
defparam \REG_IR|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N20
cycloneive_lcell_comb \state_controller|Decoder0~7 (
// Equation(s):
// \state_controller|Decoder0~7_combout  = (!\REG_IR|data_out [13] & (\REG_IR|data_out [15] & (\REG_IR|data_out [14] & \REG_IR|data_out [12])))

	.dataa(\REG_IR|data_out [13]),
	.datab(\REG_IR|data_out [15]),
	.datac(\REG_IR|data_out [14]),
	.datad(\REG_IR|data_out [12]),
	.cin(gnd),
	.combout(\state_controller|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Decoder0~7 .lut_mask = 16'h4000;
defparam \state_controller|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N26
cycloneive_lcell_comb \state_controller|State~51 (
// Equation(s):
// \state_controller|State~51_combout  = (\state_controller|State.S_32~q  & (((\state_controller|Decoder0~7_combout )))) # (!\state_controller|State.S_32~q  & (\Continue~input_o  & ((\state_controller|State.S_Pause_1~q ))))

	.dataa(\Continue~input_o ),
	.datab(\state_controller|Decoder0~7_combout ),
	.datac(\state_controller|State.S_Pause_1~q ),
	.datad(\state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\state_controller|State~51_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~51 .lut_mask = 16'hCCA0;
defparam \state_controller|State~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N27
dffeas \state_controller|State.S_Pause_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_Pause_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_Pause_1 .is_wysiwyg = "true";
defparam \state_controller|State.S_Pause_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N22
cycloneive_lcell_comb \state_controller|State.Halted~0 (
// Equation(s):
// \state_controller|State.Halted~0_combout  = (\state_controller|State.S_Pause_2~q  & ((\state_controller|State.S_Pause_1~q ) # ((\Continue~input_o )))) # (!\state_controller|State.S_Pause_2~q  & (((\state_controller|State.S_Pause_1~q  & !\Continue~input_o 
// )) # (!\Run~input_o )))

	.dataa(\state_controller|State.S_Pause_1~q ),
	.datab(\Run~input_o ),
	.datac(\state_controller|State.S_Pause_2~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\state_controller|State.Halted~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State.Halted~0 .lut_mask = 16'hF3AB;
defparam \state_controller|State.Halted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N0
cycloneive_lcell_comb \state_controller|State.Halted~1 (
// Equation(s):
// \state_controller|State.Halted~1_combout  = (\Reset~input_o  & ((\state_controller|State.Halted~0_combout ) # (\state_controller|State.Halted~q )))

	.dataa(\state_controller|State.Halted~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\state_controller|State.Halted~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\state_controller|State.Halted~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State.Halted~1 .lut_mask = 16'hC8C8;
defparam \state_controller|State.Halted~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N1
dffeas \state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State.Halted~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.Halted .is_wysiwyg = "true";
defparam \state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N10
cycloneive_lcell_comb \state_controller|Selector1~2 (
// Equation(s):
// \state_controller|Selector1~2_combout  = (\Continue~input_o  & ((\state_controller|State.S_Pause_2~q ) # ((!\state_controller|State.Halted~q  & !\Run~input_o )))) # (!\Continue~input_o  & (!\state_controller|State.Halted~q  & ((!\Run~input_o ))))

	.dataa(\Continue~input_o ),
	.datab(\state_controller|State.Halted~q ),
	.datac(\state_controller|State.S_Pause_2~q ),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\state_controller|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector1~2 .lut_mask = 16'hA0B3;
defparam \state_controller|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N28
cycloneive_lcell_comb \state_controller|WideOr0~0 (
// Equation(s):
// \state_controller|WideOr0~0_combout  = (\REG_IR|data_out [13] & (((\REG_IR|data_out [15])) # (!\REG_IR|data_out [14]))) # (!\REG_IR|data_out [13] & (!\REG_IR|data_out [14] & (\REG_IR|data_out [15] & !\REG_IR|data_out [12])))

	.dataa(\REG_IR|data_out [13]),
	.datab(\REG_IR|data_out [14]),
	.datac(\REG_IR|data_out [15]),
	.datad(\REG_IR|data_out [12]),
	.cin(gnd),
	.combout(\state_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr0~0 .lut_mask = 16'hA2B2;
defparam \state_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N2
cycloneive_lcell_comb \state_controller|Selector1~0 (
// Equation(s):
// \state_controller|Selector1~0_combout  = (\state_controller|WideOr0~0_combout  & ((\state_controller|State.S_32~q ) # ((\state_controller|State.S_00~q  & !\REG_BEN|data_out~q )))) # (!\state_controller|WideOr0~0_combout  & (\state_controller|State.S_00~q  
// & ((!\REG_BEN|data_out~q ))))

	.dataa(\state_controller|WideOr0~0_combout ),
	.datab(\state_controller|State.S_00~q ),
	.datac(\state_controller|State.S_32~q ),
	.datad(\REG_BEN|data_out~q ),
	.cin(gnd),
	.combout(\state_controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector1~0 .lut_mask = 16'hA0EC;
defparam \state_controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N20
cycloneive_lcell_comb \state_controller|Selector1~1 (
// Equation(s):
// \state_controller|Selector1~1_combout  = (\state_controller|State.S_22~q ) # ((\state_controller|State.S_12~q ) # ((\state_controller|State.S_21~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(\state_controller|State.S_22~q ),
	.datab(\state_controller|State.S_12~q ),
	.datac(\state_controller|State.S_21~q ),
	.datad(\state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\state_controller|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector1~1 .lut_mask = 16'hFFFE;
defparam \state_controller|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N24
cycloneive_lcell_comb \state_controller|Selector1~3 (
// Equation(s):
// \state_controller|Selector1~3_combout  = (\state_controller|Selector1~2_combout ) # ((\state_controller|Selector1~0_combout ) # ((\state_controller|Selector1~1_combout ) # (!\state_controller|WideOr27~0_combout )))

	.dataa(\state_controller|Selector1~2_combout ),
	.datab(\state_controller|Selector1~0_combout ),
	.datac(\state_controller|Selector1~1_combout ),
	.datad(\state_controller|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\state_controller|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Selector1~3 .lut_mask = 16'hFEFF;
defparam \state_controller|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y25_N25
dffeas \state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|Selector1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_18 .is_wysiwyg = "true";
defparam \state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N28
cycloneive_lcell_comb \state_controller|State~34 (
// Equation(s):
// \state_controller|State~34_combout  = (\state_controller|State.S_18~q  & \Reset~input_o )

	.dataa(\state_controller|State.S_18~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\state_controller|State~34_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|State~34 .lut_mask = 16'hAA00;
defparam \state_controller|State~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y24_N29
dffeas \state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\state_controller|State~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N10
cycloneive_lcell_comb \state_controller|WideOr19~0 (
// Equation(s):
// \state_controller|WideOr19~0_combout  = (\state_controller|State.S_33_1~q ) # ((\state_controller|State.S_25_1~q ) # ((\state_controller|State.S_33_2~q ) # (\state_controller|State.S_25_2~q )))

	.dataa(\state_controller|State.S_33_1~q ),
	.datab(\state_controller|State.S_25_1~q ),
	.datac(\state_controller|State.S_33_2~q ),
	.datad(\state_controller|State.S_25_2~q ),
	.cin(gnd),
	.combout(\state_controller|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|WideOr19~0 .lut_mask = 16'hFFFE;
defparam \state_controller|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \Data[0]~input (
	.i(Data[0]),
	.ibar(gnd),
	.o(\Data[0]~input_o ));
// synopsys translate_off
defparam \Data[0]~input .bus_hold = "false";
defparam \Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y20_N25
dffeas \tr0|b[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|b[0] .is_wysiwyg = "true";
defparam \tr0|b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y20_N24
cycloneive_lcell_comb \REG_MDR|data_out~4 (
// Equation(s):
// \REG_MDR|data_out~4_combout  = (\REG_MDR|data_out~37_combout  & ((\memory_subsystem|Equal0~4_combout  & (\S[0]~input_o )) # (!\memory_subsystem|Equal0~4_combout  & ((\tr0|b [0])))))

	.dataa(\REG_MDR|data_out~37_combout ),
	.datab(\S[0]~input_o ),
	.datac(\tr0|b [0]),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~4 .lut_mask = 16'h88A0;
defparam \REG_MDR|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N28
cycloneive_lcell_comb \REG_MDR|data_out~5 (
// Equation(s):
// \REG_MDR|data_out~5_combout  = (\Reset~input_o  & ((\REG_MDR|data_out~4_combout ) # ((!\state_controller|WideOr19~0_combout  & \BUS_Main|Mux0~3_combout ))))

	.dataa(\state_controller|WideOr19~0_combout ),
	.datab(\REG_MDR|data_out~4_combout ),
	.datac(\BUS_Main|Mux0~3_combout ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\REG_MDR|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \REG_MDR|data_out~5 .lut_mask = 16'hDC00;
defparam \REG_MDR|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y24_N29
dffeas \REG_MDR|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\REG_MDR|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MDR|data_out[3]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MDR|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MDR|data_out[0] .is_wysiwyg = "true";
defparam \REG_MDR|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N26
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[0]~0 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[0]~0_combout  = (\REG_MDR|data_out [0] & ((\state_controller|State.S_16_2~q ) # (\state_controller|State.S_16_1~q )))

	.dataa(\REG_MDR|data_out [0]),
	.datab(gnd),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[0]~0 .lut_mask = 16'hAAA0;
defparam \memory_subsystem|Data_Mem_Out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N27
dffeas \tr0|a[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[0] .is_wysiwyg = "true";
defparam \tr0|a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N8
cycloneive_lcell_comb \state_controller|Mem_WE~0 (
// Equation(s):
// \state_controller|Mem_WE~0_combout  = (\state_controller|State.S_16_2~q ) # (\state_controller|State.S_16_1~q )

	.dataa(\state_controller|State.S_16_2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\state_controller|Mem_WE~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_controller|Mem_WE~0 .lut_mask = 16'hFFAA;
defparam \state_controller|Mem_WE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N20
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[1]~1 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[1]~1_combout  = (\REG_MDR|data_out [1] & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(\state_controller|State.S_16_1~q ),
	.datab(gnd),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\REG_MDR|data_out [1]),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[1]~1 .lut_mask = 16'hFA00;
defparam \memory_subsystem|Data_Mem_Out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N21
dffeas \tr0|a[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[1] .is_wysiwyg = "true";
defparam \tr0|a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N8
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[2]~2 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[2]~2_combout  = (\REG_MDR|data_out [2] & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(\state_controller|State.S_16_1~q ),
	.datab(gnd),
	.datac(\REG_MDR|data_out [2]),
	.datad(\state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[2]~2 .lut_mask = 16'hF0A0;
defparam \memory_subsystem|Data_Mem_Out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N9
dffeas \tr0|a[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory_subsystem|Data_Mem_Out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[2] .is_wysiwyg = "true";
defparam \tr0|a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N22
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[3]~3 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[3]~3_combout  = (\REG_MDR|data_out [3] & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(\state_controller|State.S_16_1~q ),
	.datab(gnd),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\REG_MDR|data_out [3]),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[3]~3 .lut_mask = 16'hFA00;
defparam \memory_subsystem|Data_Mem_Out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N23
dffeas \tr0|a[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[3] .is_wysiwyg = "true";
defparam \tr0|a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N24
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[4]~4 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[4]~4_combout  = (\REG_MDR|data_out [4] & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(\state_controller|State.S_16_1~q ),
	.datab(gnd),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\REG_MDR|data_out [4]),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[4]~4 .lut_mask = 16'hFA00;
defparam \memory_subsystem|Data_Mem_Out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N25
dffeas \tr0|a[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[4] .is_wysiwyg = "true";
defparam \tr0|a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N10
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[5]~5 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[5]~5_combout  = (\REG_MDR|data_out [5] & ((\state_controller|State.S_16_2~q ) # (\state_controller|State.S_16_1~q )))

	.dataa(\REG_MDR|data_out [5]),
	.datab(gnd),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[5]~5 .lut_mask = 16'hAAA0;
defparam \memory_subsystem|Data_Mem_Out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N11
dffeas \tr0|a[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[5] .is_wysiwyg = "true";
defparam \tr0|a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[6]~6 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[6]~6_combout  = (\REG_MDR|data_out [6] & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(\state_controller|State.S_16_1~q ),
	.datab(gnd),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\REG_MDR|data_out [6]),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[6]~6 .lut_mask = 16'hFA00;
defparam \memory_subsystem|Data_Mem_Out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N5
dffeas \tr0|a[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[6] .is_wysiwyg = "true";
defparam \tr0|a[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N30
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[7]~7 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[7]~7_combout  = (\REG_MDR|data_out [7] & ((\state_controller|State.S_16_2~q ) # (\state_controller|State.S_16_1~q )))

	.dataa(gnd),
	.datab(\REG_MDR|data_out [7]),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[7]~7 .lut_mask = 16'hCCC0;
defparam \memory_subsystem|Data_Mem_Out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N31
dffeas \tr0|a[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[7] .is_wysiwyg = "true";
defparam \tr0|a[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N16
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[8]~8 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[8]~8_combout  = (\REG_MDR|data_out [8] & ((\state_controller|State.S_16_2~q ) # (\state_controller|State.S_16_1~q )))

	.dataa(gnd),
	.datab(\REG_MDR|data_out [8]),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[8]~8 .lut_mask = 16'hCCC0;
defparam \memory_subsystem|Data_Mem_Out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N17
dffeas \tr0|a[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[8] .is_wysiwyg = "true";
defparam \tr0|a[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N14
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[9]~9 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[9]~9_combout  = (\REG_MDR|data_out [9] & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(\REG_MDR|data_out [9]),
	.datab(gnd),
	.datac(\state_controller|State.S_16_1~q ),
	.datad(\state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[9]~9 .lut_mask = 16'hAAA0;
defparam \memory_subsystem|Data_Mem_Out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N15
dffeas \tr0|a[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[9] .is_wysiwyg = "true";
defparam \tr0|a[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N18
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[10]~10 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[10]~10_combout  = (\REG_MDR|data_out [10] & ((\state_controller|State.S_16_2~q ) # (\state_controller|State.S_16_1~q )))

	.dataa(gnd),
	.datab(\REG_MDR|data_out [10]),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[10]~10 .lut_mask = 16'hCCC0;
defparam \memory_subsystem|Data_Mem_Out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N19
dffeas \tr0|a[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[10] .is_wysiwyg = "true";
defparam \tr0|a[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N12
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[11]~11 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[11]~11_combout  = (\REG_MDR|data_out [11] & ((\state_controller|State.S_16_2~q ) # (\state_controller|State.S_16_1~q )))

	.dataa(\REG_MDR|data_out [11]),
	.datab(gnd),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[11]~11 .lut_mask = 16'hAAA0;
defparam \memory_subsystem|Data_Mem_Out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N13
dffeas \tr0|a[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[11] .is_wysiwyg = "true";
defparam \tr0|a[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N6
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[12]~12 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[12]~12_combout  = (\REG_MDR|data_out [12] & ((\state_controller|State.S_16_2~q ) # (\state_controller|State.S_16_1~q )))

	.dataa(\REG_MDR|data_out [12]),
	.datab(gnd),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[12]~12 .lut_mask = 16'hAAA0;
defparam \memory_subsystem|Data_Mem_Out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N7
dffeas \tr0|a[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[12] .is_wysiwyg = "true";
defparam \tr0|a[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[13]~13 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[13]~13_combout  = (\REG_MDR|data_out [13] & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(\state_controller|State.S_16_1~q ),
	.datab(gnd),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\REG_MDR|data_out [13]),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[13]~13 .lut_mask = 16'hFA00;
defparam \memory_subsystem|Data_Mem_Out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N1
dffeas \tr0|a[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[13] .is_wysiwyg = "true";
defparam \tr0|a[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N2
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[14]~14 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[14]~14_combout  = (\REG_MDR|data_out [14] & ((\state_controller|State.S_16_2~q ) # (\state_controller|State.S_16_1~q )))

	.dataa(\REG_MDR|data_out [14]),
	.datab(gnd),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[14]~14 .lut_mask = 16'hAAA0;
defparam \memory_subsystem|Data_Mem_Out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N3
dffeas \tr0|a[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[14] .is_wysiwyg = "true";
defparam \tr0|a[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N28
cycloneive_lcell_comb \memory_subsystem|Data_Mem_Out[15]~15 (
// Equation(s):
// \memory_subsystem|Data_Mem_Out[15]~15_combout  = (\REG_MDR|data_out [15] & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(\state_controller|State.S_16_1~q ),
	.datab(gnd),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\REG_MDR|data_out [15]),
	.cin(gnd),
	.combout(\memory_subsystem|Data_Mem_Out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|Data_Mem_Out[15]~15 .lut_mask = 16'hFA00;
defparam \memory_subsystem|Data_Mem_Out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N29
dffeas \tr0|a[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|Data_Mem_Out[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tr0|a [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tr0|a[15] .is_wysiwyg = "true";
defparam \tr0|a[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N28
cycloneive_lcell_comb \memory_subsystem|always1~2 (
// Equation(s):
// \memory_subsystem|always1~2_combout  = (\memory_subsystem|Equal0~4_combout  & ((\state_controller|State.S_16_1~q ) # (\state_controller|State.S_16_2~q )))

	.dataa(gnd),
	.datab(\state_controller|State.S_16_1~q ),
	.datac(\state_controller|State.S_16_2~q ),
	.datad(\memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\memory_subsystem|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|always1~2 .lut_mask = 16'hFC00;
defparam \memory_subsystem|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N31
dffeas \memory_subsystem|hex_data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MDR|data_out [3]),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory_subsystem|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[3] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y26_N25
dffeas \memory_subsystem|hex_data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MDR|data_out [0]),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory_subsystem|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[0] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y26_N27
dffeas \memory_subsystem|hex_data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MDR|data_out [1]),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory_subsystem|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[1] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N28
cycloneive_lcell_comb \memory_subsystem|hex_data[2]~feeder (
// Equation(s):
// \memory_subsystem|hex_data[2]~feeder_combout  = \REG_MDR|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MDR|data_out [2]),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data[2]~feeder .lut_mask = 16'hFF00;
defparam \memory_subsystem|hex_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y26_N29
dffeas \memory_subsystem|hex_data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[2] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N16
cycloneive_lcell_comb \hex_drivers[0]|WideOr6~0 (
// Equation(s):
// \hex_drivers[0]|WideOr6~0_combout  = (\memory_subsystem|hex_data [3] & (\memory_subsystem|hex_data [0] & (\memory_subsystem|hex_data [1] $ (\memory_subsystem|hex_data [2])))) # (!\memory_subsystem|hex_data [3] & (!\memory_subsystem|hex_data [1] & 
// (\memory_subsystem|hex_data [0] $ (\memory_subsystem|hex_data [2]))))

	.dataa(\memory_subsystem|hex_data [3]),
	.datab(\memory_subsystem|hex_data [0]),
	.datac(\memory_subsystem|hex_data [1]),
	.datad(\memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\hex_drivers[0]|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[0]|WideOr6~0 .lut_mask = 16'h0984;
defparam \hex_drivers[0]|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N24
cycloneive_lcell_comb \hex_drivers[0]|WideOr5~0 (
// Equation(s):
// \hex_drivers[0]|WideOr5~0_combout  = (\memory_subsystem|hex_data [3] & ((\memory_subsystem|hex_data [0] & (\memory_subsystem|hex_data [1])) # (!\memory_subsystem|hex_data [0] & ((\memory_subsystem|hex_data [2]))))) # (!\memory_subsystem|hex_data [3] & 
// (\memory_subsystem|hex_data [2] & (\memory_subsystem|hex_data [1] $ (\memory_subsystem|hex_data [0]))))

	.dataa(\memory_subsystem|hex_data [3]),
	.datab(\memory_subsystem|hex_data [1]),
	.datac(\memory_subsystem|hex_data [0]),
	.datad(\memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\hex_drivers[0]|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[0]|WideOr5~0 .lut_mask = 16'h9E80;
defparam \hex_drivers[0]|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N18
cycloneive_lcell_comb \hex_drivers[0]|WideOr4~0 (
// Equation(s):
// \hex_drivers[0]|WideOr4~0_combout  = (\memory_subsystem|hex_data [3] & (\memory_subsystem|hex_data [2] & ((\memory_subsystem|hex_data [1]) # (!\memory_subsystem|hex_data [0])))) # (!\memory_subsystem|hex_data [3] & (!\memory_subsystem|hex_data [0] & 
// (\memory_subsystem|hex_data [1] & !\memory_subsystem|hex_data [2])))

	.dataa(\memory_subsystem|hex_data [3]),
	.datab(\memory_subsystem|hex_data [0]),
	.datac(\memory_subsystem|hex_data [1]),
	.datad(\memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\hex_drivers[0]|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[0]|WideOr4~0 .lut_mask = 16'hA210;
defparam \hex_drivers[0]|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N12
cycloneive_lcell_comb \hex_drivers[0]|WideOr3~0 (
// Equation(s):
// \hex_drivers[0]|WideOr3~0_combout  = (\memory_subsystem|hex_data [1] & ((\memory_subsystem|hex_data [0] & ((\memory_subsystem|hex_data [2]))) # (!\memory_subsystem|hex_data [0] & (\memory_subsystem|hex_data [3] & !\memory_subsystem|hex_data [2])))) # 
// (!\memory_subsystem|hex_data [1] & (!\memory_subsystem|hex_data [3] & (\memory_subsystem|hex_data [0] $ (\memory_subsystem|hex_data [2]))))

	.dataa(\memory_subsystem|hex_data [3]),
	.datab(\memory_subsystem|hex_data [0]),
	.datac(\memory_subsystem|hex_data [1]),
	.datad(\memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\hex_drivers[0]|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[0]|WideOr3~0 .lut_mask = 16'hC124;
defparam \hex_drivers[0]|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N14
cycloneive_lcell_comb \hex_drivers[0]|WideOr2~0 (
// Equation(s):
// \hex_drivers[0]|WideOr2~0_combout  = (\memory_subsystem|hex_data [1] & (!\memory_subsystem|hex_data [3] & (\memory_subsystem|hex_data [0]))) # (!\memory_subsystem|hex_data [1] & ((\memory_subsystem|hex_data [2] & (!\memory_subsystem|hex_data [3])) # 
// (!\memory_subsystem|hex_data [2] & ((\memory_subsystem|hex_data [0])))))

	.dataa(\memory_subsystem|hex_data [3]),
	.datab(\memory_subsystem|hex_data [0]),
	.datac(\memory_subsystem|hex_data [1]),
	.datad(\memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\hex_drivers[0]|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[0]|WideOr2~0 .lut_mask = 16'h454C;
defparam \hex_drivers[0]|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N26
cycloneive_lcell_comb \hex_drivers[0]|WideOr1~0 (
// Equation(s):
// \hex_drivers[0]|WideOr1~0_combout  = (\memory_subsystem|hex_data [0] & (\memory_subsystem|hex_data [3] $ (((\memory_subsystem|hex_data [1]) # (!\memory_subsystem|hex_data [2]))))) # (!\memory_subsystem|hex_data [0] & (!\memory_subsystem|hex_data [3] & 
// (\memory_subsystem|hex_data [1] & !\memory_subsystem|hex_data [2])))

	.dataa(\memory_subsystem|hex_data [3]),
	.datab(\memory_subsystem|hex_data [0]),
	.datac(\memory_subsystem|hex_data [1]),
	.datad(\memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\hex_drivers[0]|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[0]|WideOr1~0 .lut_mask = 16'h4854;
defparam \hex_drivers[0]|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N30
cycloneive_lcell_comb \hex_drivers[0]|WideOr0~0 (
// Equation(s):
// \hex_drivers[0]|WideOr0~0_combout  = (\memory_subsystem|hex_data [0] & ((\memory_subsystem|hex_data [3]) # (\memory_subsystem|hex_data [1] $ (\memory_subsystem|hex_data [2])))) # (!\memory_subsystem|hex_data [0] & ((\memory_subsystem|hex_data [1]) # 
// (\memory_subsystem|hex_data [3] $ (\memory_subsystem|hex_data [2]))))

	.dataa(\memory_subsystem|hex_data [1]),
	.datab(\memory_subsystem|hex_data [0]),
	.datac(\memory_subsystem|hex_data [3]),
	.datad(\memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\hex_drivers[0]|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[0]|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \hex_drivers[0]|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N0
cycloneive_lcell_comb \memory_subsystem|hex_data[4]~feeder (
// Equation(s):
// \memory_subsystem|hex_data[4]~feeder_combout  = \REG_MDR|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MDR|data_out [4]),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data[4]~feeder .lut_mask = 16'hFF00;
defparam \memory_subsystem|hex_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N1
dffeas \memory_subsystem|hex_data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[4] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y22_N21
dffeas \memory_subsystem|hex_data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MDR|data_out [6]),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory_subsystem|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[6] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y22_N23
dffeas \memory_subsystem|hex_data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MDR|data_out [7]),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory_subsystem|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[7] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y22_N19
dffeas \memory_subsystem|hex_data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MDR|data_out [5]),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory_subsystem|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[5] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N8
cycloneive_lcell_comb \hex_drivers[1]|WideOr6~0 (
// Equation(s):
// \hex_drivers[1]|WideOr6~0_combout  = (\memory_subsystem|hex_data [6] & (!\memory_subsystem|hex_data [5] & (\memory_subsystem|hex_data [4] $ (!\memory_subsystem|hex_data [7])))) # (!\memory_subsystem|hex_data [6] & (\memory_subsystem|hex_data [4] & 
// (\memory_subsystem|hex_data [7] $ (!\memory_subsystem|hex_data [5]))))

	.dataa(\memory_subsystem|hex_data [4]),
	.datab(\memory_subsystem|hex_data [6]),
	.datac(\memory_subsystem|hex_data [7]),
	.datad(\memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\hex_drivers[1]|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[1]|WideOr6~0 .lut_mask = 16'h2086;
defparam \hex_drivers[1]|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N2
cycloneive_lcell_comb \hex_drivers[1]|WideOr5~0 (
// Equation(s):
// \hex_drivers[1]|WideOr5~0_combout  = (\memory_subsystem|hex_data [7] & ((\memory_subsystem|hex_data [4] & ((\memory_subsystem|hex_data [5]))) # (!\memory_subsystem|hex_data [4] & (\memory_subsystem|hex_data [6])))) # (!\memory_subsystem|hex_data [7] & 
// (\memory_subsystem|hex_data [6] & (\memory_subsystem|hex_data [4] $ (\memory_subsystem|hex_data [5]))))

	.dataa(\memory_subsystem|hex_data [4]),
	.datab(\memory_subsystem|hex_data [6]),
	.datac(\memory_subsystem|hex_data [7]),
	.datad(\memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\hex_drivers[1]|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[1]|WideOr5~0 .lut_mask = 16'hE448;
defparam \hex_drivers[1]|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N12
cycloneive_lcell_comb \hex_drivers[1]|WideOr4~0 (
// Equation(s):
// \hex_drivers[1]|WideOr4~0_combout  = (\memory_subsystem|hex_data [6] & (\memory_subsystem|hex_data [7] & ((\memory_subsystem|hex_data [5]) # (!\memory_subsystem|hex_data [4])))) # (!\memory_subsystem|hex_data [6] & (!\memory_subsystem|hex_data [4] & 
// (!\memory_subsystem|hex_data [7] & \memory_subsystem|hex_data [5])))

	.dataa(\memory_subsystem|hex_data [4]),
	.datab(\memory_subsystem|hex_data [6]),
	.datac(\memory_subsystem|hex_data [7]),
	.datad(\memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\hex_drivers[1]|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[1]|WideOr4~0 .lut_mask = 16'hC140;
defparam \hex_drivers[1]|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N18
cycloneive_lcell_comb \hex_drivers[1]|WideOr3~0 (
// Equation(s):
// \hex_drivers[1]|WideOr3~0_combout  = (\memory_subsystem|hex_data [5] & ((\memory_subsystem|hex_data [4] & ((\memory_subsystem|hex_data [6]))) # (!\memory_subsystem|hex_data [4] & (\memory_subsystem|hex_data [7] & !\memory_subsystem|hex_data [6])))) # 
// (!\memory_subsystem|hex_data [5] & (!\memory_subsystem|hex_data [7] & (\memory_subsystem|hex_data [4] $ (\memory_subsystem|hex_data [6]))))

	.dataa(\memory_subsystem|hex_data [7]),
	.datab(\memory_subsystem|hex_data [4]),
	.datac(\memory_subsystem|hex_data [5]),
	.datad(\memory_subsystem|hex_data [6]),
	.cin(gnd),
	.combout(\hex_drivers[1]|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[1]|WideOr3~0 .lut_mask = 16'hC124;
defparam \hex_drivers[1]|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N20
cycloneive_lcell_comb \hex_drivers[1]|WideOr2~0 (
// Equation(s):
// \hex_drivers[1]|WideOr2~0_combout  = (\memory_subsystem|hex_data [5] & (!\memory_subsystem|hex_data [7] & (\memory_subsystem|hex_data [4]))) # (!\memory_subsystem|hex_data [5] & ((\memory_subsystem|hex_data [6] & (!\memory_subsystem|hex_data [7])) # 
// (!\memory_subsystem|hex_data [6] & ((\memory_subsystem|hex_data [4])))))

	.dataa(\memory_subsystem|hex_data [7]),
	.datab(\memory_subsystem|hex_data [4]),
	.datac(\memory_subsystem|hex_data [6]),
	.datad(\memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\hex_drivers[1]|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[1]|WideOr2~0 .lut_mask = 16'h445C;
defparam \hex_drivers[1]|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N30
cycloneive_lcell_comb \hex_drivers[1]|WideOr1~0 (
// Equation(s):
// \hex_drivers[1]|WideOr1~0_combout  = (\memory_subsystem|hex_data [4] & (\memory_subsystem|hex_data [7] $ (((\memory_subsystem|hex_data [5]) # (!\memory_subsystem|hex_data [6]))))) # (!\memory_subsystem|hex_data [4] & (!\memory_subsystem|hex_data [6] & 
// (!\memory_subsystem|hex_data [7] & \memory_subsystem|hex_data [5])))

	.dataa(\memory_subsystem|hex_data [4]),
	.datab(\memory_subsystem|hex_data [6]),
	.datac(\memory_subsystem|hex_data [7]),
	.datad(\memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\hex_drivers[1]|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[1]|WideOr1~0 .lut_mask = 16'h0B82;
defparam \hex_drivers[1]|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N22
cycloneive_lcell_comb \hex_drivers[1]|WideOr0~0 (
// Equation(s):
// \hex_drivers[1]|WideOr0~0_combout  = (\memory_subsystem|hex_data [4] & ((\memory_subsystem|hex_data [7]) # (\memory_subsystem|hex_data [6] $ (\memory_subsystem|hex_data [5])))) # (!\memory_subsystem|hex_data [4] & ((\memory_subsystem|hex_data [5]) # 
// (\memory_subsystem|hex_data [6] $ (\memory_subsystem|hex_data [7]))))

	.dataa(\memory_subsystem|hex_data [4]),
	.datab(\memory_subsystem|hex_data [6]),
	.datac(\memory_subsystem|hex_data [7]),
	.datad(\memory_subsystem|hex_data [5]),
	.cin(gnd),
	.combout(\hex_drivers[1]|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[1]|WideOr0~0 .lut_mask = 16'hF7BC;
defparam \hex_drivers[1]|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y22_N7
dffeas \memory_subsystem|hex_data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MDR|data_out [11]),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory_subsystem|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[11] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y22_N29
dffeas \memory_subsystem|hex_data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MDR|data_out [10]),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory_subsystem|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[10] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y22_N27
dffeas \memory_subsystem|hex_data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MDR|data_out [9]),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory_subsystem|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[9] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y22_N25
dffeas \memory_subsystem|hex_data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MDR|data_out [8]),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory_subsystem|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[8] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N16
cycloneive_lcell_comb \hex_drivers[2]|WideOr6~0 (
// Equation(s):
// \hex_drivers[2]|WideOr6~0_combout  = (\memory_subsystem|hex_data [11] & (\memory_subsystem|hex_data [8] & (\memory_subsystem|hex_data [10] $ (\memory_subsystem|hex_data [9])))) # (!\memory_subsystem|hex_data [11] & (!\memory_subsystem|hex_data [9] & 
// (\memory_subsystem|hex_data [10] $ (\memory_subsystem|hex_data [8]))))

	.dataa(\memory_subsystem|hex_data [11]),
	.datab(\memory_subsystem|hex_data [10]),
	.datac(\memory_subsystem|hex_data [9]),
	.datad(\memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\hex_drivers[2]|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[2]|WideOr6~0 .lut_mask = 16'h2904;
defparam \hex_drivers[2]|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N10
cycloneive_lcell_comb \hex_drivers[2]|WideOr5~0 (
// Equation(s):
// \hex_drivers[2]|WideOr5~0_combout  = (\memory_subsystem|hex_data [11] & ((\memory_subsystem|hex_data [8] & ((\memory_subsystem|hex_data [9]))) # (!\memory_subsystem|hex_data [8] & (\memory_subsystem|hex_data [10])))) # (!\memory_subsystem|hex_data [11] & 
// (\memory_subsystem|hex_data [10] & (\memory_subsystem|hex_data [9] $ (\memory_subsystem|hex_data [8]))))

	.dataa(\memory_subsystem|hex_data [11]),
	.datab(\memory_subsystem|hex_data [10]),
	.datac(\memory_subsystem|hex_data [9]),
	.datad(\memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\hex_drivers[2]|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[2]|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \hex_drivers[2]|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N24
cycloneive_lcell_comb \hex_drivers[2]|WideOr4~0 (
// Equation(s):
// \hex_drivers[2]|WideOr4~0_combout  = (\memory_subsystem|hex_data [10] & (\memory_subsystem|hex_data [11] & ((\memory_subsystem|hex_data [9]) # (!\memory_subsystem|hex_data [8])))) # (!\memory_subsystem|hex_data [10] & (\memory_subsystem|hex_data [9] & 
// (!\memory_subsystem|hex_data [8] & !\memory_subsystem|hex_data [11])))

	.dataa(\memory_subsystem|hex_data [9]),
	.datab(\memory_subsystem|hex_data [10]),
	.datac(\memory_subsystem|hex_data [8]),
	.datad(\memory_subsystem|hex_data [11]),
	.cin(gnd),
	.combout(\hex_drivers[2]|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[2]|WideOr4~0 .lut_mask = 16'h8C02;
defparam \hex_drivers[2]|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N26
cycloneive_lcell_comb \hex_drivers[2]|WideOr3~0 (
// Equation(s):
// \hex_drivers[2]|WideOr3~0_combout  = (\memory_subsystem|hex_data [9] & ((\memory_subsystem|hex_data [10] & ((\memory_subsystem|hex_data [8]))) # (!\memory_subsystem|hex_data [10] & (\memory_subsystem|hex_data [11] & !\memory_subsystem|hex_data [8])))) # 
// (!\memory_subsystem|hex_data [9] & (!\memory_subsystem|hex_data [11] & (\memory_subsystem|hex_data [10] $ (\memory_subsystem|hex_data [8]))))

	.dataa(\memory_subsystem|hex_data [11]),
	.datab(\memory_subsystem|hex_data [10]),
	.datac(\memory_subsystem|hex_data [9]),
	.datad(\memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\hex_drivers[2]|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[2]|WideOr3~0 .lut_mask = 16'hC124;
defparam \hex_drivers[2]|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N28
cycloneive_lcell_comb \hex_drivers[2]|WideOr2~0 (
// Equation(s):
// \hex_drivers[2]|WideOr2~0_combout  = (\memory_subsystem|hex_data [9] & (\memory_subsystem|hex_data [8] & ((!\memory_subsystem|hex_data [11])))) # (!\memory_subsystem|hex_data [9] & ((\memory_subsystem|hex_data [10] & ((!\memory_subsystem|hex_data [11]))) 
// # (!\memory_subsystem|hex_data [10] & (\memory_subsystem|hex_data [8]))))

	.dataa(\memory_subsystem|hex_data [9]),
	.datab(\memory_subsystem|hex_data [8]),
	.datac(\memory_subsystem|hex_data [10]),
	.datad(\memory_subsystem|hex_data [11]),
	.cin(gnd),
	.combout(\hex_drivers[2]|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[2]|WideOr2~0 .lut_mask = 16'h04DC;
defparam \hex_drivers[2]|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N4
cycloneive_lcell_comb \hex_drivers[2]|WideOr1~0 (
// Equation(s):
// \hex_drivers[2]|WideOr1~0_combout  = (\memory_subsystem|hex_data [10] & (\memory_subsystem|hex_data [8] & (\memory_subsystem|hex_data [11] $ (\memory_subsystem|hex_data [9])))) # (!\memory_subsystem|hex_data [10] & (!\memory_subsystem|hex_data [11] & 
// ((\memory_subsystem|hex_data [9]) # (\memory_subsystem|hex_data [8]))))

	.dataa(\memory_subsystem|hex_data [11]),
	.datab(\memory_subsystem|hex_data [10]),
	.datac(\memory_subsystem|hex_data [9]),
	.datad(\memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\hex_drivers[2]|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[2]|WideOr1~0 .lut_mask = 16'h5910;
defparam \hex_drivers[2]|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N6
cycloneive_lcell_comb \hex_drivers[2]|WideOr0~0 (
// Equation(s):
// \hex_drivers[2]|WideOr0~0_combout  = (\memory_subsystem|hex_data [8] & ((\memory_subsystem|hex_data [11]) # (\memory_subsystem|hex_data [9] $ (\memory_subsystem|hex_data [10])))) # (!\memory_subsystem|hex_data [8] & ((\memory_subsystem|hex_data [9]) # 
// (\memory_subsystem|hex_data [10] $ (\memory_subsystem|hex_data [11]))))

	.dataa(\memory_subsystem|hex_data [9]),
	.datab(\memory_subsystem|hex_data [10]),
	.datac(\memory_subsystem|hex_data [11]),
	.datad(\memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\hex_drivers[2]|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[2]|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \hex_drivers[2]|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N26
cycloneive_lcell_comb \memory_subsystem|hex_data[13]~feeder (
// Equation(s):
// \memory_subsystem|hex_data[13]~feeder_combout  = \REG_MDR|data_out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MDR|data_out [13]),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data[13]~feeder .lut_mask = 16'hFF00;
defparam \memory_subsystem|hex_data[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N27
dffeas \memory_subsystem|hex_data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[13] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y22_N17
dffeas \memory_subsystem|hex_data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REG_MDR|data_out [12]),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory_subsystem|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[12] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N22
cycloneive_lcell_comb \memory_subsystem|hex_data[15]~feeder (
// Equation(s):
// \memory_subsystem|hex_data[15]~feeder_combout  = \REG_MDR|data_out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MDR|data_out [15]),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data[15]~feeder .lut_mask = 16'hFF00;
defparam \memory_subsystem|hex_data[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N23
dffeas \memory_subsystem|hex_data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[15] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N12
cycloneive_lcell_comb \memory_subsystem|hex_data[14]~feeder (
// Equation(s):
// \memory_subsystem|hex_data[14]~feeder_combout  = \REG_MDR|data_out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REG_MDR|data_out [14]),
	.cin(gnd),
	.combout(\memory_subsystem|hex_data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory_subsystem|hex_data[14]~feeder .lut_mask = 16'hFF00;
defparam \memory_subsystem|hex_data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y22_N13
dffeas \memory_subsystem|hex_data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\memory_subsystem|hex_data[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\Reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory_subsystem|always1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory_subsystem|hex_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory_subsystem|hex_data[14] .is_wysiwyg = "true";
defparam \memory_subsystem|hex_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N0
cycloneive_lcell_comb \hex_drivers[3]|WideOr6~0 (
// Equation(s):
// \hex_drivers[3]|WideOr6~0_combout  = (\memory_subsystem|hex_data [15] & (\memory_subsystem|hex_data [12] & (\memory_subsystem|hex_data [13] $ (\memory_subsystem|hex_data [14])))) # (!\memory_subsystem|hex_data [15] & (!\memory_subsystem|hex_data [13] & 
// (\memory_subsystem|hex_data [12] $ (\memory_subsystem|hex_data [14]))))

	.dataa(\memory_subsystem|hex_data [13]),
	.datab(\memory_subsystem|hex_data [12]),
	.datac(\memory_subsystem|hex_data [15]),
	.datad(\memory_subsystem|hex_data [14]),
	.cin(gnd),
	.combout(\hex_drivers[3]|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[3]|WideOr6~0 .lut_mask = 16'h4184;
defparam \hex_drivers[3]|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N18
cycloneive_lcell_comb \hex_drivers[3]|WideOr5~0 (
// Equation(s):
// \hex_drivers[3]|WideOr5~0_combout  = (\memory_subsystem|hex_data [13] & ((\memory_subsystem|hex_data [12] & (\memory_subsystem|hex_data [15])) # (!\memory_subsystem|hex_data [12] & ((\memory_subsystem|hex_data [14]))))) # (!\memory_subsystem|hex_data [13] 
// & (\memory_subsystem|hex_data [14] & (\memory_subsystem|hex_data [12] $ (\memory_subsystem|hex_data [15]))))

	.dataa(\memory_subsystem|hex_data [13]),
	.datab(\memory_subsystem|hex_data [12]),
	.datac(\memory_subsystem|hex_data [15]),
	.datad(\memory_subsystem|hex_data [14]),
	.cin(gnd),
	.combout(\hex_drivers[3]|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[3]|WideOr5~0 .lut_mask = 16'hB680;
defparam \hex_drivers[3]|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N20
cycloneive_lcell_comb \hex_drivers[3]|WideOr4~0 (
// Equation(s):
// \hex_drivers[3]|WideOr4~0_combout  = (\memory_subsystem|hex_data [14] & (\memory_subsystem|hex_data [15] & ((\memory_subsystem|hex_data [13]) # (!\memory_subsystem|hex_data [12])))) # (!\memory_subsystem|hex_data [14] & (!\memory_subsystem|hex_data [12] & 
// (\memory_subsystem|hex_data [13] & !\memory_subsystem|hex_data [15])))

	.dataa(\memory_subsystem|hex_data [14]),
	.datab(\memory_subsystem|hex_data [12]),
	.datac(\memory_subsystem|hex_data [13]),
	.datad(\memory_subsystem|hex_data [15]),
	.cin(gnd),
	.combout(\hex_drivers[3]|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[3]|WideOr4~0 .lut_mask = 16'hA210;
defparam \hex_drivers[3]|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N30
cycloneive_lcell_comb \hex_drivers[3]|WideOr3~0 (
// Equation(s):
// \hex_drivers[3]|WideOr3~0_combout  = (\memory_subsystem|hex_data [13] & ((\memory_subsystem|hex_data [12] & ((\memory_subsystem|hex_data [14]))) # (!\memory_subsystem|hex_data [12] & (\memory_subsystem|hex_data [15] & !\memory_subsystem|hex_data [14])))) 
// # (!\memory_subsystem|hex_data [13] & (!\memory_subsystem|hex_data [15] & (\memory_subsystem|hex_data [12] $ (\memory_subsystem|hex_data [14]))))

	.dataa(\memory_subsystem|hex_data [13]),
	.datab(\memory_subsystem|hex_data [12]),
	.datac(\memory_subsystem|hex_data [15]),
	.datad(\memory_subsystem|hex_data [14]),
	.cin(gnd),
	.combout(\hex_drivers[3]|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[3]|WideOr3~0 .lut_mask = 16'h8924;
defparam \hex_drivers[3]|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N8
cycloneive_lcell_comb \hex_drivers[3]|WideOr2~0 (
// Equation(s):
// \hex_drivers[3]|WideOr2~0_combout  = (\memory_subsystem|hex_data [13] & (\memory_subsystem|hex_data [12] & (!\memory_subsystem|hex_data [15]))) # (!\memory_subsystem|hex_data [13] & ((\memory_subsystem|hex_data [14] & ((!\memory_subsystem|hex_data [15]))) 
// # (!\memory_subsystem|hex_data [14] & (\memory_subsystem|hex_data [12]))))

	.dataa(\memory_subsystem|hex_data [13]),
	.datab(\memory_subsystem|hex_data [12]),
	.datac(\memory_subsystem|hex_data [15]),
	.datad(\memory_subsystem|hex_data [14]),
	.cin(gnd),
	.combout(\hex_drivers[3]|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[3]|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \hex_drivers[3]|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N10
cycloneive_lcell_comb \hex_drivers[3]|WideOr1~0 (
// Equation(s):
// \hex_drivers[3]|WideOr1~0_combout  = (\memory_subsystem|hex_data [13] & (!\memory_subsystem|hex_data [15] & ((\memory_subsystem|hex_data [12]) # (!\memory_subsystem|hex_data [14])))) # (!\memory_subsystem|hex_data [13] & (\memory_subsystem|hex_data [12] & 
// (\memory_subsystem|hex_data [15] $ (!\memory_subsystem|hex_data [14]))))

	.dataa(\memory_subsystem|hex_data [13]),
	.datab(\memory_subsystem|hex_data [12]),
	.datac(\memory_subsystem|hex_data [15]),
	.datad(\memory_subsystem|hex_data [14]),
	.cin(gnd),
	.combout(\hex_drivers[3]|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[3]|WideOr1~0 .lut_mask = 16'h480E;
defparam \hex_drivers[3]|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N28
cycloneive_lcell_comb \hex_drivers[3]|WideOr0~0 (
// Equation(s):
// \hex_drivers[3]|WideOr0~0_combout  = (\memory_subsystem|hex_data [12] & ((\memory_subsystem|hex_data [15]) # (\memory_subsystem|hex_data [13] $ (\memory_subsystem|hex_data [14])))) # (!\memory_subsystem|hex_data [12] & ((\memory_subsystem|hex_data [13]) # 
// (\memory_subsystem|hex_data [15] $ (\memory_subsystem|hex_data [14]))))

	.dataa(\memory_subsystem|hex_data [13]),
	.datab(\memory_subsystem|hex_data [12]),
	.datac(\memory_subsystem|hex_data [15]),
	.datad(\memory_subsystem|hex_data [14]),
	.cin(gnd),
	.combout(\hex_drivers[3]|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hex_drivers[3]|WideOr0~0 .lut_mask = 16'hE7FA;
defparam \hex_drivers[3]|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign LED[10] = \LED[10]~output_o ;

assign LED[11] = \LED[11]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign CE = \CE~output_o ;

assign UB = \UB~output_o ;

assign LB = \LB~output_o ;

assign OE = \OE~output_o ;

assign WE = \WE~output_o ;

assign ADDR[0] = \ADDR[0]~output_o ;

assign ADDR[1] = \ADDR[1]~output_o ;

assign ADDR[2] = \ADDR[2]~output_o ;

assign ADDR[3] = \ADDR[3]~output_o ;

assign ADDR[4] = \ADDR[4]~output_o ;

assign ADDR[5] = \ADDR[5]~output_o ;

assign ADDR[6] = \ADDR[6]~output_o ;

assign ADDR[7] = \ADDR[7]~output_o ;

assign ADDR[8] = \ADDR[8]~output_o ;

assign ADDR[9] = \ADDR[9]~output_o ;

assign ADDR[10] = \ADDR[10]~output_o ;

assign ADDR[11] = \ADDR[11]~output_o ;

assign ADDR[12] = \ADDR[12]~output_o ;

assign ADDR[13] = \ADDR[13]~output_o ;

assign ADDR[14] = \ADDR[14]~output_o ;

assign ADDR[15] = \ADDR[15]~output_o ;

assign ADDR[16] = \ADDR[16]~output_o ;

assign ADDR[17] = \ADDR[17]~output_o ;

assign ADDR[18] = \ADDR[18]~output_o ;

assign ADDR[19] = \ADDR[19]~output_o ;

assign Data[0] = \Data[0]~output_o ;

assign Data[1] = \Data[1]~output_o ;

assign Data[2] = \Data[2]~output_o ;

assign Data[3] = \Data[3]~output_o ;

assign Data[4] = \Data[4]~output_o ;

assign Data[5] = \Data[5]~output_o ;

assign Data[6] = \Data[6]~output_o ;

assign Data[7] = \Data[7]~output_o ;

assign Data[8] = \Data[8]~output_o ;

assign Data[9] = \Data[9]~output_o ;

assign Data[10] = \Data[10]~output_o ;

assign Data[11] = \Data[11]~output_o ;

assign Data[12] = \Data[12]~output_o ;

assign Data[13] = \Data[13]~output_o ;

assign Data[14] = \Data[14]~output_o ;

assign Data[15] = \Data[15]~output_o ;

endmodule
