/*
  ******************************************************************************
  * Copyright (c) 2024 Yspring.
  * All rights reserved..
  * @file    system_init.C
  * @author  Yspring Firmware Team  
  * @brief   system_init Source Code.
  ******************************************************************************      
*/

#include "system_init.h"
#include "main.h"
#include "delay.h"
#include "ys32t031.h"
#include "ys32t031_it.h"   
#include <stdint.h>



void RCC_Configuration(void);

void NVIC_Configuration(void);

#if 0
// RCC initialization configuration
#if 0
void RCC_Configuration(void)
{
    FLASH_SetLatency(FLASH_Latency_3);
	
    // Enable LSI
    RCC_LSICmd(ENABLE);

    RCC_HSI_CLK(RCC_HSI_48M, RCC_HSI_CLK_Div1);
    RCC_HSICmd(ENABLE);
    while( RCC_GetFlagStatus(RCC_FLAG_HSIRDY) == RESET);

    // HCLK = 48 MHz
    RCC_HCLKConfig(RCC_SYSCLK_Div1);

    RCC_SYSCLKConfig(RCC_SOURCE_HSI);
    while (RCC_GetSYSCLKSource() != RCC_SOURCE_HSI);

    FLASH_SetLatency(FLASH_Latency_2);

    // PCLK = 48 MHz
    RCC_PCLKConfig(RCC_HCLK_Div1);

    // SYSCLK = 48 MHz
    SystemCoreClockUpdate();
}
#else
void RCC_Configuration(void)
{
    FLASH_SetLatency(FLASH_Latency_3);   // 64MHz ÈúÄË¶Å 3 ‰∏™Á≠âÂæÖÂë®Êúü

    // 1. ÂêØÂä®ÂÜÖÈÉ®Êô∂ÊåØ HSI = 16MHz
    RCC_HSI_CLK(RCC_HSI_16M, RCC_HSI_CLK_Div1);
    RCC_HSICmd(ENABLE);
    while (RCC_GetFlagStatus(RCC_FLAG_HSIRDY) == RESET);

    // 2. ÈÖçÁΩÆ PLLÔºö16MHz √ó 4 = 64MHz
    RCC_PLLConfig(RCC_PLLSource_HSI, RCC_PLLMul_4);
    RCC_PLLCmd(ENABLE);
    while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET);

    // 3. ÂàáÊç¢Á≥ªÁªüÊó∂ÈíüÂà∞ PLL ËæìÂá∫
    RCC_SYSCLKConfig(RCC_SOURCE_PLL);
    while (RCC_GetSYSCLKSource() != RCC_SOURCE_PLL);

    // 4. HCLK = SYSCLK = 64MHz
    RCC_HCLKConfig(RCC_SYSCLK_Div1);

    // 5. PCLK = HCLK = 64MHz
    RCC_PCLKConfig(RCC_HCLK_Div1);

    SystemCoreClockUpdate();
}


#endif 

#endif 


// RCC initialization configuration
void RCC_Configuration(void)
{
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
  // Enable LSI
  LL_RCC_LSI_Enable();

  LL_RCC_HSI_Enable();
  LL_RCC_HSI_SetDiv(LL_RCC_HSI_DIV_1);
  LL_RCC_HSI_SetCalibFreq(LL_RCC_HSICALIBRATION_16MHz);
  while (LL_RCC_HSI_IsReady() != 1);
  LL_Init1msTick(16000000);

  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLL_MUL_4);
  LL_RCC_PLL_Enable();
  // while( RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET);
  LL_mDelay(1);

  // HCLK = 64 MHz
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
  while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);

  // PCLK = 64 MHz
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);

  // SYSCLK = 64 MHz
  SystemCoreClockUpdate();

  LL_Init1msTick(64000000);
}






//NVIC÷–∂œ≈‰÷√
void NVIC_Configuration(void)
{
    NVIC_InitTypeDef NVIC_InitStructure;
	
	  NVIC_InitStructure.NVIC_IRQChannel = TIM6_LPTIM_IRQn ;   //…Ë÷√÷–∂œ¿¥‘¥
    NVIC_InitStructure.NVIC_IRQChannelPriority = 0;          //…Ë÷√÷˜”≈œ»º∂Œ™ 0
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
    NVIC_Init(&NVIC_InitStructure);
	
	  NVIC_InitStructure.NVIC_IRQChannel = UART1_IRQn;         //IRQÕ®µ¿:¥Æø⁄1
    NVIC_InitStructure.NVIC_IRQChannelPriority = 1;          //”≈œ»º∂ :1º∂
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;          // πƒ‹IRQÕ®µ¿
    NVIC_Init(&NVIC_InitStructure);
	
	  NVIC_InitStructure.NVIC_IRQChannel = UART2_IRQn;         //IRQÕ®µ¿:¥Æø⁄1
    NVIC_InitStructure.NVIC_IRQChannelPriority = 1;          //”≈œ»º∂ :1º∂
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;          // πƒ‹IRQÕ®µ¿
    NVIC_Init(&NVIC_InitStructure);
}










