{"vcs1":{"timestamp_begin":1684265723.842004762, "rt":1.25, "ut":0.37, "st":0.20}}
{"vcselab":{"timestamp_begin":1684265725.180610710, "rt":1.14, "ut":0.40, "st":0.16}}
{"link":{"timestamp_begin":1684265726.391449182, "rt":0.41, "ut":0.21, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684265723.194799490}
{"VCS_COMP_START_TIME": 1684265723.194799490}
{"VCS_COMP_END_TIME": 1684265728.321323587}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330320}}
{"stitch_vcselab": {"peak_mem": 211888}}
