
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1692M, PVMEM - 1870M)
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1692M, PVMEM - 1870M)
Loading utility util::nrf_utils
Loading utility util::save_vars
Loading utility util::db_utils
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
NRF info: Checking flow variables for route
NRF warning: Variable 'MGC_customNdrFile' is no longer used. Please review/update to latest flow_variables.tcl
NRF info: Verifying user input for route
Storing TCL variables as db root property
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 2222 movable and 0 fixed cells in partition Neuron_Layer
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------
|                                       Pin Errors                                       |
|----------------------+-------+--------+------------------------------------------------|
| Name                 | Count | Status | Description                                    | 
|----------------------+-------+--------+------------------------------------------------|
| no_leaf_pin_geometry | 0     | Passed | Leaf pin doesn't have geometry or not placed.  | 
|----------------------+-------+--------+------------------------------------------------|
| not_connected        | 0     | Passed | Pin is not connected to any net                | 
|----------------------+-------+--------+------------------------------------------------|
| pg_not_connected     | 0     | Passed | PG core pin is not connected to any supply net | 
------------------------------------------------------------------------------------------


----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                               |
|---------------------------+-------+--------+-----------------------------------------------------------------|
| Name                      | Count | Status | Description                                                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| row_without_endcaps       | 0     | Passed | Row has no endcap cells at ends.                                | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed | Routing tracks do not cover pin.                                | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed | Partition port doesn't have routing access.                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed | Library core pin has only offgird routing access.               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed | Port is placed outside partition.                               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed | Port has insufficient minimum area.                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_short                | 0     | Passed | Port has intersection with other one.                           | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed | Port is above of max layer.                                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed | Region overlaps other region.                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed | Cell outside of region with member_hard requirement. Will       | 
|                           |       |        | cause pin assignment to fail.                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |        | Will cause pin assignment to fail                               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed | Region is not on manufacturing grid                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed | Region is not on floorplan grid.                                | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed | Placement blockages cover more than 70% of region. Run          | 
|                           |       |        | report_region_utilization to verify placeability.               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed | Macro off manufacturing grid.                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed | No cell rows are found in the design. Placer will fail          | 
|                           |       |        | without rows.                                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed | Partition overlaps other partition.                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed | Partition is not on floorplan grid.                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |        | track mask.                                                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |        | mask to reduce routing congestion.                              | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed | The width of the placement rectangle is short.                  | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed | Objects are off floorplan grid.                                 | 
----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1692M, PVMEM - 1870M)
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 214M, CVMEM - 1692M, PVMEM - 1870M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 214M, CVMEM - 1692M, PVMEM - 1870M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # fk_msg 'design' variable does not exist, using 'top_partition' as design name
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: 'design' variable does not exist, using 'top_partition' as design name
Nitro-SoC> # get_top_partition
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info Running Single Core Timing Analysis using 1 CPU.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 216M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 209M)
Routing lib vias have been created
Routing lib vias have been selected
RRT warning: GR congestion map doesn't exist
info Use corner 'corner_0_0'
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | none       | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
|-------+---------+---------|
| via8  | ok      | none    | 
|-------+---------+---------|
| via9  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '2257' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition Neuron_Layer with max-util 100 and bin-size 8x8 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 217M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 210M)
#################################################################################################################
info if you would like to re-evaluate any 'auto_ideal' properties, use the 'update_property' command.
INFO: Setting the auto_ideal_fanout_threshold ==> 1024

 Auto Ideal Fanout Threshold for design 'Neuron_Layer'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Thu May 6 05:49:52 2021
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 214M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 210M)
info Found 2222 movable and 0 fixed cells in partition Neuron_Layer
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 215M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 210M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
RRT warning: Skipping 'clock' routing stage because there are no clock nets
RRT info: Stage 'clock' skipped
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Thu May 6 05:49:53 2021
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 1                          | 
|---------------------------+----------------------------|
| partition                 | Neuron_Layer               | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Neuron_Layer'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: Performing new global routing on small grid
info UI30: performing global routing on partition Neuron_Layer (started at Thu May 6 05:49:53 2021)
---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


--------------------------------------------------------------------------------------------------------------
|                           Non-default Parameter Values for 'config_route_global'                           |
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| Name          | Description                                               | Value | Default | User Defined | 
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr* | value of the follow_gr attribute applied to critical nets | 100   | 90      | true         | 
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| gr_verbosity* | silent=0, info=1, verbose=2                               | 2     | 1       | true         | 
--------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_verbosity
List has 2 elements
Setting up data structures; grid size small
Small partition; changing hier depth to 1
Sdb track: Routing Layer  1 (Horizontal) = start 1100, step 1400, number 900
Sdb track: Routing Layer  2 (Vertical)   = start   50, step 1900, number 657
Sdb track: Routing Layer  3 (Horizontal) = start 1100, step 1400, number 900
Sdb track: Routing Layer  4 (Vertical)   = start 1350, step 2800, number 446
Sdb track: Routing Layer  5 (Horizontal) = start 1100, step 2800, number 450
Sdb track: Routing Layer  6 (Vertical)   = start 1350, step 2800, number 446
Sdb track: Routing Layer  7 (Horizontal) = start 4700, step 8000, number 157
Sdb track: Routing Layer  8 (Vertical)   = start 4950, step 8000, number 156
Sdb track: Routing Layer  9 (Horizontal) = start 4700, step 16000, number 79
Sdb track: Routing Layer 10 (Vertical)   = start 4950, step 16000, number 78

CapCalc CPUs = 1

Gathering obstacles for metal layers 1 through 10

Instantiated routing nodes at 6796 of 6820 (99.648 %) potential locations.
Completed initial data structure setup   (1 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42 Upward via cost 14
Layer 9 HORIZ  Step cost 57 Upward via cost 14
Layer 10 VERT   Step cost 42
 xOrig 0 xHi 1248304 xStep 57000 colHi 22
 yOrig 0 yHi 1260004 yStep 42000 rowHi 31

Congestion effort = medium
Timing effort     = medium

Start global routing with  1  CPUs 

info GR11: Skipping net 'n_0_0_2' status: 'gr_small'
info GR11: Skipping net 'n_0_0_3' status: 'gr_small'
info GR11: Skipping net 'n_0_0_4' status: 'gr_small'
info GR11: Skipping net 'n_0_0_5' status: 'gr_small'
info GR11: Skipping net 'n_0_0_6' status: 'gr_small'
info GR11: Skipping net 'n_0_0_8' status: 'gr_small'
info GR11: Skipping net 'n_0_0_10' status: 'gr_small'
info GR11: Skipping net 'n_0_0_11' status: 'gr_small'
info GR11: Skipping net 'n_0_0_12' status: 'gr_small'
info GR11: Skipping net 'n_0_0_15' status: 'gr_small'
info GR11: Skipping net 'n_0_0_20' status: 'gr_small'
info GR11: Skipping net 'n_0_0_29' status: 'gr_small'
info GR11: Skipping net 'n_0_0_35' status: 'gr_small'
info GR11: Skipping net 'n_12' status: 'gr_small'
info GR11: Skipping net 'n_13' status: 'gr_small'
info GR11: Skipping net 'n_14' status: 'gr_small'
info GR11: Skipping net 'n_16' status: 'gr_small'
info GR11: Skipping net 'n_18' status: 'gr_small'
info GR11: Skipping net 'n_20' status: 'gr_small'
info GR11: Skipping net 'n_22' status: 'gr_small'
info GR11: Skipping net 'n_74' status: 'gr_small'
info GR11: Skipping net 'n_68' status: 'gr_small'
info GR11: Skipping net 'n_64' status: 'gr_small'
info GR11: Skipping net 'n_61' status: 'gr_small'
info GR11: Skipping net 'n_52' status: 'gr_small'
info GR11: Skipping net 'n_49' status: 'gr_small'
info GR11: Skipping net 'n_41' status: 'gr_small'
info GR11: Skipping net 'n_40' status: 'gr_small'
info GR11: Skipping net 'n_36' status: 'gr_small'
info GR11: Skipping net 'n_35' status: 'gr_small'
info GR11: Skipping net 'n_34' status: 'gr_small'
info GR11: Skipping net 'n_33' status: 'gr_small'
info GR11: Skipping net 'n_32' status: 'gr_small'
info GR11: Skipping net 'n_31' status: 'gr_small'
info GR11: Skipping net 'n_26' status: 'gr_small'
info GR11: Skipping net 'n_100' status: 'gr_small'
info GR11: Skipping net 'n_101' status: 'gr_small'
info GR11: Skipping net 'n_103' status: 'gr_small'
info GR11: Skipping net 'n_104' status: 'gr_small'
info GR11: Skipping net 'n_105' status: 'gr_small'
info GR11: Skipping net 'n_106' status: 'gr_small'
info GR11: Skipping net 'n_107' status: 'gr_small'
info GR11: Skipping net 'n_108' status: 'gr_small'
info GR11: Skipping net 'n_109' status: 'gr_small'
info GR11: Skipping net 'n_110' status: 'gr_small'
info GR11: Skipping net 'n_112' status: 'gr_small'
info GR11: Skipping net 'n_113' status: 'gr_small'
info GR11: Skipping net 'n_114' status: 'gr_small'
info GR11: Skipping net 'n_115' status: 'gr_small'
info GR11: Skipping net 'n_116' status: 'gr_small'
info GR11: Skipping net 'n_117' status: 'gr_small'
info GR11: Skipping net 'n_118' status: 'gr_small'
info GR11: Skipping net 'n_119' status: 'gr_small'
info GR11: Skipping net 'n_1' status: 'gr_small'
info GR11: Skipping net 'n_0' status: 'gr_small'
Built 2202 nets   (0 seconds elapsed)

Initial Routing ...
At routing level  0, did    2202 of    2202 assigned nets;  100.0 percent of length   (1 seconds elapsed)
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!

Layer assignment conditions are met for Metal-9 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =  -850,  TNS =   -1456386    (3 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Timing pass 1: may reroute upto 19 nets (may increase congestion)...
    WNS =  -815,  TNS =   -1455299 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
    Routing net stats:      6 unimproved,     13 routed   (2 seconds elapsed)

Layer Assignment ...
    Loop = 0 ; Tries =     1 ; Wins =    0 ; Gain =       0 ; WNS =  -815 ; TNS = -1455299
    WNS =  -815,  TNS =   -1455299 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
    Completed Layer Assignment   (0 seconds elapsed)

Layer Assignment ...
    Loop = 0 ; Tries =     1 ; Wins =    0 ; Gain =       0 ; WNS =  -815 ; TNS = -1455299
    WNS =  -815,  TNS =   -1455299 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
    Completed Layer Assignment   (0 seconds elapsed)

Timing pass 2: may reroute upto 17 nets ...
    WNS =  -814,  TNS =   -1450846 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
    Routing net stats:      6 unimproved,     11 routed   (2 seconds elapsed)

Balanced Routing pass: may reroute upto 7 nets (may increase congestion) ...
    WNS =  -815,  TNS =   -1450969 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
    Balanced routing succeeded on      0 nets   (2 seconds elapsed)

Timing pass 3: may reroute upto 17 nets ...
    WNS =  -815,  TNS =   -1452045 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
    Routing net stats:      9 unimproved,      8 routed   (1 seconds elapsed)

For route_track, set the 'follow_gr' attribute to 100 on 2 nets. 

    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:1 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Thu May 6 05:50:06 2021
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 3255        | 3300        | 6138      | 12693       | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.8         | 0.733333    | 0.288889  | 0.8         | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.170846    | 0.174077    | 0.0411531 | 0.0913732   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.16112e+08 | 3.52716e+08 | 10357     | 6.68828e+08 | 
------------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Thu May 6 05:50:06 2021
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 66.88  | 4.25   | 24.94  | 22.23  | 5.74   | 5.11   | 4.59   | 0.01   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 6.36   | 37.29  | 33.24  | 8.58   | 7.65   | 6.86   | 0.02   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 5.78   | 0.62   | 2.79   | 1.74   | 0.29   | 0.15   | 0.18   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
------------------------------------------------------------------------------------------------------------------
|                                                Vias statistics                                                 |
|----------------------------+--------+--------+--------+--------+--------+--------+--------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6   | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+------+------+------|
| Number of vias  (thousand) | 10.36  | 5.33   | 3.40   | 0.85   | 0.52   | 0.26   | 0.00   | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+------+------+------|
| Vias (%)                   | 100.00 | 51.44  | 32.83  | 8.17   | 4.99   | 2.53   | 0.04   | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 
------------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition Neuron_Layer (started at Thu May 6 05:50:06 2021)

Congestion ratio stats: min = 0.01, max = 0.61, mean = 0.28 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 13 sec (CPU time: 2 sec; MEM: RSS - 238M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 231M)
info TDRO: Prepare timing info: derate
info TDRO: Invalidating timer
info TDRO20: Updating timer ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 4  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 2347 pins
info TDRO: wns = -960 tns = -1711926
info TDRO: Set tdro_pin_criticality attribute on 10908 pins
Found 1 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
Running full-chip extraction...
info Full-chip area is (0 0 1248300 1260000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.300290 min: 0.000000 avg: 0.133337
info metal2 layer density max: 0.004346 min: 0.000000 avg: 0.000155
info metal3 layer density max: 0.010000 min: 0.000000 avg: 0.000249
info metal4 layer density max: 0.006314 min: 0.000000 avg: 0.000180
info metal5 layer density max: 0.004000 min: 0.000000 avg: 0.000045
info metal6 layer density max: 0.006000 min: 0.000000 avg: 0.000180
info metal7 layer density max: 0.500000 min: 0.108096 avg: 0.383824
info metal8 layer density max: 0.500000 min: 0.120811 avg: 0.391952
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 6 sec (CPU time: 1 sec; MEM: RSS - 230M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 231M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Thu May 6 05:50:13 2021
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | S        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 230M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 231M)

                 All  Dominant
Setup              1         1
Hold               1         0

-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Excluding '0' clock network cells from IPO sizing
RRT info: Passing 44 candidates for IPO sizing
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 3 sec (CPU time: 0 sec; MEM: RSS - 240M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 231M)
Report 'report_path_group': Path Group
Generated on Thu May 6 05:50:17 2021
  
-----------------------------------------------------------------------------------------------------------------------------------------
|                                                      PATH GROUPS (SETUP) (nano)                                                       |
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+------------|
|                  | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS        | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+------------|
| **global**       |     | 1      |        | 0.1000    | 3960      | 2040                | 52                    | -0.8140 | -1451.7990 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+------------|
| **qor**          |     | 1      |        | 0.1000    | 3960      | 2040                | 52                    | -0.8140 | -1451.7990 | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+------------|
| **clock_gating** | *   | 1      |        | 0.1500    | 120       | 120                 | 100                   | -0.1160 | -10.4140   | 
|------------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+------------|
| **inputs**       | *   | 1      |        | 0.1500    | 1920      | 1920                | 100                   | -0.8140 | -1441.3850 | 
-----------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 240M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 231M)
Report 'report_path_group': Path Group
Generated on Thu May 6 05:50:17 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 240M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 231M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 240M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 231M)
----------------------------------------------------------------------------------
|            MCMM variability report for design 'Neuron_Layer' (nano)            |
|-----------------------+---------+------------+---------+------+------+---------|
|                       | WNS     | TNS        | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+---------+------------+---------+------+------+---------|
| new_mode (corner_0_0) | -0.8140 | -1451.7990 | 2040    | -ne- | -ne- | -ne-    | 
----------------------------------------------------------------------------------


"-ne-" : Not Enabled
-----------------------------------------
|       | WNS     | TWNS                | 
|-------+---------+---------------------|
| late  | -0.8140 | -0.9299999999999999 | 
|-------+---------+---------------------|
| early | 0.0     | 0.0                 | 
-----------------------------------------


RRT debug: Executing 'ipo_sweep_noise '
info UI32: performing grsi sizing  (started at Thu May 6 05:50:17 2021)
Running full-chip extraction...
info Full-chip area is (0 0 1248300 1260000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.300290 min: 0.000000 avg: 0.133337
info metal2 layer density max: 0.004346 min: 0.000000 avg: 0.000155
info metal3 layer density max: 0.010000 min: 0.000000 avg: 0.000249
info metal4 layer density max: 0.006314 min: 0.000000 avg: 0.000180
info metal5 layer density max: 0.004000 min: 0.000000 avg: 0.000045
info metal6 layer density max: 0.006000 min: 0.000000 avg: 0.000180
info metal7 layer density max: 0.500000 min: 0.108096 avg: 0.383824
info metal8 layer density max: 0.500000 min: 0.120811 avg: 0.391952
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
		Sized cells 3
info UI33: performed grsi sizing for 2 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 250M)
RRT info: IPO changed 3 cells
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 250M)
Report 'report_path_group': Path Group
Generated on Thu May 6 05:50:20 2021
  
----------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (SETUP) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS       | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **global** |     | 1      |        | 0.1000    | 3960      | 1680                | 42                    | -0.1960 | -217.0200 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **qor**    |     | 1      |        | 0.1000    | 3960      | 1680                | 42                    | -0.1960 | -217.0200 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **inputs** | *   | 1      |        | 0.1500    | 1920      | 1680                | 88                    | -0.1960 | -217.0200 | 
----------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 250M)
Report 'report_path_group': Path Group
Generated on Thu May 6 05:50:20 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 250M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 250M)
---------------------------------------------------------------------------------
|           MCMM variability report for design 'Neuron_Layer' (nano)            |
|-----------------------+---------+-----------+---------+------+------+---------|
|                       | WNS     | TNS       | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+---------+-----------+---------+------+------+---------|
| new_mode (corner_0_0) | -0.1960 | -217.0200 | 1680    | -ne- | -ne- | -ne-    | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------------
|       | WNS     | TWNS   | 
|-------+---------+--------|
| late  | -0.1960 | -0.196 | 
|-------+---------+--------|
| early | 0.0     | 0.0    | 
----------------------------


RRT debug: Executing 'place_detail '
info CHK10: Checking placement...
info UI30: performing detailed placement on partition Neuron_Layer (started at Thu May 6 05:50:20 2021)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 2222 movable and 0 fixed cells in partition Neuron_Layer
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 87 cut rows, with average utilization 63.6166%, utilization with cell bloats 63.6166%.
info DP116: Legalizer has initial 6 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 6 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 1 illegal movable cells.
info DP117: Iteration 2 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 2222, cells moved: 18, total movement: 4.25714, max movement: 1, average movement: 0.236508.
info DP115: Iteration 3 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 2 (0.1%) cells are flipped.
info DP113: Finished legalization after 3 iterations, all movable and fixed cells are legal.
info Number of moved cells: 18. First few cells with largest displacements:
info DP110: 1.00 rows, from {584300 622000, FS} to {584300 608000, N}, cell i_0_0_3.
info DP110: 0.68 rows, from {591900 622000, FS} to {601400 622000, FS}, cell i_0_0_2.
info DP110: 0.41 rows, from {582400 608000, N} to {576700 608000, N}, cell i_0_0_59.
info DP110: 0.27 rows, from {580500 622000, FS} to {584300 622000, FS}, cell i_0_0_0.
info DP110: 0.14 rows, from {597600 608000, N} to {599500 608000, N}, cell i_0_0_38.
info DP111: Legalization summary: total movable cells: 2222, cells moved: 18, total movement: 4.25714, max movement: 1, average movement: 0.236508.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 2222                | 18          | 4.25714                | 1            | 0.236508         | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition Neuron_Layer with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 1 sec (CPU time: 0 sec; MEM: RSS - 257M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 250M)
info UI30: performing global routing on partition Neuron_Layer (started at Thu May 6 05:50:21 2021)
---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


--------------------------------------------------------------------------------------------------------------
|                           Non-default Parameter Values for 'config_route_global'                           |
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| Name          | Description                                               | Value | Default | User Defined | 
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr* | value of the follow_gr attribute applied to critical nets | 100   | 90      | true         | 
|---------------+-----------------------------------------------------------+-------+---------+--------------|
| gr_verbosity* | silent=0, info=1, verbose=2                               | 2     | 1       | true         | 
--------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_verbosity
List has 2 elements
Setting up data structures; grid size small

CapCalc CPUs = 1

Gathering obstacles for metal layers 1 through 10

Instantiated routing nodes at 6796 of 6820 (99.6481 %) potential locations.
Completed initial data structure setup   (1 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42 Upward via cost 14
Layer 9 HORIZ  Step cost 57 Upward via cost 14
Layer 10 VERT   Step cost 42
 xOrig 0 xHi 1248304 xStep 57000 colHi 22
 yOrig 0 yHi 1260004 yStep 42000 rowHi 31

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  1  CPUs 

info GR11: Skipping net 'n_0_0_2' status: 'gr_small'
info GR11: Skipping net 'n_0_0_3' status: 'gr_small'
info GR11: Skipping net 'n_0_0_4' status: 'gr_small'
info GR11: Skipping net 'n_0_0_5' status: 'gr_small'
info GR11: Skipping net 'n_0_0_6' status: 'gr_small'
info GR11: Skipping net 'n_0_0_8' status: 'gr_small'
info GR11: Skipping net 'n_0_0_10' status: 'gr_small'
info GR11: Skipping net 'n_0_0_11' status: 'gr_small'
info GR11: Skipping net 'n_0_0_12' status: 'gr_small'
info GR11: Skipping net 'n_0_0_15' status: 'gr_small'
info GR11: Skipping net 'n_0_0_20' status: 'gr_small'
info GR11: Skipping net 'n_0_0_29' status: 'gr_small'
info GR11: Skipping net 'n_0_0_35' status: 'gr_small'
info GR11: Skipping net 'n_12' status: 'gr_small'
info GR11: Skipping net 'n_13' status: 'gr_small'
info GR11: Skipping net 'n_14' status: 'gr_small'
info GR11: Skipping net 'n_16' status: 'gr_small'
info GR11: Skipping net 'n_18' status: 'gr_small'
info GR11: Skipping net 'n_20' status: 'gr_small'
info GR11: Skipping net 'n_22' status: 'gr_small'
info GR11: Skipping net 'n_74' status: 'gr_small'
info GR11: Skipping net 'n_68' status: 'gr_small'
info GR11: Skipping net 'n_64' status: 'gr_small'
info GR11: Skipping net 'n_61' status: 'gr_small'
info GR11: Skipping net 'n_52' status: 'gr_small'
info GR11: Skipping net 'n_49' status: 'gr_small'
info GR11: Skipping net 'n_41' status: 'gr_small'
info GR11: Skipping net 'n_40' status: 'gr_small'
info GR11: Skipping net 'n_36' status: 'gr_small'
info GR11: Skipping net 'n_35' status: 'gr_small'
info GR11: Skipping net 'n_34' status: 'gr_small'
info GR11: Skipping net 'n_33' status: 'gr_small'
info GR11: Skipping net 'n_32' status: 'gr_small'
info GR11: Skipping net 'n_31' status: 'gr_small'
info GR11: Skipping net 'n_26' status: 'gr_small'
info GR11: Skipping net 'n_100' status: 'gr_small'
info GR11: Skipping net 'n_101' status: 'gr_small'
info GR11: Skipping net 'n_103' status: 'gr_small'
info GR11: Skipping net 'n_104' status: 'gr_small'
info GR11: Skipping net 'n_105' status: 'gr_small'
info GR11: Skipping net 'n_106' status: 'gr_small'
info GR11: Skipping net 'n_107' status: 'gr_small'
info GR11: Skipping net 'n_108' status: 'gr_small'
info GR11: Skipping net 'n_109' status: 'gr_small'
info GR11: Skipping net 'n_110' status: 'gr_small'
info GR11: Skipping net 'n_112' status: 'gr_small'
info GR11: Skipping net 'n_113' status: 'gr_small'
info GR11: Skipping net 'n_114' status: 'gr_small'
info GR11: Skipping net 'n_115' status: 'gr_small'
info GR11: Skipping net 'n_116' status: 'gr_small'
info GR11: Skipping net 'n_117' status: 'gr_small'
info GR11: Skipping net 'n_118' status: 'gr_small'
info GR11: Skipping net 'n_119' status: 'gr_small'
info GR11: Skipping net 'n_1' status: 'gr_small'
info GR11: Skipping net 'n_0' status: 'gr_small'
Built 2202 nets   (1 seconds elapsed)

Will perform 'repair' routing on 6 nets: 
          3 without global routing
          3 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-9 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =  -196,  TNS =    -217020    (0 seconds elapsed)

Repair Routed 6 nets       (0 seconds elapsed)
    WNS =  -196,  TNS =    -213668 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Timing pass 1: may reroute upto 16 nets ...
    WNS =  -200,  TNS =    -215551 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
    Routing net stats:     13 unimproved,      3 routed   (1 seconds elapsed)

Layer Assignment ...
    Loop = 0 ; Tries =     1 ; Wins =    0 ; Gain =       0 ; WNS =  -200 ; TNS =  -215551
    WNS =  -200,  TNS =    -215551 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
    Completed Layer Assignment   (0 seconds elapsed)

Layer Assignment ...
    Loop = 0 ; Tries =     1 ; Wins =    0 ; Gain =       0 ; WNS =  -200 ; TNS =  -215551
    WNS =  -200,  TNS =    -215551 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
    Completed Layer Assignment   (0 seconds elapsed)

Timing pass 2: may reroute upto 16 nets ...
    WNS =  -196,  TNS =    -215560 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
    Routing net stats:     11 unimproved,      5 routed   (1 seconds elapsed)

Balanced Routing pass: may reroute upto 2 nets (may increase congestion) ...
    WNS =  -196,  TNS =    -217000 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
    Balanced routing succeeded on      0 nets   (0 seconds elapsed)

Timing pass 3: may reroute upto 16 nets ...
    WNS =  -200,  TNS =    -217133 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
    Routing net stats:      9 unimproved,      7 routed   (1 seconds elapsed)

    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:1 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Thu May 6 05:50:26 2021
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 3255        | 3300        | 6138      | 12693       | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.875       | 0.733333    | 0.288889  | 0.875       | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.170721    | 0.174098    | 0.0411962 | 0.0913892   | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 3.15941e+08 | 3.52758e+08 | 10363     | 6.68699e+08 | 
------------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Thu May 6 05:50:26 2021
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 66.87  | 4.27   | 24.94  | 22.25  | 5.74   | 5.06   | 4.59   | 0.01   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 6.39   | 37.30  | 33.27  | 8.59   | 7.57   | 6.86   | 0.02   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 5.79   | 0.62   | 2.80   | 1.74   | 0.29   | 0.15   | 0.18   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
------------------------------------------------------------------------------------------------------------------
|                                                Vias statistics                                                 |
|----------------------------+--------+--------+--------+--------+--------+--------+--------+------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6   | via7 | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+------+------+------|
| Number of vias  (thousand) | 10.36  | 5.33   | 3.41   | 0.84   | 0.52   | 0.26   | 0.00   | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+------+------+------|
| Vias (%)                   | 100.00 | 51.44  | 32.88  | 8.14   | 4.97   | 2.53   | 0.04   | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 
------------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition Neuron_Layer (started at Thu May 6 05:50:26 2021)

Congestion ratio stats: min = 0.01, max = 0.61, mean = 0.28 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 5 sec (CPU time: 1 sec; MEM: RSS - 259M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 252M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 252M)
Report 'report_path_group': Path Group
Generated on Thu May 6 05:50:27 2021
  
----------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (SETUP) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS       | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **global** |     | 1      |        | 0.1000    | 3960      | 1680                | 42                    | -0.2000 | -217.1330 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **qor**    |     | 1      |        | 0.1000    | 3960      | 1680                | 42                    | -0.2000 | -217.1330 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **inputs** | *   | 1      |        | 0.1500    | 1920      | 1680                | 88                    | -0.2000 | -217.1330 | 
----------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 252M)
Report 'report_path_group': Path Group
Generated on Thu May 6 05:50:27 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 252M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 252M)
---------------------------------------------------------------------------------
|           MCMM variability report for design 'Neuron_Layer' (nano)            |
|-----------------------+---------+-----------+---------+------+------+---------|
|                       | WNS     | TNS       | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+---------+-----------+---------+------+------+---------|
| new_mode (corner_0_0) | -0.2000 | -217.1330 | 1680    | -ne- | -ne- | -ne-    | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
--------------------------
|       | WNS     | TWNS | 
|-------+---------+------|
| late  | -0.2000 | -0.2 | 
|-------+---------+------|
| early | 0.0     | 0.0  | 
--------------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 252M)
Report 'report_path_group': Path Group
Generated on Thu May 6 05:50:27 2021
  
----------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (SETUP) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS       | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **global** |     | 1      |        | 0.1000    | 3960      | 1680                | 42                    | -0.2000 | -217.1330 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **qor**    |     | 1      |        | 0.1000    | 3960      | 1680                | 42                    | -0.2000 | -217.1330 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **inputs** | *   | 1      |        | 0.1500    | 1920      | 1680                | 88                    | -0.2000 | -217.1330 | 
----------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 252M)
Report 'report_path_group': Path Group
Generated on Thu May 6 05:50:27 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 252M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 252M)
---------------------------------------------------------------------------------
|           MCMM variability report for design 'Neuron_Layer' (nano)            |
|-----------------------+---------+-----------+---------+------+------+---------|
|                       | WNS     | TNS       | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+---------+-----------+---------+------+------+---------|
| new_mode (corner_0_0) | -0.2000 | -217.1330 | 1680    | -ne- | -ne- | -ne-    | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
--------------------------
|       | WNS     | TWNS | 
|-------+---------+------|
| late  | -0.2000 | -0.2 | 
|-------+---------+------|
| early | 0.0     | 0.0  | 
--------------------------


RRT info: Retrieving statistics from db
-----------------------------------------------------------------
| Property Name                | Property Value | Property Type | 
|------------------------------+----------------+---------------|
| name                         | sda root       | string        | 
|------------------------------+----------------+---------------|
| top_hier                     | Neuron_Layer   | string        | 
|------------------------------+----------------+---------------|
| auto_ideal_fanout_threshold* | 1024           | int           | 
|------------------------------+----------------+---------------|
| mv_is_enabled*               | false          | bool          | 
|------------------------------+----------------+---------------|
| mxdb.design_state.netlist*   | false          | bool          | 
-----------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 252M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 259M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 252M)
RRT info: Retrieving global routing info...
----------------------------------------------------------------
|                        | tr_opt_init                         | 
|------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 09m                             | 
|------------------------+-------------------------------------|
| cpu_time  (min)        | 0.0003402777777777778d 00.0h 00.0m  | 
|------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1184                                | 
|------------------------+-------------------------------------|
| logic_utilization  (%) | 63.61                               | 
|------------------------+-------------------------------------|
| WNS  (ps)              | -200.0                              | 
|------------------------+-------------------------------------|
| TNS  (ns)              | -217.133                            | 
|------------------------+-------------------------------------|
| WHS  (ps)              | 0.0                                 | 
|------------------------+-------------------------------------|
| THS  (ns)              | 0.0                                 | 
|------------------------+-------------------------------------|
| setup_viols            | 1680                                | 
|------------------------+-------------------------------------|
| hold_viols             | 0                                   | 
|------------------------+-------------------------------------|
| slew_viols             | 1694                                | 
|------------------------+-------------------------------------|
| worst_slew  (ps)       | -432.0                              | 
|------------------------+-------------------------------------|
| total_slew  (ps)       | -648.6                              | 
|------------------------+-------------------------------------|
| overflow_edges         | 0                                   | 
|------------------------+-------------------------------------|
| overflow_nodes         | 0                                   | 
|------------------------+-------------------------------------|
| wire_len_total  (mm)   | 66.9                                | 
|------------------------+-------------------------------------|
| via_count_total        | 10363                               | 
----------------------------------------------------------------



info 'twns' objective check is passed.
Collecting clock nets...
Collected 121 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%

'twns' has 16 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 258M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 252M)
----------------------
|      WNS nets      |
|------------+-------|
| Count      | 16    | 
|------------+-------|
| Count, %   | 0.7   | 
|------------+-------|
| Length, um | 16079 | 
|------------+-------|
| Length, %  | 24.04 | 
----------------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
Running full-chip extraction...
info Full-chip area is (0 0 1248300 1260000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.305157 min: 0.000000 avg: 0.133421
info metal2 layer density max: 0.004346 min: 0.000000 avg: 0.000155
info metal3 layer density max: 0.010000 min: 0.000000 avg: 0.000249
info metal4 layer density max: 0.006314 min: 0.000000 avg: 0.000180
info metal5 layer density max: 0.004000 min: 0.000000 avg: 0.000045
info metal6 layer density max: 0.006000 min: 0.000000 avg: 0.000180
info metal7 layer density max: 0.500000 min: 0.108096 avg: 0.383824
info metal8 layer density max: 0.500000 min: 0.120811 avg: 0.391952
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 258M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 252M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 57       | 
|------------+----------|
| Count, %   | 2.52     | 
|------------+----------|
| Length, um | 19720    | 
|------------+----------|
| Length, %  | 29.49    | 
-------------------------


---------------------
|  Follow GR nets   |
|------------+------|
| Count      | 2    | 
|------------+------|
| Count, %   | 0.08 | 
|------------+------|
| Length, um | 1283 | 
|------------+------|
| Length, %  | 1.91 | 
---------------------


RRT info: Set routing priority of '2' follow_gr nets to '50'

Setting all clock networks in partition(s) 'Neuron_Layer':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 121   | 
|-------------------------------+-------|
| Total Sequential cells        | 1920  | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 120   | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 120   | 
-----------------------------------------


Found 0 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 120 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 1920 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition Neuron_Layer.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition Neuron_Layer (started at Thu May 6 05:50:29 2021)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2259 | 8866 | 
|-------------------+------+------|
| To be routed :    | 2257 | 8746 | 
|-------------------+------+------|
|   - signal        | 2257 | 8746 | 
|-------------------+------+------|
| To be skipped :   | 2    | 120  | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 120  | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 2199 | 
|-----------------------+------|
|   - no any wires      | 58   | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 2    | 
--------------------------------


---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


Routing Cell Library initialization ...
 core  lib cells:   12 with     25 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 42 core library pins:
 Ideal   :    42 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Initialization ...
Global grid size 31 rows x 22 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 2257 nets with average value 100.00
Property preserve_channel is set on 2 nets with average value 90.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 657X x 900Y
M2:   vertical grid 657X x 900Y
M3: horizontal grid 1079X x 900Y
M4:   vertical grid 446X x 900Y
M5: horizontal grid 446X x 450Y
M6:   vertical grid 446X x 584Y
M7: horizontal grid 580X x 157Y
M8:   vertical grid 156X x 157Y
M9: horizontal grid 156X x 79Y
M10:   vertical grid 78X x 79Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading design data ...
Fixed net wires 316
Fixed net vias 0
Core cells 2222
Core cells with unique orientation 22: pin objects 261, obstructions 153
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 1955, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Maximum number of pins is 137 for net n_0_0_0
Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 2199 nets with global routing
Detected 58 nets without any routing
Detected 5793 wires, 10363 vias
Detected 8746 pins
WARNING: Detected 1 Global Routing unroutes. Longest unroute 2 global cells.
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 0 critical nets
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 3 4 5 6 done
Cpu time: 00:00:01, Elapsed time: 00:00:05, Memory: 1.7G

Run(1) ...
1.000 Changed     6591 of    15732 tested segments in   200 channels. Unresolved     5013 violations and     1023 notes
1.001 Changed     4296 of    13858 tested segments in   241 channels. Unresolved     3112 violations and      715 notes
1.002 Changed     2831 of     9555 tested segments in   237 channels. Unresolved     1858 violations and      662 notes
1.003 Changed     1883 of     6431 tested segments in   235 channels. Unresolved     1232 violations and      652 notes
1.004 Changed     1356 of     4416 tested segments in   219 channels. Unresolved      865 violations and      624 notes
1.005 Changed     1103 of     3177 tested segments in   194 channels. Unresolved      711 violations and      592 notes
1.006 Changed     1000 of     2613 tested segments in   192 channels. Unresolved      639 violations and      602 notes
1.007 Changed      972 of     2456 tested segments in   175 channels. Unresolved      585 violations and      587 notes
1.008 Changed      844 of     2280 tested segments in   165 channels. Unresolved      487 violations and      603 notes
1.009 Changed      765 of     1959 tested segments in   160 channels. Unresolved      422 violations and      602 notes
1.010 Changed      715 of     1794 tested segments in   151 channels. Unresolved      398 violations and      599 notes
1.011 Changed      659 of     1694 tested segments in   148 channels. Unresolved      350 violations and      600 notes
1.012 Changed      617 of     1581 tested segments in   142 channels. Unresolved      287 violations and      602 notes
1.013 Changed      533 of     1399 tested segments in   138 channels. Unresolved      207 violations and      622 notes
1.014 Changed      454 of     1208 tested segments in   125 channels. Unresolved      148 violations and      622 notes
1.015 Changed      396 of     1006 tested segments in   111 channels. Unresolved       94 violations and      647 notes
1.016 Changed      344 of      859 tested segments in    95 channels. Unresolved       57 violations and      646 notes
1.017 Changed      305 of      740 tested segments in    86 channels. Unresolved       26 violations and      657 notes
1.018 Changed      286 of      651 tested segments in    80 channels. Unresolved       19 violations and      655 notes
1.019 Changed      276 of      618 tested segments in    73 channels. Unresolved        9 violations and      651 notes
1.020 Changed      259 of      566 tested segments in    69 channels. Unresolved        3 violations and      652 notes
1.021 Changed      254 of      537 tested segments in    58 channels. Unresolved        1 violations and      650 notes
1.022 Changed      251 of      522 tested segments in    58 channels. Unresolved        3 violations and      648 notes
1.023 Changed      250 of      521 tested segments in    54 channels. Unresolved        1 violations and      650 notes
1.024 Changed      243 of      510 tested segments in    51 channels. Unresolved        1 violations and      649 notes
1.025 Changed      242 of      503 tested segments in    49 channels. Unresolved        0 violations and      649 notes
1.026 Changed      236 of      499 tested segments in    51 channels. Unresolved        1 violations and      649 notes
1.027 Changed      232 of      488 tested segments in    50 channels. Unresolved        0 violations and      651 notes
1.028 Changed      222 of      474 tested segments in    46 channels. Unresolved        0 violations and      660 notes
1.029 Changed      206 of      456 tested segments in    46 channels. Unresolved        0 violations and      675 notes
1.030 Changed      181 of      423 tested segments in    46 channels. Unresolved        0 violations and      702 notes
1.031 Changed      143 of      374 tested segments in    45 channels. Unresolved        0 violations and      736 notes
1.032 Changed      106 of      297 tested segments in    42 channels. Unresolved        0 violations and      770 notes
1.033 Changed       51 of      222 tested segments in    39 channels. Unresolved        0 violations and      822 notes
1.034 Changed       25 of      107 tested segments in    34 channels. Unresolved        0 violations and      845 notes
1.035 Changed       20 of       50 tested segments in    18 channels. Unresolved        0 violations and      850 notes
1.036 Changed       12 of       40 tested segments in    18 channels. Unresolved        0 violations and      858 notes
1.037 Changed       10 of       24 tested segments in    15 channels. Unresolved        0 violations and      860 notes
1.038 Changed        8 of       20 tested segments in    12 channels. Unresolved        0 violations and      862 notes
1.039 Changed        8 of       16 tested segments in     9 channels. Unresolved        0 violations and      862 notes
1.040 Changed        7 of       16 tested segments in     9 channels. Unresolved        0 violations and      863 notes
1.041 Changed        5 of       14 tested segments in     9 channels. Unresolved        0 violations and      865 notes
1.042 Changed        4 of       10 tested segments in     7 channels. Unresolved        0 violations and      866 notes
1.043 Changed        1 of        8 tested segments in     5 channels. Unresolved        0 violations and      869 notes
1.044 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and      869 notes
1.045 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and      869 notes
1.046 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and      869 notes
1.047 Changed        1 of        2 tested segments in     2 channels. Unresolved        0 violations and      869 notes
1.048 Changed        0 of        2 tested segments in     2 channels. Unresolved        0 violations and      870 notes
1.049 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and      870 notes
Result=end(begin): viols=0(5013), notes=870(1023)
Cpu time: 00:01:32, Elapsed time: 00:06:42, Memory: 1.7G

Run(2) ...
2.000 Changed      455 of    11861 tested segments in   228 channels. Unresolved        0 violations and      780 notes
2.001 Changed      347 of     1338 tested segments in   152 channels. Unresolved        0 violations and      668 notes
2.002 Changed      254 of      943 tested segments in   104 channels. Unresolved        0 violations and      636 notes
2.003 Changed      192 of      444 tested segments in    73 channels. Unresolved        0 violations and      641 notes
2.004 Changed      138 of      354 tested segments in    60 channels. Unresolved        0 violations and      656 notes
2.005 Changed       99 of      269 tested segments in    51 channels. Unresolved        0 violations and      677 notes
2.006 Changed       81 of      197 tested segments in    44 channels. Unresolved        0 violations and      694 notes
2.007 Changed       67 of      167 tested segments in    45 channels. Unresolved        0 violations and      703 notes
2.008 Changed       53 of      138 tested segments in    40 channels. Unresolved        0 violations and      714 notes
2.009 Changed       51 of      108 tested segments in    39 channels. Unresolved        0 violations and      718 notes
2.010 Changed       45 of      104 tested segments in    38 channels. Unresolved        0 violations and      720 notes
2.011 Changed       41 of       94 tested segments in    38 channels. Unresolved        0 violations and      724 notes
2.012 Changed       27 of       86 tested segments in    38 channels. Unresolved        0 violations and      732 notes
2.013 Changed       26 of       61 tested segments in    35 channels. Unresolved        0 violations and      732 notes
2.014 Changed       23 of       56 tested segments in    31 channels. Unresolved        0 violations and      734 notes
2.015 Changed       22 of       52 tested segments in    31 channels. Unresolved        0 violations and      735 notes
2.016 Changed       22 of       49 tested segments in    30 channels. Unresolved        0 violations and      735 notes
2.017 Changed       22 of       49 tested segments in    30 channels. Unresolved        0 violations and      735 notes
2.018 Changed       18 of       49 tested segments in    31 channels. Unresolved        0 violations and      739 notes
2.019 Changed       17 of       39 tested segments in    24 channels. Unresolved        0 violations and      740 notes
2.020 Changed       17 of       37 tested segments in    24 channels. Unresolved        0 violations and      740 notes
2.021 Changed       18 of       34 tested segments in    23 channels. Unresolved        0 violations and      740 notes
2.022 Changed       17 of       35 tested segments in    24 channels. Unresolved        0 violations and      741 notes
2.023 Changed       17 of       34 tested segments in    24 channels. Unresolved        0 violations and      741 notes
2.024 Changed       17 of       35 tested segments in    24 channels. Unresolved        0 violations and      742 notes
2.025 Changed       14 of       33 tested segments in    23 channels. Unresolved        0 violations and      743 notes
2.026 Changed       13 of       32 tested segments in    22 channels. Unresolved        0 violations and      743 notes
2.027 Changed       11 of       31 tested segments in    22 channels. Unresolved        0 violations and      745 notes
2.028 Changed       11 of       27 tested segments in    20 channels. Unresolved        0 violations and      745 notes
2.029 Changed       11 of       27 tested segments in    20 channels. Unresolved        0 violations and      745 notes
2.030 Changed       11 of       27 tested segments in    20 channels. Unresolved        0 violations and      745 notes
2.031 Changed       11 of       27 tested segments in    20 channels. Unresolved        0 violations and      745 notes
2.032 Changed       11 of       27 tested segments in    20 channels. Unresolved        0 violations and      745 notes
2.033 Changed       10 of       23 tested segments in    18 channels. Unresolved        0 violations and      745 notes
2.034 Changed        0 of       21 tested segments in    17 channels. Unresolved        0 violations and      753 notes
2.035 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and      753 notes
Result=end(begin): viols=0(0), notes=753(780)
Cpu time: 00:00:15, Elapsed time: 00:01:08, Memory: 1.7G

Write routing ...
M1: 7365 vias and 436 wires with length 0.967 (0.002 in non-prefer direction)
M2: 9256 vias and 8064 wires with length 19.307 (0.048 in non-prefer direction)
M3: 3887 vias and 8324 wires with length 26.902 (0.049 in non-prefer direction)
M4: 1634 vias and 2878 wires with length 16.552 (0.054 in non-prefer direction)
M5: 892 vias and 1278 wires with length 10.407 (0.046 in non-prefer direction)
M6: 16 vias and 671 wires with length 5.874 (0.041 in non-prefer direction)
M7: 0 vias and 8 wires with length 0.010 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 23050 vias and 21659 wires with length 80.020 (0.239 in non-prefer direction)

Total 753 notes:
Note: Offgrid - 661
Note: Fork - 1
Note: Split - 4
Note: Parallel length - 78
Note: Segment orientation - 9

Info: Via overhang - 445
info UI33: performed track routing for 7 min 56 sec (CPU time: 1 min 48 sec; MEM: RSS - 278M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 271M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Neuron_Layer'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 31 sec (CPU time: 7 sec; MEM: RSS - 294M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 287M)
Report 'report_path_group': Path Group
Generated on Thu May 6 05:58:57 2021
  
----------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (SETUP) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS       | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **global** |     | 1      |        | 0.1000    | 3960      | 1680                | 42                    | -0.1690 | -186.8690 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **qor**    |     | 1      |        | 0.1000    | 3960      | 1680                | 42                    | -0.1690 | -186.8690 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **inputs** | *   | 1      |        | 0.1500    | 1920      | 1680                | 88                    | -0.1690 | -186.8690 | 
----------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 294M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 287M)
Report 'report_path_group': Path Group
Generated on Thu May 6 05:58:58 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 294M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 287M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 294M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 287M)
---------------------------------------------------------------------------------
|           MCMM variability report for design 'Neuron_Layer' (nano)            |
|-----------------------+---------+-----------+---------+------+------+---------|
|                       | WNS     | TNS       | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+---------+-----------+---------+------+------+---------|
| new_mode (corner_0_0) | -0.1690 | -186.8690 | 1680    | -ne- | -ne- | -ne-    | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------------
|       | WNS     | TWNS   | 
|-------+---------+--------|
| late  | -0.1690 | -0.169 | 
|-------+---------+--------|
| early | 0.0     | 0.0    | 
----------------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   12 with     25 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2259 | 8866 | 
|-------------------+------+------|
| To be routed :    | 2257 | 8746 | 
|-------------------+------+------|
|   - signal        | 2257 | 8746 | 
|-------------------+------+------|
| To be skipped :   | 2    | 120  | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 120  | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2257 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 2    | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.

Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1248300 1260000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.305157 min: 0.000000 avg: 0.137196
info metal2 layer density max: 0.269440 min: 0.000000 avg: 0.072917
info metal3 layer density max: 0.369412 min: 0.000000 avg: 0.102040
info metal4 layer density max: 0.437486 min: 0.000000 avg: 0.118060
info metal5 layer density max: 0.457900 min: 0.000000 avg: 0.074348
info metal6 layer density max: 0.350400 min: 0.000000 avg: 0.041881
info metal7 layer density max: 0.500000 min: 0.108096 avg: 0.384032
info metal8 layer density max: 0.500000 min: 0.120811 avg: 0.391952
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 121 clock nets
Updating timing...

'clock_si' has 1 victims

'clock_si' score is 1

Si Assist: total victims: 1
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 1
Si Assist: total victims: 1 aggressors: 5
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:03, Memory: 1.7G


Check violations (4 windows)...
Total viols=15
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Run(1) 'Objective: repair SI violations' OS_I_1(2,4)_M8_SO_C11 (pass 1) ...
complete (5/5): viols (15->0)
Result=end(begin): opens=0(0), viols=0(15)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G


Si Assist: updating victims...
Saving routing in 'eco' mode ...

Number of touched nets: 5
Number of changed nets: 5

20 nets (1 clocks) have got their timing invalidated
Collecting clock nets...
Collected 121 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: pass 1 score improved by 100%: 1 -> 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Result=end(begin): opens=0(0), viols=0(0)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 5 rejected: 0
Finish Final Routing ...

Changed nets: 0 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 0
Number of changed nets: 5

info UI33: performed SI repair routing for 4 sec (CPU time: 1 sec; MEM: RSS - 304M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 297M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 297M)
Report 'report_path_group': Path Group
Generated on Thu May 6 05:59:04 2021
  
----------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (SETUP) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS       | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **global** |     | 1      |        | 0.1000    | 3960      | 1680                | 42                    | -0.1690 | -186.8690 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **qor**    |     | 1      |        | 0.1000    | 3960      | 1680                | 42                    | -0.1690 | -186.8690 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **inputs** | *   | 1      |        | 0.1500    | 1920      | 1680                | 88                    | -0.1690 | -186.8690 | 
----------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 297M)
Report 'report_path_group': Path Group
Generated on Thu May 6 05:59:04 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 297M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 297M)
---------------------------------------------------------------------------------
|           MCMM variability report for design 'Neuron_Layer' (nano)            |
|-----------------------+---------+-----------+---------+------+------+---------|
|                       | WNS     | TNS       | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+---------+-----------+---------+------+------+---------|
| new_mode (corner_0_0) | -0.1690 | -186.8690 | 1680    | -ne- | -ne- | -ne-    | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------------
|       | WNS     | TWNS   | 
|-------+---------+--------|
| late  | -0.1690 | -0.169 | 
|-------+---------+--------|
| early | 0.0     | 0.0    | 
----------------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 297M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 297M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                                          | 
|------------------------+-------------------------------------+------------------------------------------------------|
| elapsed_time  (min)    | 00h 09m                             | 00h 08m                                              | 
|------------------------+-------------------------------------+------------------------------------------------------|
| cpu_time  (min)        | 0.0003402777777777778d 00.0h 00.0m  | 0.0012638888888888888d 03.947459643111668e-18h00.0m  | 
|------------------------+-------------------------------------+------------------------------------------------------|
| heap_memory  (Mb)      | 1184                                | 1184                                                 | 
|------------------------+-------------------------------------+------------------------------------------------------|
| logic_utilization  (%) | 63.61                               | 63.61                                                | 
|------------------------+-------------------------------------+------------------------------------------------------|
| WNS  (ps)              | -200.0                              | -169.0                                               | 
|------------------------+-------------------------------------+------------------------------------------------------|
| TNS  (ns)              | -217.133                            | -186.869                                             | 
|------------------------+-------------------------------------+------------------------------------------------------|
| WHS  (ps)              | 0.0                                 | 0.0                                                  | 
|------------------------+-------------------------------------+------------------------------------------------------|
| THS  (ns)              | 0.0                                 | 0.0                                                  | 
|------------------------+-------------------------------------+------------------------------------------------------|
| setup_viols            | 1680                                | 1680                                                 | 
|------------------------+-------------------------------------+------------------------------------------------------|
| hold_viols             | 0                                   | 0                                                    | 
|------------------------+-------------------------------------+------------------------------------------------------|
| slew_viols             | 1694                                | 1694                                                 | 
|------------------------+-------------------------------------+------------------------------------------------------|
| worst_slew  (ps)       | -432.0                              | -400.0                                               | 
|------------------------+-------------------------------------+------------------------------------------------------|
| total_slew  (ps)       | -648.6                              | -625.5                                               | 
|------------------------+-------------------------------------+------------------------------------------------------|
| overflow_edges         | 0                                   |                                                      | 
|------------------------+-------------------------------------+------------------------------------------------------|
| overflow_nodes         | 0                                   |                                                      | 
|------------------------+-------------------------------------+------------------------------------------------------|
| wire_len_total  (mm)   | 66.9                                | 80.0                                                 | 
|------------------------+-------------------------------------+------------------------------------------------------|
| via_count_total        | 10363                               | 23054                                                | 
-----------------------------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 35
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 156 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |==================================================================== 35
4.1317  | 0
8.26339 | 0
12.3951 | 0
16.5268 | 0
20.6585 | 0
24.7902 | 0
28.9219 | 0
33.0536 | 0
37.1853 | 0
41.317  |= 1
45.4487 |= 1
49.5804 |================= 9
53.7121 |=========================== 14
57.8438 |================================================ 25
61.9754 |==================================================== 27
66.1071 |================================================ 25
70.2388 |=================== 10
74.3705 |======= 4
78.5022 |========= 5
82.6339 |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu May 6 05:59:05 2021)
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 05:59:05 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2222  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 9     | 0.4        | 
| Registers      | 2040  | 91.8       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.89       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2222  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9348.57                | 63.61           | 
| Buffers, Inverters | 6.65                   | 0.04            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2138  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2071  | 96.86      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 41    | 1.91       | 
| 30-127 Fanouts  | 16    | 0.74       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu May 6 05:59:05 2021
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| Neuron_Layer | unfolded | 30     | 1         | 10        | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Thu May 6 05:59:05 2021
  
----------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (SETUP) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS       | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **global** |     | 1      |        | 0.1000    | 3960      | 1680                | 42                    | -0.1690 | -186.8690 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **qor**    |     | 1      |        | 0.1000    | 3960      | 1680                | 42                    | -0.1690 | -186.8690 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **inputs** | *   | 1      |        | 0.1500    | 1920      | 1680                | 88                    | -0.1690 | -186.8690 | 
----------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 297M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 13
55  |================================================== 23
60  |================================================================= 30
65  |======================================================================== 33
70  |======================== 11
75  |========== 5
80  |======== 4
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Neuron_Layer.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=82.6339%).

WNS:-169 TNS:-186869 TNDD:-11274.0 SLEW:-625488 CAP:-5425.7 AREA:9348.57

INFO :: Running optimization in MEDIUM effort level
info OPT5: Optimizing objective MAX_SLEW.
WNS:-169 TNS:-186869 TNDD:-11274.0 SLEW:-625488 CAP:-5425.7 AREA:9348.57
info OPT2: Pass 1 optimization.

WNS:-146 TNS:-15515 TNDD:-11274.0 SLEW:-47089 CAP:-3001.7 AREA:9454.44

info OPT3: 14 nets evaluated, 13 optimized in this pass.
info OPT6: cpu [0h:0m:11s] memory [1g:668m:580k]
info OPT4: Total 14 nets evaluated, 13 optimized.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=99.9107%).

info OPT6: cpu [0h:0m:11s] memory [1g:668m:580k]
info OPT225: Completed optimization in postroute mode with MAX SLEW objective and MAX SLEW step in 52 sec (CPU time: 11 sec; MEM: RSS - 317M, CVMEM - 1692M, PVMEM - 1870M)
info OPT5: Optimizing objective MAX_CAP.
WNS:-146 TNS:-15515 TNDD:-11274.0 SLEW:-47089 CAP:-3001.7 AREA:9454.44
info OPT2: Pass 1 optimization.
WNS:-146 TNS:-15515 TNDD:-11274.0 SLEW:-47089 CAP:-2953.5 AREA:9468

info OPT3: 3 nets evaluated, 2 optimized in this pass.
info OPT6: cpu [0h:0m:2s] memory [1g:668m:580k]
info OPT4: Total 3 nets evaluated, 2 optimized.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=99.9107%).

info OPT6: cpu [0h:0m:2s] memory [1g:668m:580k]
info OPT225: Completed optimization in postroute mode with MAX CAP objective and MAX CAP step in 13 sec (CPU time: 2 sec; MEM: RSS - 317M, CVMEM - 1692M, PVMEM - 1870M)
WNS:-146 TNS:-15515 TNDD:-11274.0 SLEW:-47089 CAP:-2953.5 AREA:9468

info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=99.9107%).


info DUM207: optimize: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 06:00:10 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2264  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 38    | 1.67       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.1       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.78       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2264  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9468                   | 64.42           | 
| Buffers, Inverters | 126.084                | 0.85            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2180  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.64      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 66    | 3.02       | 
| 30-127 Fanouts  | 19    | 0.87       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:00:10 2021
  
---------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (SETUP) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS      | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **global** |     | 1      |        | 0.1000    | 3960      | 120                 | 3                     | -0.1460 | -15.5150 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **qor**    |     | 1      |        | 0.1000    | 3960      | 120                 | 3                     | -0.1460 | -15.5150 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **inputs** | *   | 1      |        | 0.1500    | 1920      | 120                 | 6.2                   | -0.1460 | -15.5150 | 
---------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 301M)
Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |============================ 12
75  |============== 6
80  |============ 5
85  |== 1
90  | 0
95  |== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 1 min 5 sec (CPU time: 14 sec; MEM: RSS - 309M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 301M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 301M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 301M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                                          | tr_opt_drc_0                        | 
|------------------------+------------------------------------+------------------------------------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 09m                            | 00h 08m                                              | 00h 01m                             | 
|------------------------+------------------------------------+------------------------------------------------------+-------------------------------------|
| cpu_time  (min)        | 0.0003402777777777778d 00.0h00.0m  | 0.0012638888888888888d03.947459643111668e-18h 00.0m  | 0.00015972222222222223d 00.0h00.0m  | 
|------------------------+------------------------------------+------------------------------------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1184                               | 1184                                                 | 1184                                | 
|------------------------+------------------------------------+------------------------------------------------------+-------------------------------------|
| logic_utilization  (%) | 63.61                              | 63.61                                                | 64.42                               | 
|------------------------+------------------------------------+------------------------------------------------------+-------------------------------------|
| WNS  (ps)              | -200.0                             | -169.0                                               | -146.0                              | 
|------------------------+------------------------------------+------------------------------------------------------+-------------------------------------|
| TNS  (ns)              | -217.133                           | -186.869                                             | -15.515                             | 
|------------------------+------------------------------------+------------------------------------------------------+-------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                                  | 0.0                                 | 
|------------------------+------------------------------------+------------------------------------------------------+-------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                                  | 0.0                                 | 
|------------------------+------------------------------------+------------------------------------------------------+-------------------------------------|
| setup_viols            | 1680                               | 1680                                                 | 120                                 | 
|------------------------+------------------------------------+------------------------------------------------------+-------------------------------------|
| hold_viols             | 0                                  | 0                                                    | 0                                   | 
|------------------------+------------------------------------+------------------------------------------------------+-------------------------------------|
| slew_viols             | 1694                               | 1694                                                 | 121                                 | 
|------------------------+------------------------------------+------------------------------------------------------+-------------------------------------|
| worst_slew  (ps)       | -432.0                             | -400.0                                               | -390.0                              | 
|------------------------+------------------------------------+------------------------------------------------------+-------------------------------------|
| total_slew  (ps)       | -648.6                             | -625.5                                               | -47.1                               | 
|------------------------+------------------------------------+------------------------------------------------------+-------------------------------------|
| overflow_edges         | 0                                  |                                                      |                                     | 
|------------------------+------------------------------------+------------------------------------------------------+-------------------------------------|
| overflow_nodes         | 0                                  |                                                      |                                     | 
|------------------------+------------------------------------+------------------------------------------------------+-------------------------------------|
| wire_len_total  (mm)   | 66.9                               | 80.0                                                 | 80.0                                | 
|------------------------+------------------------------------+------------------------------------------------------+-------------------------------------|
| via_count_total        | 10363                              | 23054                                                | 23054                               | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu May 6 06:00:12 2021)
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 06:00:12 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2264  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 38    | 1.67       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.1       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.78       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2264  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9468                   | 64.42           | 
| Buffers, Inverters | 126.084                | 0.85            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2180  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.64      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 66    | 3.02       | 
| 30-127 Fanouts  | 19    | 0.87       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu May 6 06:00:12 2021
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| Neuron_Layer | unfolded | 30     | 1         | 10        | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:00:12 2021
  
---------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (SETUP) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS      | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **global** |     | 1      |        | 0.1000    | 3960      | 120                 | 3                     | -0.1460 | -15.5150 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **qor**    |     | 1      |        | 0.1000    | 3960      | 120                 | 3                     | -0.1460 | -15.5150 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **inputs** | *   | 1      |        | 0.1500    | 1920      | 120                 | 6.2                   | -0.1460 | -15.5150 | 
---------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 301M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |============================ 12
75  |============== 6
80  |============ 5
85  |== 1
90  | 0
95  |== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Neuron_Layer.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=99.9107%).

WNS:-146 TNS:-15515 TNDD:-11274.0 SLEW:-47089 CAP:-2953.5 AREA:9468

INFO :: Running optimization in MEDIUM effort level
info OPT5: Optimizing objective TNS.
info OPT2: Pass 1 optimization.
WNS:-146 TNS:-15515 TNDD:-11274.0 SLEW:-47089 CAP:-2953.5 AREA:9468

WNS:-146 TNS:-15515 TNDD:-11274.0 SLEW:-47089 CAP:-2953.5 AREA:9468
WNS:-146 TNS:-15515 TNDD:-11274.0 SLEW:-47089 CAP:-2953.5 AREA:9468

info OPT3: 3 nets evaluated, 0 optimized in this pass.
info OPT6: cpu [0h:0m:1s] memory [1g:668m:580k]
info OPT4: Total 3 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=99.9107%).

info OPT6: cpu [0h:0m:1s] memory [1g:668m:580k]
info OPT225: Completed optimization in postroute mode with TNS objective and TNS step in 5 sec (CPU time: 1 sec; MEM: RSS - 317M, CVMEM - 1692M, PVMEM - 1870M)
WNS:-146 TNS:-15515 TNDD:-11274.0 SLEW:-47089 CAP:-2953.5 AREA:9468

info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=99.9107%).


info DUM207: optimize: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 06:00:17 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2264  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 38    | 1.67       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.1       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.78       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2264  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9468                   | 64.42           | 
| Buffers, Inverters | 126.084                | 0.85            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2180  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.64      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 66    | 3.02       | 
| 30-127 Fanouts  | 19    | 0.87       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:00:18 2021
  
---------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (SETUP) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS      | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **global** |     | 1      |        | 0.1000    | 3960      | 120                 | 3                     | -0.1460 | -15.5150 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **qor**    |     | 1      |        | 0.1000    | 3960      | 120                 | 3                     | -0.1460 | -15.5150 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **inputs** | *   | 1      |        | 0.1500    | 1920      | 120                 | 6.2                   | -0.1460 | -15.5150 | 
---------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 308M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 301M)
Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |============================ 12
75  |============== 6
80  |============ 5
85  |== 1
90  | 0
95  |== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 6 sec (CPU time: 1 sec; MEM: RSS - 308M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 301M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 308M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 301M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 308M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 301M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                                         | tr_opt_drc_0                        | tr_opt_tns_0                       | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 09m                            | 00h 08m                                             | 00h 01m                             | 00h 00m                            | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0003402777777777778d00.0h 00.0m  | 0.0012638888888888888d03.947459643111668e-18h00.0m  | 0.00015972222222222223d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1184                               | 1184                                                | 1184                                | 1184                               | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------|
| logic_utilization  (%) | 63.61                              | 63.61                                               | 64.42                               | 64.42                              | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------|
| WNS  (ps)              | -200.0                             | -169.0                                              | -146.0                              | -146.0                             | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------|
| TNS  (ns)              | -217.133                           | -186.869                                            | -15.515                             | -15.515                            | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                                 | 0.0                                 | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                                 | 0.0                                 | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------|
| setup_viols            | 1680                               | 1680                                                | 120                                 | 120                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------|
| hold_viols             | 0                                  | 0                                                   | 0                                   | 0                                  | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------|
| slew_viols             | 1694                               | 1694                                                | 121                                 | 121                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------|
| worst_slew  (ps)       | -432.0                             | -400.0                                              | -390.0                              | -390.0                             | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------|
| total_slew  (ps)       | -648.6                             | -625.5                                              | -47.1                               | -47.1                              | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------|
| overflow_edges         | 0                                  |                                                     |                                     |                                    | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------|
| overflow_nodes         | 0                                  |                                                     |                                     |                                    | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 66.9                               | 80.0                                                | 80.0                                | 80.0                               | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------|
| via_count_total        | 10363                              | 23054                                               | 23054                               | 23054                              | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu May 6 06:00:20 2021)
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 06:00:20 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2264  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 38    | 1.67       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.1       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.78       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2264  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9468                   | 64.42           | 
| Buffers, Inverters | 126.084                | 0.85            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2180  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.64      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 66    | 3.02       | 
| 30-127 Fanouts  | 19    | 0.87       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu May 6 06:00:20 2021
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| Neuron_Layer | unfolded | 30     | 1         | 10        | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:00:21 2021
  
-----------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (SETUP) (nano)                                                    |
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
|             | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS       | 
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **global**  |     | 1      |        | 0.1000    | 3960      | 2040                | 52                    | -0.3450 | -233.5730 | 
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **qor**     |     | 1      |        | 0.1000    | 3960      | 2040                | 52                    | -0.3450 | -233.5730 | 
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **inputs**  | *   | 1      | 0.1990 | 0.1500    | 1920      | 120                 | 6.2                   | -0.3450 | -39.3950  | 
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **outputs** | *   | 1      | 0.1990 | 0.1000    | 1920      | 1920                | 100                   | -0.1730 | -194.1780 | 
-----------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 301M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |============================ 12
75  |============== 6
80  |============ 5
85  |== 1
90  | 0
95  |== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Neuron_Layer.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=99.9107%).

WNS:-345 TNS:-233573 TNDD:-11274.0 SLEW:-47089 CAP:-2953.5 AREA:9468

INFO :: Running optimization in MEDIUM effort level
info OPT5: Optimizing objective DENSITY.
info OPT23: Collected 67 targets from 2 bins with utilization greater than 83% within partition Neuron_Layer.
warning No default leakage corner enabled for area optimization, leakage power may increase after the optimization
SLEW:-47089 CAP:-2953.5 AREA:9468

info OPT10: optimized 13 targets
SLEW:-47089 CAP:-2953.5 AREA:9468

info OPT10: optimized 6 targets
SLEW:-47089 CAP:-2953.5 AREA:9468

info OPT10: optimized 8 targets
SLEW:-47089 CAP:-2953.5 AREA:9462.68

info OPT10: optimized 12 targets
SLEW:-47089 CAP:-2953.5 AREA:9462.68

info OPT10: optimized 28 targets
SLEW:-47089 CAP:-2953.5 AREA:9462.68

info OPT9: total 67 nets optimized
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=97.7902%).

info OPT6: cpu [0h:0m:0s] memory [1g:668m:580k]
info OPT225: Completed optimization in postroute mode with DENSITY objective and DENSITY step in 1 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1692M, PVMEM - 1870M)
WNS:-345 TNS:-233573 TNDD:-11390.0 SLEW:-47089 CAP:-2953.5 AREA:9462.68

info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=97.7902%).

info DUM207: optimize: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 06:00:22 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2260  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 34    | 1.5        | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.26      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.79       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2260  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9462.68                | 64.39           | 
| Buffers, Inverters | 120.764                | 0.82            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2176  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.81      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 62    | 2.84       | 
| 30-127 Fanouts  | 19    | 0.87       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:00:22 2021
  
-----------------------------------------------------------------------------------------------------------------------------------
|                                                   PATH GROUPS (SETUP) (nano)                                                    |
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
|             | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS       | 
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **global**  |     | 1      |        | 0.1000    | 3960      | 2040                | 52                    | -0.3450 | -233.5730 | 
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **qor**     |     | 1      |        | 0.1000    | 3960      | 2040                | 52                    | -0.3450 | -233.5730 | 
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **inputs**  | *   | 1      | 0.1990 | 0.1500    | 1920      | 120                 | 6.2                   | -0.3450 | -39.3950  | 
|-------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+-----------|
| **outputs** | *   | 1      | 0.1990 | 0.1000    | 1920      | 1920                | 100                   | -0.1730 | -194.1780 | 
-----------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 301M)
Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |============================ 12
75  |============== 6
80  |============ 5
85  |== 1
90  | 0
95  |== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 2 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 301M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 10
Report 'report_path_group': Path Group
Generated on Thu May 6 06:00:23 2021
  
---------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (SETUP) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS      | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **global** |     | 1      |        | 0.1000    | 3960      | 120                 | 3                     | -0.1460 | -15.5150 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **qor**    |     | 1      |        | 0.1000    | 3960      | 120                 | 3                     | -0.1460 | -15.5150 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **inputs** | *   | 1      |        | 0.1500    | 1920      | 120                 | 6.2                   | -0.1460 | -15.5150 | 
---------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 1 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                                         | tr_opt_drc_0                        | tr_opt_tns_0                       | tr_opt_density_0                   | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 09m                            | 00h 08m                                             | 00h 01m                             | 00h 00m                            | 00h 00m                            | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0003402777777777778d00.0h 00.0m  | 0.0012638888888888888d03.947459643111668e-18h00.0m  | 0.00015972222222222223d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1184                               | 1184                                                | 1184                                | 1184                               | 1184                               | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------|
| logic_utilization  (%) | 63.61                              | 63.61                                               | 64.42                               | 64.42                              | 64.39                              | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------|
| WNS  (ps)              | -200.0                             | -169.0                                              | -146.0                              | -146.0                             | -146.0                             | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------|
| TNS  (ns)              | -217.133                           | -186.869                                            | -15.515                             | -15.515                            | -15.515                            | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                                 | 0.0                                 | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                                 | 0.0                                 | 0.0                                | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------|
| setup_viols            | 1680                               | 1680                                                | 120                                 | 120                                | 120                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------|
| hold_viols             | 0                                  | 0                                                   | 0                                   | 0                                  | 0                                  | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------|
| slew_viols             | 1694                               | 1694                                                | 121                                 | 121                                | 121                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------|
| worst_slew  (ps)       | -432.0                             | -400.0                                              | -390.0                              | -390.0                             | -390.0                             | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------|
| total_slew  (ps)       | -648.6                             | -625.5                                              | -47.1                               | -47.1                              | -47.1                              | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------|
| overflow_edges         | 0                                  |                                                     |                                     |                                    |                                    | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------|
| overflow_nodes         | 0                                  |                                                     |                                     |                                    |                                    | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 66.9                               | 80.0                                                | 80.0                                | 80.0                               | 80.0                               | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------|
| via_count_total        | 10363                              | 23054                                               | 23054                               | 23054                              | 23053                              | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu May 6 06:00:25 2021)
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 06:00:25 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2260  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 34    | 1.5        | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.26      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.79       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2260  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9462.68                | 64.39           | 
| Buffers, Inverters | 120.764                | 0.82            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2176  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.81      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 62    | 2.84       | 
| 30-127 Fanouts  | 19    | 0.87       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu May 6 06:00:25 2021
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| Neuron_Layer | unfolded | 30     | 1         | 10        | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:00:25 2021
  
---------------------------------------------------------------------------------------------------------------------------------
|                                                  PATH GROUPS (SETUP) (nano)                                                   |
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
|            | QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS     | TNS      | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **global** |     | 1      |        | 0.1000    | 3960      | 120                 | 3                     | -0.1460 | -15.5150 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **qor**    |     | 1      |        | 0.1000    | 3960      | 120                 | 3                     | -0.1460 | -15.5150 | 
|------------+-----+--------+--------+-----------+-----------+---------------------+-----------------------+---------+----------|
| **inputs** | *   | 1      |        | 0.1500    | 1920      | 120                 | 6.2                   | -0.1460 | -15.5150 | 
---------------------------------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |============================ 12
75  |============== 6
80  |============ 5
85  |== 1
90  | 0
95  |== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Neuron_Layer.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=97.7902%).

WNS:-146 TNS:-15515 TNDD:-11390.0 SLEW:-47089 CAP:-2953.5 AREA:9462.68

INFO :: Running optimization in MEDIUM effort level
info OPT5: Optimizing objective WNS.
info OPT2: Pass 1 optimization.

WNS:0 TNS:0 TNDD:-11390.0 SLEW:-11816 CAP:-2893.2 AREA:9462.95

info OPT3: 1 nets evaluated, 1 optimized in this pass.
info OPT6: cpu [0h:0m:1s] memory [1g:668m:580k]
info OPT4: Total 1 nets evaluated, 1 optimized.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=98.0022%).

info OPT6: cpu [0h:0m:1s] memory [1g:668m:580k]
info OPT225: Completed optimization in postroute mode with WNS objective and WNS step in 8 sec (CPU time: 1 sec; MEM: RSS - 317M, CVMEM - 1692M, PVMEM - 1870M)
WNS:0 TNS:0 TNDD:-11390.0 SLEW:-11816 CAP:-2893.2 AREA:9462.95

info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=98.0022%).


info DUM207: optimize: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 06:00:34 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2260  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 34    | 1.5        | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.26      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.79       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2260  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9462.95                | 64.39           | 
| Buffers, Inverters | 120.764                | 0.82            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2176  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.81      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 62    | 2.84       | 
| 30-127 Fanouts  | 19    | 0.87       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |============================ 12
75  |============== 6
80  |============ 5
85  |== 1
90  | 0
95  |== 1
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 9 sec (CPU time: 2 sec; MEM: RSS - 309M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 309M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                                         | tr_opt_drc_0                        | tr_opt_tns_0                       | tr_opt_density_0                   | tr_opt_wns_0                                         | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------|
| elapsed_time  (min)    | 00h 09m                            | 00h 08m                                             | 00h 01m                             | 00h 00m                            | 00h 00m                            | 00h 00m                                              | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------|
| cpu_time  (min)        | 0.0003402777777777778d00.0h 00.0m  | 0.0012638888888888888d03.947459643111668e-18h00.0m  | 0.00015972222222222223d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 2.0833333333333333e-5d0-6.167905692361981e-20h00.0m  | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------|
| heap_memory  (Mb)      | 1184                               | 1184                                                | 1184                                | 1184                               | 1184                               | 1184                                                 | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------|
| logic_utilization  (%) | 63.61                              | 63.61                                               | 64.42                               | 64.42                              | 64.39                              | 64.39                                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------|
| WNS  (ps)              | -200.0                             | -169.0                                              | -146.0                              | -146.0                             | -146.0                             | 0.0                                                  | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------|
| TNS  (ns)              | -217.133                           | -186.869                                            | -15.515                             | -15.515                            | -15.515                            | 0.0                                                  | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                                 | 0.0                                 | 0.0                                | 0.0                                | 0.0                                                  | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                                 | 0.0                                 | 0.0                                | 0.0                                | 0.0                                                  | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------|
| setup_viols            | 1680                               | 1680                                                | 120                                 | 120                                | 120                                | 0                                                    | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------|
| hold_viols             | 0                                  | 0                                                   | 0                                   | 0                                  | 0                                  | 0                                                    | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------|
| slew_viols             | 1694                               | 1694                                                | 121                                 | 121                                | 121                                | 121                                                  | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------|
| worst_slew  (ps)       | -432.0                             | -400.0                                              | -390.0                              | -390.0                             | -390.0                             | -99.0                                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------|
| total_slew  (ps)       | -648.6                             | -625.5                                              | -47.1                               | -47.1                              | -47.1                              | -11.8                                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------|
| overflow_edges         | 0                                  |                                                     |                                     |                                    |                                    |                                                      | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------|
| overflow_nodes         | 0                                  |                                                     |                                     |                                    |                                    |                                                      | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------|
| wire_len_total  (mm)   | 66.9                               | 80.0                                                | 80.0                                | 80.0                               | 80.0                               | 80.0                                                 | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------|
| via_count_total        | 10363                              | 23054                                               | 23054                               | 23054                              | 23053                              | 23053                                                | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 310M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 310M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:00:38 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 310M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:00:38 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 310M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 310M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0260 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition Neuron_Layer (started at Thu May 6 06:00:38 2021)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 220 movable and 2040 fixed cells in partition Neuron_Layer
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 656 cut rows, with average utilization 5.45542%, utilization with cell bloats 5.45542%.
info DP116: Legalizer has initial 37 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 37 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 4 illegal movable cells.
info DP117: Iteration 2 (without drc) has 1 illegal movable cells.
info DP117: Iteration 3 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 2260, cells moved: 58, total movement: 91.5857, max movement: 3.76429, average movement: 1.57906.
info DP115: Iteration 4 (with drc) has 0 illegal movable cells.
info Optimize displacement: 11 (0.5%) cells are moved and 10 (0.4%) cells are flipped.
info DP113: Finished legalization after 4 iterations, all movable and fixed cells are legal.
info Number of moved cells: 56. First few cells with largest displacements:
info DP110: 3.76 rows, from {631800 524000, N} to {656500 496000, N}, cell sps__L2_c28.
info DP110: 3.17 rows, from {631800 524000, N} to {601400 538000, FS}, cell sps__L1_c97.
info DP110: 3.00 rows, from {669800 650000, FS} to {669800 692000, N}, cell sps__L2_c57.
info DP110: 2.76 rows, from {669800 650000, FS} to {694500 636000, N}, cell sps__L1_c25.
info DP110: 2.41 rows, from {584300 594000, FS} to {578600 566000, FS}, cell i_0_0_63.
info DP111: Legalization summary: total movable cells: 220, cells moved: 56, total movement: 80.0071, max movement: 3.76429, average movement: 1.4287.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 220                 | 56          | 80.0071                | 3.76429      | 1.4287           | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition Neuron_Layer with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 1 sec (CPU time: 0 sec; MEM: RSS - 310M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '97' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu May 6 06:00:40 2021
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 2295       | 102       | 182  | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 120  | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
----------------------------------------------------------------------------------------------------
|                             LVS open distance distribution (micron)                              |
|--------+---------------+------+-------+-------+-------+------+------+------+------+------+-------|
|        | Total: 335.06 | 0.00 | 1.18  | 2.35  | 3.53  | 4.70 | 5.88 | 7.05 | 8.23 | 9.40 | 11.76 | 
|--------+---------------+------+-------+-------+-------+------+------+------+------+------+-------|
| % open | 100           | 7.69 | 45.60 | 15.93 | 14.84 | 5.49 | 4.95 | 1.65 | 1.65 | 1.65 | 0.55  | 
|--------+---------------+------+-------+-------+-------+------+------+------+------+------+-------|
| # open | 182           | 14   | 83    | 29    | 27    | 10   | 9    | 3    | 3    | 3    | 1     | 
----------------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 310M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 1248300 1260000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.359004 min: 0.000000 avg: 0.138756
info metal2 layer density max: 0.269440 min: 0.000000 avg: 0.072913
info metal3 layer density max: 0.369412 min: 0.000000 avg: 0.101982
info metal4 layer density max: 0.437486 min: 0.000000 avg: 0.118083
info metal5 layer density max: 0.457900 min: 0.000000 avg: 0.074404
info metal6 layer density max: 0.350400 min: 0.000000 avg: 0.041874
info metal7 layer density max: 0.500000 min: 0.108096 avg: 0.384032
info metal8 layer density max: 0.500000 min: 0.120811 avg: 0.391952
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 121 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 2 sec (CPU time: 0 sec; MEM: RSS - 310M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 3 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 310M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 310M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:00:42 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 310M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:00:42 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 310M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 310M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0260 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 1763 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 10984 pins
Running full-chip extraction...
info Full-chip area is (0 0 1248300 1260000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.359004 min: 0.000000 avg: 0.138756
info metal2 layer density max: 0.269440 min: 0.000000 avg: 0.072913
info metal3 layer density max: 0.369412 min: 0.000000 avg: 0.101982
info metal4 layer density max: 0.437486 min: 0.000000 avg: 0.118083
info metal5 layer density max: 0.457900 min: 0.000000 avg: 0.074404
info metal6 layer density max: 0.350400 min: 0.000000 avg: 0.041874
info metal7 layer density max: 0.500000 min: 0.108096 avg: 0.384032
info metal8 layer density max: 0.500000 min: 0.120811 avg: 0.391952
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
info UI33: performed collect timing critical nets for 2 sec (CPU time: 0 sec; MEM: RSS - 310M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 302M)
-------------------------
| Current critical nets |
|------------+----------|
| Count      | 952      | 
|------------+----------|
| Count, %   | 43.79    | 
|------------+----------|
| Length, um | 38048    | 
|------------+----------|
| Length, %  | 52.2     | 
-------------------------


--------------------------
| Previous critical nets |
|------------+-----------|
| Count      | 57        | 
|------------+-----------|
| Count, %   | 2.62      | 
|------------+-----------|
| Length, um | 3437      | 
|------------+-----------|
| Length, %  | 4.71      | 
--------------------------


----------------------
| ALL critical nets  |
|------------+-------|
| Count      | 1009  | 
|------------+-------|
| Count, %   | 46.41 | 
|------------+-------|
| Length, um | 41486 | 
|------------+-------|
| Length, %  | 56.92 | 
----------------------


---------------------
|  Follow GR nets   |
|------------+------|
| Count      | 2    | 
|------------+------|
| Count, %   | 0.09 | 
|------------+------|
| Length, um | 99   | 
|------------+------|
| Length, %  | 0.13 | 
---------------------


RRT info: Set routing priority of '2' follow_gr nets to '50'
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'true'

Setting all clock networks in partition(s) 'Neuron_Layer':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 121   | 
|-------------------------------+-------|
| Total Sequential cells        | 1920  | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 120   | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 120   | 
-----------------------------------------


Found 120 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 120 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 1920 pre-existing "fixed" Sequential leaf cells of clock networks
 1920 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition Neuron_Layer.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort medium -river false'
info UI30: performing track routing on partition Neuron_Layer (started at Thu May 6 06:00:45 2021)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 2297 | 8942 | 
|-----------------------+------+------|
| To be routed :        | 2174 | 6661 | 
|-----------------------+------+------|
|   - signal            | 2174 | 6661 | 
|-----------------------+------+------|
| To be skipped :       | 123  | 2281 | 
|-----------------------+------+------|
|   - marked dont_route | 121  | 2161 | 
|-----------------------+------+------|
|   - less 2 pins       | 1    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 120  | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 1    | 
|-----------------------+------|
|   - with detail wires | 2170 | 
|-----------------------+------|
|   - no any wires      | 3    | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - detail routed     | 2168 | 
|-----------------------+------|
|   - user              | 2    | 
--------------------------------


---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


Routing Cell Library initialization ...
 core  lib cells:   21 with     84 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 61 core library pins:
 Ideal   :    61 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Initialization ...
Global grid size 31 rows x 22 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 2174 nets with average value 100.00
Property preserve_channel is set on 2 nets with average value 90.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 657X x 900Y
M2:   vertical grid 657X x 900Y
M3: horizontal grid 1079X x 900Y
M4:   vertical grid 446X x 900Y
M5: horizontal grid 446X x 450Y
M6:   vertical grid 446X x 584Y
M7: horizontal grid 580X x 157Y
M8:   vertical grid 156X x 157Y
M9: horizontal grid 156X x 79Y
M10:   vertical grid 78X x 79Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading design data ...
Fixed net wires 4607
Fixed net vias 4873
Core cells 2260
Core cells with unique orientation 42: pin objects 702, obstructions 243
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 1955, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Maximum number of pins is 137 for net n_0_0_0
Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 1 nets with global routing
Detected 107 nets with detail routing
Detected 2063 nets with mixed global and detail routing
Detected 3 nets without any routing
Detected 20015 wires, 24436 vias
Detected 6661 pins
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G

Set nets timing parameters ...
Updating timing...
Collecting timing bottlenecks: 100%
Collecting timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Setting SI parallel length constraints ...
Determining critical nets for straightening ...
plength_threshold:    16
spread_effort:        1
straightening_effort: 2
Straightening will be performed for 3 critical nets
Calculating slew/delay values: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Initial Track Assignment: 1 2 3 4 done
Cpu time: 00:00:00, Elapsed time: 00:00:02, Memory: 1.7G

Run(1) ...
1.000 Changed      187 of    17315 tested segments in   268 channels. Unresolved      382 violations and     1744 notes
1.001 Changed       75 of     2317 tested segments in   130 channels. Unresolved       71 violations and     1756 notes
1.002 Changed       32 of      191 tested segments in    34 channels. Unresolved       39 violations and     1752 notes
1.003 Changed       23 of      124 tested segments in    35 channels. Unresolved       29 violations and     1751 notes
1.004 Changed       22 of       69 tested segments in    22 channels. Unresolved       25 violations and     1750 notes
1.005 Changed       18 of       57 tested segments in    21 channels. Unresolved       19 violations and     1751 notes
1.006 Changed       10 of       51 tested segments in    19 channels. Unresolved       17 violations and     1751 notes
1.007 Changed        9 of       31 tested segments in    14 channels. Unresolved       15 violations and     1751 notes
1.008 Changed       10 of       32 tested segments in    16 channels. Unresolved       11 violations and     1752 notes
1.009 Changed       13 of       32 tested segments in    15 channels. Unresolved       12 violations and     1751 notes
1.010 Changed       12 of       40 tested segments in    18 channels. Unresolved       16 violations and     1749 notes
1.011 Changed       12 of       49 tested segments in    22 channels. Unresolved       12 violations and     1751 notes
1.012 Changed       11 of       35 tested segments in    14 channels. Unresolved       13 violations and     1750 notes
1.013 Changed        8 of       34 tested segments in    15 channels. Unresolved       12 violations and     1750 notes
1.014 Changed        8 of       29 tested segments in    12 channels. Unresolved       13 violations and     1750 notes
1.015 Changed        8 of       28 tested segments in    13 channels. Unresolved       12 violations and     1750 notes
1.016 Changed       13 of       42 tested segments in    18 channels. Unresolved       13 violations and     1750 notes
1.017 Changed        7 of       30 tested segments in    13 channels. Unresolved       10 violations and     1750 notes
1.018 Changed       10 of       25 tested segments in    13 channels. Unresolved        8 violations and     1750 notes
1.019 Changed        5 of       22 tested segments in    13 channels. Unresolved        8 violations and     1750 notes
1.020 Changed        8 of       19 tested segments in    12 channels. Unresolved        8 violations and     1750 notes
1.021 Changed        5 of       21 tested segments in    13 channels. Unresolved        8 violations and     1750 notes
1.022 Changed        8 of       19 tested segments in    12 channels. Unresolved        8 violations and     1750 notes
1.023 Changed        5 of       21 tested segments in    13 channels. Unresolved        8 violations and     1750 notes
1.024 Changed        8 of       19 tested segments in    12 channels. Unresolved        8 violations and     1750 notes
1.025 Changed        5 of       21 tested segments in    13 channels. Unresolved        8 violations and     1750 notes
1.026 Changed        8 of       21 tested segments in    13 channels. Unresolved        8 violations and     1750 notes
1.027 Changed        5 of       20 tested segments in    13 channels. Unresolved        8 violations and     1750 notes
1.028 Changed        8 of       19 tested segments in    12 channels. Unresolved        6 violations and     1753 notes
1.029 Changed        4 of       17 tested segments in    12 channels. Unresolved        6 violations and     1753 notes
1.030 Changed        6 of       13 tested segments in     8 channels. Unresolved        6 violations and     1753 notes
1.031 Changed        4 of       14 tested segments in     9 channels. Unresolved        6 violations and     1753 notes
1.032 Changed        6 of       13 tested segments in     8 channels. Unresolved        6 violations and     1753 notes
1.033 Changed        1 of       14 tested segments in     9 channels. Unresolved        6 violations and     1753 notes
1.034 Changed        0 of        4 tested segments in     4 channels. Unresolved        6 violations and     1753 notes
1.035 Changed        0 of        0 tested segments in     0 channels. Unresolved        6 violations and     1753 notes
Result=end(begin): viols=6(382), notes=1753(1744)
Cpu time: 00:00:04, Elapsed time: 00:00:20, Memory: 1.7G

Run(2) ...
2.000 Changed        8 of     2390 tested segments in   123 channels. Unresolved        5 violations and     1744 notes
2.001 Changed        7 of     1757 tested segments in   117 channels. Unresolved        4 violations and     1744 notes
2.002 Changed        5 of     1752 tested segments in   117 channels. Unresolved        4 violations and     1744 notes
2.003 Changed        5 of       12 tested segments in     8 channels. Unresolved        4 violations and     1744 notes
2.004 Changed        4 of       11 tested segments in     7 channels. Unresolved        4 violations and     1744 notes
2.005 Changed        5 of       11 tested segments in     7 channels. Unresolved        4 violations and     1744 notes
2.006 Changed        4 of       11 tested segments in     7 channels. Unresolved        4 violations and     1744 notes
2.007 Changed        5 of       11 tested segments in     7 channels. Unresolved        4 violations and     1744 notes
2.008 Changed        4 of       11 tested segments in     7 channels. Unresolved        4 violations and     1744 notes
2.009 Changed        5 of       11 tested segments in     7 channels. Unresolved        4 violations and     1744 notes
2.010 Changed        3 of       11 tested segments in     7 channels. Unresolved        4 violations and     1744 notes
2.011 Changed        4 of        8 tested segments in     4 channels. Unresolved        4 violations and     1744 notes
2.012 Changed        3 of        8 tested segments in     4 channels. Unresolved        4 violations and     1744 notes
2.013 Changed        4 of       10 tested segments in     5 channels. Unresolved        4 violations and     1744 notes
2.014 Changed        3 of       10 tested segments in     5 channels. Unresolved        4 violations and     1744 notes
2.015 Changed        4 of       10 tested segments in     5 channels. Unresolved        4 violations and     1744 notes
2.016 Changed        3 of       10 tested segments in     5 channels. Unresolved        4 violations and     1744 notes
2.017 Changed        4 of       10 tested segments in     5 channels. Unresolved        4 violations and     1744 notes
2.018 Changed        2 of       10 tested segments in     5 channels. Unresolved        4 violations and     1744 notes
2.019 Changed        3 of        9 tested segments in     5 channels. Unresolved        4 violations and     1744 notes
2.020 Changed        2 of        9 tested segments in     5 channels. Unresolved        4 violations and     1744 notes
2.021 Changed        2 of        9 tested segments in     5 channels. Unresolved        4 violations and     1744 notes
2.022 Changed        0 of        8 tested segments in     4 channels. Unresolved        4 violations and     1744 notes
2.023 Changed        1 of        7 tested segments in     3 channels. Unresolved        4 violations and     1744 notes
2.024 Changed        1 of        7 tested segments in     3 channels. Unresolved        4 violations and     1744 notes
2.025 Changed        1 of        8 tested segments in     4 channels. Unresolved        4 violations and     1744 notes
2.026 Changed        0 of        7 tested segments in     3 channels. Unresolved        4 violations and     1744 notes
2.027 Changed        1 of        7 tested segments in     3 channels. Unresolved        4 violations and     1744 notes
2.028 Changed        2 of        8 tested segments in     4 channels. Unresolved        4 violations and     1744 notes
2.029 Changed        1 of        8 tested segments in     4 channels. Unresolved        4 violations and     1744 notes
2.030 Changed        2 of        8 tested segments in     4 channels. Unresolved        3 violations and     1744 notes
2.031 Changed        3 of        7 tested segments in     4 channels. Unresolved        4 violations and     1744 notes
2.032 Changed        2 of        9 tested segments in     5 channels. Unresolved        4 violations and     1744 notes
2.033 Changed        2 of        9 tested segments in     4 channels. Unresolved        4 violations and     1744 notes
2.034 Changed        0 of        8 tested segments in     4 channels. Unresolved        4 violations and     1744 notes
2.035 Changed        0 of        1 tested segments in     1 channels. Unresolved        4 violations and     1744 notes
2.036 Changed        0 of        0 tested segments in     0 channels. Unresolved        4 violations and     1744 notes
Result=end(begin): viols=4(5), notes=1744(1744)
Cpu time: 00:00:02, Elapsed time: 00:00:07, Memory: 1.7G

Run(3) ...
3.000 Changed        5 of     1848 tested segments in   118 channels. Unresolved        4 violations and     1744 notes
3.001 Changed        8 of     1755 tested segments in   118 channels. Unresolved        4 violations and     1743 notes
3.002 Changed        5 of     1755 tested segments in   121 channels. Unresolved        4 violations and     1743 notes
3.003 Changed        6 of     1752 tested segments in   118 channels. Unresolved        4 violations and     1743 notes
3.004 Changed        5 of       16 tested segments in    11 channels. Unresolved        5 violations and     1743 notes
3.005 Changed        4 of       13 tested segments in    10 channels. Unresolved        4 violations and     1743 notes
3.006 Changed        6 of       10 tested segments in     8 channels. Unresolved        4 violations and     1744 notes
3.007 Changed        4 of        9 tested segments in     8 channels. Unresolved        3 violations and     1743 notes
3.008 Changed        3 of        9 tested segments in     7 channels. Unresolved        3 violations and     1743 notes
3.009 Changed        3 of       11 tested segments in     9 channels. Unresolved        4 violations and     1743 notes
3.010 Changed        4 of        8 tested segments in     7 channels. Unresolved        3 violations and     1743 notes
3.011 Changed        6 of       12 tested segments in     8 channels. Unresolved        4 violations and     1744 notes
3.012 Changed        3 of        9 tested segments in     7 channels. Unresolved        3 violations and     1743 notes
3.013 Changed        2 of        6 tested segments in     4 channels. Unresolved        3 violations and     1743 notes
3.014 Changed        2 of        6 tested segments in     4 channels. Unresolved        3 violations and     1743 notes
3.015 Changed        3 of        3 tested segments in     3 channels. Unresolved        2 violations and     1743 notes
3.016 Changed        1 of        8 tested segments in     6 channels. Unresolved        3 violations and     1743 notes
3.017 Changed        0 of        5 tested segments in     5 channels. Unresolved        3 violations and     1743 notes
3.018 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1743 notes
3.019 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1743 notes
3.020 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1743 notes
3.021 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1743 notes
3.022 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1743 notes
3.023 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1743 notes
3.024 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1743 notes
3.025 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1743 notes
3.026 Changed        0 of        4 tested segments in     4 channels. Unresolved        3 violations and     1743 notes
3.027 Changed        1 of        4 tested segments in     4 channels. Unresolved        3 violations and     1743 notes
3.028 Changed        0 of        2 tested segments in     2 channels. Unresolved        3 violations and     1743 notes
3.029 Changed        0 of        0 tested segments in     0 channels. Unresolved        3 violations and     1743 notes
Result=end(begin): viols=3(4), notes=1743(1744)
Drc convergence rate is 25%
Not enough improvement on this run. Stop.
Cpu time: 00:00:03, Elapsed time: 00:00:10, Memory: 1.7G

Write routing ...
M1: 5237 vias and 421 wires with length 0.909 (0.003 in non-prefer direction)
M2: 6816 vias and 5740 wires with length 15.563 (0.046 in non-prefer direction)
M3: 3830 vias and 6633 wires with length 24.020 (0.050 in non-prefer direction)
M4: 1642 vias and 2840 wires with length 16.348 (0.054 in non-prefer direction)
M5: 897 vias and 1280 wires with length 10.443 (0.046 in non-prefer direction)
M6: 16 vias and 676 wires with length 5.904 (0.041 in non-prefer direction)
M7: 0 vias and 8 wires with length 0.010 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 18438 vias and 17598 wires with length 73.197 (0.240 in non-prefer direction)

Total 3 violated segments:
Viol: Stat short - 3

Total 1743 notes:
Note: Offgrid - 674
Note: Fork - 1
Note: Split - 16
Note: Parallel length - 1041
Note: Segment orientation - 11

Info: Via overhang - 443
info UI33: performed track routing for 39 sec (CPU time: 9 sec; MEM: RSS - 310M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 303M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'Neuron_Layer'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 28 sec (CPU time: 6 sec; MEM: RSS - 313M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 306M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:01:56 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 313M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 306M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:01:56 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 313M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 306M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 313M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 306M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0260 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   21 with     84 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 2297 | 8942 | 
|-----------------------+------+------|
| To be routed :        | 2174 | 6661 | 
|-----------------------+------+------|
|   - signal            | 2174 | 6661 | 
|-----------------------+------+------|
| To be skipped :       | 123  | 2281 | 
|-----------------------+------+------|
|   - marked dont_route | 121  | 2161 | 
|-----------------------+------+------|
|   - less 2 pins       | 1    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 120  | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2174 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 2    | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.

Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1248300 1260000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.353622 min: 0.000000 avg: 0.138702
info metal2 layer density max: 0.269440 min: 0.000000 avg: 0.073190
info metal3 layer density max: 0.369412 min: 0.000000 avg: 0.102491
info metal4 layer density max: 0.437486 min: 0.000000 avg: 0.118493
info metal5 layer density max: 0.457900 min: 0.000000 avg: 0.074702
info metal6 layer density max: 0.350400 min: 0.000000 avg: 0.042090
info metal7 layer density max: 0.500000 min: 0.108096 avg: 0.384032
info metal8 layer density max: 0.500000 min: 0.120811 avg: 0.391952
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 121 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:02, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 306M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 306M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:02:00 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 1 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 306M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:02:00 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 306M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 306M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0260 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 306M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 306M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                                         | tr_opt_drc_0                        | tr_opt_tns_0                       | tr_opt_density_0                   | tr_opt_wns_0                                         | tr_opt_tr_1                        | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 09m                            | 00h 08m                                             | 00h 01m                             | 00h 00m                            | 00h 00m                            | 00h 00m                                              | 00h 01m                            | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0003402777777777778d00.0h 00.0m  | 0.0012638888888888888d03.947459643111668e-18h00.0m  | 0.00015972222222222223d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 2.0833333333333333e-5d0-6.167905692361981e-20h00.0m  | 0.0002152777777777778d00.0h 00.0m  | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1184                               | 1184                                                | 1184                                | 1184                               | 1184                               | 1184                                                 | 1184                               | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------|
| logic_utilization  (%) | 63.61                              | 63.61                                               | 64.42                               | 64.42                              | 64.39                              | 64.39                                                | 64.39                              | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------|
| WNS  (ps)              | -200.0                             | -169.0                                              | -146.0                              | -146.0                             | -146.0                             | 0.0                                                  | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------|
| TNS  (ns)              | -217.133                           | -186.869                                            | -15.515                             | -15.515                            | -15.515                            | 0.0                                                  | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------|
| WHS  (ps)              | 0.0                                | 0.0                                                 | 0.0                                 | 0.0                                | 0.0                                | 0.0                                                  | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------|
| THS  (ns)              | 0.0                                | 0.0                                                 | 0.0                                 | 0.0                                | 0.0                                | 0.0                                                  | 0.0                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------|
| setup_viols            | 1680                               | 1680                                                | 120                                 | 120                                | 120                                | 0                                                    | 0                                  | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------|
| hold_viols             | 0                                  | 0                                                   | 0                                   | 0                                  | 0                                  | 0                                                    | 0                                  | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------|
| slew_viols             | 1694                               | 1694                                                | 121                                 | 121                                | 121                                | 121                                                  | 121                                | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------|
| worst_slew  (ps)       | -432.0                             | -400.0                                              | -390.0                              | -390.0                             | -390.0                             | -99.0                                                | -99.0                              | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------|
| total_slew  (ps)       | -648.6                             | -625.5                                              | -47.1                               | -47.1                              | -47.1                              | -11.8                                                | -11.8                              | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------|
| overflow_edges         | 0                                  |                                                     |                                     |                                    |                                    |                                                      |                                    | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------|
| overflow_nodes         | 0                                  |                                                     |                                     |                                    |                                    |                                                      |                                    | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 66.9                               | 80.0                                                | 80.0                                | 80.0                               | 80.0                               | 80.0                                                 | 80.3                               | 
|------------------------+------------------------------------+-----------------------------------------------------+-------------------------------------+------------------------------------+------------------------------------+------------------------------------------------------+------------------------------------|
| via_count_total        | 10363                              | 23054                                               | 23054                               | 23054                              | 23053                              | 23053                                                | 23311                              | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is 100.00000000000001%
RRT info: CONTINUE iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
info UI30: performing final routing on partition Neuron_Layer (started at Thu May 6 06:02:02 2021)
Start Final Routing in simple DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   21 with     47 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2297 | 8942 | 
|-------------------+------+------|
| To be routed :    | 2296 | 8942 | 
|-------------------+------+------|
|   - signal        | 2295 | 8822 | 
|-------------------+------+------|
|   - tieoff        | 1    | 120  | 
|-------------------+------+------|
| To be skipped :   | 1    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2295 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 2    | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.
Check opens ...
Longest open in net 'VSS' of length=1400
Total opens=120 (nets=1)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (4 windows)...
Total viols=4
Cpu time: 00:00:01, Elapsed time: 00:00:02, Memory: 1.7G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (22/91): opens (120->93), viols (4->4)
complete (33/91): opens (93->77), viols (4->4)
complete (44/91): opens (77->65), viols (4->2)
complete (59/91): opens (65->48), viols (2->0)
complete (75/91): opens (48->27), viols (0->0)
complete (81/91): opens (27->14), viols (0->0)
complete (86/91): opens (14->7), viols (0->0)
complete (91/91): opens (7->0), viols (0->0)
Result=end(begin): opens=0(120), viols=0(4)
Cpu time: 00:00:10, Elapsed time: 00:00:42, Memory: 1.7G

Check routing ...
Routing windows accepted: 91 rejected: 0
Finish Final Routing ...

Changed nets: 26 (1%)
Saving routing in 'eco' mode ...

Number of touched nets: 26
Number of changed nets: 26

28 nets (5 clocks) have got their timing invalidated
info UI33: performed final routing for 46 sec (CPU time: 10 sec; MEM: RSS - 316M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 309M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
Updating timing ...
info UI33: performed update timing for 1 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 309M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:02:51 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 309M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:02:51 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 309M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 309M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0260 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 309M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:02:52 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 309M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:02:52 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 309M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 309M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0260 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'true'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   21 with     47 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 2297 | 8942 | 
|-----------------------+------+------|
| To be routed :        | 2174 | 6661 | 
|-----------------------+------+------|
|   - signal            | 2174 | 6661 | 
|-----------------------+------+------|
| To be skipped :       | 123  | 2281 | 
|-----------------------+------+------|
|   - marked dont_route | 121  | 2161 | 
|-----------------------+------+------|
|   - less 2 pins       | 1    | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 120  | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2174 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 2    | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.

Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1248300 1260000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.353622 min: 0.000000 avg: 0.138714
info metal2 layer density max: 0.269440 min: 0.000000 avg: 0.073269
info metal3 layer density max: 0.369412 min: 0.000000 avg: 0.102543
info metal4 layer density max: 0.437486 min: 0.000000 avg: 0.118852
info metal5 layer density max: 0.457900 min: 0.000000 avg: 0.074704
info metal6 layer density max: 0.350400 min: 0.000000 avg: 0.042094
info metal7 layer density max: 0.500000 min: 0.108096 avg: 0.384032
info metal8 layer density max: 0.500000 min: 0.120811 avg: 0.391952
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 121 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:03, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 3 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 309M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 309M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:02:56 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 309M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:02:56 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 309M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 317M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 309M)
-----------------------------------------------------------------------------
|         MCMM variability report for design 'Neuron_Layer' (nano)          |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.0260 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition Neuron_Layer (started at Thu May 6 06:02:56 2021)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   21 with     47 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2297 | 8942 | 
|-------------------+------+------|
| To be routed :    | 2296 | 8942 | 
|-------------------+------+------|
|   - signal        | 2295 | 8822 | 
|-------------------+------+------|
|   - tieoff        | 1    | 120  | 
|-------------------+------+------|
| To be skipped :   | 1    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2295 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 2    | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.
Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:02, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:02, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 5 sec (CPU time: 1 sec; MEM: RSS - 325M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 318M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Thu May 6 06:03:04 2021
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 1 sec (CPU time: 0 sec; MEM: RSS - 326M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 30% 40% 50% 60% 70% 80% 100% 
Processing via2: 10% 20% 40% 50% 70% 80% 100% 
Processing via3: 10% 20% 30% 40% 50% 60% 70% 80% 100% 
Processing via4: 20% 40% 60% 80% 100% 
Processing via5: 20% 40% 60% 80% 100% 
Processing via6: 20% 40% 60% 80% 100% 
Processing via7: 50% 100% 
Processing via8: 50% 100% 
Processing via9: 100% 

Full timing update

Report 'report_dfm_rvi': DFM via replacement report
Generated on Thu May 6 06:03:18 2021
  
--------------------------------------------------------------------------------------------------
|                                   DFM via replacement report                                   |
|-------------------+-------+-------+-------+-------+-------+-------+-------+------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5  | via6  | via7 | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+------+------+------|
| Checked vias      | 23619 | 7670  | 9373  | 4006  | 1651  | 901   | 18    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+------+------+------|
| Replaced vias     | 19703 | 4844  | 8999  | 3709  | 1375  | 768   | 8     | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+------+------+------|
| Replaced vias (%) | 83.42 | 63.16 | 96.01 | 92.59 | 83.28 | 85.24 | 44.44 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                       |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7 | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
| Number of vias  (thousand) | 23.61  | 7.67  | 9.37  | 4.00  | 1.65  | 0.90  | 0.02  | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
| Vias (%)                   | 100.00 | 32.49 | 39.70 | 16.94 | 6.99  | 3.81  | 0.08  | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
| Single vias (%)            | 16.54  | 36.84 | 3.98  | 7.23  | 16.67 | 14.57 | 55.56 | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
| Double vias (%)            | 83.46  | 63.16 | 96.02 | 92.77 | 83.33 | 85.43 | 44.44 | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 0    | 
------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 13 sec (CPU time: 3 sec; MEM: RSS - 326M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold   | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false  | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+--------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | pruned | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 305M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Thu May 6 06:03:18 2021
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 305M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 31 sec (CPU time: 7 sec; MEM: RSS - 320M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:03:51 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:03:51 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
------------------------------------------------------------------------
|       MCMM variability report for design 'Neuron_Layer' (pico)       |
|-----------------------+------+-----+---------+-------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS   | THS | #Endpts | 
|-----------------------+------+-----+---------+-------+-----+---------|
| new_mode (corner_0_0) | 61.0 | 0.0 | 0       | 384.0 | 0.0 | 0       | 
------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: No cells is specified for USQ opt. Obtaining cells from clock network ...
RRT warning: Couldn't find any cells for USQ opt.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu May 6 06:03:51 2021)
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 06:03:51 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2260  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 34    | 1.5        | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.26      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.79       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2260  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9462.95                | 64.39           | 
| Buffers, Inverters | 120.764                | 0.82            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2176  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.81      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 62    | 2.84       | 
| 30-127 Fanouts  | 19    | 0.87       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu May 6 06:03:52 2021
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| Neuron_Layer | unfolded | 30     | 1         | 10        | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |========================== 11
75  |=================== 8
80  |========= 4
85  |== 1
90  |== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Neuron_Layer.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=91.5848%).

WNS:0 TNS:0 TNDD:-7008.0 WHS:0 THS:0 THDD:-3949.0 SLEW:-12640 CAP:-142.1 AREA:9462.95

info OPT5: Optimizing objective MAX_SLEW.
WNS:0 TNS:0 TNDD:-7008.0 WHS:0 THS:0 THDD:-3949.0 SLEW:-12640 CAP:-142.1 AREA:9462.95
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-7008.0 WHS:0 THS:0 THDD:-3949.0 SLEW:0 CAP:-21.3 AREA:9464.01

info OPT3: 1 nets evaluated, 1 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:668m:580k]
info OPT4: Total 1 nets evaluated, 1 optimized.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=90.5246%).

info OPT6: cpu [0h:0m:0s] memory [1g:668m:580k]
info OPT225: Completed optimization in postroute mode with MAX SLEW objective and MAX SLEW step in 2 sec (CPU time: 0 sec; MEM: RSS - 321M, CVMEM - 1692M, PVMEM - 1870M)
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 TNDD:-7008.0 WHS:0 THS:0 THDD:-3949.0 SLEW:0 CAP:-21.3 AREA:9464.01
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:-7008.0 WHS:0 THS:0 THDD:-3949.0 SLEW:0 CAP:0.0 AREA:9472.26

info OPT3: 1 nets evaluated, 1 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:668m:580k]
info OPT4: Total 1 nets evaluated, 1 optimized.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=94.3415%).

info OPT6: cpu [0h:0m:0s] memory [1g:668m:580k]
info OPT225: Completed optimization in postroute mode with MAX CAP objective and MAX CAP step in 4 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1692M, PVMEM - 1870M)
WNS:0 TNS:0 TNDD:-7008.0 WHS:0 THS:0 THDD:-3949.0 SLEW:0 CAP:0.0 AREA:9472.26

info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=94.3415%).

info DUM207: optimize: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 06:03:58 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2263  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 37    | 1.63       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.14      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.78       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2263  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9472.26                | 64.45           | 
| Buffers, Inverters | 129.01                 | 0.87            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2179  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.68      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 64    | 2.93       | 
| 30-127 Fanouts  | 20    | 0.91       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |========================== 11
75  |================ 7
80  |============ 5
85  |== 1
90  |== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 6 sec (CPU time: 1 sec; MEM: RSS - 320M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Thu May 6 06:03:58 2021)
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 06:03:58 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2263  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 37    | 1.63       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.14      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.78       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2263  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9472.26                | 64.45           | 
| Buffers, Inverters | 129.01                 | 0.87            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2179  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.68      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 64    | 2.93       | 
| 30-127 Fanouts  | 20    | 0.91       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Thu May 6 06:03:58 2021
  
------------------------------------------------------------
|                     GR Configuration                     |
|--------------+----------+--------+-----------+-----------|
|              | Mode     | Tracks | Min Layer | Max Layer | 
|--------------+----------+--------+-----------+-----------|
| Neuron_Layer | unfolded | 30     | 1         | 10        | 
------------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |========================== 11
75  |================ 7
80  |============ 5
85  |== 1
90  |== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design Neuron_Layer.
info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=94.3415%).

WNS:0 TNS:0 TNDD:-7008.0 WHS:0 THS:0 THDD:-3949.0 SLEW:0 CAP:0.0 AREA:9472.26

WNS:0 TNS:0 TNDD:-7008.0 WHS:0 THS:0 THDD:-3949.0 SLEW:0 CAP:0.0 AREA:9472.26

info OPT24: optimize_max_util is set to 100% in partition Neuron_Layer (0 density boxes are currently over utilized: max=94.3415%).

info DUM207: optimize: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition Neuron_Layer old max-util 100 new max-util 100.
Report 'Neuron_Layer': Design Report
Generated on Thu May 6 06:03:59 2021
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 0     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2263  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 37    | 1.63       | 
| Inverters      | 13    | 0.57       | 
| Registers      | 2040  | 90.14      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 131   | 5.78       | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2263  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 9472.26                | 64.45           | 
| Buffers, Inverters | 129.01                 | 0.87            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 14695.2                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 2179  | 100        | 
| Orphaned        | 2     | 0.09       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 2085  | 95.68      | 
| 2 Fanouts       | 7     | 0.32       | 
| 3-30 Fanouts    | 64    | 2.93       | 
| 30-127 Fanouts  | 20    | 0.91       | 
| 128-500 Fanouts | 1     | 0.04       | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 121 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |== 1
45  |== 1
50  |============================ 12
55  |========================================================= 24
60  |=================================================================== 28
65  |======================================================================== 30
70  |========================== 11
75  |================ 7
80  |============ 5
85  |== 1
90  |== 1
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition Neuron_Layer (started at Thu May 6 06:03:59 2021)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 223 movable and 2040 fixed cells in partition Neuron_Layer
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 656 cut rows, with average utilization 5.62365%, utilization with cell bloats 5.62365%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 223, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 223                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition Neuron_Layer old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition Neuron_Layer with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)

Setting all clock networks in partition(s) 'Neuron_Layer':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 121   | 
|-------------------------------+-------|
| Total Sequential cells        | 1920  | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 120   | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 120   | 
-----------------------------------------


Found 120 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 120 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 1920 pre-existing "fixed" Sequential leaf cells of clock networks
 1920 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition Neuron_Layer.

info CHK10: Checking placement...
info Found 223 movable and 2040 fixed cells in partition Neuron_Layer
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: Neuron_Layer; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition Neuron_Layer:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '6' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu May 6 06:04:00 2021
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 2298       | 6         | 9    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
-------------------------------------------------------------------------
|                LVS open distance distribution (micron)                |
|--------+--------------+-------+-------+-------+-------+-------+-------|
|        | Total: 26.08 | 1.04  | 2.07  | 2.59  | 3.62  | 4.66  | 5.18  | 
|--------+--------------+-------+-------+-------+-------+-------+-------|
| % open | 100          | 11.11 | 33.33 | 11.11 | 11.11 | 11.11 | 22.22 | 
|--------+--------------+-------+-------+-------+-------+-------+-------|
| # open | 9            | 1     | 3     | 1     | 1     | 1     | 2     | 
-------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu May 6 06:04:00 2021
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 2298       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '6' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu May 6 06:04:02 2021
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 2298       | 6         | 9    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
-------------------------------------------------------------------------
|                LVS open distance distribution (micron)                |
|--------+--------------+-------+-------+-------+-------+-------+-------|
|        | Total: 26.08 | 1.04  | 2.07  | 2.59  | 3.62  | 4.66  | 5.18  | 
|--------+--------------+-------+-------+-------+-------+-------+-------|
| % open | 100          | 11.11 | 33.33 | 11.11 | 11.11 | 11.11 | 22.22 | 
|--------+--------------+-------+-------+-------+-------+-------+-------|
| # open | 9            | 1     | 3     | 1     | 1     | 1     | 2     | 
-------------------------------------------------------------------------


info UI33: performed LVS verification for 1 sec (CPU time: 0 sec; MEM: RSS - 320M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
info UI30: performing final routing on partition Neuron_Layer (started at Thu May 6 06:04:02 2021)
Start Final Routing in simple DRC mode on 1 cpus
Non default settings:
  Execute from 1 till 3 Runs

Routing Cell Library initialization ...
 core  lib cells:   20 with     80 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2300 | 8948 | 
|-------------------+------+------|
| To be routed :    | 2299 | 8948 | 
|-------------------+------+------|
|   - signal        | 2298 | 8828 | 
|-------------------+------+------|
|   - tieoff        | 1    | 120  | 
|-------------------+------+------|
| To be skipped :   | 1    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2298 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 2    | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.
Check opens ...
Longest open in net 'load_value[2]' of length=53400
Total opens=9 (nets=6)

Check routing ...
--------------------------------
|                      | Value | 
|----------------------+-------|
| Removed bad contacts | 3     | 
--------------------------------


Check opens ...
Longest open in net 'load_value[2]' of length=53400
Total opens=9 (nets=6)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:02, Memory: 1.7G


Check violations (4 windows)...
Total viols=6
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (4/4): opens (9->0), viols (6->0)
Result=end(begin): opens=0(9), viols=0(6)
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Check routing ...
Check opens ...
Total opens=0 (nets=0)

Routing windows accepted: 4 rejected: 0
Finish Final Routing ...

Changed nets: 7 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 7
Number of changed nets: 7

16 nets (1 clocks) have got their timing invalidated
2 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 4 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu May 6 06:04:06 2021
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 2298       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 322M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
info UI30: performing final routing on partition Neuron_Layer (started at Thu May 6 06:04:06 2021)
Start Final Routing in simple DRC mode on 1 cpus
  with 'number' acceptance 
Non default settings:
  Execute from 1 till 7 Runs

Routing Cell Library initialization ...
 core  lib cells:   20 with     45 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2300 | 8948 | 
|-------------------+------+------|
| To be routed :    | 2299 | 8948 | 
|-------------------+------+------|
|   - signal        | 2298 | 8828 | 
|-------------------+------+------|
|   - tieoff        | 1    | 120  | 
|-------------------+------+------|
| To be skipped :   | 1    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2298 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 2    | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.
Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:02, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 2 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Thu May 6 06:04:09 2021
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 2298       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
Updating timing ...
info UI33: performed update timing for 2 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:04:12 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:04:12 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 323M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
------------------------------------------------------------------------
|       MCMM variability report for design 'Neuron_Layer' (pico)       |
|-----------------------+------+-----+---------+-------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS   | THS | #Endpts | 
|-----------------------+------+-----+---------+-------+-----+---------|
| new_mode (corner_0_0) | 61.0 | 0.0 | 0       | 384.0 | 0.0 | 0       | 
------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   20 with     45 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2300 | 8948 | 
|-------------------+------+------|
| To be routed :    | 2298 | 8828 | 
|-------------------+------+------|
|   - signal        | 2298 | 8828 | 
|-------------------+------+------|
| To be skipped :   | 2    | 120  | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 120  | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2298 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 2    | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.

Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 1248300 1260000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.359704 min: 0.000000 avg: 0.141248
info metal2 layer density max: 0.274701 min: 0.000000 avg: 0.081067
info metal3 layer density max: 0.374171 min: 0.000000 avg: 0.106915
info metal4 layer density max: 0.437714 min: 0.000000 avg: 0.122827
info metal5 layer density max: 0.459186 min: 0.000000 avg: 0.077316
info metal6 layer density max: 0.351686 min: 0.000000 avg: 0.042746
info metal7 layer density max: 0.500000 min: 0.108096 avg: 0.384069
info metal8 layer density max: 0.500000 min: 0.120811 avg: 0.391952
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 121 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:03, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 3 sec (CPU time: 0 sec; MEM: RSS - 324M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 319M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition Neuron_Layer (started at Thu May 6 06:04:17 2021)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   20 with     45 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2300 | 8948 | 
|-------------------+------+------|
| To be routed :    | 2299 | 8948 | 
|-------------------+------+------|
|   - signal        | 2298 | 8828 | 
|-------------------+------+------|
|   - tieoff        | 1    | 120  | 
|-------------------+------+------|
| To be skipped :   | 1    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2298 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 2    | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.
Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:03, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:02, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 6 sec (CPU time: 1 sec; MEM: RSS - 330M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 323M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Thu May 6 06:04:25 2021
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 1 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 323M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 323M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:04:25 2021
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 323M)
Report 'report_path_group': Path Group
Generated on Thu May 6 06:04:25 2021
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 323M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 323M)
------------------------------------------------------------------------
|       MCMM variability report for design 'Neuron_Layer' (pico)       |
|-----------------------+------+-----+---------+-------+-----+---------|
|                       | WNS  | TNS | #Endpts | WHS   | THS | #Endpts | 
|-----------------------+------+-----+---------+-------+-----+---------|
| new_mode (corner_0_0) | 61.0 | 0.0 | 0       | 384.0 | 0.0 | 0       | 
------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 30% 40% 50% 60% 70% 80% 100% 
Processing via2: 10% 20% 40% 50% 70% 80% 100% 
Processing via3: 10% 20% 30% 40% 50% 60% 70% 80% 100% 
Processing via4: 20% 40% 60% 80% 100% 
Processing via5: 20% 40% 60% 80% 100% 
Processing via6: 20% 40% 60% 80% 100% 
Processing via7: 50% 100% 
Processing via8: 50% 100% 
Processing via9: 100% 

Incremental timing update of 18 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Thu May 6 06:04:30 2021
  
--------------------------------------------------------------------------------------------
|                                DFM via replacement report                                |
|-------------------+-------+------+------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Checked vias      | 23642 | 7677 | 9385 | 4010 | 1651 | 901  | 18   | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias     | 48    | 20   | 19   | 9    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.20  | 0.26 | 0.20 | 0.22 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------
|                                       Via statistics in the design                                       |
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6  | via7 | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
| Number of vias  (thousand) | 23.63  | 7.68  | 9.38  | 4.00  | 1.65  | 0.90  | 0.02  | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
| Vias (%)                   | 100.00 | 32.49 | 39.71 | 16.94 | 6.98  | 3.80  | 0.08  | 0.00 | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
| Single vias (%)            | 16.47  | 36.69 | 3.96  | 7.20  | 16.67 | 14.57 | 55.56 | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
| Double vias (%)            | 83.53  | 63.31 | 96.04 | 92.80 | 83.33 | 85.43 | 44.44 | 0    | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+-------+------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0    | 0    | 0    | 
------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 4 sec (CPU time: 1 sec; MEM: RSS - 330M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 323M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition Neuron_Layer (started at Thu May 6 06:04:32 2021)
Start Final Routing in full DRC mode on 1 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   20 with     45 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

---------------------------------
| Technology property | metal10 | 
|---------------------+---------|
| Partition property  | metal10 | 
|---------------------+---------|
| Actual max layer    | metal10 | 
---------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 2300 | 8948 | 
|-------------------+------+------|
| To be routed :    | 2299 | 8948 | 
|-------------------+------+------|
|   - signal        | 2298 | 8828 | 
|-------------------+------+------|
|   - tieoff        | 1    | 120  | 
|-------------------+------+------|
| To be skipped :   | 1    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 1    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 2298 | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 2    | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.
Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:02, Memory: 1.7G


Check violations (4 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:02, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 5 sec (CPU time: 1 sec; MEM: RSS - 330M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 323M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 40% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 20% 40% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Thu May 6 06:04:39 2021
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 1 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1692M, PVMEM - 1870M, PRSS - 323M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '121' clock nets to 'false'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 1
Nitro-SoC> # config_timing -cpus 2
warning The design is already timed. New CPU settings will be effective from next non-incremental timing analysis
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
warning UI4: Only 1 cores are available; the -cpus argument was set to 4.
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab3PnR/work/dbs/route.db'.
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info Writing partitions...
info UI33: performed database save for 2 sec (CPU time: 0 sec; MEM: RSS - 330M, CVMEM - 1692M, PVMEM - 1870M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Thu May 06 06:04:41 EET 2021
Report 'application': Application Report
Generated on Thu May 6 06:04:41 2021
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1692                                                         | 
| Heap memory (MBytes)     | 1184                                                         | 
| Resident memory (MBytes) | 330                                                          | 
| CPU time (minutes)       | 3.78                                                         | 
| Elapsed time (minutes)   | 23.72                                                        | 
| Load Averages            | 7.32 7.05 6.80                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 1                                                            | 
| Frequency (GHz)          | 2.4                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 50554                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitor.log                                               | 
| Journal file             | LOGs/nitro.journal                                           | 
| Working directory        | /home/vlsi/Desktop/Lab3PnR/work/.nitro_tmp_localhost.localdo | 
|                          main_50554                                                   | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | true       | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Thu May 06 06:04:41 EET 2021
NRF info: Writing Detailed Setup Timing Path Reports Thu May 06 06:04:47 EET 2021
NRF info: Writing Detailed Hold Timing Path Reports Thu May 06 06:04:47 EET 2021
NRF info: Writing Timing Drc Reports Thu May 06 06:04:47 EET 2021
NRF info: Writing Physical Reports Thu May 06 06:04:47 EET 2021
NRF info: Reports completed Thu May 06 06:04:51 EET 2021
info UI33: performed source of flow_scripts/3_route.tcl for 15 min 1 sec (CPU time: 3 min 24 sec; MEM: RSS - 331M, CVMEM - 1692M, PVMEM - 1870M)
