Model {
  Name			  "xeng_core"
  Version		  8.0
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.45"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "UTF-8"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    1
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      2
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [-18.0, -99.0, 892.0, 571.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		3
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[0]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		4
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		5
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	ViewObjType		"SimulinkTopLevel"
	LoadSaveID		"0"
	Extents			[846.0, 395.0]
	ZoomFactor		[1.0]
	Offset			[-40.5, -31.74609375]
      }
    }
  }
  Created		  "Fri Jun 28 10:50:22 2013"
  Creator		  "observer"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "davidm"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Oct 02 12:52:08 2014"
  RTWModifiedTimeStamp	  334154695
  ModelVersionFormat	  "1.%<AutoIncrement:45>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  on
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	on
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    6
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "xeng_core"
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "xeng_core"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      ""
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      7
      Version		      "1.12.1"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  8
	  Version		  "1.12.1"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "VariableStepDiscrete"
	  SolverName		  "VariableStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  9
	  Version		  "1.12.1"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  10
	  Version		  "1.12.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  on
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  11
	  Version		  "1.12.1"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "UseLocalSettings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "Warning"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  12
	  Version		  "1.12.1"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  13
	  Version		  "1.12.1"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  14
	  Version		  "1.12.1"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  15
	  Version		  "1.12.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  GenerateErtSFunction	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      16
	      Version		      "1.12.1"
	      Array {
		Type			"Cell"
		Dimension		19
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifier      "Classic"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      17
	      Version		      "1.12.1"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"PortableWordSizes"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      CodeReplacementLibrary  "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      GRTInterface	      on
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 520, 225, 1400, 855 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    7
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    18
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
    AutoInsertRateTranBlk   [0]
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "on"
    RunInitForIconRedraw    "off"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      From
      GotoTag		      "A"
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      DataFormat	      "Array"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "xeng_core"
    Location		    [-18, -99, 874, 472]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "63"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      SID		      "2"
      Tag		      "genX"
      Ports		      []
      Position		      [369, 16, 415, 61]
      ZOrder		      -1
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      LibraryVersion	      "1.2"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      infoedit		      " System Generator"
      xilinxfamily	      "virtex6"
      part		      "xc6vsx475t"
      speed		      "-1"
      package		      "ff1759"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./xeng_core"
      proj_type		      "Project Navigator"
      Synth_file	      "XST Defaults"
      Impl_file		      "ISE Defaults"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "5"
      dcm_input_clock_period  "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "326,241,464,470"
      block_type	      "sysgen"
      block_version	      "11.4"
      sg_icon_stat	      "46,45,0,0,token,white,0,58c5b5770fe5f7c311f53dbc6e73f0f6,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 46 46 0 0 ],[0 0 45 45 0 ],[1 1 1 ]"
      ");\npatch([2.975 15.98 24.98 33.98 42.98 24.98 11.975 2.975 ],[31.99 31.99 40.99 31.99 40.99 40.99 40.99 31.99 ]"
      ",[0.933333 0.203922 0.141176 ]);\npatch([11.975 24.98 15.98 2.975 11.975 ],[22.99 22.99 31.99 31.99 22.99 ],[0.6"
      "98039 0.0313725 0.219608 ]);\npatch([2.975 15.98 24.98 11.975 2.975 ],[13.99 13.99 22.99 22.99 13.99 ],[0.933333"
      " 0.203922 0.141176 ]);\npatch([11.975 42.98 33.98 24.98 15.98 2.975 11.975 ],[4.99 4.99 13.99 4.99 13.99 13.99 4"
      ".99 ],[0.698039 0.0313725 0.219608 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
      "on text');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant"
      SID		      "15"
      Position		      [20, 125, 50, 155]
      ZOrder		      -2
      ShowName		      off
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      SID		      "16"
      Position		      [20, 205, 50, 235]
      ZOrder		      -3
      ShowName		      off
    }
    Block {
      BlockType		      Constant
      Name		      "Constant2"
      SID		      "17"
      Position		      [20, 245, 50, 275]
      ZOrder		      -4
      ShowName		      off
    }
    Block {
      BlockType		      Constant
      Name		      "Constant5"
      SID		      "40"
      Position		      [20, 165, 50, 195]
      ZOrder		      -5
      ShowName		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Register"
      SID		      "56"
      Ports		      [1, 1]
      Position		      [245, 132, 275, 148]
      ZOrder		      37
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      rst		      off
      en		      off
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "register"
      sg_icon_stat	      "30,16,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10."
      "22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10."
      "22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 "
      "1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.9"
      "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
      "label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');"
      "\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Register1"
      SID		      "57"
      Ports		      [1, 1]
      Position		      [245, 172, 275, 188]
      ZOrder		      38
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      rst		      off
      en		      off
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "register"
      sg_icon_stat	      "30,16,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10."
      "22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10."
      "22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 "
      "1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.9"
      "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
      "label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');"
      "\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Register2"
      SID		      "58"
      Ports		      [1, 1]
      Position		      [245, 212, 275, 228]
      ZOrder		      39
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      rst		      off
      en		      off
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "register"
      sg_icon_stat	      "30,16,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10."
      "22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10."
      "22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 "
      "1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.9"
      "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
      "label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');"
      "\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Register3"
      SID		      "59"
      Ports		      [1, 1]
      Position		      [245, 252, 275, 268]
      ZOrder		      40
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      rst		      off
      en		      off
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "register"
      sg_icon_stat	      "30,16,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10."
      "22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10."
      "22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 "
      "1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.9"
      "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
      "label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');"
      "\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Register4"
      SID		      "60"
      Ports		      [1, 1]
      Position		      [505, 132, 535, 148]
      ZOrder		      41
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      rst		      off
      en		      off
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "register"
      sg_icon_stat	      "30,16,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10."
      "22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10."
      "22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 "
      "1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.9"
      "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
      "label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');"
      "\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Register5"
      SID		      "61"
      Ports		      [1, 1]
      Position		      [505, 172, 535, 188]
      ZOrder		      42
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      rst		      off
      en		      off
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "register"
      sg_icon_stat	      "30,16,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10."
      "22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10."
      "22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 "
      "1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.9"
      "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
      "label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');"
      "\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Register6"
      SID		      "62"
      Ports		      [1, 1]
      Position		      [505, 212, 535, 228]
      ZOrder		      43
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      rst		      off
      en		      off
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "register"
      sg_icon_stat	      "30,16,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10."
      "22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10."
      "22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 "
      "1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.9"
      "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
      "label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');"
      "\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Register7"
      SID		      "63"
      Ports		      [1, 1]
      Position		      [505, 252, 535, 268]
      ZOrder		      44
      ShowName		      off
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      rst		      off
      en		      off
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "register"
      sg_icon_stat	      "30,16,1,1,white,blue,0,c80657c5,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0."
      "82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10."
      "22 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10."
      "22 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 "
      "1 ]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.9"
      "73 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
      "label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');"
      "\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator"
      SID		      "22"
      Position		      [725, 130, 745, 150]
      ZOrder		      -6
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator1"
      SID		      "23"
      Position		      [725, 170, 745, 190]
      ZOrder		      -7
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator2"
      SID		      "24"
      Position		      [725, 210, 745, 230]
      ZOrder		      -8
      ShowName		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator3"
      SID		      "25"
      Position		      [725, 250, 745, 270]
      ZOrder		      -9
      ShowName		      off
    }
    Block {
      BlockType		      Reference
      Name		      "acc"
      SID		      "53"
      Ports		      [1, 1]
      Position		      [600, 170, 660, 190]
      ZOrder		      3
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output ports or are disc"
      "arded, depending on how they are configured."
      inherit_from_input      off
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsDAC		      off
      DACChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "11.4"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "ant"
      SID		      "41"
      Ports		      [1, 1]
      Position		      [110, 170, 175, 190]
      ZOrder		      -11
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx "
      "fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsADC		      off
      ADCChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      inherit_from_input      off
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      block_version	      "11.4"
      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfp"
      "rintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "mcnt_in"
      SID		      "46"
      Ports		      [1, 1]
      Position		      [110, 250, 175, 270]
      ZOrder		      -12
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx "
      "fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
      gui_display_data_type   "Fixed-point"
      arith_type	      "Unsigned"
      n_bits		      "48"
      bin_pt		      "0"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsADC		      off
      ADCChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      inherit_from_input      off
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      block_version	      "11.4"
      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfp"
      "rintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "mcnt_out"
      SID		      "37"
      Ports		      [1, 1]
      Position		      [600, 250, 660, 270]
      ZOrder		      -13
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output ports or are disc"
      "arded, depending on how they are configured."
      inherit_from_input      off
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsDAC		      off
      DACChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "11.4"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "sync_in"
      SID		      "3"
      Ports		      [1, 1]
      Position		      [110, 130, 175, 150]
      ZOrder		      -14
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, single, double and fixed-point to "
      " Xilinx fixed-point or floating-point data type.<br><br>Hardware notes:  In hardware these blocks become top lev"
      "el input ports."
      gui_display_data_type   "Boolean"
      arith_type	      "Boolean"
      n_bits		      "16"
      bin_pt		      "14"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsADC		      off
      ADCChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      inherit_from_input      off
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      block_version	      "11.4"
      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfp"
      "rintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "sync_out"
      SID		      "4"
      Ports		      [1, 1]
      Position		      [600, 130, 660, 150]
      ZOrder		      -15
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output ports or are disc"
      "arded, depending on how they are configured."
      inherit_from_input      off
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsDAC		      off
      DACChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "11.4"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "valid"
      SID		      "45"
      Ports		      [1, 1]
      Position		      [600, 210, 660, 230]
      ZOrder		      -16
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, do"
      "uble, or fixed point.<br><br>Hardware notes:  In hardware these blocks become top level output ports or are disc"
      "arded, depending on how they are configured."
      inherit_from_input      off
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsDAC		      off
      DACChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "11.4"
      sg_icon_stat	      "60,20,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 60 60 0 0 ],[0 0 20 20 0 ]);\npatch([25.55 28.44 30.44 32.44 34.44 30.44 27.55 25.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([27.55 30.44 28.44 25.55 27.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([25.55 28.44 30.44 27.55 25.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([27.55 34.44 32.44 30.44 28.44 25.55 27.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nf"
      "printf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "window_valid"
      SID		      "5"
      Ports		      [1, 1]
      Position		      [110, 210, 175, 230]
      ZOrder		      -17
      LibraryVersion	      "1.2"
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx "
      "fixed point type.<br><br>Hardware notes:  In hardware these blocks become top level input ports."
      gui_display_data_type   "Fixed-point"
      arith_type	      "Boolean"
      n_bits		      "18"
      bin_pt		      "17"
      preci_type	      "Single"
      exp_width		      "8"
      frac_width	      "24"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      UseAsADC		      off
      ADCChannel	      "'1'"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      inherit_from_input      off
      hdl_port		      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      block_version	      "11.4"
      sg_icon_stat	      "65,20,1,1,white,yellow,1,00d3666e,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 20 20 0 ],[0.95 0."
      "93 0.65 ]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 ]);\npatch([27.55 30.44 32.44 34.44 36.44 32.44 29.55 27.55 ],[12."
      "22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([29.55 32.44 30.44 27.55 29.55 ],[10.22 10.22 1"
      "2.22 12.22 10.22 ],[0.985 0.979 0.895 ]);\npatch([27.55 30.44 32.44 29.55 27.55 ],[8.22 8.22 10.22 10.22 8.22 ],"
      "[1 1 1 ]);\npatch([29.55 36.44 34.44 32.44 30.44 27.55 29.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.985 0.97"
      "9 0.895 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
      "port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfp"
      "rintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      SubSystem
      Name		      "xeng"
      SID		      "55"
      Tag		      "casper:xeng"
      Ports		      [4, 4]
      Position		      [340, 121, 440, 279]
      ZOrder		      5
      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
      AttributesFormatString  "n_ant=4, bits=4, mult_typ=1, bram_typ=1"
      AncestorBlock	      "casper_library_correlator/xeng"
      LibraryVersion	      "1.22"
      UserDataPersistent      on
      UserData		      "DataTag1"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Object {
	$PropName		"MaskObject"
	$ObjectID		19
	$ClassName		"Simulink.Mask"
	Type			"xeng"
	Description		"CASPER X engine with added internal valid data masking functionality, descramble and integral demux. Ba"
	"sed on Aaron Parsons' and Lynn Urry's original X engine design."
	Initialization		"xeng_init(gcb, ...\n    'n_ants', n_ants, ...\n    'n_bits', n_bits, ...\n    'acc_len', acc_len, .."
	".\n    'demux_factor', demux_factor, ...\n    'add_latency', add_latency, ...\n    'mult_latency', mult_latency, ...\n"
	"    'bram_latency', bram_latency, ...\n    'use_ded_mult', use_ded_mult, ...\n    'use_bram_delay', use_bram_delay);"
	SelfModifiable		"on"
	Array {
	  Type			  "Simulink.MaskParameter"
	  Dimension		  9
	  Object {
	    $ObjectID		    20
	    Type		    "edit"
	    Name		    "n_ants"
	    Prompt		    "Number of antennas"
	    Value		    "4"
	  }
	  Object {
	    $ObjectID		    21
	    Type		    "edit"
	    Name		    "n_bits"
	    Prompt		    "Bit-width of samples in"
	    Value		    "4"
	  }
	  Object {
	    $ObjectID		    22
	    Type		    "edit"
	    Name		    "acc_len"
	    Prompt		    "Accumulation length"
	    Value		    "128"
	  }
	  Object {
	    $ObjectID		    23
	    Type		    "popup"
	    Array {
	      Type		      "Cell"
	      Dimension		      4
	      Cell		      "1"
	      Cell		      "2"
	      Cell		      "4"
	      Cell		      "8"
	      PropName		      "TypeOptions"
	    }
	    Name		    "demux_factor"
	    Prompt		    "Demux_factor"
	    Value		    "2"
	    Evaluate		    "off"
	  }
	  Object {
	    $ObjectID		    24
	    Type		    "edit"
	    Name		    "add_latency"
	    Prompt		    "Adder latency"
	    Value		    "1"
	  }
	  Object {
	    $ObjectID		    25
	    Type		    "edit"
	    Name		    "mult_latency"
	    Prompt		    "Multiplier latency"
	    Value		    "2"
	  }
	  Object {
	    $ObjectID		    26
	    Type		    "edit"
	    Name		    "bram_latency"
	    Prompt		    "BRAM latency"
	    Value		    "3"
	  }
	  Object {
	    $ObjectID		    27
	    Type		    "edit"
	    Name		    "use_ded_mult"
	    Prompt		    "Implementation: Multiplier type (0=slices 1=embedded 2=bram)"
	    Value		    "1"
	  }
	  Object {
	    $ObjectID		    28
	    Type		    "edit"
	    Name		    "use_bram_delay"
	    Prompt		    "Implementation: Delay type (0=SLR, 1=BRAM)"
	    Value		    "1"
	  }
	  PropName		  "Parameters"
	}
      }
      System {
	Name			"xeng"
	Location		[376, 45, 1230, 807]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"22"
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  SID			  "55:18"
	  Position		  [55, 178, 85, 192]
	  ZOrder		  18
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "ant"
	  SID			  "55:19"
	  Position		  [55, 53, 85, 67]
	  ZOrder		  19
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "window_valid"
	  SID			  "55:20"
	  Position		  [55, 223, 85, 237]
	  ZOrder		  20
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "mcnt_in"
	  SID			  "55:21"
	  Position		  [55, 293, 85, 307]
	  ZOrder		  21
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  SID			  "55:4"
	  Ports			  [0, 1]
	  Position		  [15, 89, 85, 121]
	  ZOrder		  4
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Unsigned"
	  n_bits		  "128"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "70,32,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 70 70 0 0 ],[0 0 32 32 0 ]);\npatch([26.1 31.88 35.88 39.88 43.88 35.88 30.1 26.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([30.1 35.88 31.88 26.1 30.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([26.1 31.88 35.88 30.1 26.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([30."
	  "1 43.88 39.88 35.88 31.88 26.1 30.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  SID			  "55:9"
	  Ports			  [0, 1]
	  Position		  [15, 124, 85, 156]
	  ZOrder		  9
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  const			  "0"
	  gui_display_data_type	  "Fixed-point"
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "14"
	  preci_type		  "Single"
	  exp_width		  "8"
	  frac_width		  "24"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  sg_icon_stat		  "70,32,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 70 70 0 0 ],[0 0 32 32 0 ]);\npatch([26.1 31.88 35.88 39.88 43.88 35.88 30.1 26.1 ],[20.44 20.44 24.4"
	  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([30.1 35.88 31.88 26.1 30.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
	  "[0.931 0.946 0.973 ]);\npatch([26.1 31.88 35.88 30.1 26.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([30."
	  "1 43.88 39.88 35.88 31.88 26.1 30.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','"
	  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\n"
	  "fprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Term1"
	  SID			  "55:11"
	  Position		  [545, 25, 565, 45]
	  ZOrder		  11
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Term2"
	  SID			  "55:12"
	  Position		  [545, 65, 565, 85]
	  ZOrder		  12
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Term3"
	  SID			  "55:13"
	  Position		  [545, 130, 565, 150]
	  ZOrder		  13
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "auto_tap"
	  SID			  "55:1"
	  Ports			  [6, 7]
	  Position		  [135, 51, 230, 169]
	  ZOrder		  1
	  BackgroundColor	  "gray"
	  AttributesFormatString  "mult_typ=1, del_typ=1"
	  AncestorBlock		  "casper_library_correlator/auto_tap"
	  LibraryVersion	  "1.22"
	  UserDataPersistent	  on
	  UserData		  "DataTag2"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    29
	    $ClassName		    "Simulink.Mask"
	    Type		    "auto_tap"
	    Initialization	    "fix_pnt_pos = (n_bits-1)*2;\nbit_growth = ceil(log2(acc_len));\nant_bits = ceil(log2(n_ants))"
	    ";\nn_bits_out = (2*n_bits + 1 + bit_growth);\n\nparams = get_mask_params(gcb);\nauto_tap_init(gcb, params{:});"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      9
	      Object {
		$ObjectID		30
		Type			"edit"
		Name			"n_ants"
		Prompt			"Number of antennas (total inputs = n_ants*n_simultan below)"
		Value			"4"
	      }
	      Object {
		$ObjectID		31
		Type			"edit"
		Name			"n_simultan"
		Prompt			"Number of inputs fed-in simultaneously"
		Value			"2"
		Enabled			"off"
	      }
	      Object {
		$ObjectID		32
		Type			"edit"
		Name			"n_bits"
		Prompt			"Number of input bits (per complex component)"
		Value			"4"
	      }
	      Object {
		$ObjectID		33
		Type			"edit"
		Name			"acc_len"
		Prompt			"Accumulation length"
		Value			"128"
	      }
	      Object {
		$ObjectID		34
		Type			"edit"
		Name			"add_latency"
		Prompt			"Adder latency"
		Value			"1"
	      }
	      Object {
		$ObjectID		35
		Type			"edit"
		Name			"mult_latency"
		Prompt			"Multiplier latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		36
		Type			"edit"
		Name			"bram_latency"
		Prompt			"BRAM latency"
		Value			"3"
	      }
	      Object {
		$ObjectID		37
		Type			"edit"
		Name			"mult_type"
		Prompt			"Multiplier Type (0=behavioural HDL, 1=embedded, 2=core)"
		Value			"1"
	      }
	      Object {
		$ObjectID		38
		Type			"edit"
		Name			"use_bram_delay"
		Prompt			"Implementation: Delay type (0=SLR, 1=BRAM)"
		Value			"1"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "auto_tap"
	    Location		    [2329, 95, 3614, 1127]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "19"
	    SIDPrevWatermark	    "16"
	    Block {
	      BlockType		      Inport
	      Name		      "a_del"
	      SID		      "55:1:1"
	      Position		      [175, 38, 205, 52]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_ndel"
	      SID		      "55:1:2"
	      Position		      [130, 263, 160, 277]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_loop"
	      SID		      "55:1:3"
	      Position		      [355, 328, 385, 342]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_in"
	      SID		      "55:1:4"
	      Position		      [345, 128, 375, 142]
	      ZOrder		      -4
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid_in"
	      SID		      "55:1:5"
	      Position		      [345, 158, 375, 172]
	      ZOrder		      -5
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      SID		      "55:1:6"
	      Position		      [20, 143, 50, 157]
	      ZOrder		      -6
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay"
	      SID		      "55:1:19"
	      Ports		      [1, 1]
	      Position		      [405, 315, 445, 355]
	      ZOrder		      3
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_delays/delay_bram"
	      LibraryVersion	      "1.35"
	      UserDataPersistent      on
	      UserData		      "DataTag3"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		39
		$ClassName		"Simulink.Mask"
		Type			"delay_bram"
		Description		"A delay block that uses BRAM for its storage."
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Delay_bram'')')"
		Initialization		"delay_bram_init(gcb, ...\n    'DelayLen', DelayLen, ...\n    'bram_latency', bram_latency, ...\n   "
		" 'use_dsp48', use_dsp48, ...\n    'async', async);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  4
		  Object {
		    $ObjectID		    40
		    Type		    "edit"
		    Name		    "DelayLen"
		    Prompt		    "Delay By:"
		    Value		    "254"
		  }
		  Object {
		    $ObjectID		    41
		    Type		    "edit"
		    Name		    "bram_latency"
		    Prompt		    "BRAM Latency"
		    Value		    "3"
		  }
		  Object {
		    $ObjectID		    42
		    Type		    "checkbox"
		    Name		    "use_dsp48"
		    Prompt		    "Use DSP48"
		    Value		    "off"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    43
		    Type		    "checkbox"
		    Name		    "async"
		    Prompt		    "asynchronous operation"
		    Value		    "off"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"delay"
		Location		[124, 45, 1300, 2455]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"5"
		SIDPrevWatermark	"5"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  SID			  "55:1:19:1"
		  Position		  [40, 113, 70, 127]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "constant"
		  SID			  "55:1:19:2"
		  Ports			  [0, 1]
		  Position		  [95, 148, 130, 172]
		  ZOrder		  -2
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "1"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Boolean"
		  n_bits		  "16"
		  bin_pt		  "14"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "35,24,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[15.33 15"
		  ".33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.33 12.33 15.33"
		  " 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 "
		  "1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 "
		  "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		  "_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "counter"
		  SID			  "55:1:19:3"
		  Ports			  [0, 1]
		  Position		  [95, 64, 130, 96]
		  ZOrder		  -3
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Count Limited"
		  cnt_to		  "DelayLen - bram_latency - 1"
		  operation		  "Up"
		  start_count		  "0"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "0"
		  load_pin		  off
		  rst			  off
		  en			  off
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "counter"
		  sg_icon_stat		  "35,32,0,1,white,blue,0,4b061529,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 32 32 0 ]);\npatch([8.1 13.88 17.88 21.88 25.88 17.88 12.1 8.1 ],[20.44 20.44 24.4"
		  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([12.1 17.88 13.88 8.1 12.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([8.1 13.88 17.88 12.1 8.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([12.1"
		  " 25.88 21.88 17.88 13.88 8.1 12.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');disp('{\\fontsize{14}\\bf\\"
		  "lceil++\\rceil}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ram"
		  SID			  "55:1:19:4"
		  Ports			  [3, 1]
		  Position		  [150, 62, 215, 178]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Memory Block"
		  depth			  "256"
		  initVector		  "0"
		  distributed_mem	  "Block RAM"
		  write_mode		  "Read Before Write"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  latency		  "bram_latency"
		  dbl_ovrd		  off
		  optimize		  "Area"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "spram"
		  sg_icon_stat		  "65,116,3,1,white,blue,0,0b4315b4,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 116 116 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 65 65 0 0 ],[0 0 116 116 0 ]);\npatch([11.975 24.98 33.98 42.98 51.98 33.98 20.975 11.975 ],[67.9"
		  "9 67.99 76.99 67.99 76.99 76.99 76.99 67.99 ],[1 1 1 ]);\npatch([20.975 33.98 24.98 11.975 20.975 ],[58.99 58.99 6"
		  "7.99 67.99 58.99 ],[0.931 0.946 0.973 ]);\npatch([11.975 24.98 33.98 20.975 11.975 ],[49.99 49.99 58.99 58.99 49.9"
		  "9 ],[1 1 1 ]);\npatch([20.975 51.98 42.98 33.98 24.98 11.975 20.975 ],[40.99 40.99 49.99 40.99 49.99 49.99 40.99 ]"
		  ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		  "('black');port_label('input',1,'addr');\ncolor('black');port_label('input',2,'data');\ncolor('black');port_label('"
		  "input',3,'we');\n\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "55:1:19:5"
		  Position		  [240, 113, 270, 127]
		  ZOrder		  -5
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "counter"
		  SrcPort		  1
		  DstBlock		  "ram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "ram"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "constant"
		  SrcPort		  1
		  DstBlock		  "ram"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "ram"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dual_pol_cmac"
	      SID		      "55:1:8"
	      Ports		      [5, 2]
	      Position		      [405, 98, 480, 172]
	      ZOrder		      -8
	      AncestorBlock	      "casper_library_correlator/dual_pol_cmac"
	      LibraryVersion	      "*"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		44
		$ClassName		"Simulink.Mask"
		Initialization		"bit_growth = ceil(log2(acc_len));\nn_bits_out = (n_bits_in*2 + 1 + bit_growth);\nbin_pt_out=(bin_pt"
		"_in*2);\n\ncmacs = find_system(gcb, 'lookUnderMasks', 'all', 'FollowLinks','on','tag', 'cmac');\nfor i=1:length(cmac"
		"s),\n    reuse_block(get_param(cmacs{i},'Parent'),get_param(cmacs{i},'Name'),'casper_library_correlator/cmac',...\n "
		"           'mult_latency',num2str(mult_latency),...            \n            'add_latency',num2str(add_latency),...\n"
		"            'acc_len',num2str(acc_len),...\n            'n_bits_a',num2str(n_bits_in),...\n            'n_bits_b',nu"
		"m2str(n_bits_in),...\n            'bin_pt_a',num2str(n_bits_in-1),...\n            'bin_pt_b',num2str(n_bits_in-1),."
		"..\n            'multiplier_implementation',multiplier_implementation,...\n            'LinkStatus','inactive');\nen"
		"d"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  6
		  Object {
		    $ObjectID		    45
		    Type		    "edit"
		    Name		    "acc_len"
		    Prompt		    "Number of accumulations"
		    Value		    "128"
		  }
		  Object {
		    $ObjectID		    46
		    Type		    "edit"
		    Name		    "n_bits_in"
		    Prompt		    "Number of bits in"
		    Value		    "4"
		  }
		  Object {
		    $ObjectID		    47
		    Type		    "edit"
		    Name		    "bin_pt_in"
		    Prompt		    "Binary point in"
		    Value		    "3"
		  }
		  Object {
		    $ObjectID		    48
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier latency"
		    Value		    "2"
		  }
		  Object {
		    $ObjectID		    49
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder latency"
		    Value		    "1"
		  }
		  Object {
		    $ObjectID		    50
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"dual_pol_cmac"
		Location		[2329, 95, 3614, 1127]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"125"
		SIDHighWatermark	"30"
		Block {
		  BlockType		  Inport
		  Name			  "a1"
		  SID			  "55:1:8:1"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "a2"
		  SID			  "55:1:8:2"
		  Position		  [25, 68, 55, 82]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "acc_in"
		  SID			  "55:1:8:3"
		  Position		  [20, 518, 50, 532]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "55:1:8:4"
		  Position		  [100, 553, 130, 567]
		  ZOrder		  -4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_in"
		  SID			  "55:1:8:5"
		  Position		  [100, 583, 130, 597]
		  ZOrder		  -5
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "55:1:8:6"
		  Ports			  [4, 1]
		  Position		  [365, 275, 415, 330]
		  ZOrder		  -6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "4"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "concat"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "50,55,4,1,white,blue,0,47d3d416,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 55 55 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 55 55 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[34.77 34.7"
		  "7 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[27.77 27.77 34.77 34"
		  ".77 27.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[20.77 20.77 27.77 27.77 20.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'hi');\n\n\ncolor('black');port_label('input',4,'lo');\n\ncolor('black');disp('\\fontsize{20}"
		  "\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  SID			  "55:1:8:7"
		  Ports			  [0, 1]
		  Position		  [115, 273, 140, 297]
		  ZOrder		  -7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 15.33 "
		  "18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33 15.33 1"
		  "2.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 ]);\npat"
		  "ch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.973 ]);\nfprin"
		  "tf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',"
		  "1,'0');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  SID			  "55:1:8:8"
		  Ports			  [0, 1]
		  Position		  [115, 133, 140, 157]
		  ZOrder		  -8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 15.33 "
		  "18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33 15.33 1"
		  "2.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 ]);\npat"
		  "ch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.973 ]);\nfprin"
		  "tf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',"
		  "1,'0');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  SID			  "55:1:8:9"
		  Ports			  [0, 1]
		  Position		  [110, 413, 135, 437]
		  ZOrder		  -9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 15.33 "
		  "18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33 15.33 1"
		  "2.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 ]);\npat"
		  "ch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.973 ]);\nfprin"
		  "tf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',"
		  "1,'0');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "55:1:8:10"
		  Ports			  [1, 1]
		  Position		  [95, 31, 140, 59]
		  ZOrder		  -10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "55:1:8:11"
		  Ports			  [1, 1]
		  Position		  [95, 61, 140, 89]
		  ZOrder		  -11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "1700,223,594,505"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice10"
		  SID			  "55:1:8:12"
		  Ports			  [1, 1]
		  Position		  [90, 481, 135, 509]
		  ZOrder		  -12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "24,282,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice11"
		  SID			  "55:1:8:13"
		  Ports			  [1, 1]
		  Position		  [90, 511, 135, 539]
		  ZOrder		  -13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits_out"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-6*n_bits_out"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "22,228,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  SID			  "55:1:8:14"
		  Ports			  [1, 1]
		  Position		  [95, 91, 140, 119]
		  ZOrder		  -14
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits_out"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,201,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  SID			  "55:1:8:15"
		  Ports			  [1, 1]
		  Position		  [95, 171, 140, 199]
		  ZOrder		  -15
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-2*n_bits"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice4"
		  SID			  "55:1:8:16"
		  Ports			  [1, 1]
		  Position		  [95, 201, 140, 229]
		  ZOrder		  -16
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-2*n_bits"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,201,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice5"
		  SID			  "55:1:8:17"
		  Ports			  [1, 1]
		  Position		  [95, 231, 140, 259]
		  ZOrder		  -17
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits_out"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-2*n_bits_out"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,201,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice6"
		  SID			  "55:1:8:18"
		  Ports			  [1, 1]
		  Position		  [90, 311, 135, 339]
		  ZOrder		  -18
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "22,228,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice7"
		  SID			  "55:1:8:19"
		  Ports			  [1, 1]
		  Position		  [90, 341, 135, 369]
		  ZOrder		  -19
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-2*n_bits"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,201,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice8"
		  SID			  "55:1:8:20"
		  Ports			  [1, 1]
		  Position		  [90, 371, 135, 399]
		  ZOrder		  -20
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits_out"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-4*n_bits_out"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,201,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice9"
		  SID			  "55:1:8:21"
		  Ports			  [1, 1]
		  Position		  [90, 451, 135, 479]
		  ZOrder		  -21
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-2*n_bits"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "26,336,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  SID			  "55:1:8:22"
		  Position		  [285, 115, 305, 135]
		  ZOrder		  -22
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  SID			  "55:1:8:23"
		  Position		  [285, 255, 305, 275]
		  ZOrder		  -23
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator2"
		  SID			  "55:1:8:24"
		  Position		  [285, 395, 305, 415]
		  ZOrder		  -24
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmac1"
		  SID			  "55:1:8:25"
		  Tag			  "cmac"
		  Ports			  [5, 2]
		  Position		  [175, 34, 270, 156]
		  ZOrder		  -25
		  AncestorBlock		  "casper_library_correlator/cmac"
		  LibraryVersion	  "*"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    51
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmac"
		    Description		    "A complex multiply-accumulate block. Full precision."
		    Initialization	    "bit_growth = ceil(log2(acc_len));\nn_bits_out = (n_bits_a + n_bits_b + 1 + bit_growth);\nbin"
		    "_pt_out=(bin_pt_a + bin_pt_b);\nset_param([gcb,'/cmult*'],'multiplier_implementation',num2str(multiplier_impleme"
		    "ntation));\nset_param([gcb,'/cmult*'],'mult_latency',num2str(mult_latency));\nset_param([gcb,'/cmult*'],'conjuga"
		    "ted','on');\nset_param([gcb,'/cmult*'],'add_latency',num2str(add_latency));\nset_param([gcb,'/cmult*'],'n_bits_a"
		    "b',num2str(n_bits_out));\nset_param([gcb,'/cmult*'],'n_bits_a',num2str(n_bits_a));\nset_param([gcb,'/cmult*'],'n"
		    "_bits_b',num2str(n_bits_b));\nset_param([gcb,'/cmult*'],'bin_pt_a',num2str(bin_pt_a));\nset_param([gcb,'/cmult*'"
		    "],'bin_pt_b',num2str(bin_pt_b));\nset_param([gcb,'/cmult*'],'bin_pt_ab',num2str(bin_pt_out));"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    12
		    Object {
		    $ObjectID		    52
		    Type		    "edit"
		    Name		    "acc_len"
		    Prompt		    "Number of Accumulations"
		    Value		    "128"
		    }
		    Object {
		    $ObjectID		    53
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of bits 'a'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    54
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary point 'a'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    55
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of bits 'b'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    56
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary point 'b'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    57
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantisation"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    58
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    59
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    60
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    }
		    Object {
		    $ObjectID		    61
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input Latency"
		    Value		    "0"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    62
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert Latency"
		    Value		    "0"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    63
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier Implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "cmac1"
		    Location		    [2329, 95, 3614, 1127]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "67"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    SID			    "55:1:8:25:1"
		    Position		    [65, 143, 95, 157]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    SID			    "55:1:8:25:2"
		    Position		    [65, 203, 95, 217]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:1:8:25:3"
		    Position		    [65, 263, 95, 277]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "55:1:8:25:4"
		    Position		    [30, 43, 60, 57]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:1:8:25:5"
		    Position		    [275, 243, 305, 257]
		    ZOrder		    -5
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    SID			    "55:1:8:25:6"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16"
		    ".33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13."
		    "33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.3"
		    "3 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7."
		    "33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
		    "color('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    SID			    "55:1:8:25:7"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 "
		    "15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33"
		    " 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 "
		    "1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.97"
		    "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
		    "abel('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    SID			    "55:1:8:25:8"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Counter"
		    SourceType		    "Xilinx Counter Block"
		    infoedit		    "Hardware notes: Free running counters are the least expensive in hardware.  A count limited count"
		    "er is implemented by combining a counter with a comparator."
		    cnt_type		    "Count Limited"
		    cnt_to		    "acc_len - 1"
		    operation		    "Up"
		    start_count		    "0"
		    cnt_by_val		    "1"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    load_pin		    off
		    rst			    on
		    en			    off
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,768"
		    block_type		    "counter"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,52,1,1,white,blue,0,53dad701,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38"
		    ".88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38."
		    "88 30.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');di"
		    "sp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:1:8:25:9"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "add_latency + mult_latency - 1"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1896,900,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    SID			    "55:1:8:25:10"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Relational"
		    SourceType		    "Xilinx Arithmetic Relational Operator Block"
		    mode		    "a=b"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,210"
		    block_type		    "relational"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,44,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 2"
		    "8.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 "
		    "28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1"
		    " 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0."
		    "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		    ");port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\"
		    "bfa = b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ')"
		    ";\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    SID			    "55:1:8:25:11"
		    Position		    [410, 155, 430, 175]
		    ZOrder		    -11
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    SID			    "55:1:8:25:12"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    ZOrder		    -12
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:1:8:25:13"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:1:8:25:14"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:1:8:25:15"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:1:8:25:16"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:1:8:25:17"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:1:8:25:18"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:1:8:25:19"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:1:8:25:20"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "2778,242,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:1:8:25:21"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:1:8:25:22"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:1:8:25:23"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:1:8:25:24"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:1:8:25:25"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:1:8:25:26"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    SID			    "55:1:8:25:27"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    ZOrder		    -13
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:1:8:25:28"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:1:8:25:29"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:1:8:25:30"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:1:8:25:31"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:1:8:25:32"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:1:8:25:33"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:1:8:25:34"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:1:8:25:35"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:1:8:25:36"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:1:8:25:37"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:1:8:25:38"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:1:8:25:39"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:1:8:25:40"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:1:8:25:41"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    SID			    "55:1:8:25:42"
		    Ports		    [1, 2]
		    Position		    [190, 154, 230, 196]
		    ZOrder		    -14
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:1:8:25:43"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:1:8:25:44"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:1:8:25:45"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:1:8:25:46"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:1:8:25:47"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:1:8:25:48"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:1:8:25:49"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    SID			    "55:1:8:25:50"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    ZOrder		    -15
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri2"
		    Location		    [499, 45, 865, 739]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:1:8:25:51"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:1:8:25:52"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:1:8:25:53"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:1:8:25:54"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:1:8:25:55"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:1:8:25:56"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:1:8:25:57"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    SID			    "55:1:8:25:58"
		    Ports		    [2, 1]
		    Position		    [130, 143, 170, 207]
		    ZOrder		    -16
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "4_3 * 4_3 ==> 16_6\nTruncate, Wrap\nLatency=0"
		    AncestorBlock	    "casper_library_multipliers/cmult"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag4"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    64
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmult"
		    Description		    "Multiplies two complex numbers using 4 multipliers and 2 adders.\nConjugation is optional."
		    Initialization	    "cmult_init(gcb, ...\n    'n_bits_a',n_bits_a, ...\n    'bin_pt_a',bin_pt_a, ...\n    'n_bits"
		    "_b',n_bits_b, ...\n    'bin_pt_b',bin_pt_b, ...\n    'n_bits_ab',n_bits_ab, ...\n    'bin_pt_ab',bin_pt_ab, ...\n"
		    "    'quantization',quantization, ...\n    'overflow', overflow, ...\n    'in_latency', in_latency, ...\n    'mul"
		    "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'conv_latency', conv_latency, ...\n    '"
		    "conjugated', conjugated, ...\n    'multiplier_implementation', multiplier_implementation, ...\n    'async', asyn"
		    "c, ...\n    'pipelined_enable', pipelined_enable);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    16
		    Object {
		    $ObjectID		    65
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of Bits 'a'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    66
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary Point 'a'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    67
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of Bits 'b'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    68
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary Point 'b'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    69
		    Type		    "edit"
		    Name		    "n_bits_ab"
		    Prompt		    "Number of Bits 'ab'"
		    Value		    "16"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    70
		    Type		    "edit"
		    Name		    "bin_pt_ab"
		    Prompt		    "Binary Point 'ab'"
		    Value		    "6"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    71
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantization"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    72
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    73
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input latency"
		    Value		    "0"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    74
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    75
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    76
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    77
		    Type		    "checkbox"
		    Name		    "conjugated"
		    Prompt		    "Conjugate"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    78
		    Type		    "checkbox"
		    Name		    "async"
		    Prompt		    "asynchronous operation"
		    Value		    "off"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    79
		    Type		    "checkbox"
		    Name		    "pipelined_enable"
		    Prompt		    "enable pipeline"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    80
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    TabName		    "implementation"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "cmult*"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "16"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    SID			    "55:1:8:25:58:1"
		    Position		    [5, 148, 35, 162]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    SID			    "55:1:8:25:58:2"
		    Position		    [5, 333, 35, 347]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_expand"
		    SID			    "55:1:8:25:58:3"
		    Ports		    [1, 4]
		    Position		    [180, 106, 230, 199]
		    ZOrder		    -3
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag5"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    81
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    82
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    83
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    84
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    85
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    86
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    87
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    88
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    89
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    90
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:1:8:25:58:3:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:1:8:25:58:3:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:1:8:25:58:3:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:1:8:25:58:3:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:1:8:25:58:3:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:1:8:25:58:3:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:1:8:25:58:3:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:1:8:25:58:3:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:1:8:25:58:3:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:1:8:25:58:3:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:1:8:25:58:3:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:1:8:25:58:3:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:1:8:25:58:3:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_replicate"
		    SID			    "55:1:8:25:58:4"
		    Ports		    [1, 1]
		    Position		    [90, 143, 125, 167]
		    ZOrder		    -4
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag6"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    91
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    92
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    93
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    94
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    95
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:1:8:25:58:4:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:1:8:25:58:4:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag7"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    96
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    97
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:1:8:25:58:4:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:1:8:25:58:4:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:1:8:25:58:4:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:1:8:25:58:4:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:1:8:25:58:4:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:1:8:25:58:4:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:1:8:25:58:4:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_im"
		    SID			    "55:1:8:25:58:5"
		    Ports		    [2, 1]
		    Position		    [445, 259, 495, 401]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Subtraction"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_re"
		    SID			    "55:1:8:25:58:6"
		    Ports		    [2, 1]
		    Position		    [445, 94, 495, 236]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_expand"
		    SID			    "55:1:8:25:58:7"
		    Ports		    [1, 4]
		    Position		    [180, 291, 230, 384]
		    ZOrder		    -7
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag8"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    98
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    99
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    100
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    101
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    102
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    103
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    104
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    105
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    106
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    107
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:1:8:25:58:7:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:1:8:25:58:7:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:1:8:25:58:7:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:1:8:25:58:7:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:1:8:25:58:7:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:1:8:25:58:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:1:8:25:58:7:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:1:8:25:58:7:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:1:8:25:58:7:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:1:8:25:58:7:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:1:8:25:58:7:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:1:8:25:58:7:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:1:8:25:58:7:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_replicate"
		    SID			    "55:1:8:25:58:8"
		    Ports		    [1, 1]
		    Position		    [90, 328, 125, 352]
		    ZOrder		    -8
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag9"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    108
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    109
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    110
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    111
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    112
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:1:8:25:58:8:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:1:8:25:58:8:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag10"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    113
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    114
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:1:8:25:58:8:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:1:8:25:58:8:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:1:8:25:58:8:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:1:8:25:58:8:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:1:8:25:58:8:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:1:8:25:58:8:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:1:8:25:58:8:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_im"
		    SID			    "55:1:8:25:58:9"
		    Ports		    [1, 1]
		    Position		    [595, 319, 640, 351]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
		    "\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_re"
		    SID			    "55:1:8:25:58:10"
		    Ports		    [1, 1]
		    Position		    [595, 154, 640, 186]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
		    "\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imim"
		    SID			    "55:1:8:25:58:11"
		    Ports		    [2, 1]
		    Position		    [290, 172, 340, 223]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imre"
		    SID			    "55:1:8:25:58:12"
		    Ports		    [2, 1]
		    Position		    [290, 267, 340, 318]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reim"
		    SID			    "55:1:8:25:58:13"
		    Ports		    [2, 1]
		    Position		    [290, 337, 340, 388]
		    ZOrder		    -13
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rere"
		    SID			    "55:1:8:25:58:14"
		    Ports		    [2, 1]
		    Position		    [290, 102, 340, 153]
		    ZOrder		    -14
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,672"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    SID			    "55:1:8:25:58:15"
		    Ports		    [2, 1]
		    Position		    [660, 229, 700, 271]
		    ZOrder		    -15
		    LibraryVersion	    "1.42"
		    UserDataPersistent	    on
		    UserData		    "DataTag11"
		    SourceBlock		    "casper_library_misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ab"
		    SID			    "55:1:8:25:58:16"
		    Position		    [745, 243, 775, 257]
		    ZOrder		    -16
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "a_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "b_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_replicate"
		    SrcPort		    1
		    DstBlock		    "a_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_replicate"
		    SrcPort		    1
		    DstBlock		    "b_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    4
		    DstBlock		    "imre"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    3
		    DstBlock		    "imre"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    3
		    DstBlock		    "reim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    4
		    DstBlock		    "reim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "rere"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "imim"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "imre"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reim"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addsub_re"
		    SrcPort		    1
		    DstBlock		    "convert_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addsub_im"
		    SrcPort		    1
		    DstBlock		    "convert_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_re"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_im"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "ab"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    SID			    "55:1:8:25:59"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    ZOrder		    -17
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:1:8:25:60"
		    Position		    [25, 38, 55, 52]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "55:1:8:25:61"
		    Position		    [25, 88, 55, 102]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    SID			    "55:1:8:25:62"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,55,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 55 55 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 55 55 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[34.7"
		    "7 34.77 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[27.77 27.77 "
		    "34.77 34.77 27.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[20.77 20.77 27.77 27.77 20."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:1:8:25:63"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:1:8:25:64"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:1:8:25:65"
		    Position		    [220, 63, 250, 77]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:1:8:25:66"
		    Position		    [510, 138, 540, 152]
		    ZOrder		    -18
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:1:8:25:67"
		    Position		    [415, 238, 445, 252]
		    ZOrder		    -19
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [13, 0; 0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [11, 0; 0, 35]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmac2"
		  SID			  "55:1:8:26"
		  Tag			  "cmac"
		  Ports			  [5, 2]
		  Position		  [175, 174, 270, 296]
		  ZOrder		  -26
		  AncestorBlock		  "casper_library_correlator/cmac"
		  LibraryVersion	  "*"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    115
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmac"
		    Description		    "A complex multiply-accumulate block. Full precision."
		    Initialization	    "bit_growth = ceil(log2(acc_len));\nn_bits_out = (n_bits_a + n_bits_b + 1 + bit_growth);\nbin"
		    "_pt_out=(bin_pt_a + bin_pt_b);\nset_param([gcb,'/cmult*'],'multiplier_implementation',num2str(multiplier_impleme"
		    "ntation));\nset_param([gcb,'/cmult*'],'mult_latency',num2str(mult_latency));\nset_param([gcb,'/cmult*'],'conjuga"
		    "ted','on');\nset_param([gcb,'/cmult*'],'add_latency',num2str(add_latency));\nset_param([gcb,'/cmult*'],'n_bits_a"
		    "b',num2str(n_bits_out));\nset_param([gcb,'/cmult*'],'n_bits_a',num2str(n_bits_a));\nset_param([gcb,'/cmult*'],'n"
		    "_bits_b',num2str(n_bits_b));\nset_param([gcb,'/cmult*'],'bin_pt_a',num2str(bin_pt_a));\nset_param([gcb,'/cmult*'"
		    "],'bin_pt_b',num2str(bin_pt_b));\nset_param([gcb,'/cmult*'],'bin_pt_ab',num2str(bin_pt_out));"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    12
		    Object {
		    $ObjectID		    116
		    Type		    "edit"
		    Name		    "acc_len"
		    Prompt		    "Number of Accumulations"
		    Value		    "128"
		    }
		    Object {
		    $ObjectID		    117
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of bits 'a'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    118
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary point 'a'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    119
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of bits 'b'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    120
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary point 'b'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    121
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantisation"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    122
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    123
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    124
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    }
		    Object {
		    $ObjectID		    125
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    126
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    127
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier Implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "cmac2"
		    Location		    [1834, 254, 2993, 1299]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "67"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    SID			    "55:1:8:26:1"
		    Position		    [65, 143, 95, 157]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    SID			    "55:1:8:26:2"
		    Position		    [65, 203, 95, 217]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:1:8:26:3"
		    Position		    [65, 263, 95, 277]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "55:1:8:26:4"
		    Position		    [30, 43, 60, 57]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:1:8:26:5"
		    Position		    [275, 243, 305, 257]
		    ZOrder		    -5
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    SID			    "55:1:8:26:6"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16"
		    ".33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13."
		    "33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.3"
		    "3 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7."
		    "33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
		    "color('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    SID			    "55:1:8:26:7"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 "
		    "15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33"
		    " 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 "
		    "1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.97"
		    "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
		    "abel('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    SID			    "55:1:8:26:8"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Counter"
		    SourceType		    "Xilinx Counter Block"
		    infoedit		    "Hardware notes: Free running counters are the least expensive in hardware.  A count limited count"
		    "er is implemented by combining a counter with a comparator."
		    cnt_type		    "Count Limited"
		    cnt_to		    "acc_len - 1"
		    operation		    "Up"
		    start_count		    "0"
		    cnt_by_val		    "1"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    load_pin		    off
		    rst			    on
		    en			    off
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,768"
		    block_type		    "counter"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,52,1,1,white,blue,0,53dad701,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38"
		    ".88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38."
		    "88 30.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');di"
		    "sp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:1:8:26:9"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "add_latency + mult_latency - 1"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1896,900,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    SID			    "55:1:8:26:10"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Relational"
		    SourceType		    "Xilinx Arithmetic Relational Operator Block"
		    mode		    "a=b"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,210"
		    block_type		    "relational"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,44,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 2"
		    "8.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 "
		    "28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1"
		    " 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0."
		    "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		    ");port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\"
		    "bfa = b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ')"
		    ";\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    SID			    "55:1:8:26:11"
		    Position		    [410, 155, 430, 175]
		    ZOrder		    -11
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    SID			    "55:1:8:26:12"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    ZOrder		    -12
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:1:8:26:13"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:1:8:26:14"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:1:8:26:15"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:1:8:26:16"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:1:8:26:17"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:1:8:26:18"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:1:8:26:19"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:1:8:26:20"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "2778,242,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:1:8:26:21"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:1:8:26:22"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:1:8:26:23"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:1:8:26:24"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:1:8:26:25"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:1:8:26:26"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    SID			    "55:1:8:26:27"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    ZOrder		    -13
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:1:8:26:28"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:1:8:26:29"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:1:8:26:30"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:1:8:26:31"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:1:8:26:32"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:1:8:26:33"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:1:8:26:34"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:1:8:26:35"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:1:8:26:36"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:1:8:26:37"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:1:8:26:38"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:1:8:26:39"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:1:8:26:40"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:1:8:26:41"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    SID			    "55:1:8:26:42"
		    Ports		    [1, 2]
		    Position		    [190, 154, 230, 196]
		    ZOrder		    -14
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:1:8:26:43"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:1:8:26:44"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:1:8:26:45"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:1:8:26:46"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:1:8:26:47"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:1:8:26:48"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:1:8:26:49"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    SID			    "55:1:8:26:50"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    ZOrder		    -15
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri2"
		    Location		    [499, 45, 865, 739]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:1:8:26:51"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:1:8:26:52"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:1:8:26:53"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:1:8:26:54"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:1:8:26:55"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:1:8:26:56"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:1:8:26:57"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    SID			    "55:1:8:26:58"
		    Ports		    [2, 1]
		    Position		    [130, 143, 170, 207]
		    ZOrder		    -16
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "4_3 * 4_3 ==> 16_6\nTruncate, Wrap\nLatency=0"
		    AncestorBlock	    "casper_library_multipliers/cmult"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag12"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    128
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmult"
		    Description		    "Multiplies two complex numbers using 4 multipliers and 2 adders.\nConjugation is optional."
		    Initialization	    "cmult_init(gcb, ...\n    'n_bits_a',n_bits_a, ...\n    'bin_pt_a',bin_pt_a, ...\n    'n_bits"
		    "_b',n_bits_b, ...\n    'bin_pt_b',bin_pt_b, ...\n    'n_bits_ab',n_bits_ab, ...\n    'bin_pt_ab',bin_pt_ab, ...\n"
		    "    'quantization',quantization, ...\n    'overflow', overflow, ...\n    'in_latency', in_latency, ...\n    'mul"
		    "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'conv_latency', conv_latency, ...\n    '"
		    "conjugated', conjugated, ...\n    'multiplier_implementation', multiplier_implementation, ...\n    'async', asyn"
		    "c, ...\n    'pipelined_enable', pipelined_enable);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    16
		    Object {
		    $ObjectID		    129
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of Bits 'a'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    130
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary Point 'a'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    131
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of Bits 'b'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    132
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary Point 'b'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    133
		    Type		    "edit"
		    Name		    "n_bits_ab"
		    Prompt		    "Number of Bits 'ab'"
		    Value		    "16"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    134
		    Type		    "edit"
		    Name		    "bin_pt_ab"
		    Prompt		    "Binary Point 'ab'"
		    Value		    "6"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    135
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantization"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    136
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    137
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input latency"
		    Value		    "0"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    138
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    139
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    140
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    141
		    Type		    "checkbox"
		    Name		    "conjugated"
		    Prompt		    "Conjugate"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    142
		    Type		    "checkbox"
		    Name		    "async"
		    Prompt		    "asynchronous operation"
		    Value		    "off"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    143
		    Type		    "checkbox"
		    Name		    "pipelined_enable"
		    Prompt		    "enable pipeline"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    144
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    TabName		    "implementation"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "cmult*"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "16"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    SID			    "55:1:8:26:58:1"
		    Position		    [5, 148, 35, 162]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    SID			    "55:1:8:26:58:2"
		    Position		    [5, 333, 35, 347]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_expand"
		    SID			    "55:1:8:26:58:3"
		    Ports		    [1, 4]
		    Position		    [180, 106, 230, 199]
		    ZOrder		    -3
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag13"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    145
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    146
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    147
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    148
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    149
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    150
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    151
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    152
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    153
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    154
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:1:8:26:58:3:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:1:8:26:58:3:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:1:8:26:58:3:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:1:8:26:58:3:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:1:8:26:58:3:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:1:8:26:58:3:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:1:8:26:58:3:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:1:8:26:58:3:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:1:8:26:58:3:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:1:8:26:58:3:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:1:8:26:58:3:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:1:8:26:58:3:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:1:8:26:58:3:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_replicate"
		    SID			    "55:1:8:26:58:4"
		    Ports		    [1, 1]
		    Position		    [90, 143, 125, 167]
		    ZOrder		    -4
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag14"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    155
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    156
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    157
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    158
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    159
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:1:8:26:58:4:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:1:8:26:58:4:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag15"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    160
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    161
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:1:8:26:58:4:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:1:8:26:58:4:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:1:8:26:58:4:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:1:8:26:58:4:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:1:8:26:58:4:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:1:8:26:58:4:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:1:8:26:58:4:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_im"
		    SID			    "55:1:8:26:58:5"
		    Ports		    [2, 1]
		    Position		    [445, 259, 495, 401]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Subtraction"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_re"
		    SID			    "55:1:8:26:58:6"
		    Ports		    [2, 1]
		    Position		    [445, 94, 495, 236]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_expand"
		    SID			    "55:1:8:26:58:7"
		    Ports		    [1, 4]
		    Position		    [180, 291, 230, 384]
		    ZOrder		    -7
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag16"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    162
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    163
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    164
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    165
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    166
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    167
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    168
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    169
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    170
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    171
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:1:8:26:58:7:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:1:8:26:58:7:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:1:8:26:58:7:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:1:8:26:58:7:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:1:8:26:58:7:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:1:8:26:58:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:1:8:26:58:7:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:1:8:26:58:7:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:1:8:26:58:7:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:1:8:26:58:7:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:1:8:26:58:7:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:1:8:26:58:7:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:1:8:26:58:7:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_replicate"
		    SID			    "55:1:8:26:58:8"
		    Ports		    [1, 1]
		    Position		    [90, 328, 125, 352]
		    ZOrder		    -8
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag17"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    172
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    173
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    174
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    175
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    176
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:1:8:26:58:8:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:1:8:26:58:8:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag18"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    177
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    178
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:1:8:26:58:8:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:1:8:26:58:8:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:1:8:26:58:8:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:1:8:26:58:8:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:1:8:26:58:8:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:1:8:26:58:8:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:1:8:26:58:8:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_im"
		    SID			    "55:1:8:26:58:9"
		    Ports		    [1, 1]
		    Position		    [595, 319, 640, 351]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
		    "\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_re"
		    SID			    "55:1:8:26:58:10"
		    Ports		    [1, 1]
		    Position		    [595, 154, 640, 186]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
		    "\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imim"
		    SID			    "55:1:8:26:58:11"
		    Ports		    [2, 1]
		    Position		    [290, 172, 340, 223]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imre"
		    SID			    "55:1:8:26:58:12"
		    Ports		    [2, 1]
		    Position		    [290, 267, 340, 318]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reim"
		    SID			    "55:1:8:26:58:13"
		    Ports		    [2, 1]
		    Position		    [290, 337, 340, 388]
		    ZOrder		    -13
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rere"
		    SID			    "55:1:8:26:58:14"
		    Ports		    [2, 1]
		    Position		    [290, 102, 340, 153]
		    ZOrder		    -14
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,672"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    SID			    "55:1:8:26:58:15"
		    Ports		    [2, 1]
		    Position		    [660, 229, 700, 271]
		    ZOrder		    -15
		    LibraryVersion	    "1.42"
		    UserDataPersistent	    on
		    UserData		    "DataTag19"
		    SourceBlock		    "casper_library_misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ab"
		    SID			    "55:1:8:26:58:16"
		    Position		    [745, 243, 775, 257]
		    ZOrder		    -16
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "a_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "b_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_replicate"
		    SrcPort		    1
		    DstBlock		    "a_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_replicate"
		    SrcPort		    1
		    DstBlock		    "b_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    4
		    DstBlock		    "imre"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    3
		    DstBlock		    "imre"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    3
		    DstBlock		    "reim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    4
		    DstBlock		    "reim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "rere"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "imim"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "imre"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reim"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addsub_re"
		    SrcPort		    1
		    DstBlock		    "convert_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addsub_im"
		    SrcPort		    1
		    DstBlock		    "convert_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_re"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_im"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "ab"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    SID			    "55:1:8:26:59"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    ZOrder		    -17
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:1:8:26:60"
		    Position		    [25, 38, 55, 52]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "55:1:8:26:61"
		    Position		    [25, 88, 55, 102]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    SID			    "55:1:8:26:62"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,55,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 55 55 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 55 55 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[34.7"
		    "7 34.77 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[27.77 27.77 "
		    "34.77 34.77 27.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[20.77 20.77 27.77 27.77 20."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:1:8:26:63"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:1:8:26:64"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:1:8:26:65"
		    Position		    [220, 63, 250, 77]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:1:8:26:66"
		    Position		    [510, 138, 540, 152]
		    ZOrder		    -18
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:1:8:26:67"
		    Position		    [415, 238, 445, 252]
		    ZOrder		    -19
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [11, 0; 0, 35]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [13, 0; 0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmac3"
		  SID			  "55:1:8:27"
		  Tag			  "cmac"
		  Ports			  [5, 2]
		  Position		  [175, 314, 270, 436]
		  ZOrder		  -27
		  AncestorBlock		  "casper_library_correlator/cmac"
		  LibraryVersion	  "*"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    179
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmac"
		    Description		    "A complex multiply-accumulate block. Full precision."
		    Initialization	    "bit_growth = ceil(log2(acc_len));\nn_bits_out = (n_bits_a + n_bits_b + 1 + bit_growth);\nbin"
		    "_pt_out=(bin_pt_a + bin_pt_b);\nset_param([gcb,'/cmult*'],'multiplier_implementation',num2str(multiplier_impleme"
		    "ntation));\nset_param([gcb,'/cmult*'],'mult_latency',num2str(mult_latency));\nset_param([gcb,'/cmult*'],'conjuga"
		    "ted','on');\nset_param([gcb,'/cmult*'],'add_latency',num2str(add_latency));\nset_param([gcb,'/cmult*'],'n_bits_a"
		    "b',num2str(n_bits_out));\nset_param([gcb,'/cmult*'],'n_bits_a',num2str(n_bits_a));\nset_param([gcb,'/cmult*'],'n"
		    "_bits_b',num2str(n_bits_b));\nset_param([gcb,'/cmult*'],'bin_pt_a',num2str(bin_pt_a));\nset_param([gcb,'/cmult*'"
		    "],'bin_pt_b',num2str(bin_pt_b));\nset_param([gcb,'/cmult*'],'bin_pt_ab',num2str(bin_pt_out));"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    12
		    Object {
		    $ObjectID		    180
		    Type		    "edit"
		    Name		    "acc_len"
		    Prompt		    "Number of Accumulations"
		    Value		    "128"
		    }
		    Object {
		    $ObjectID		    181
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of bits 'a'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    182
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary point 'a'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    183
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of bits 'b'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    184
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary point 'b'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    185
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantisation"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    186
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    187
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    188
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    }
		    Object {
		    $ObjectID		    189
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    190
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    191
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier Implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "cmac3"
		    Location		    [1834, 254, 2993, 1299]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "67"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    SID			    "55:1:8:27:1"
		    Position		    [65, 143, 95, 157]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    SID			    "55:1:8:27:2"
		    Position		    [65, 203, 95, 217]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:1:8:27:3"
		    Position		    [65, 263, 95, 277]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "55:1:8:27:4"
		    Position		    [30, 43, 60, 57]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:1:8:27:5"
		    Position		    [275, 243, 305, 257]
		    ZOrder		    -5
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    SID			    "55:1:8:27:6"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16"
		    ".33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13."
		    "33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.3"
		    "3 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7."
		    "33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
		    "color('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    SID			    "55:1:8:27:7"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 "
		    "15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33"
		    " 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 "
		    "1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.97"
		    "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
		    "abel('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    SID			    "55:1:8:27:8"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Counter"
		    SourceType		    "Xilinx Counter Block"
		    infoedit		    "Hardware notes: Free running counters are the least expensive in hardware.  A count limited count"
		    "er is implemented by combining a counter with a comparator."
		    cnt_type		    "Count Limited"
		    cnt_to		    "acc_len - 1"
		    operation		    "Up"
		    start_count		    "0"
		    cnt_by_val		    "1"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    load_pin		    off
		    rst			    on
		    en			    off
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,768"
		    block_type		    "counter"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,52,1,1,white,blue,0,53dad701,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38"
		    ".88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38."
		    "88 30.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');di"
		    "sp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:1:8:27:9"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "add_latency + mult_latency - 1"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1896,900,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    SID			    "55:1:8:27:10"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Relational"
		    SourceType		    "Xilinx Arithmetic Relational Operator Block"
		    mode		    "a=b"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,210"
		    block_type		    "relational"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,44,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 2"
		    "8.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 "
		    "28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1"
		    " 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0."
		    "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		    ");port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\"
		    "bfa = b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ')"
		    ";\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    SID			    "55:1:8:27:11"
		    Position		    [410, 155, 430, 175]
		    ZOrder		    -11
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    SID			    "55:1:8:27:12"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    ZOrder		    -12
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:1:8:27:13"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:1:8:27:14"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:1:8:27:15"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:1:8:27:16"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:1:8:27:17"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:1:8:27:18"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:1:8:27:19"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:1:8:27:20"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "2778,242,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:1:8:27:21"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:1:8:27:22"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:1:8:27:23"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:1:8:27:24"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:1:8:27:25"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:1:8:27:26"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    SID			    "55:1:8:27:27"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    ZOrder		    -13
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:1:8:27:28"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:1:8:27:29"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:1:8:27:30"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:1:8:27:31"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:1:8:27:32"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:1:8:27:33"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:1:8:27:34"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:1:8:27:35"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:1:8:27:36"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:1:8:27:37"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:1:8:27:38"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:1:8:27:39"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:1:8:27:40"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:1:8:27:41"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    SID			    "55:1:8:27:42"
		    Ports		    [1, 2]
		    Position		    [190, 154, 230, 196]
		    ZOrder		    -14
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:1:8:27:43"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:1:8:27:44"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:1:8:27:45"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:1:8:27:46"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:1:8:27:47"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:1:8:27:48"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:1:8:27:49"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    SID			    "55:1:8:27:50"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    ZOrder		    -15
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri2"
		    Location		    [499, 45, 865, 739]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:1:8:27:51"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:1:8:27:52"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:1:8:27:53"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:1:8:27:54"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:1:8:27:55"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:1:8:27:56"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:1:8:27:57"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    SID			    "55:1:8:27:58"
		    Ports		    [2, 1]
		    Position		    [130, 143, 170, 207]
		    ZOrder		    -16
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "4_3 * 4_3 ==> 16_6\nTruncate, Wrap\nLatency=0"
		    AncestorBlock	    "casper_library_multipliers/cmult"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag20"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    192
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmult"
		    Description		    "Multiplies two complex numbers using 4 multipliers and 2 adders.\nConjugation is optional."
		    Initialization	    "cmult_init(gcb, ...\n    'n_bits_a',n_bits_a, ...\n    'bin_pt_a',bin_pt_a, ...\n    'n_bits"
		    "_b',n_bits_b, ...\n    'bin_pt_b',bin_pt_b, ...\n    'n_bits_ab',n_bits_ab, ...\n    'bin_pt_ab',bin_pt_ab, ...\n"
		    "    'quantization',quantization, ...\n    'overflow', overflow, ...\n    'in_latency', in_latency, ...\n    'mul"
		    "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'conv_latency', conv_latency, ...\n    '"
		    "conjugated', conjugated, ...\n    'multiplier_implementation', multiplier_implementation, ...\n    'async', asyn"
		    "c, ...\n    'pipelined_enable', pipelined_enable);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    16
		    Object {
		    $ObjectID		    193
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of Bits 'a'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    194
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary Point 'a'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    195
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of Bits 'b'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    196
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary Point 'b'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    197
		    Type		    "edit"
		    Name		    "n_bits_ab"
		    Prompt		    "Number of Bits 'ab'"
		    Value		    "16"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    198
		    Type		    "edit"
		    Name		    "bin_pt_ab"
		    Prompt		    "Binary Point 'ab'"
		    Value		    "6"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    199
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantization"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    200
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    201
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input latency"
		    Value		    "0"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    202
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    203
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    204
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    205
		    Type		    "checkbox"
		    Name		    "conjugated"
		    Prompt		    "Conjugate"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    206
		    Type		    "checkbox"
		    Name		    "async"
		    Prompt		    "asynchronous operation"
		    Value		    "off"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    207
		    Type		    "checkbox"
		    Name		    "pipelined_enable"
		    Prompt		    "enable pipeline"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    208
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    TabName		    "implementation"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "cmult*"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "16"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    SID			    "55:1:8:27:58:1"
		    Position		    [5, 148, 35, 162]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    SID			    "55:1:8:27:58:2"
		    Position		    [5, 333, 35, 347]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_expand"
		    SID			    "55:1:8:27:58:3"
		    Ports		    [1, 4]
		    Position		    [180, 106, 230, 199]
		    ZOrder		    -3
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag21"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    209
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    210
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    211
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    212
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    213
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    214
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    215
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    216
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    217
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    218
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:1:8:27:58:3:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:1:8:27:58:3:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:1:8:27:58:3:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:1:8:27:58:3:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:1:8:27:58:3:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:1:8:27:58:3:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:1:8:27:58:3:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:1:8:27:58:3:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:1:8:27:58:3:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:1:8:27:58:3:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:1:8:27:58:3:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:1:8:27:58:3:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:1:8:27:58:3:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_replicate"
		    SID			    "55:1:8:27:58:4"
		    Ports		    [1, 1]
		    Position		    [90, 143, 125, 167]
		    ZOrder		    -4
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag22"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    219
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    220
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    221
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    222
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    223
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:1:8:27:58:4:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:1:8:27:58:4:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag23"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    224
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    225
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:1:8:27:58:4:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:1:8:27:58:4:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:1:8:27:58:4:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:1:8:27:58:4:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:1:8:27:58:4:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:1:8:27:58:4:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:1:8:27:58:4:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_im"
		    SID			    "55:1:8:27:58:5"
		    Ports		    [2, 1]
		    Position		    [445, 259, 495, 401]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Subtraction"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_re"
		    SID			    "55:1:8:27:58:6"
		    Ports		    [2, 1]
		    Position		    [445, 94, 495, 236]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_expand"
		    SID			    "55:1:8:27:58:7"
		    Ports		    [1, 4]
		    Position		    [180, 291, 230, 384]
		    ZOrder		    -7
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag24"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    226
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    227
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    228
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    229
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    230
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    231
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    232
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    233
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    234
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    235
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:1:8:27:58:7:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:1:8:27:58:7:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:1:8:27:58:7:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:1:8:27:58:7:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:1:8:27:58:7:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:1:8:27:58:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:1:8:27:58:7:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:1:8:27:58:7:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:1:8:27:58:7:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:1:8:27:58:7:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:1:8:27:58:7:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:1:8:27:58:7:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:1:8:27:58:7:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_replicate"
		    SID			    "55:1:8:27:58:8"
		    Ports		    [1, 1]
		    Position		    [90, 328, 125, 352]
		    ZOrder		    -8
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag25"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    236
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    237
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    238
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    239
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    240
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:1:8:27:58:8:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:1:8:27:58:8:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag26"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    241
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    242
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:1:8:27:58:8:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:1:8:27:58:8:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:1:8:27:58:8:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:1:8:27:58:8:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:1:8:27:58:8:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:1:8:27:58:8:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:1:8:27:58:8:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_im"
		    SID			    "55:1:8:27:58:9"
		    Ports		    [1, 1]
		    Position		    [595, 319, 640, 351]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
		    "\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_re"
		    SID			    "55:1:8:27:58:10"
		    Ports		    [1, 1]
		    Position		    [595, 154, 640, 186]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
		    "\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imim"
		    SID			    "55:1:8:27:58:11"
		    Ports		    [2, 1]
		    Position		    [290, 172, 340, 223]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imre"
		    SID			    "55:1:8:27:58:12"
		    Ports		    [2, 1]
		    Position		    [290, 267, 340, 318]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reim"
		    SID			    "55:1:8:27:58:13"
		    Ports		    [2, 1]
		    Position		    [290, 337, 340, 388]
		    ZOrder		    -13
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rere"
		    SID			    "55:1:8:27:58:14"
		    Ports		    [2, 1]
		    Position		    [290, 102, 340, 153]
		    ZOrder		    -14
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,672"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    SID			    "55:1:8:27:58:15"
		    Ports		    [2, 1]
		    Position		    [660, 229, 700, 271]
		    ZOrder		    -15
		    LibraryVersion	    "1.42"
		    UserDataPersistent	    on
		    UserData		    "DataTag27"
		    SourceBlock		    "casper_library_misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ab"
		    SID			    "55:1:8:27:58:16"
		    Position		    [745, 243, 775, 257]
		    ZOrder		    -16
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "a_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "b_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_replicate"
		    SrcPort		    1
		    DstBlock		    "a_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_replicate"
		    SrcPort		    1
		    DstBlock		    "b_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    4
		    DstBlock		    "imre"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    3
		    DstBlock		    "imre"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    3
		    DstBlock		    "reim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    4
		    DstBlock		    "reim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "rere"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "imim"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "imre"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reim"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addsub_re"
		    SrcPort		    1
		    DstBlock		    "convert_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addsub_im"
		    SrcPort		    1
		    DstBlock		    "convert_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_re"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_im"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "ab"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    SID			    "55:1:8:27:59"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    ZOrder		    -17
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:1:8:27:60"
		    Position		    [25, 38, 55, 52]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "55:1:8:27:61"
		    Position		    [25, 88, 55, 102]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    SID			    "55:1:8:27:62"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,55,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 55 55 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 55 55 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[34.7"
		    "7 34.77 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[27.77 27.77 "
		    "34.77 34.77 27.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[20.77 20.77 27.77 27.77 20."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:1:8:27:63"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:1:8:27:64"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:1:8:27:65"
		    Position		    [220, 63, 250, 77]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:1:8:27:66"
		    Position		    [510, 138, 540, 152]
		    ZOrder		    -18
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:1:8:27:67"
		    Position		    [415, 238, 445, 252]
		    ZOrder		    -19
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [13, 0; 0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [11, 0; 0, 35]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmac4"
		  SID			  "55:1:8:28"
		  Tag			  "cmac"
		  Ports			  [5, 2]
		  Position		  [175, 454, 270, 576]
		  ZOrder		  -28
		  AncestorBlock		  "casper_library_correlator/cmac"
		  LibraryVersion	  "*"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    243
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmac"
		    Description		    "A complex multiply-accumulate block. Full precision."
		    Initialization	    "bit_growth = ceil(log2(acc_len));\nn_bits_out = (n_bits_a + n_bits_b + 1 + bit_growth);\nbin"
		    "_pt_out=(bin_pt_a + bin_pt_b);\nset_param([gcb,'/cmult*'],'multiplier_implementation',num2str(multiplier_impleme"
		    "ntation));\nset_param([gcb,'/cmult*'],'mult_latency',num2str(mult_latency));\nset_param([gcb,'/cmult*'],'conjuga"
		    "ted','on');\nset_param([gcb,'/cmult*'],'add_latency',num2str(add_latency));\nset_param([gcb,'/cmult*'],'n_bits_a"
		    "b',num2str(n_bits_out));\nset_param([gcb,'/cmult*'],'n_bits_a',num2str(n_bits_a));\nset_param([gcb,'/cmult*'],'n"
		    "_bits_b',num2str(n_bits_b));\nset_param([gcb,'/cmult*'],'bin_pt_a',num2str(bin_pt_a));\nset_param([gcb,'/cmult*'"
		    "],'bin_pt_b',num2str(bin_pt_b));\nset_param([gcb,'/cmult*'],'bin_pt_ab',num2str(bin_pt_out));"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    12
		    Object {
		    $ObjectID		    244
		    Type		    "edit"
		    Name		    "acc_len"
		    Prompt		    "Number of Accumulations"
		    Value		    "128"
		    }
		    Object {
		    $ObjectID		    245
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of bits 'a'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    246
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary point 'a'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    247
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of bits 'b'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    248
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary point 'b'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    249
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantisation"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    250
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    251
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    252
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    }
		    Object {
		    $ObjectID		    253
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    254
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    255
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier Implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "cmac4"
		    Location		    [1834, 254, 2993, 1299]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "67"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    SID			    "55:1:8:28:1"
		    Position		    [65, 143, 95, 157]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    SID			    "55:1:8:28:2"
		    Position		    [65, 203, 95, 217]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:1:8:28:3"
		    Position		    [65, 263, 95, 277]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "55:1:8:28:4"
		    Position		    [30, 43, 60, 57]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:1:8:28:5"
		    Position		    [275, 243, 305, 257]
		    ZOrder		    -5
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    SID			    "55:1:8:28:6"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16"
		    ".33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13."
		    "33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.3"
		    "3 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7."
		    "33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
		    "color('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    SID			    "55:1:8:28:7"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 "
		    "15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33"
		    " 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 "
		    "1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.97"
		    "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
		    "abel('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    SID			    "55:1:8:28:8"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Counter"
		    SourceType		    "Xilinx Counter Block"
		    infoedit		    "Hardware notes: Free running counters are the least expensive in hardware.  A count limited count"
		    "er is implemented by combining a counter with a comparator."
		    cnt_type		    "Count Limited"
		    cnt_to		    "acc_len - 1"
		    operation		    "Up"
		    start_count		    "0"
		    cnt_by_val		    "1"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    load_pin		    off
		    rst			    on
		    en			    off
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,768"
		    block_type		    "counter"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,52,1,1,white,blue,0,53dad701,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38"
		    ".88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38."
		    "88 30.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');di"
		    "sp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:1:8:28:9"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "add_latency + mult_latency - 1"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1896,900,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    SID			    "55:1:8:28:10"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Relational"
		    SourceType		    "Xilinx Arithmetic Relational Operator Block"
		    mode		    "a=b"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,210"
		    block_type		    "relational"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,44,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 2"
		    "8.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 "
		    "28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1"
		    " 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0."
		    "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		    ");port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\"
		    "bfa = b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ')"
		    ";\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    SID			    "55:1:8:28:11"
		    Position		    [410, 155, 430, 175]
		    ZOrder		    -11
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    SID			    "55:1:8:28:12"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    ZOrder		    -12
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:1:8:28:13"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:1:8:28:14"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:1:8:28:15"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:1:8:28:16"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:1:8:28:17"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:1:8:28:18"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:1:8:28:19"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:1:8:28:20"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "2778,242,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:1:8:28:21"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:1:8:28:22"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:1:8:28:23"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:1:8:28:24"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:1:8:28:25"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:1:8:28:26"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    SID			    "55:1:8:28:27"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    ZOrder		    -13
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:1:8:28:28"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:1:8:28:29"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:1:8:28:30"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:1:8:28:31"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:1:8:28:32"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:1:8:28:33"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:1:8:28:34"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:1:8:28:35"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:1:8:28:36"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:1:8:28:37"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:1:8:28:38"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:1:8:28:39"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:1:8:28:40"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:1:8:28:41"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    SID			    "55:1:8:28:42"
		    Ports		    [1, 2]
		    Position		    [190, 154, 230, 196]
		    ZOrder		    -14
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:1:8:28:43"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:1:8:28:44"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:1:8:28:45"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:1:8:28:46"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:1:8:28:47"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:1:8:28:48"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:1:8:28:49"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    SID			    "55:1:8:28:50"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    ZOrder		    -15
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri2"
		    Location		    [499, 45, 865, 739]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:1:8:28:51"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:1:8:28:52"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:1:8:28:53"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:1:8:28:54"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:1:8:28:55"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:1:8:28:56"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:1:8:28:57"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    SID			    "55:1:8:28:58"
		    Ports		    [2, 1]
		    Position		    [130, 143, 170, 207]
		    ZOrder		    -16
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "4_3 * 4_3 ==> 16_6\nTruncate, Wrap\nLatency=0"
		    AncestorBlock	    "casper_library_multipliers/cmult"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag28"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    256
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmult"
		    Description		    "Multiplies two complex numbers using 4 multipliers and 2 adders.\nConjugation is optional."
		    Initialization	    "cmult_init(gcb, ...\n    'n_bits_a',n_bits_a, ...\n    'bin_pt_a',bin_pt_a, ...\n    'n_bits"
		    "_b',n_bits_b, ...\n    'bin_pt_b',bin_pt_b, ...\n    'n_bits_ab',n_bits_ab, ...\n    'bin_pt_ab',bin_pt_ab, ...\n"
		    "    'quantization',quantization, ...\n    'overflow', overflow, ...\n    'in_latency', in_latency, ...\n    'mul"
		    "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'conv_latency', conv_latency, ...\n    '"
		    "conjugated', conjugated, ...\n    'multiplier_implementation', multiplier_implementation, ...\n    'async', asyn"
		    "c, ...\n    'pipelined_enable', pipelined_enable);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    16
		    Object {
		    $ObjectID		    257
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of Bits 'a'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    258
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary Point 'a'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    259
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of Bits 'b'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    260
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary Point 'b'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    261
		    Type		    "edit"
		    Name		    "n_bits_ab"
		    Prompt		    "Number of Bits 'ab'"
		    Value		    "16"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    262
		    Type		    "edit"
		    Name		    "bin_pt_ab"
		    Prompt		    "Binary Point 'ab'"
		    Value		    "6"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    263
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantization"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    264
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    265
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input latency"
		    Value		    "0"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    266
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    267
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    268
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    269
		    Type		    "checkbox"
		    Name		    "conjugated"
		    Prompt		    "Conjugate"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    270
		    Type		    "checkbox"
		    Name		    "async"
		    Prompt		    "asynchronous operation"
		    Value		    "off"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    271
		    Type		    "checkbox"
		    Name		    "pipelined_enable"
		    Prompt		    "enable pipeline"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    272
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    TabName		    "implementation"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "cmult*"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "16"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    SID			    "55:1:8:28:58:1"
		    Position		    [5, 148, 35, 162]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    SID			    "55:1:8:28:58:2"
		    Position		    [5, 333, 35, 347]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_expand"
		    SID			    "55:1:8:28:58:3"
		    Ports		    [1, 4]
		    Position		    [180, 106, 230, 199]
		    ZOrder		    -3
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag29"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    273
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    274
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    275
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    276
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    277
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    278
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    279
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    280
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    281
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    282
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:1:8:28:58:3:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:1:8:28:58:3:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:1:8:28:58:3:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:1:8:28:58:3:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:1:8:28:58:3:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:1:8:28:58:3:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:1:8:28:58:3:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:1:8:28:58:3:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:1:8:28:58:3:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:1:8:28:58:3:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:1:8:28:58:3:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:1:8:28:58:3:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:1:8:28:58:3:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_replicate"
		    SID			    "55:1:8:28:58:4"
		    Ports		    [1, 1]
		    Position		    [90, 143, 125, 167]
		    ZOrder		    -4
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag30"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    283
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    284
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    285
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    286
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    287
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:1:8:28:58:4:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:1:8:28:58:4:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag31"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    288
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    289
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:1:8:28:58:4:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:1:8:28:58:4:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:1:8:28:58:4:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:1:8:28:58:4:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:1:8:28:58:4:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:1:8:28:58:4:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:1:8:28:58:4:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_im"
		    SID			    "55:1:8:28:58:5"
		    Ports		    [2, 1]
		    Position		    [445, 259, 495, 401]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Subtraction"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_re"
		    SID			    "55:1:8:28:58:6"
		    Ports		    [2, 1]
		    Position		    [445, 94, 495, 236]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_expand"
		    SID			    "55:1:8:28:58:7"
		    Ports		    [1, 4]
		    Position		    [180, 291, 230, 384]
		    ZOrder		    -7
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag32"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    290
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    291
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    292
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    293
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    294
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    295
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    296
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    297
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    298
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    299
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:1:8:28:58:7:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:1:8:28:58:7:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:1:8:28:58:7:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:1:8:28:58:7:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:1:8:28:58:7:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:1:8:28:58:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:1:8:28:58:7:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:1:8:28:58:7:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:1:8:28:58:7:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:1:8:28:58:7:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:1:8:28:58:7:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:1:8:28:58:7:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:1:8:28:58:7:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_replicate"
		    SID			    "55:1:8:28:58:8"
		    Ports		    [1, 1]
		    Position		    [90, 328, 125, 352]
		    ZOrder		    -8
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag33"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    300
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    301
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    302
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    303
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    304
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:1:8:28:58:8:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:1:8:28:58:8:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag34"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    305
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    306
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:1:8:28:58:8:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:1:8:28:58:8:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:1:8:28:58:8:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:1:8:28:58:8:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:1:8:28:58:8:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:1:8:28:58:8:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:1:8:28:58:8:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_im"
		    SID			    "55:1:8:28:58:9"
		    Ports		    [1, 1]
		    Position		    [595, 319, 640, 351]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
		    "\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_re"
		    SID			    "55:1:8:28:58:10"
		    Ports		    [1, 1]
		    Position		    [595, 154, 640, 186]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
		    "\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imim"
		    SID			    "55:1:8:28:58:11"
		    Ports		    [2, 1]
		    Position		    [290, 172, 340, 223]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imre"
		    SID			    "55:1:8:28:58:12"
		    Ports		    [2, 1]
		    Position		    [290, 267, 340, 318]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reim"
		    SID			    "55:1:8:28:58:13"
		    Ports		    [2, 1]
		    Position		    [290, 337, 340, 388]
		    ZOrder		    -13
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rere"
		    SID			    "55:1:8:28:58:14"
		    Ports		    [2, 1]
		    Position		    [290, 102, 340, 153]
		    ZOrder		    -14
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,672"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    SID			    "55:1:8:28:58:15"
		    Ports		    [2, 1]
		    Position		    [660, 229, 700, 271]
		    ZOrder		    -15
		    LibraryVersion	    "1.42"
		    UserDataPersistent	    on
		    UserData		    "DataTag35"
		    SourceBlock		    "casper_library_misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ab"
		    SID			    "55:1:8:28:58:16"
		    Position		    [745, 243, 775, 257]
		    ZOrder		    -16
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "a_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "b_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_replicate"
		    SrcPort		    1
		    DstBlock		    "a_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_replicate"
		    SrcPort		    1
		    DstBlock		    "b_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    4
		    DstBlock		    "imre"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    3
		    DstBlock		    "imre"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    3
		    DstBlock		    "reim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    4
		    DstBlock		    "reim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "rere"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "imim"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "imre"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reim"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addsub_re"
		    SrcPort		    1
		    DstBlock		    "convert_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addsub_im"
		    SrcPort		    1
		    DstBlock		    "convert_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_re"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_im"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "ab"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    SID			    "55:1:8:28:59"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    ZOrder		    -17
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:1:8:28:60"
		    Position		    [25, 38, 55, 52]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "55:1:8:28:61"
		    Position		    [25, 88, 55, 102]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    SID			    "55:1:8:28:62"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,55,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 55 55 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 55 55 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[34.7"
		    "7 34.77 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[27.77 27.77 "
		    "34.77 34.77 27.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[20.77 20.77 27.77 27.77 20."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:1:8:28:63"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:1:8:28:64"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:1:8:28:65"
		    Position		    [220, 63, 250, 77]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:1:8:28:66"
		    Position		    [510, 138, 540, 152]
		    ZOrder		    -18
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:1:8:28:67"
		    Position		    [415, 238, 445, 252]
		    ZOrder		    -19
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [11, 0; 0, 35]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [13, 0; 0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "acc_out"
		  SID			  "55:1:8:29"
		  Position		  [440, 298, 470, 312]
		  ZOrder		  -29
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid_out"
		  SID			  "55:1:8:30"
		  Position		  [285, 538, 315, 552]
		  ZOrder		  -30
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "cmac1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [12, 0; 0, -5]
		  DstBlock		  "cmac1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [12, 0; 0, -10]
		  DstBlock		  "cmac1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "cmac2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice4"
		  SrcPort		  1
		  Points		  [3, 0; 0, -5]
		  DstBlock		  "cmac2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice5"
		  SrcPort		  1
		  Points		  [3, 0; 0, -10]
		  DstBlock		  "cmac2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "acc_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "cmac1"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "cmac1"
		  SrcPort		  2
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "cmac2"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice6"
		  SrcPort		  1
		  DstBlock		  "cmac3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice7"
		  SrcPort		  1
		  Points		  [3, 0; 0, -5]
		  DstBlock		  "cmac3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice8"
		  SrcPort		  1
		  Points		  [3, 0; 0, -10]
		  DstBlock		  "cmac3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "cmac3"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice9"
		  SrcPort		  1
		  DstBlock		  "cmac4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice10"
		  SrcPort		  1
		  Points		  [3, 0; 0, -5]
		  DstBlock		  "cmac4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice11"
		  SrcPort		  1
		  Points		  [3, 0; 0, -10]
		  DstBlock		  "cmac4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "valid_in"
		  SrcPort		  1
		  Points		  [17, 0; 0, -25]
		  DstBlock		  "cmac4"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [5, 0; 0, -20; 10, 0]
		  Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140; 6, 0]
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "cmac1"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "cmac2"
		    DstPort		    4
		    }
		    }
		    Branch {
		    DstBlock		    "cmac3"
		    DstPort		    4
		    }
		  }
		  Branch {
		    DstBlock		    "cmac4"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "cmac2"
		  SrcPort		  2
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac3"
		  SrcPort		  2
		  DstBlock		  "Terminator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac4"
		  SrcPort		  2
		  DstBlock		  "valid_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac1"
		  SrcPort		  1
		  Points		  [73, 0; 0, 215]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac2"
		  SrcPort		  1
		  Points		  [58, 0; 0, 90]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "cmac3"
		  SrcPort		  1
		  Points		  [31, 0; 0, -35]
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "cmac4"
		  SrcPort		  1
		  Points		  [66, 0; 0, -160]
		  DstBlock		  "Concat"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "a1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "a2"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "acc_in"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      SID		      "55:1:9"
	      Ports		      [1, 1]
	      Position		      [105, 179, 145, 221]
	      ZOrder		      -9
	      LibraryVersion	      "1.35"
	      LinkData {
		BlockName		"Constant2"
		DialogParameters {
		  sg_icon_stat		  "45,26,0,1,white,blue,0,72d02c6f,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 26 26 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		  ");port_label('output',1,'135');\nfprintf('','COMMENT: end icon text');"
		}
	      }
	      SourceBlock	      "casper_library_delays/sync_delay"
	      SourceType	      "sync_delay"
	      DelayLen		      "135"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_del_out"
	      SID		      "55:1:10"
	      Position		      [370, 38, 400, 52]
	      ZOrder		      -10
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_ndel_out"
	      SID		      "55:1:11"
	      Position		      [250, 313, 280, 327]
	      ZOrder		      -11
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_end_out"
	      SID		      "55:1:12"
	      Position		      [470, 328, 500, 342]
	      ZOrder		      -12
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "acc_out"
	      SID		      "55:1:13"
	      Position		      [500, 113, 530, 127]
	      ZOrder		      -13
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_out"
	      SID		      "55:1:14"
	      Position		      [500, 148, 530, 162]
	      ZOrder		      -14
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rst_out"
	      SID		      "55:1:15"
	      Position		      [85, 108, 115, 122]
	      ZOrder		      -15
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      SID		      "55:1:16"
	      Position		      [195, 193, 225, 207]
	      ZOrder		      -16
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "a_end_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_loop"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_ndel"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -150]
		DstBlock		"dual_pol_cmac"
		DstPort			2
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"a_ndel_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "valid_in"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "dual_pol_cmac"
	      SrcPort		      2
	      DstBlock		      "valid_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "acc_in"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "dual_pol_cmac"
	      SrcPort		      1
	      DstBlock		      "acc_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_del"
	      SrcPort		      1
	      Points		      [70, 0]
	      Branch {
		Points			[0, 60]
		DstBlock		"dual_pol_cmac"
		DstPort			1
	      }
	      Branch {
		DstBlock		"a_del_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -35]
		Branch {
		  Points		  [0, -24; 324, 0; 0, 59]
		  DstBlock		  "dual_pol_cmac"
		  DstPort		  4
		}
		Branch {
		  DstBlock		  "rst_out"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"sync_delay"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "baseline_tap1"
	  SID			  "55:2"
	  Ports			  [7, 7]
	  Position		  [275, 52, 370, 168]
	  ZOrder		  2
	  BackgroundColor	  "gray"
	  AttributesFormatString  "ant_sep=1, mult=1, bram=1"
	  AncestorBlock		  "casper_library_correlator/baseline_tap"
	  LibraryVersion	  "1.22"
	  UserDataPersistent	  on
	  UserData		  "DataTag36"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    307
	    $ClassName		    "Simulink.Mask"
	    Type		    "baseline_tap"
	    Initialization	    "fix_pnt_pos = (n_bits-1)*2;\nbit_growth = ceil(log2(acc_len));\nant_bits = ceil(log2(n_ants))"
	    ";\nn_bits_out = (2*n_bits + 1 + bit_growth);\n\nparams = get_mask_params(gcb);\nbaseline_tap_init(gcb, params{:})"
	    ";"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      9
	      Object {
		$ObjectID		308
		Type			"edit"
		Name			"n_ants"
		Prompt			"Number of antennas"
		Value			"4"
	      }
	      Object {
		$ObjectID		309
		Type			"edit"
		Name			"ant_sep"
		Prompt			"Antenna Seperation"
		Value			"1"
	      }
	      Object {
		$ObjectID		310
		Type			"edit"
		Name			"n_bits"
		Prompt			"number of input bits (per complex component)"
		Value			"4"
	      }
	      Object {
		$ObjectID		311
		Type			"edit"
		Name			"acc_len"
		Prompt			"accumulation length"
		Value			"128"
	      }
	      Object {
		$ObjectID		312
		Type			"edit"
		Name			"add_latency"
		Prompt			"Adder latency"
		Value			"1"
	      }
	      Object {
		$ObjectID		313
		Type			"edit"
		Name			"mult_latency"
		Prompt			"Multiplier latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		314
		Type			"edit"
		Name			"bram_latency"
		Prompt			"BRAM latency"
		Value			"3"
	      }
	      Object {
		$ObjectID		315
		Type			"edit"
		Name			"mult_type"
		Prompt			"Multiplier Type (0=behavioural HDL, 1=embedded, 2=core)"
		Value			"1"
	      }
	      Object {
		$ObjectID		316
		Type			"edit"
		Name			"use_bram_delay"
		Prompt			"Use BRAM delays"
		Value			"1"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "baseline_tap1"
	    Location		    [1772, 157, 2562, 1327]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "28"
	    SIDPrevWatermark	    "25"
	    Block {
	      BlockType		      Inport
	      Name		      "a_del"
	      SID		      "55:2:1"
	      Position		      [175, 38, 205, 52]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_ndel"
	      SID		      "55:2:2"
	      Position		      [130, 313, 160, 327]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_end"
	      SID		      "55:2:3"
	      Position		      [135, 433, 165, 447]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_in"
	      SID		      "55:2:4"
	      Position		      [345, 128, 375, 142]
	      ZOrder		      -4
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid_in"
	      SID		      "55:2:5"
	      Position		      [345, 158, 375, 172]
	      ZOrder		      -5
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      SID		      "55:2:6"
	      Position		      [15, 103, 45, 117]
	      ZOrder		      -6
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync1"
	      SID		      "55:2:7"
	      Position		      [360, 398, 390, 412]
	      ZOrder		      -7
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      SID		      "55:2:8"
	      Ports		      [0, 1]
	      Position		      [130, 220, 175, 240]
	      ZOrder		      -8
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "ant_sep * acc_len"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "ant_bits + bit_growth"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,414,344"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,20,0,1,white,blue,0,1270bb14,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('output',1,'128');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      SID		      "55:2:9"
	      Ports		      [1, 1]
	      Position		      [260, 210, 285, 230]
	      ZOrder		      -9
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
	      "_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      SID		      "55:2:10"
	      Ports		      [1, 1]
	      Position		      [130, 154, 180, 206]
	      ZOrder		      -10
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited co"
	      "unter is implemented by combining a counter with a comparator."
	      cnt_type		      "Count Limited"
	      cnt_to		      "n_ants * acc_len - 1"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "ant_bits + bit_growth"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      on
	      en		      off
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "1700,223,451,768"
	      block_type	      "counter"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,52,1,1,white,blue,0,53dad701,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 52 52 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 52 52 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "33.77 33.77 40.77 33.77 40.77 40.77 40.77 33.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[26.77 2"
	      "6.77 33.77 33.77 26.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[19.77 19.77 26.77 26."
	      "77 19.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[12.77 12.77 19.77 12.77 19.77 19.7"
	      "7 12.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'rst');\n\ncolor('black');disp('{\\fontsize{14}\\bf\\lceil++\\rceil}"
	      "','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      SID		      "55:2:11"
	      Ports		      [1, 1]
	      Position		      [105, 87, 150, 133]
	      ZOrder		      -11
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "24,282,419,313"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,46,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 46 46 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 46 46 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[29."
	      "66 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[23.66 23.66 2"
	      "9.66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[17.66 17.66 23.66 23.66 17.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\nc"
	      "olor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      SID		      "55:2:12"
	      Ports		      [1, 1]
	      Position		      [295, 22, 340, 68]
	      ZOrder		      -12
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,255,419,313"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,46,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 46 46 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 46 46 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[29."
	      "66 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[23.66 23.66 2"
	      "9.66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[17.66 17.66 23.66 23.66 17.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\nc"
	      "olor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      SID		      "55:2:13"
	      Ports		      [1, 1]
	      Position		      [185, 297, 230, 343]
	      ZOrder		      -13
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,255,419,313"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,46,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 46 46 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 46 46 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[29."
	      "66 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[23.66 23.66 2"
	      "9.66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[17.66 17.66 23.66 23.66 17.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\nc"
	      "olor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay8"
	      SID		      "55:2:14"
	      Ports		      [1, 1]
	      Position		      [190, 417, 235, 463]
	      ZOrder		      -14
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,201,419,313"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,46,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 46 46 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 46 46 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[29."
	      "66 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[23.66 23.66 2"
	      "9.66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[17.66 17.66 23.66 23.66 17.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\nc"
	      "olor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      SID		      "55:2:15"
	      Ports		      [3, 1]
	      Position		      [310, 237, 335, 303]
	      ZOrder		      -15
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,66,3,1,white,blue,3,a150fb03,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 9.42857 56.5714 66 "
	      "0 ],[0.77 0.82 0.91 ]);\nplot([0 25 25 0 0 ],[0 9.42857 56.5714 66 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 1"
	      "2.66 8.325 5.325 ],[36.33 36.33 39.33 36.33 39.33 39.33 39.33 36.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325"
	      " 8.325 ],[33.33 33.33 36.33 36.33 33.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[30.33 "
	      "30.33 33.33 33.33 30.33 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[27.33 27.33 30.33 27.3"
	      "3 30.33 30.33 27.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: b"
	      "egin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncol"
	      "or('black');port_label('input',3,'d1');\n\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');\nfprintf('','C"
	      "OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "55:2:16"
	      Ports		      [2, 1]
	      Position		      [200, 198, 245, 242]
	      ZOrder		      -16
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a<b"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,731fb07f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28."
	      "66 28.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 2"
	      "8.66 28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('out"
	      "put',1,'\\bfa < b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay"
	      SID		      "55:2:28"
	      Ports		      [1, 1]
	      Position		      [225, 25, 270, 65]
	      ZOrder		      3
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_delays/delay_bram"
	      LibraryVersion	      "1.35"
	      UserDataPersistent      on
	      UserData		      "DataTag37"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		317
		$ClassName		"Simulink.Mask"
		Type			"delay_bram"
		Description		"A delay block that uses BRAM for its storage."
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Delay_bram'')')"
		Initialization		"delay_bram_init(gcb, ...\n    'DelayLen', DelayLen, ...\n    'bram_latency', bram_latency, ...\n   "
		" 'use_dsp48', use_dsp48, ...\n    'async', async);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  4
		  Object {
		    $ObjectID		    318
		    Type		    "edit"
		    Name		    "DelayLen"
		    Prompt		    "Delay By:"
		    Value		    "acc_len"
		  }
		  Object {
		    $ObjectID		    319
		    Type		    "edit"
		    Name		    "bram_latency"
		    Prompt		    "BRAM Latency"
		    Value		    "bram_latency"
		  }
		  Object {
		    $ObjectID		    320
		    Type		    "checkbox"
		    Name		    "use_dsp48"
		    Prompt		    "Use DSP48"
		    Value		    "off"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    321
		    Type		    "checkbox"
		    Name		    "async"
		    Prompt		    "asynchronous operation"
		    Value		    "off"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"delay"
		Location		[124, 45, 1300, 2455]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"5"
		SIDPrevWatermark	"5"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  SID			  "55:2:28:1"
		  Position		  [40, 113, 70, 127]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "constant"
		  SID			  "55:2:28:2"
		  Ports			  [0, 1]
		  Position		  [95, 148, 130, 172]
		  ZOrder		  -2
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "1"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Boolean"
		  n_bits		  "16"
		  bin_pt		  "14"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "35,24,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[15.33 15"
		  ".33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.33 12.33 15.33"
		  " 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 "
		  "1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 "
		  "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		  "_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "counter"
		  SID			  "55:2:28:3"
		  Ports			  [0, 1]
		  Position		  [95, 64, 130, 96]
		  ZOrder		  -3
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Count Limited"
		  cnt_to		  "DelayLen - bram_latency - 1"
		  operation		  "Up"
		  start_count		  "0"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "7"
		  bin_pt		  "0"
		  load_pin		  off
		  rst			  off
		  en			  off
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "counter"
		  sg_icon_stat		  "35,32,0,1,white,blue,0,4b061529,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 32 32 0 ]);\npatch([8.1 13.88 17.88 21.88 25.88 17.88 12.1 8.1 ],[20.44 20.44 24.4"
		  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([12.1 17.88 13.88 8.1 12.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([8.1 13.88 17.88 12.1 8.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([12.1"
		  " 25.88 21.88 17.88 13.88 8.1 12.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');disp('{\\fontsize{14}\\bf\\"
		  "lceil++\\rceil}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ram"
		  SID			  "55:2:28:4"
		  Ports			  [3, 1]
		  Position		  [150, 62, 215, 178]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Memory Block"
		  depth			  "128"
		  initVector		  "0"
		  distributed_mem	  "Block RAM"
		  write_mode		  "Read Before Write"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  latency		  "bram_latency"
		  dbl_ovrd		  off
		  optimize		  "Area"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "spram"
		  sg_icon_stat		  "65,116,3,1,white,blue,0,0b4315b4,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 116 116 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 65 65 0 0 ],[0 0 116 116 0 ]);\npatch([11.975 24.98 33.98 42.98 51.98 33.98 20.975 11.975 ],[67.9"
		  "9 67.99 76.99 67.99 76.99 76.99 76.99 67.99 ],[1 1 1 ]);\npatch([20.975 33.98 24.98 11.975 20.975 ],[58.99 58.99 6"
		  "7.99 67.99 58.99 ],[0.931 0.946 0.973 ]);\npatch([11.975 24.98 33.98 20.975 11.975 ],[49.99 49.99 58.99 58.99 49.9"
		  "9 ],[1 1 1 ]);\npatch([20.975 51.98 42.98 33.98 24.98 11.975 20.975 ],[40.99 40.99 49.99 40.99 49.99 49.99 40.99 ]"
		  ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		  "('black');port_label('input',1,'addr');\ncolor('black');port_label('input',2,'data');\ncolor('black');port_label('"
		  "input',3,'we');\n\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "55:2:28:5"
		  Position		  [240, 113, 270, 127]
		  ZOrder		  -5
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "counter"
		  SrcPort		  1
		  DstBlock		  "ram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "ram"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "constant"
		  SrcPort		  1
		  DstBlock		  "ram"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "ram"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dual_pol_cmac"
	      SID		      "55:2:18"
	      Ports		      [5, 2]
	      Position		      [405, 98, 480, 172]
	      ZOrder		      -18
	      AncestorBlock	      "casper_library_correlator/dual_pol_cmac"
	      LibraryVersion	      "*"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		322
		$ClassName		"Simulink.Mask"
		Initialization		"bit_growth = ceil(log2(acc_len));\nn_bits_out = (n_bits_in*2 + 1 + bit_growth);\nbin_pt_out=(bin_pt"
		"_in*2);\n\ncmacs = find_system(gcb, 'lookUnderMasks', 'all', 'FollowLinks','on','tag', 'cmac');\nfor i=1:length(cmac"
		"s),\n    reuse_block(get_param(cmacs{i},'Parent'),get_param(cmacs{i},'Name'),'casper_library_correlator/cmac',...\n "
		"           'mult_latency',num2str(mult_latency),...            \n            'add_latency',num2str(add_latency),...\n"
		"            'acc_len',num2str(acc_len),...\n            'n_bits_a',num2str(n_bits_in),...\n            'n_bits_b',nu"
		"m2str(n_bits_in),...\n            'bin_pt_a',num2str(n_bits_in-1),...\n            'bin_pt_b',num2str(n_bits_in-1),."
		"..\n            'multiplier_implementation',multiplier_implementation,...\n            'LinkStatus','inactive');\nen"
		"d"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  6
		  Object {
		    $ObjectID		    323
		    Type		    "edit"
		    Name		    "acc_len"
		    Prompt		    "Number of accumulations"
		    Value		    "128"
		  }
		  Object {
		    $ObjectID		    324
		    Type		    "edit"
		    Name		    "n_bits_in"
		    Prompt		    "Number of bits in"
		    Value		    "4"
		  }
		  Object {
		    $ObjectID		    325
		    Type		    "edit"
		    Name		    "bin_pt_in"
		    Prompt		    "Binary point in"
		    Value		    "3"
		  }
		  Object {
		    $ObjectID		    326
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier latency"
		    Value		    "2"
		  }
		  Object {
		    $ObjectID		    327
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder latency"
		    Value		    "1"
		  }
		  Object {
		    $ObjectID		    328
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"dual_pol_cmac"
		Location		[1772, 157, 2562, 1327]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"125"
		SIDHighWatermark	"30"
		Block {
		  BlockType		  Inport
		  Name			  "a1"
		  SID			  "55:2:18:1"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "a2"
		  SID			  "55:2:18:2"
		  Position		  [25, 68, 55, 82]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "acc_in"
		  SID			  "55:2:18:3"
		  Position		  [20, 518, 50, 532]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "55:2:18:4"
		  Position		  [100, 553, 130, 567]
		  ZOrder		  -4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_in"
		  SID			  "55:2:18:5"
		  Position		  [100, 583, 130, 597]
		  ZOrder		  -5
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "55:2:18:6"
		  Ports			  [4, 1]
		  Position		  [365, 275, 415, 330]
		  ZOrder		  -6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "4"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "concat"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "50,55,4,1,white,blue,0,47d3d416,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 55 55 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 55 55 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[34.77 34.7"
		  "7 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[27.77 27.77 34.77 34"
		  ".77 27.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[20.77 20.77 27.77 27.77 20.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'hi');\n\n\ncolor('black');port_label('input',4,'lo');\n\ncolor('black');disp('\\fontsize{20}"
		  "\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  SID			  "55:2:18:7"
		  Ports			  [0, 1]
		  Position		  [115, 273, 140, 297]
		  ZOrder		  -7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 15.33 "
		  "18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33 15.33 1"
		  "2.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 ]);\npat"
		  "ch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.973 ]);\nfprin"
		  "tf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',"
		  "1,'0');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  SID			  "55:2:18:8"
		  Ports			  [0, 1]
		  Position		  [115, 133, 140, 157]
		  ZOrder		  -8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 15.33 "
		  "18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33 15.33 1"
		  "2.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 ]);\npat"
		  "ch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.973 ]);\nfprin"
		  "tf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',"
		  "1,'0');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  SID			  "55:2:18:9"
		  Ports			  [0, 1]
		  Position		  [110, 413, 135, 437]
		  ZOrder		  -9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 15.33 "
		  "18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33 15.33 1"
		  "2.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 ]);\npat"
		  "ch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.973 ]);\nfprin"
		  "tf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',"
		  "1,'0');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "55:2:18:10"
		  Ports			  [1, 1]
		  Position		  [95, 31, 140, 59]
		  ZOrder		  -10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "55:2:18:11"
		  Ports			  [1, 1]
		  Position		  [95, 61, 140, 89]
		  ZOrder		  -11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "1700,223,594,505"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice10"
		  SID			  "55:2:18:12"
		  Ports			  [1, 1]
		  Position		  [90, 481, 135, 509]
		  ZOrder		  -12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "24,282,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice11"
		  SID			  "55:2:18:13"
		  Ports			  [1, 1]
		  Position		  [90, 511, 135, 539]
		  ZOrder		  -13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits_out"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-6*n_bits_out"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "22,228,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  SID			  "55:2:18:14"
		  Ports			  [1, 1]
		  Position		  [95, 91, 140, 119]
		  ZOrder		  -14
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits_out"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,201,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  SID			  "55:2:18:15"
		  Ports			  [1, 1]
		  Position		  [95, 171, 140, 199]
		  ZOrder		  -15
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-2*n_bits"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice4"
		  SID			  "55:2:18:16"
		  Ports			  [1, 1]
		  Position		  [95, 201, 140, 229]
		  ZOrder		  -16
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-2*n_bits"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,201,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice5"
		  SID			  "55:2:18:17"
		  Ports			  [1, 1]
		  Position		  [95, 231, 140, 259]
		  ZOrder		  -17
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits_out"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-2*n_bits_out"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,201,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice6"
		  SID			  "55:2:18:18"
		  Ports			  [1, 1]
		  Position		  [90, 311, 135, 339]
		  ZOrder		  -18
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "22,228,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice7"
		  SID			  "55:2:18:19"
		  Ports			  [1, 1]
		  Position		  [90, 341, 135, 369]
		  ZOrder		  -19
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-2*n_bits"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,201,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice8"
		  SID			  "55:2:18:20"
		  Ports			  [1, 1]
		  Position		  [90, 371, 135, 399]
		  ZOrder		  -20
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits_out"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-4*n_bits_out"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,201,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice9"
		  SID			  "55:2:18:21"
		  Ports			  [1, 1]
		  Position		  [90, 451, 135, 479]
		  ZOrder		  -21
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-2*n_bits"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "26,336,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  SID			  "55:2:18:22"
		  Position		  [285, 115, 305, 135]
		  ZOrder		  -22
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  SID			  "55:2:18:23"
		  Position		  [285, 255, 305, 275]
		  ZOrder		  -23
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator2"
		  SID			  "55:2:18:24"
		  Position		  [285, 395, 305, 415]
		  ZOrder		  -24
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmac1"
		  SID			  "55:2:18:25"
		  Tag			  "cmac"
		  Ports			  [5, 2]
		  Position		  [175, 34, 270, 156]
		  ZOrder		  -25
		  AncestorBlock		  "casper_library_correlator/cmac"
		  LibraryVersion	  "*"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    329
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmac"
		    Description		    "A complex multiply-accumulate block. Full precision."
		    Initialization	    "bit_growth = ceil(log2(acc_len));\nn_bits_out = (n_bits_a + n_bits_b + 1 + bit_growth);\nbin"
		    "_pt_out=(bin_pt_a + bin_pt_b);\nset_param([gcb,'/cmult*'],'multiplier_implementation',num2str(multiplier_impleme"
		    "ntation));\nset_param([gcb,'/cmult*'],'mult_latency',num2str(mult_latency));\nset_param([gcb,'/cmult*'],'conjuga"
		    "ted','on');\nset_param([gcb,'/cmult*'],'add_latency',num2str(add_latency));\nset_param([gcb,'/cmult*'],'n_bits_a"
		    "b',num2str(n_bits_out));\nset_param([gcb,'/cmult*'],'n_bits_a',num2str(n_bits_a));\nset_param([gcb,'/cmult*'],'n"
		    "_bits_b',num2str(n_bits_b));\nset_param([gcb,'/cmult*'],'bin_pt_a',num2str(bin_pt_a));\nset_param([gcb,'/cmult*'"
		    "],'bin_pt_b',num2str(bin_pt_b));\nset_param([gcb,'/cmult*'],'bin_pt_ab',num2str(bin_pt_out));"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    12
		    Object {
		    $ObjectID		    330
		    Type		    "edit"
		    Name		    "acc_len"
		    Prompt		    "Number of Accumulations"
		    Value		    "128"
		    }
		    Object {
		    $ObjectID		    331
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of bits 'a'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    332
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary point 'a'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    333
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of bits 'b'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    334
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary point 'b'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    335
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantisation"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    336
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    337
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    338
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    }
		    Object {
		    $ObjectID		    339
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    340
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    341
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier Implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "cmac1"
		    Location		    [898, 45, 1694, 1242]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "67"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    SID			    "55:2:18:25:1"
		    Position		    [65, 143, 95, 157]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    SID			    "55:2:18:25:2"
		    Position		    [65, 203, 95, 217]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:2:18:25:3"
		    Position		    [65, 263, 95, 277]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "55:2:18:25:4"
		    Position		    [30, 43, 60, 57]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:2:18:25:5"
		    Position		    [275, 243, 305, 257]
		    ZOrder		    -5
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    SID			    "55:2:18:25:6"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16"
		    ".33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13."
		    "33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.3"
		    "3 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7."
		    "33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
		    "color('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    SID			    "55:2:18:25:7"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 "
		    "15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33"
		    " 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 "
		    "1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.97"
		    "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
		    "abel('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    SID			    "55:2:18:25:8"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Counter"
		    SourceType		    "Xilinx Counter Block"
		    infoedit		    "Hardware notes: Free running counters are the least expensive in hardware.  A count limited count"
		    "er is implemented by combining a counter with a comparator."
		    cnt_type		    "Count Limited"
		    cnt_to		    "acc_len - 1"
		    operation		    "Up"
		    start_count		    "0"
		    cnt_by_val		    "1"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    load_pin		    off
		    rst			    on
		    en			    off
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,768"
		    block_type		    "counter"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,52,1,1,white,blue,0,53dad701,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38"
		    ".88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38."
		    "88 30.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');di"
		    "sp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:2:18:25:9"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "add_latency + mult_latency - 1"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1896,900,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    SID			    "55:2:18:25:10"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Relational"
		    SourceType		    "Xilinx Arithmetic Relational Operator Block"
		    mode		    "a=b"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,210"
		    block_type		    "relational"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,44,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 2"
		    "8.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 "
		    "28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1"
		    " 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0."
		    "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		    ");port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\"
		    "bfa = b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ')"
		    ";\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    SID			    "55:2:18:25:11"
		    Position		    [410, 155, 430, 175]
		    ZOrder		    -11
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    SID			    "55:2:18:25:12"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    ZOrder		    -12
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:2:18:25:13"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:2:18:25:14"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:2:18:25:15"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:2:18:25:16"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:2:18:25:17"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:2:18:25:18"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:2:18:25:19"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:2:18:25:20"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "2778,242,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:2:18:25:21"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:2:18:25:22"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:2:18:25:23"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:2:18:25:24"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:2:18:25:25"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:2:18:25:26"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    SID			    "55:2:18:25:27"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    ZOrder		    -13
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:2:18:25:28"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:2:18:25:29"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:2:18:25:30"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:2:18:25:31"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:2:18:25:32"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:2:18:25:33"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:2:18:25:34"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:2:18:25:35"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:2:18:25:36"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:2:18:25:37"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:2:18:25:38"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:2:18:25:39"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:2:18:25:40"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:2:18:25:41"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    SID			    "55:2:18:25:42"
		    Ports		    [1, 2]
		    Position		    [190, 154, 230, 196]
		    ZOrder		    -14
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:2:18:25:43"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:2:18:25:44"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:2:18:25:45"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:2:18:25:46"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:2:18:25:47"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:2:18:25:48"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:2:18:25:49"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    SID			    "55:2:18:25:50"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    ZOrder		    -15
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri2"
		    Location		    [499, 45, 865, 739]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:2:18:25:51"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:2:18:25:52"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:2:18:25:53"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:2:18:25:54"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:2:18:25:55"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:2:18:25:56"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:2:18:25:57"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    SID			    "55:2:18:25:58"
		    Ports		    [2, 1]
		    Position		    [130, 143, 170, 207]
		    ZOrder		    -16
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "4_3 * 4_3 ==> 16_6\nTruncate, Wrap\nLatency=0"
		    AncestorBlock	    "casper_library_multipliers/cmult"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag38"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    342
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmult"
		    Description		    "Multiplies two complex numbers using 4 multipliers and 2 adders.\nConjugation is optional."
		    Initialization	    "cmult_init(gcb, ...\n    'n_bits_a',n_bits_a, ...\n    'bin_pt_a',bin_pt_a, ...\n    'n_bits"
		    "_b',n_bits_b, ...\n    'bin_pt_b',bin_pt_b, ...\n    'n_bits_ab',n_bits_ab, ...\n    'bin_pt_ab',bin_pt_ab, ...\n"
		    "    'quantization',quantization, ...\n    'overflow', overflow, ...\n    'in_latency', in_latency, ...\n    'mul"
		    "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'conv_latency', conv_latency, ...\n    '"
		    "conjugated', conjugated, ...\n    'multiplier_implementation', multiplier_implementation, ...\n    'async', asyn"
		    "c, ...\n    'pipelined_enable', pipelined_enable);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    16
		    Object {
		    $ObjectID		    343
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of Bits 'a'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    344
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary Point 'a'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    345
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of Bits 'b'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    346
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary Point 'b'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    347
		    Type		    "edit"
		    Name		    "n_bits_ab"
		    Prompt		    "Number of Bits 'ab'"
		    Value		    "16"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    348
		    Type		    "edit"
		    Name		    "bin_pt_ab"
		    Prompt		    "Binary Point 'ab'"
		    Value		    "6"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    349
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantization"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    350
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    351
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input latency"
		    Value		    "0"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    352
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    353
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    354
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert latency"
		    Value		    "0"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    355
		    Type		    "checkbox"
		    Name		    "conjugated"
		    Prompt		    "Conjugate"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    356
		    Type		    "checkbox"
		    Name		    "async"
		    Prompt		    "asynchronous operation"
		    Value		    "off"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    357
		    Type		    "checkbox"
		    Name		    "pipelined_enable"
		    Prompt		    "enable pipeline"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    358
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    TabName		    "implementation"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "cmult*"
		    Location		    [1772, 157, 2562, 1327]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "16"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    SID			    "55:2:18:25:58:1"
		    Position		    [5, 148, 35, 162]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    SID			    "55:2:18:25:58:2"
		    Position		    [5, 333, 35, 347]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_expand"
		    SID			    "55:2:18:25:58:3"
		    Ports		    [1, 4]
		    Position		    [180, 106, 230, 199]
		    ZOrder		    -3
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag39"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    359
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    360
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    361
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    362
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    363
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    364
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    365
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    366
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    367
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    368
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:2:18:25:58:3:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:2:18:25:58:3:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:2:18:25:58:3:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:2:18:25:58:3:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:2:18:25:58:3:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:2:18:25:58:3:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:2:18:25:58:3:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:2:18:25:58:3:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:2:18:25:58:3:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:2:18:25:58:3:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:2:18:25:58:3:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:2:18:25:58:3:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:2:18:25:58:3:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_replicate"
		    SID			    "55:2:18:25:58:4"
		    Ports		    [1, 1]
		    Position		    [90, 143, 125, 167]
		    ZOrder		    -4
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag40"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    369
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    370
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    371
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    372
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    373
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:2:18:25:58:4:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:2:18:25:58:4:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag41"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    374
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    375
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:2:18:25:58:4:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:2:18:25:58:4:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:2:18:25:58:4:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:2:18:25:58:4:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:2:18:25:58:4:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:2:18:25:58:4:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:2:18:25:58:4:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_im"
		    SID			    "55:2:18:25:58:5"
		    Ports		    [2, 1]
		    Position		    [445, 259, 495, 401]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Subtraction"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_re"
		    SID			    "55:2:18:25:58:6"
		    Ports		    [2, 1]
		    Position		    [445, 94, 495, 236]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_expand"
		    SID			    "55:2:18:25:58:7"
		    Ports		    [1, 4]
		    Position		    [180, 291, 230, 384]
		    ZOrder		    -7
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag42"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    376
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    377
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    378
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    379
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    380
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    381
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    382
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    383
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    384
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    385
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:2:18:25:58:7:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:2:18:25:58:7:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:2:18:25:58:7:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:2:18:25:58:7:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:2:18:25:58:7:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:2:18:25:58:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:2:18:25:58:7:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:2:18:25:58:7:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:2:18:25:58:7:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:2:18:25:58:7:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:2:18:25:58:7:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:2:18:25:58:7:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:2:18:25:58:7:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_replicate"
		    SID			    "55:2:18:25:58:8"
		    Ports		    [1, 1]
		    Position		    [90, 328, 125, 352]
		    ZOrder		    -8
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag43"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    386
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    387
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    388
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    389
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    390
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:2:18:25:58:8:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:2:18:25:58:8:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag44"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    391
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    392
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:2:18:25:58:8:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:2:18:25:58:8:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:2:18:25:58:8:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:2:18:25:58:8:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:2:18:25:58:8:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:2:18:25:58:8:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:2:18:25:58:8:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_im"
		    SID			    "55:2:18:25:58:9"
		    Ports		    [1, 1]
		    Position		    [595, 319, 640, 351]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_re"
		    SID			    "55:2:18:25:58:10"
		    Ports		    [1, 1]
		    Position		    [595, 154, 640, 186]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imim"
		    SID			    "55:2:18:25:58:11"
		    Ports		    [2, 1]
		    Position		    [290, 172, 340, 223]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imre"
		    SID			    "55:2:18:25:58:12"
		    Ports		    [2, 1]
		    Position		    [290, 267, 340, 318]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reim"
		    SID			    "55:2:18:25:58:13"
		    Ports		    [2, 1]
		    Position		    [290, 337, 340, 388]
		    ZOrder		    -13
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rere"
		    SID			    "55:2:18:25:58:14"
		    Ports		    [2, 1]
		    Position		    [290, 102, 340, 153]
		    ZOrder		    -14
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,672"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    SID			    "55:2:18:25:58:15"
		    Ports		    [2, 1]
		    Position		    [660, 229, 700, 271]
		    ZOrder		    -15
		    LibraryVersion	    "1.42"
		    UserDataPersistent	    on
		    UserData		    "DataTag45"
		    SourceBlock		    "casper_library_misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ab"
		    SID			    "55:2:18:25:58:16"
		    Position		    [745, 243, 775, 257]
		    ZOrder		    -16
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "a_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "b_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_replicate"
		    SrcPort		    1
		    DstBlock		    "a_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_replicate"
		    SrcPort		    1
		    DstBlock		    "b_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    4
		    DstBlock		    "imre"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    3
		    DstBlock		    "imre"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    3
		    DstBlock		    "reim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    4
		    DstBlock		    "reim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "rere"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "imim"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "imre"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reim"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addsub_re"
		    SrcPort		    1
		    DstBlock		    "convert_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addsub_im"
		    SrcPort		    1
		    DstBlock		    "convert_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_re"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_im"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "ab"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    SID			    "55:2:18:25:59"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    ZOrder		    -17
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:2:18:25:60"
		    Position		    [25, 38, 55, 52]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "55:2:18:25:61"
		    Position		    [25, 88, 55, 102]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    SID			    "55:2:18:25:62"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,55,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 55 55 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 55 55 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[34.7"
		    "7 34.77 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[27.77 27.77 "
		    "34.77 34.77 27.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[20.77 20.77 27.77 27.77 20."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:2:18:25:63"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:2:18:25:64"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:2:18:25:65"
		    Position		    [220, 63, 250, 77]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:2:18:25:66"
		    Position		    [510, 138, 540, 152]
		    ZOrder		    -18
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:2:18:25:67"
		    Position		    [415, 238, 445, 252]
		    ZOrder		    -19
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [13, 0; 0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [11, 0; 0, 35]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmac2"
		  SID			  "55:2:18:26"
		  Tag			  "cmac"
		  Ports			  [5, 2]
		  Position		  [175, 174, 270, 296]
		  ZOrder		  -26
		  AncestorBlock		  "casper_library_correlator/cmac"
		  LibraryVersion	  "*"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    393
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmac"
		    Description		    "A complex multiply-accumulate block. Full precision."
		    Initialization	    "bit_growth = ceil(log2(acc_len));\nn_bits_out = (n_bits_a + n_bits_b + 1 + bit_growth);\nbin"
		    "_pt_out=(bin_pt_a + bin_pt_b);\nset_param([gcb,'/cmult*'],'multiplier_implementation',num2str(multiplier_impleme"
		    "ntation));\nset_param([gcb,'/cmult*'],'mult_latency',num2str(mult_latency));\nset_param([gcb,'/cmult*'],'conjuga"
		    "ted','on');\nset_param([gcb,'/cmult*'],'add_latency',num2str(add_latency));\nset_param([gcb,'/cmult*'],'n_bits_a"
		    "b',num2str(n_bits_out));\nset_param([gcb,'/cmult*'],'n_bits_a',num2str(n_bits_a));\nset_param([gcb,'/cmult*'],'n"
		    "_bits_b',num2str(n_bits_b));\nset_param([gcb,'/cmult*'],'bin_pt_a',num2str(bin_pt_a));\nset_param([gcb,'/cmult*'"
		    "],'bin_pt_b',num2str(bin_pt_b));\nset_param([gcb,'/cmult*'],'bin_pt_ab',num2str(bin_pt_out));"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    12
		    Object {
		    $ObjectID		    394
		    Type		    "edit"
		    Name		    "acc_len"
		    Prompt		    "Number of Accumulations"
		    Value		    "128"
		    }
		    Object {
		    $ObjectID		    395
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of bits 'a'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    396
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary point 'a'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    397
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of bits 'b'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    398
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary point 'b'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    399
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantisation"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    400
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    401
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    402
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    }
		    Object {
		    $ObjectID		    403
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    404
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    405
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier Implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "cmac2"
		    Location		    [1834, 254, 2993, 1299]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "67"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    SID			    "55:2:18:26:1"
		    Position		    [65, 143, 95, 157]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    SID			    "55:2:18:26:2"
		    Position		    [65, 203, 95, 217]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:2:18:26:3"
		    Position		    [65, 263, 95, 277]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "55:2:18:26:4"
		    Position		    [30, 43, 60, 57]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:2:18:26:5"
		    Position		    [275, 243, 305, 257]
		    ZOrder		    -5
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    SID			    "55:2:18:26:6"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16"
		    ".33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13."
		    "33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.3"
		    "3 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7."
		    "33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
		    "color('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    SID			    "55:2:18:26:7"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 "
		    "15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33"
		    " 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 "
		    "1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.97"
		    "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
		    "abel('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    SID			    "55:2:18:26:8"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Counter"
		    SourceType		    "Xilinx Counter Block"
		    infoedit		    "Hardware notes: Free running counters are the least expensive in hardware.  A count limited count"
		    "er is implemented by combining a counter with a comparator."
		    cnt_type		    "Count Limited"
		    cnt_to		    "acc_len - 1"
		    operation		    "Up"
		    start_count		    "0"
		    cnt_by_val		    "1"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    load_pin		    off
		    rst			    on
		    en			    off
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,768"
		    block_type		    "counter"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,52,1,1,white,blue,0,53dad701,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38"
		    ".88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38."
		    "88 30.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');di"
		    "sp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:2:18:26:9"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "add_latency + mult_latency - 1"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1896,900,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    SID			    "55:2:18:26:10"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Relational"
		    SourceType		    "Xilinx Arithmetic Relational Operator Block"
		    mode		    "a=b"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,210"
		    block_type		    "relational"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,44,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 2"
		    "8.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 "
		    "28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1"
		    " 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0."
		    "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		    ");port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\"
		    "bfa = b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ')"
		    ";\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    SID			    "55:2:18:26:11"
		    Position		    [410, 155, 430, 175]
		    ZOrder		    -11
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    SID			    "55:2:18:26:12"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    ZOrder		    -12
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:2:18:26:13"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:2:18:26:14"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:2:18:26:15"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:2:18:26:16"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:2:18:26:17"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:2:18:26:18"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:2:18:26:19"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:2:18:26:20"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "2778,242,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:2:18:26:21"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:2:18:26:22"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:2:18:26:23"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:2:18:26:24"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:2:18:26:25"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:2:18:26:26"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    SID			    "55:2:18:26:27"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    ZOrder		    -13
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:2:18:26:28"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:2:18:26:29"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:2:18:26:30"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:2:18:26:31"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:2:18:26:32"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:2:18:26:33"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:2:18:26:34"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:2:18:26:35"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:2:18:26:36"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:2:18:26:37"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:2:18:26:38"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:2:18:26:39"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:2:18:26:40"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:2:18:26:41"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    SID			    "55:2:18:26:42"
		    Ports		    [1, 2]
		    Position		    [190, 154, 230, 196]
		    ZOrder		    -14
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:2:18:26:43"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:2:18:26:44"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:2:18:26:45"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:2:18:26:46"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:2:18:26:47"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:2:18:26:48"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:2:18:26:49"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    SID			    "55:2:18:26:50"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    ZOrder		    -15
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri2"
		    Location		    [499, 45, 865, 739]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:2:18:26:51"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:2:18:26:52"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:2:18:26:53"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:2:18:26:54"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:2:18:26:55"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:2:18:26:56"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:2:18:26:57"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    SID			    "55:2:18:26:58"
		    Ports		    [2, 1]
		    Position		    [130, 143, 170, 207]
		    ZOrder		    -16
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "4_3 * 4_3 ==> 16_6\nTruncate, Wrap\nLatency=0"
		    AncestorBlock	    "casper_library_multipliers/cmult"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag46"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    406
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmult"
		    Description		    "Multiplies two complex numbers using 4 multipliers and 2 adders.\nConjugation is optional."
		    Initialization	    "cmult_init(gcb, ...\n    'n_bits_a',n_bits_a, ...\n    'bin_pt_a',bin_pt_a, ...\n    'n_bits"
		    "_b',n_bits_b, ...\n    'bin_pt_b',bin_pt_b, ...\n    'n_bits_ab',n_bits_ab, ...\n    'bin_pt_ab',bin_pt_ab, ...\n"
		    "    'quantization',quantization, ...\n    'overflow', overflow, ...\n    'in_latency', in_latency, ...\n    'mul"
		    "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'conv_latency', conv_latency, ...\n    '"
		    "conjugated', conjugated, ...\n    'multiplier_implementation', multiplier_implementation, ...\n    'async', asyn"
		    "c, ...\n    'pipelined_enable', pipelined_enable);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    16
		    Object {
		    $ObjectID		    407
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of Bits 'a'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    408
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary Point 'a'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    409
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of Bits 'b'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    410
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary Point 'b'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    411
		    Type		    "edit"
		    Name		    "n_bits_ab"
		    Prompt		    "Number of Bits 'ab'"
		    Value		    "16"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    412
		    Type		    "edit"
		    Name		    "bin_pt_ab"
		    Prompt		    "Binary Point 'ab'"
		    Value		    "6"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    413
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantization"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    414
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    415
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input latency"
		    Value		    "0"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    416
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    417
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    418
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    419
		    Type		    "checkbox"
		    Name		    "conjugated"
		    Prompt		    "Conjugate"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    420
		    Type		    "checkbox"
		    Name		    "async"
		    Prompt		    "asynchronous operation"
		    Value		    "off"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    421
		    Type		    "checkbox"
		    Name		    "pipelined_enable"
		    Prompt		    "enable pipeline"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    422
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    TabName		    "implementation"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "cmult*"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "16"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    SID			    "55:2:18:26:58:1"
		    Position		    [5, 148, 35, 162]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    SID			    "55:2:18:26:58:2"
		    Position		    [5, 333, 35, 347]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_expand"
		    SID			    "55:2:18:26:58:3"
		    Ports		    [1, 4]
		    Position		    [180, 106, 230, 199]
		    ZOrder		    -3
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag47"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    423
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    424
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    425
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    426
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    427
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    428
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    429
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    430
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    431
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    432
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:2:18:26:58:3:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:2:18:26:58:3:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:2:18:26:58:3:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:2:18:26:58:3:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:2:18:26:58:3:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:2:18:26:58:3:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:2:18:26:58:3:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:2:18:26:58:3:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:2:18:26:58:3:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:2:18:26:58:3:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:2:18:26:58:3:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:2:18:26:58:3:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:2:18:26:58:3:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_replicate"
		    SID			    "55:2:18:26:58:4"
		    Ports		    [1, 1]
		    Position		    [90, 143, 125, 167]
		    ZOrder		    -4
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag48"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    433
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    434
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    435
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    436
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    437
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:2:18:26:58:4:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:2:18:26:58:4:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag49"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    438
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    439
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:2:18:26:58:4:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:2:18:26:58:4:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:2:18:26:58:4:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:2:18:26:58:4:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:2:18:26:58:4:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:2:18:26:58:4:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:2:18:26:58:4:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_im"
		    SID			    "55:2:18:26:58:5"
		    Ports		    [2, 1]
		    Position		    [445, 259, 495, 401]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Subtraction"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_re"
		    SID			    "55:2:18:26:58:6"
		    Ports		    [2, 1]
		    Position		    [445, 94, 495, 236]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_expand"
		    SID			    "55:2:18:26:58:7"
		    Ports		    [1, 4]
		    Position		    [180, 291, 230, 384]
		    ZOrder		    -7
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag50"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    440
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    441
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    442
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    443
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    444
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    445
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    446
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    447
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    448
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    449
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:2:18:26:58:7:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:2:18:26:58:7:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:2:18:26:58:7:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:2:18:26:58:7:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:2:18:26:58:7:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:2:18:26:58:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:2:18:26:58:7:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:2:18:26:58:7:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:2:18:26:58:7:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:2:18:26:58:7:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:2:18:26:58:7:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:2:18:26:58:7:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:2:18:26:58:7:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_replicate"
		    SID			    "55:2:18:26:58:8"
		    Ports		    [1, 1]
		    Position		    [90, 328, 125, 352]
		    ZOrder		    -8
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag51"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    450
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    451
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    452
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    453
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    454
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:2:18:26:58:8:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:2:18:26:58:8:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag52"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    455
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    456
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:2:18:26:58:8:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:2:18:26:58:8:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:2:18:26:58:8:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:2:18:26:58:8:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:2:18:26:58:8:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:2:18:26:58:8:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:2:18:26:58:8:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_im"
		    SID			    "55:2:18:26:58:9"
		    Ports		    [1, 1]
		    Position		    [595, 319, 640, 351]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
		    "\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_re"
		    SID			    "55:2:18:26:58:10"
		    Ports		    [1, 1]
		    Position		    [595, 154, 640, 186]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
		    "\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imim"
		    SID			    "55:2:18:26:58:11"
		    Ports		    [2, 1]
		    Position		    [290, 172, 340, 223]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imre"
		    SID			    "55:2:18:26:58:12"
		    Ports		    [2, 1]
		    Position		    [290, 267, 340, 318]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reim"
		    SID			    "55:2:18:26:58:13"
		    Ports		    [2, 1]
		    Position		    [290, 337, 340, 388]
		    ZOrder		    -13
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rere"
		    SID			    "55:2:18:26:58:14"
		    Ports		    [2, 1]
		    Position		    [290, 102, 340, 153]
		    ZOrder		    -14
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,672"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    SID			    "55:2:18:26:58:15"
		    Ports		    [2, 1]
		    Position		    [660, 229, 700, 271]
		    ZOrder		    -15
		    LibraryVersion	    "1.42"
		    UserDataPersistent	    on
		    UserData		    "DataTag53"
		    SourceBlock		    "casper_library_misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ab"
		    SID			    "55:2:18:26:58:16"
		    Position		    [745, 243, 775, 257]
		    ZOrder		    -16
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "a_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "b_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_replicate"
		    SrcPort		    1
		    DstBlock		    "a_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_replicate"
		    SrcPort		    1
		    DstBlock		    "b_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    4
		    DstBlock		    "imre"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    3
		    DstBlock		    "imre"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    3
		    DstBlock		    "reim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    4
		    DstBlock		    "reim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "rere"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "imim"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "imre"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reim"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addsub_re"
		    SrcPort		    1
		    DstBlock		    "convert_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addsub_im"
		    SrcPort		    1
		    DstBlock		    "convert_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_re"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_im"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "ab"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    SID			    "55:2:18:26:59"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    ZOrder		    -17
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:2:18:26:60"
		    Position		    [25, 38, 55, 52]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "55:2:18:26:61"
		    Position		    [25, 88, 55, 102]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    SID			    "55:2:18:26:62"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,55,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 55 55 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 55 55 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[34.7"
		    "7 34.77 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[27.77 27.77 "
		    "34.77 34.77 27.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[20.77 20.77 27.77 27.77 20."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:2:18:26:63"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:2:18:26:64"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:2:18:26:65"
		    Position		    [220, 63, 250, 77]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:2:18:26:66"
		    Position		    [510, 138, 540, 152]
		    ZOrder		    -18
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:2:18:26:67"
		    Position		    [415, 238, 445, 252]
		    ZOrder		    -19
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [11, 0; 0, 35]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [13, 0; 0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmac3"
		  SID			  "55:2:18:27"
		  Tag			  "cmac"
		  Ports			  [5, 2]
		  Position		  [175, 314, 270, 436]
		  ZOrder		  -27
		  AncestorBlock		  "casper_library_correlator/cmac"
		  LibraryVersion	  "*"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    457
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmac"
		    Description		    "A complex multiply-accumulate block. Full precision."
		    Initialization	    "bit_growth = ceil(log2(acc_len));\nn_bits_out = (n_bits_a + n_bits_b + 1 + bit_growth);\nbin"
		    "_pt_out=(bin_pt_a + bin_pt_b);\nset_param([gcb,'/cmult*'],'multiplier_implementation',num2str(multiplier_impleme"
		    "ntation));\nset_param([gcb,'/cmult*'],'mult_latency',num2str(mult_latency));\nset_param([gcb,'/cmult*'],'conjuga"
		    "ted','on');\nset_param([gcb,'/cmult*'],'add_latency',num2str(add_latency));\nset_param([gcb,'/cmult*'],'n_bits_a"
		    "b',num2str(n_bits_out));\nset_param([gcb,'/cmult*'],'n_bits_a',num2str(n_bits_a));\nset_param([gcb,'/cmult*'],'n"
		    "_bits_b',num2str(n_bits_b));\nset_param([gcb,'/cmult*'],'bin_pt_a',num2str(bin_pt_a));\nset_param([gcb,'/cmult*'"
		    "],'bin_pt_b',num2str(bin_pt_b));\nset_param([gcb,'/cmult*'],'bin_pt_ab',num2str(bin_pt_out));"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    12
		    Object {
		    $ObjectID		    458
		    Type		    "edit"
		    Name		    "acc_len"
		    Prompt		    "Number of Accumulations"
		    Value		    "128"
		    }
		    Object {
		    $ObjectID		    459
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of bits 'a'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    460
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary point 'a'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    461
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of bits 'b'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    462
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary point 'b'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    463
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantisation"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    464
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    465
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    466
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    }
		    Object {
		    $ObjectID		    467
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    468
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    469
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier Implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "cmac3"
		    Location		    [1834, 254, 2993, 1299]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "67"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    SID			    "55:2:18:27:1"
		    Position		    [65, 143, 95, 157]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    SID			    "55:2:18:27:2"
		    Position		    [65, 203, 95, 217]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:2:18:27:3"
		    Position		    [65, 263, 95, 277]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "55:2:18:27:4"
		    Position		    [30, 43, 60, 57]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:2:18:27:5"
		    Position		    [275, 243, 305, 257]
		    ZOrder		    -5
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    SID			    "55:2:18:27:6"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16"
		    ".33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13."
		    "33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.3"
		    "3 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7."
		    "33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
		    "color('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    SID			    "55:2:18:27:7"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 "
		    "15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33"
		    " 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 "
		    "1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.97"
		    "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
		    "abel('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    SID			    "55:2:18:27:8"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Counter"
		    SourceType		    "Xilinx Counter Block"
		    infoedit		    "Hardware notes: Free running counters are the least expensive in hardware.  A count limited count"
		    "er is implemented by combining a counter with a comparator."
		    cnt_type		    "Count Limited"
		    cnt_to		    "acc_len - 1"
		    operation		    "Up"
		    start_count		    "0"
		    cnt_by_val		    "1"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    load_pin		    off
		    rst			    on
		    en			    off
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,768"
		    block_type		    "counter"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,52,1,1,white,blue,0,53dad701,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38"
		    ".88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38."
		    "88 30.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');di"
		    "sp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:2:18:27:9"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "add_latency + mult_latency - 1"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1896,900,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    SID			    "55:2:18:27:10"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Relational"
		    SourceType		    "Xilinx Arithmetic Relational Operator Block"
		    mode		    "a=b"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,210"
		    block_type		    "relational"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,44,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 2"
		    "8.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 "
		    "28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1"
		    " 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0."
		    "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		    ");port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\"
		    "bfa = b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ')"
		    ";\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    SID			    "55:2:18:27:11"
		    Position		    [410, 155, 430, 175]
		    ZOrder		    -11
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    SID			    "55:2:18:27:12"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    ZOrder		    -12
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:2:18:27:13"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:2:18:27:14"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:2:18:27:15"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:2:18:27:16"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:2:18:27:17"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:2:18:27:18"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:2:18:27:19"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:2:18:27:20"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "2778,242,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:2:18:27:21"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:2:18:27:22"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:2:18:27:23"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:2:18:27:24"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:2:18:27:25"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:2:18:27:26"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    SID			    "55:2:18:27:27"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    ZOrder		    -13
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:2:18:27:28"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:2:18:27:29"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:2:18:27:30"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:2:18:27:31"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:2:18:27:32"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:2:18:27:33"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:2:18:27:34"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:2:18:27:35"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:2:18:27:36"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:2:18:27:37"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:2:18:27:38"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:2:18:27:39"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:2:18:27:40"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:2:18:27:41"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    SID			    "55:2:18:27:42"
		    Ports		    [1, 2]
		    Position		    [190, 154, 230, 196]
		    ZOrder		    -14
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:2:18:27:43"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:2:18:27:44"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:2:18:27:45"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:2:18:27:46"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:2:18:27:47"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:2:18:27:48"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:2:18:27:49"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    SID			    "55:2:18:27:50"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    ZOrder		    -15
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri2"
		    Location		    [499, 45, 865, 739]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:2:18:27:51"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:2:18:27:52"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:2:18:27:53"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:2:18:27:54"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:2:18:27:55"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:2:18:27:56"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:2:18:27:57"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    SID			    "55:2:18:27:58"
		    Ports		    [2, 1]
		    Position		    [130, 143, 170, 207]
		    ZOrder		    -16
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "4_3 * 4_3 ==> 16_6\nTruncate, Wrap\nLatency=0"
		    AncestorBlock	    "casper_library_multipliers/cmult"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag54"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    470
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmult"
		    Description		    "Multiplies two complex numbers using 4 multipliers and 2 adders.\nConjugation is optional."
		    Initialization	    "cmult_init(gcb, ...\n    'n_bits_a',n_bits_a, ...\n    'bin_pt_a',bin_pt_a, ...\n    'n_bits"
		    "_b',n_bits_b, ...\n    'bin_pt_b',bin_pt_b, ...\n    'n_bits_ab',n_bits_ab, ...\n    'bin_pt_ab',bin_pt_ab, ...\n"
		    "    'quantization',quantization, ...\n    'overflow', overflow, ...\n    'in_latency', in_latency, ...\n    'mul"
		    "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'conv_latency', conv_latency, ...\n    '"
		    "conjugated', conjugated, ...\n    'multiplier_implementation', multiplier_implementation, ...\n    'async', asyn"
		    "c, ...\n    'pipelined_enable', pipelined_enable);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    16
		    Object {
		    $ObjectID		    471
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of Bits 'a'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    472
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary Point 'a'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    473
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of Bits 'b'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    474
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary Point 'b'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    475
		    Type		    "edit"
		    Name		    "n_bits_ab"
		    Prompt		    "Number of Bits 'ab'"
		    Value		    "16"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    476
		    Type		    "edit"
		    Name		    "bin_pt_ab"
		    Prompt		    "Binary Point 'ab'"
		    Value		    "6"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    477
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantization"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    478
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    479
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input latency"
		    Value		    "0"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    480
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    481
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    482
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    483
		    Type		    "checkbox"
		    Name		    "conjugated"
		    Prompt		    "Conjugate"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    484
		    Type		    "checkbox"
		    Name		    "async"
		    Prompt		    "asynchronous operation"
		    Value		    "off"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    485
		    Type		    "checkbox"
		    Name		    "pipelined_enable"
		    Prompt		    "enable pipeline"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    486
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    TabName		    "implementation"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "cmult*"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "16"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    SID			    "55:2:18:27:58:1"
		    Position		    [5, 148, 35, 162]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    SID			    "55:2:18:27:58:2"
		    Position		    [5, 333, 35, 347]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_expand"
		    SID			    "55:2:18:27:58:3"
		    Ports		    [1, 4]
		    Position		    [180, 106, 230, 199]
		    ZOrder		    -3
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag55"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    487
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    488
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    489
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    490
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    491
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    492
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    493
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    494
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    495
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    496
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:2:18:27:58:3:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:2:18:27:58:3:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:2:18:27:58:3:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:2:18:27:58:3:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:2:18:27:58:3:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:2:18:27:58:3:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:2:18:27:58:3:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:2:18:27:58:3:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:2:18:27:58:3:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:2:18:27:58:3:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:2:18:27:58:3:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:2:18:27:58:3:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:2:18:27:58:3:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_replicate"
		    SID			    "55:2:18:27:58:4"
		    Ports		    [1, 1]
		    Position		    [90, 143, 125, 167]
		    ZOrder		    -4
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag56"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    497
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    498
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    499
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    500
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    501
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:2:18:27:58:4:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:2:18:27:58:4:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag57"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    502
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    503
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:2:18:27:58:4:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:2:18:27:58:4:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:2:18:27:58:4:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:2:18:27:58:4:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:2:18:27:58:4:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:2:18:27:58:4:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:2:18:27:58:4:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_im"
		    SID			    "55:2:18:27:58:5"
		    Ports		    [2, 1]
		    Position		    [445, 259, 495, 401]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Subtraction"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_re"
		    SID			    "55:2:18:27:58:6"
		    Ports		    [2, 1]
		    Position		    [445, 94, 495, 236]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_expand"
		    SID			    "55:2:18:27:58:7"
		    Ports		    [1, 4]
		    Position		    [180, 291, 230, 384]
		    ZOrder		    -7
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag58"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    504
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    505
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    506
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    507
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    508
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    509
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    510
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    511
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    512
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    513
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:2:18:27:58:7:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:2:18:27:58:7:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:2:18:27:58:7:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:2:18:27:58:7:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:2:18:27:58:7:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:2:18:27:58:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:2:18:27:58:7:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:2:18:27:58:7:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:2:18:27:58:7:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:2:18:27:58:7:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:2:18:27:58:7:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:2:18:27:58:7:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:2:18:27:58:7:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_replicate"
		    SID			    "55:2:18:27:58:8"
		    Ports		    [1, 1]
		    Position		    [90, 328, 125, 352]
		    ZOrder		    -8
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag59"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    514
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    515
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    516
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    517
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    518
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:2:18:27:58:8:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:2:18:27:58:8:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag60"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    519
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    520
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:2:18:27:58:8:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:2:18:27:58:8:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:2:18:27:58:8:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:2:18:27:58:8:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:2:18:27:58:8:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:2:18:27:58:8:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:2:18:27:58:8:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_im"
		    SID			    "55:2:18:27:58:9"
		    Ports		    [1, 1]
		    Position		    [595, 319, 640, 351]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
		    "\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_re"
		    SID			    "55:2:18:27:58:10"
		    Ports		    [1, 1]
		    Position		    [595, 154, 640, 186]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
		    "\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imim"
		    SID			    "55:2:18:27:58:11"
		    Ports		    [2, 1]
		    Position		    [290, 172, 340, 223]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imre"
		    SID			    "55:2:18:27:58:12"
		    Ports		    [2, 1]
		    Position		    [290, 267, 340, 318]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reim"
		    SID			    "55:2:18:27:58:13"
		    Ports		    [2, 1]
		    Position		    [290, 337, 340, 388]
		    ZOrder		    -13
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rere"
		    SID			    "55:2:18:27:58:14"
		    Ports		    [2, 1]
		    Position		    [290, 102, 340, 153]
		    ZOrder		    -14
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,672"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    SID			    "55:2:18:27:58:15"
		    Ports		    [2, 1]
		    Position		    [660, 229, 700, 271]
		    ZOrder		    -15
		    LibraryVersion	    "1.42"
		    UserDataPersistent	    on
		    UserData		    "DataTag61"
		    SourceBlock		    "casper_library_misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ab"
		    SID			    "55:2:18:27:58:16"
		    Position		    [745, 243, 775, 257]
		    ZOrder		    -16
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "a_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "b_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_replicate"
		    SrcPort		    1
		    DstBlock		    "a_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_replicate"
		    SrcPort		    1
		    DstBlock		    "b_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    4
		    DstBlock		    "imre"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    3
		    DstBlock		    "imre"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    3
		    DstBlock		    "reim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    4
		    DstBlock		    "reim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "rere"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "imim"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "imre"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reim"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addsub_re"
		    SrcPort		    1
		    DstBlock		    "convert_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addsub_im"
		    SrcPort		    1
		    DstBlock		    "convert_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_re"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_im"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "ab"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    SID			    "55:2:18:27:59"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    ZOrder		    -17
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:2:18:27:60"
		    Position		    [25, 38, 55, 52]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "55:2:18:27:61"
		    Position		    [25, 88, 55, 102]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    SID			    "55:2:18:27:62"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,55,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 55 55 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 55 55 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[34.7"
		    "7 34.77 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[27.77 27.77 "
		    "34.77 34.77 27.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[20.77 20.77 27.77 27.77 20."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:2:18:27:63"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:2:18:27:64"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:2:18:27:65"
		    Position		    [220, 63, 250, 77]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:2:18:27:66"
		    Position		    [510, 138, 540, 152]
		    ZOrder		    -18
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:2:18:27:67"
		    Position		    [415, 238, 445, 252]
		    ZOrder		    -19
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [13, 0; 0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [11, 0; 0, 35]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmac4"
		  SID			  "55:2:18:28"
		  Tag			  "cmac"
		  Ports			  [5, 2]
		  Position		  [175, 454, 270, 576]
		  ZOrder		  -28
		  AncestorBlock		  "casper_library_correlator/cmac"
		  LibraryVersion	  "*"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    521
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmac"
		    Description		    "A complex multiply-accumulate block. Full precision."
		    Initialization	    "bit_growth = ceil(log2(acc_len));\nn_bits_out = (n_bits_a + n_bits_b + 1 + bit_growth);\nbin"
		    "_pt_out=(bin_pt_a + bin_pt_b);\nset_param([gcb,'/cmult*'],'multiplier_implementation',num2str(multiplier_impleme"
		    "ntation));\nset_param([gcb,'/cmult*'],'mult_latency',num2str(mult_latency));\nset_param([gcb,'/cmult*'],'conjuga"
		    "ted','on');\nset_param([gcb,'/cmult*'],'add_latency',num2str(add_latency));\nset_param([gcb,'/cmult*'],'n_bits_a"
		    "b',num2str(n_bits_out));\nset_param([gcb,'/cmult*'],'n_bits_a',num2str(n_bits_a));\nset_param([gcb,'/cmult*'],'n"
		    "_bits_b',num2str(n_bits_b));\nset_param([gcb,'/cmult*'],'bin_pt_a',num2str(bin_pt_a));\nset_param([gcb,'/cmult*'"
		    "],'bin_pt_b',num2str(bin_pt_b));\nset_param([gcb,'/cmult*'],'bin_pt_ab',num2str(bin_pt_out));"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    12
		    Object {
		    $ObjectID		    522
		    Type		    "edit"
		    Name		    "acc_len"
		    Prompt		    "Number of Accumulations"
		    Value		    "128"
		    }
		    Object {
		    $ObjectID		    523
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of bits 'a'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    524
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary point 'a'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    525
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of bits 'b'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    526
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary point 'b'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    527
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantisation"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    528
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    529
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    530
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    }
		    Object {
		    $ObjectID		    531
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    532
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    533
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier Implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "cmac4"
		    Location		    [1834, 254, 2993, 1299]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "67"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    SID			    "55:2:18:28:1"
		    Position		    [65, 143, 95, 157]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    SID			    "55:2:18:28:2"
		    Position		    [65, 203, 95, 217]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:2:18:28:3"
		    Position		    [65, 263, 95, 277]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "55:2:18:28:4"
		    Position		    [30, 43, 60, 57]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:2:18:28:5"
		    Position		    [275, 243, 305, 257]
		    ZOrder		    -5
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    SID			    "55:2:18:28:6"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16"
		    ".33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13."
		    "33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.3"
		    "3 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7."
		    "33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
		    "color('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    SID			    "55:2:18:28:7"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 "
		    "15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33"
		    " 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 "
		    "1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.97"
		    "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
		    "abel('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    SID			    "55:2:18:28:8"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Counter"
		    SourceType		    "Xilinx Counter Block"
		    infoedit		    "Hardware notes: Free running counters are the least expensive in hardware.  A count limited count"
		    "er is implemented by combining a counter with a comparator."
		    cnt_type		    "Count Limited"
		    cnt_to		    "acc_len - 1"
		    operation		    "Up"
		    start_count		    "0"
		    cnt_by_val		    "1"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    load_pin		    off
		    rst			    on
		    en			    off
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,768"
		    block_type		    "counter"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,52,1,1,white,blue,0,53dad701,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38"
		    ".88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38."
		    "88 30.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');di"
		    "sp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:2:18:28:9"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "add_latency + mult_latency - 1"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1896,900,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    SID			    "55:2:18:28:10"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Relational"
		    SourceType		    "Xilinx Arithmetic Relational Operator Block"
		    mode		    "a=b"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,210"
		    block_type		    "relational"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,44,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 2"
		    "8.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 "
		    "28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1"
		    " 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0."
		    "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		    ");port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\"
		    "bfa = b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ')"
		    ";\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    SID			    "55:2:18:28:11"
		    Position		    [410, 155, 430, 175]
		    ZOrder		    -11
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    SID			    "55:2:18:28:12"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    ZOrder		    -12
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:2:18:28:13"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:2:18:28:14"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:2:18:28:15"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:2:18:28:16"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:2:18:28:17"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:2:18:28:18"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:2:18:28:19"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:2:18:28:20"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "2778,242,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:2:18:28:21"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:2:18:28:22"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:2:18:28:23"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:2:18:28:24"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:2:18:28:25"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:2:18:28:26"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    SID			    "55:2:18:28:27"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    ZOrder		    -13
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:2:18:28:28"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:2:18:28:29"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:2:18:28:30"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:2:18:28:31"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:2:18:28:32"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:2:18:28:33"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:2:18:28:34"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:2:18:28:35"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:2:18:28:36"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:2:18:28:37"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:2:18:28:38"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:2:18:28:39"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:2:18:28:40"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:2:18:28:41"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    SID			    "55:2:18:28:42"
		    Ports		    [1, 2]
		    Position		    [190, 154, 230, 196]
		    ZOrder		    -14
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:2:18:28:43"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:2:18:28:44"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:2:18:28:45"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:2:18:28:46"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:2:18:28:47"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:2:18:28:48"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:2:18:28:49"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    SID			    "55:2:18:28:50"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    ZOrder		    -15
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri2"
		    Location		    [499, 45, 865, 739]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:2:18:28:51"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:2:18:28:52"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:2:18:28:53"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:2:18:28:54"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:2:18:28:55"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:2:18:28:56"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:2:18:28:57"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    SID			    "55:2:18:28:58"
		    Ports		    [2, 1]
		    Position		    [130, 143, 170, 207]
		    ZOrder		    -16
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "4_3 * 4_3 ==> 16_6\nTruncate, Wrap\nLatency=0"
		    AncestorBlock	    "casper_library_multipliers/cmult"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag62"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    534
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmult"
		    Description		    "Multiplies two complex numbers using 4 multipliers and 2 adders.\nConjugation is optional."
		    Initialization	    "cmult_init(gcb, ...\n    'n_bits_a',n_bits_a, ...\n    'bin_pt_a',bin_pt_a, ...\n    'n_bits"
		    "_b',n_bits_b, ...\n    'bin_pt_b',bin_pt_b, ...\n    'n_bits_ab',n_bits_ab, ...\n    'bin_pt_ab',bin_pt_ab, ...\n"
		    "    'quantization',quantization, ...\n    'overflow', overflow, ...\n    'in_latency', in_latency, ...\n    'mul"
		    "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'conv_latency', conv_latency, ...\n    '"
		    "conjugated', conjugated, ...\n    'multiplier_implementation', multiplier_implementation, ...\n    'async', asyn"
		    "c, ...\n    'pipelined_enable', pipelined_enable);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    16
		    Object {
		    $ObjectID		    535
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of Bits 'a'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    536
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary Point 'a'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    537
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of Bits 'b'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    538
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary Point 'b'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    539
		    Type		    "edit"
		    Name		    "n_bits_ab"
		    Prompt		    "Number of Bits 'ab'"
		    Value		    "16"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    540
		    Type		    "edit"
		    Name		    "bin_pt_ab"
		    Prompt		    "Binary Point 'ab'"
		    Value		    "6"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    541
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantization"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    542
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    543
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input latency"
		    Value		    "0"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    544
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    545
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    546
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    547
		    Type		    "checkbox"
		    Name		    "conjugated"
		    Prompt		    "Conjugate"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    548
		    Type		    "checkbox"
		    Name		    "async"
		    Prompt		    "asynchronous operation"
		    Value		    "off"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    549
		    Type		    "checkbox"
		    Name		    "pipelined_enable"
		    Prompt		    "enable pipeline"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    550
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    TabName		    "implementation"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "cmult*"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "16"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    SID			    "55:2:18:28:58:1"
		    Position		    [5, 148, 35, 162]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    SID			    "55:2:18:28:58:2"
		    Position		    [5, 333, 35, 347]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_expand"
		    SID			    "55:2:18:28:58:3"
		    Ports		    [1, 4]
		    Position		    [180, 106, 230, 199]
		    ZOrder		    -3
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag63"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    551
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    552
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    553
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    554
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    555
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    556
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    557
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    558
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    559
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    560
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:2:18:28:58:3:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:2:18:28:58:3:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:2:18:28:58:3:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:2:18:28:58:3:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:2:18:28:58:3:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:2:18:28:58:3:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:2:18:28:58:3:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:2:18:28:58:3:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:2:18:28:58:3:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:2:18:28:58:3:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:2:18:28:58:3:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:2:18:28:58:3:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:2:18:28:58:3:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_replicate"
		    SID			    "55:2:18:28:58:4"
		    Ports		    [1, 1]
		    Position		    [90, 143, 125, 167]
		    ZOrder		    -4
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag64"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    561
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    562
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    563
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    564
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    565
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:2:18:28:58:4:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:2:18:28:58:4:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag65"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    566
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    567
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:2:18:28:58:4:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:2:18:28:58:4:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:2:18:28:58:4:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:2:18:28:58:4:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:2:18:28:58:4:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:2:18:28:58:4:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:2:18:28:58:4:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_im"
		    SID			    "55:2:18:28:58:5"
		    Ports		    [2, 1]
		    Position		    [445, 259, 495, 401]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Subtraction"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_re"
		    SID			    "55:2:18:28:58:6"
		    Ports		    [2, 1]
		    Position		    [445, 94, 495, 236]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_expand"
		    SID			    "55:2:18:28:58:7"
		    Ports		    [1, 4]
		    Position		    [180, 291, 230, 384]
		    ZOrder		    -7
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag66"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    568
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    569
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    570
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    571
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    572
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    573
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    574
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    575
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    576
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    577
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:2:18:28:58:7:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:2:18:28:58:7:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:2:18:28:58:7:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:2:18:28:58:7:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:2:18:28:58:7:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:2:18:28:58:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:2:18:28:58:7:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:2:18:28:58:7:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:2:18:28:58:7:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:2:18:28:58:7:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:2:18:28:58:7:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:2:18:28:58:7:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:2:18:28:58:7:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_replicate"
		    SID			    "55:2:18:28:58:8"
		    Ports		    [1, 1]
		    Position		    [90, 328, 125, 352]
		    ZOrder		    -8
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag67"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    578
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    579
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    580
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    581
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    582
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:2:18:28:58:8:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:2:18:28:58:8:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag68"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    583
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    584
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:2:18:28:58:8:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:2:18:28:58:8:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:2:18:28:58:8:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:2:18:28:58:8:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:2:18:28:58:8:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:2:18:28:58:8:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:2:18:28:58:8:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_im"
		    SID			    "55:2:18:28:58:9"
		    Ports		    [1, 1]
		    Position		    [595, 319, 640, 351]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
		    "\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_re"
		    SID			    "55:2:18:28:58:10"
		    Ports		    [1, 1]
		    Position		    [595, 154, 640, 186]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
		    "\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imim"
		    SID			    "55:2:18:28:58:11"
		    Ports		    [2, 1]
		    Position		    [290, 172, 340, 223]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imre"
		    SID			    "55:2:18:28:58:12"
		    Ports		    [2, 1]
		    Position		    [290, 267, 340, 318]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reim"
		    SID			    "55:2:18:28:58:13"
		    Ports		    [2, 1]
		    Position		    [290, 337, 340, 388]
		    ZOrder		    -13
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rere"
		    SID			    "55:2:18:28:58:14"
		    Ports		    [2, 1]
		    Position		    [290, 102, 340, 153]
		    ZOrder		    -14
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,672"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    SID			    "55:2:18:28:58:15"
		    Ports		    [2, 1]
		    Position		    [660, 229, 700, 271]
		    ZOrder		    -15
		    LibraryVersion	    "1.42"
		    UserDataPersistent	    on
		    UserData		    "DataTag69"
		    SourceBlock		    "casper_library_misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ab"
		    SID			    "55:2:18:28:58:16"
		    Position		    [745, 243, 775, 257]
		    ZOrder		    -16
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "a_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "b_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_replicate"
		    SrcPort		    1
		    DstBlock		    "a_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_replicate"
		    SrcPort		    1
		    DstBlock		    "b_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    4
		    DstBlock		    "imre"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    3
		    DstBlock		    "imre"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    3
		    DstBlock		    "reim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    4
		    DstBlock		    "reim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "rere"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "imim"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "imre"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reim"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addsub_re"
		    SrcPort		    1
		    DstBlock		    "convert_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addsub_im"
		    SrcPort		    1
		    DstBlock		    "convert_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_re"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_im"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "ab"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    SID			    "55:2:18:28:59"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    ZOrder		    -17
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:2:18:28:60"
		    Position		    [25, 38, 55, 52]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "55:2:18:28:61"
		    Position		    [25, 88, 55, 102]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    SID			    "55:2:18:28:62"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,55,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 55 55 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 55 55 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[34.7"
		    "7 34.77 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[27.77 27.77 "
		    "34.77 34.77 27.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[20.77 20.77 27.77 27.77 20."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:2:18:28:63"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:2:18:28:64"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:2:18:28:65"
		    Position		    [220, 63, 250, 77]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:2:18:28:66"
		    Position		    [510, 138, 540, 152]
		    ZOrder		    -18
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:2:18:28:67"
		    Position		    [415, 238, 445, 252]
		    ZOrder		    -19
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [11, 0; 0, 35]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [13, 0; 0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "acc_out"
		  SID			  "55:2:18:29"
		  Position		  [440, 298, 470, 312]
		  ZOrder		  -29
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid_out"
		  SID			  "55:2:18:30"
		  Position		  [285, 538, 315, 552]
		  ZOrder		  -30
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "cmac1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [12, 0; 0, -5]
		  DstBlock		  "cmac1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [12, 0; 0, -10]
		  DstBlock		  "cmac1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "cmac2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice4"
		  SrcPort		  1
		  Points		  [3, 0; 0, -5]
		  DstBlock		  "cmac2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice5"
		  SrcPort		  1
		  Points		  [3, 0; 0, -10]
		  DstBlock		  "cmac2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "acc_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "cmac1"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "cmac1"
		  SrcPort		  2
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "cmac2"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice6"
		  SrcPort		  1
		  DstBlock		  "cmac3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice7"
		  SrcPort		  1
		  Points		  [3, 0; 0, -5]
		  DstBlock		  "cmac3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice8"
		  SrcPort		  1
		  Points		  [3, 0; 0, -10]
		  DstBlock		  "cmac3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "cmac3"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice9"
		  SrcPort		  1
		  DstBlock		  "cmac4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice10"
		  SrcPort		  1
		  Points		  [3, 0; 0, -5]
		  DstBlock		  "cmac4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice11"
		  SrcPort		  1
		  Points		  [3, 0; 0, -10]
		  DstBlock		  "cmac4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "valid_in"
		  SrcPort		  1
		  Points		  [17, 0; 0, -25]
		  DstBlock		  "cmac4"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [5, 0; 0, -20; 10, 0]
		  Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140; 6, 0]
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "cmac1"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "cmac2"
		    DstPort		    4
		    }
		    }
		    Branch {
		    DstBlock		    "cmac3"
		    DstPort		    4
		    }
		  }
		  Branch {
		    DstBlock		    "cmac4"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "cmac2"
		  SrcPort		  2
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac3"
		  SrcPort		  2
		  DstBlock		  "Terminator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac4"
		  SrcPort		  2
		  DstBlock		  "valid_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac1"
		  SrcPort		  1
		  Points		  [73, 0; 0, 215]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac2"
		  SrcPort		  1
		  Points		  [58, 0; 0, 90]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "cmac3"
		  SrcPort		  1
		  Points		  [31, 0; 0, -35]
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "cmac4"
		  SrcPort		  1
		  Points		  [66, 0; 0, -160]
		  DstBlock		  "Concat"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "a1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "a2"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "acc_in"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_del_out"
	      SID		      "55:2:19"
	      Position		      [370, 38, 400, 52]
	      ZOrder		      -19
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_ndel_out"
	      SID		      "55:2:20"
	      Position		      [250, 313, 280, 327]
	      ZOrder		      -20
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_end_out"
	      SID		      "55:2:21"
	      Position		      [270, 433, 300, 447]
	      ZOrder		      -21
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "acc_out"
	      SID		      "55:2:22"
	      Position		      [500, 113, 530, 127]
	      ZOrder		      -22
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_out"
	      SID		      "55:2:23"
	      Position		      [500, 148, 530, 162]
	      ZOrder		      -23
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rst_out"
	      SID		      "55:2:24"
	      Position		      [170, 103, 200, 117]
	      ZOrder		      -24
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      SID		      "55:2:25"
	      Position		      [470, 398, 500, 412]
	      ZOrder		      -25
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [0, -150]
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		DstBlock		"Delay1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 70]
		DstBlock		"Counter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a_del"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dual_pol_cmac"
	      SrcPort		      1
	      DstBlock		      "acc_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "acc_in"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "dual_pol_cmac"
	      SrcPort		      2
	      DstBlock		      "valid_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid_in"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "a_ndel"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -50]
		DstBlock		"Mux"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a_end"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -55; 120, 0]
		DstBlock		"Mux"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Delay8"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 60]
		DstBlock		"dual_pol_cmac"
		DstPort			1
	      }
	      Branch {
		DstBlock		"a_del_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      DstBlock		      "a_ndel_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay8"
	      SrcPort		      1
	      DstBlock		      "a_end_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, -19; 229, 0; 0, 59]
		DstBlock		"dual_pol_cmac"
		DstPort			4
	      }
	      Branch {
		DstBlock		"rst_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync1"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "baseline_tap2"
	  SID			  "55:3"
	  Ports			  [7, 7]
	  Position		  [410, 52, 505, 168]
	  ZOrder		  3
	  BackgroundColor	  "gray"
	  AttributesFormatString  "ant_sep=2, mult=1, bram=1"
	  AncestorBlock		  "casper_library_correlator/baseline_tap"
	  LibraryVersion	  "1.22"
	  UserDataPersistent	  on
	  UserData		  "DataTag70"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    585
	    $ClassName		    "Simulink.Mask"
	    Type		    "baseline_tap"
	    Initialization	    "fix_pnt_pos = (n_bits-1)*2;\nbit_growth = ceil(log2(acc_len));\nant_bits = ceil(log2(n_ants))"
	    ";\nn_bits_out = (2*n_bits + 1 + bit_growth);\n\nparams = get_mask_params(gcb);\nbaseline_tap_init(gcb, params{:})"
	    ";"
	    SelfModifiable	    "on"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      9
	      Object {
		$ObjectID		586
		Type			"edit"
		Name			"n_ants"
		Prompt			"Number of antennas"
		Value			"4"
	      }
	      Object {
		$ObjectID		587
		Type			"edit"
		Name			"ant_sep"
		Prompt			"Antenna Seperation"
		Value			"2"
	      }
	      Object {
		$ObjectID		588
		Type			"edit"
		Name			"n_bits"
		Prompt			"number of input bits (per complex component)"
		Value			"4"
	      }
	      Object {
		$ObjectID		589
		Type			"edit"
		Name			"acc_len"
		Prompt			"accumulation length"
		Value			"128"
	      }
	      Object {
		$ObjectID		590
		Type			"edit"
		Name			"add_latency"
		Prompt			"Adder latency"
		Value			"1"
	      }
	      Object {
		$ObjectID		591
		Type			"edit"
		Name			"mult_latency"
		Prompt			"Multiplier latency"
		Value			"2"
	      }
	      Object {
		$ObjectID		592
		Type			"edit"
		Name			"bram_latency"
		Prompt			"BRAM latency"
		Value			"3"
	      }
	      Object {
		$ObjectID		593
		Type			"edit"
		Name			"mult_type"
		Prompt			"Multiplier Type (0=behavioural HDL, 1=embedded, 2=core)"
		Value			"1"
	      }
	      Object {
		$ObjectID		594
		Type			"edit"
		Name			"use_bram_delay"
		Prompt			"Use BRAM delays"
		Value			"1"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "baseline_tap2"
	    Location		    [1772, 157, 2562, 1327]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "28"
	    SIDPrevWatermark	    "25"
	    Block {
	      BlockType		      Inport
	      Name		      "a_del"
	      SID		      "55:3:1"
	      Position		      [175, 38, 205, 52]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_ndel"
	      SID		      "55:3:2"
	      Position		      [130, 313, 160, 327]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_end"
	      SID		      "55:3:3"
	      Position		      [135, 433, 165, 447]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_in"
	      SID		      "55:3:4"
	      Position		      [345, 128, 375, 142]
	      ZOrder		      -4
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid_in"
	      SID		      "55:3:5"
	      Position		      [345, 158, 375, 172]
	      ZOrder		      -5
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      SID		      "55:3:6"
	      Position		      [15, 103, 45, 117]
	      ZOrder		      -6
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync1"
	      SID		      "55:3:7"
	      Position		      [360, 398, 390, 412]
	      ZOrder		      -7
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      SID		      "55:3:8"
	      Ports		      [0, 1]
	      Position		      [130, 220, 175, 240]
	      ZOrder		      -8
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "ant_sep * acc_len"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "ant_bits + bit_growth"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,414,344"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,20,0,1,white,blue,0,72f1e361,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('output',1,'256');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      SID		      "55:3:9"
	      Ports		      [1, 1]
	      Position		      [260, 210, 285, 230]
	      ZOrder		      -9
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do"
	      " not."
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      float_type	      "Single"
	      exp_bits		      "8"
	      fraction_bits	      "24"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      pipeline		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.2"
	      "2 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.2"
	      "2 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 "
	      "1 ]);\npatch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973"
	      " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port"
	      "_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      SID		      "55:3:10"
	      Ports		      [1, 1]
	      Position		      [130, 154, 180, 206]
	      ZOrder		      -10
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited co"
	      "unter is implemented by combining a counter with a comparator."
	      cnt_type		      "Count Limited"
	      cnt_to		      "n_ants * acc_len - 1"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "ant_bits + bit_growth"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      on
	      en		      off
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "1700,223,451,768"
	      block_type	      "counter"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,52,1,1,white,blue,0,53dad701,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 52 52 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 52 52 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
	      "33.77 33.77 40.77 33.77 40.77 40.77 40.77 33.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[26.77 2"
	      "6.77 33.77 33.77 26.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[19.77 19.77 26.77 26."
	      "77 19.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[12.77 12.77 19.77 12.77 19.77 19.7"
	      "7 12.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	      "xt');\ncolor('black');port_label('input',1,'rst');\n\ncolor('black');disp('{\\fontsize{14}\\bf\\lceil++\\rceil}"
	      "','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      SID		      "55:3:11"
	      Ports		      [1, 1]
	      Position		      [105, 87, 150, 133]
	      ZOrder		      -11
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "24,282,419,313"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,46,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 46 46 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 46 46 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[29."
	      "66 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[23.66 23.66 2"
	      "9.66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[17.66 17.66 23.66 23.66 17.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\nc"
	      "olor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      SID		      "55:3:12"
	      Ports		      [1, 1]
	      Position		      [295, 22, 340, 68]
	      ZOrder		      -12
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,255,419,313"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,46,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 46 46 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 46 46 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[29."
	      "66 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[23.66 23.66 2"
	      "9.66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[17.66 17.66 23.66 23.66 17.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\nc"
	      "olor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      SID		      "55:3:13"
	      Ports		      [1, 1]
	      Position		      [185, 297, 230, 343]
	      ZOrder		      -13
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "23,255,419,313"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,46,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 46 46 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 46 46 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[29."
	      "66 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[23.66 23.66 2"
	      "9.66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[17.66 17.66 23.66 23.66 17.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\nc"
	      "olor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay8"
	      SID		      "55:3:14"
	      Ports		      [1, 1]
	      Position		      [190, 417, 235, 463]
	      ZOrder		      -14
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,201,419,313"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,46,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 46 46 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 46 46 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[29."
	      "66 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[23.66 23.66 2"
	      "9.66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[17.66 17.66 23.66 23.66 17.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\nc"
	      "olor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      SID		      "55:3:15"
	      Ports		      [3, 1]
	      Position		      [310, 237, 335, 303]
	      ZOrder		      -15
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,66,3,1,white,blue,3,a150fb03,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 9.42857 56.5714 66 "
	      "0 ],[0.77 0.82 0.91 ]);\nplot([0 25 25 0 0 ],[0 9.42857 56.5714 66 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 1"
	      "2.66 8.325 5.325 ],[36.33 36.33 39.33 36.33 39.33 39.33 39.33 36.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325"
	      " 8.325 ],[33.33 33.33 36.33 36.33 33.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[30.33 "
	      "30.33 33.33 33.33 30.33 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[27.33 27.33 30.33 27.3"
	      "3 30.33 30.33 27.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: b"
	      "egin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncol"
	      "or('black');port_label('input',3,'d1');\n\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');\nfprintf('','C"
	      "OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "55:3:16"
	      Ports		      [2, 1]
	      Position		      [200, 198, 245, 242]
	      ZOrder		      -16
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a<b"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,731fb07f,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28."
	      "66 28.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 2"
	      "8.66 28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('out"
	      "put',1,'\\bfa < b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay"
	      SID		      "55:3:28"
	      Ports		      [1, 1]
	      Position		      [225, 25, 270, 65]
	      ZOrder		      3
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library_delays/delay_bram"
	      LibraryVersion	      "1.35"
	      UserDataPersistent      on
	      UserData		      "DataTag71"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		595
		$ClassName		"Simulink.Mask"
		Type			"delay_bram"
		Description		"A delay block that uses BRAM for its storage."
		Help			"eval('xlWeb(''http://casper.berkeley.edu/wiki/Delay_bram'')')"
		Initialization		"delay_bram_init(gcb, ...\n    'DelayLen', DelayLen, ...\n    'bram_latency', bram_latency, ...\n   "
		" 'use_dsp48', use_dsp48, ...\n    'async', async);"
		SelfModifiable		"on"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  4
		  Object {
		    $ObjectID		    596
		    Type		    "edit"
		    Name		    "DelayLen"
		    Prompt		    "Delay By:"
		    Value		    "acc_len"
		  }
		  Object {
		    $ObjectID		    597
		    Type		    "edit"
		    Name		    "bram_latency"
		    Prompt		    "BRAM Latency"
		    Value		    "bram_latency"
		  }
		  Object {
		    $ObjectID		    598
		    Type		    "checkbox"
		    Name		    "use_dsp48"
		    Prompt		    "Use DSP48"
		    Value		    "off"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    599
		    Type		    "checkbox"
		    Name		    "async"
		    Prompt		    "asynchronous operation"
		    Value		    "off"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"delay"
		Location		[124, 45, 1300, 2455]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"5"
		SIDPrevWatermark	"5"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  SID			  "55:3:28:1"
		  Position		  [40, 113, 70, 127]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "constant"
		  SID			  "55:3:28:2"
		  Ports			  [0, 1]
		  Position		  [95, 148, 130, 172]
		  ZOrder		  -2
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "1"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Boolean"
		  n_bits		  "16"
		  bin_pt		  "14"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  sg_icon_stat		  "35,24,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 24 24 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[15.33 15"
		  ".33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[12.33 12.33 15.33"
		  " 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 "
		  "1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 "
		  "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		  "_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "counter"
		  SID			  "55:3:28:3"
		  Ports			  [0, 1]
		  Position		  [95, 64, 130, 96]
		  ZOrder		  -3
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Count Limited"
		  cnt_to		  "DelayLen - bram_latency - 1"
		  operation		  "Up"
		  start_count		  "0"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "7"
		  bin_pt		  "0"
		  load_pin		  off
		  rst			  off
		  en			  off
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  use_rpm		  "off"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "counter"
		  sg_icon_stat		  "35,32,0,1,white,blue,0,4b061529,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 32 32 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 32 32 0 ]);\npatch([8.1 13.88 17.88 21.88 25.88 17.88 12.1 8.1 ],[20.44 20.44 24.4"
		  "4 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([12.1 17.88 13.88 8.1 12.1 ],[16.44 16.44 20.44 20.44 16.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([8.1 13.88 17.88 12.1 8.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]);\npatch([12.1"
		  " 25.88 21.88 17.88 13.88 8.1 12.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');disp('{\\fontsize{14}\\bf\\"
		  "lceil++\\rceil}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ram"
		  SID			  "55:3:28:4"
		  Ports			  [3, 1]
		  Position		  [150, 62, 215, 178]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Memory Block"
		  depth			  "128"
		  initVector		  "0"
		  distributed_mem	  "Block RAM"
		  write_mode		  "Read Before Write"
		  rst			  off
		  init_reg		  "0"
		  en			  off
		  latency		  "bram_latency"
		  dbl_ovrd		  off
		  optimize		  "Area"
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "spram"
		  sg_icon_stat		  "65,116,3,1,white,blue,0,0b4315b4,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 116 116 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 65 65 0 0 ],[0 0 116 116 0 ]);\npatch([11.975 24.98 33.98 42.98 51.98 33.98 20.975 11.975 ],[67.9"
		  "9 67.99 76.99 67.99 76.99 76.99 76.99 67.99 ],[1 1 1 ]);\npatch([20.975 33.98 24.98 11.975 20.975 ],[58.99 58.99 6"
		  "7.99 67.99 58.99 ],[0.931 0.946 0.973 ]);\npatch([11.975 24.98 33.98 20.975 11.975 ],[49.99 49.99 58.99 58.99 49.9"
		  "9 ],[1 1 1 ]);\npatch([20.975 51.98 42.98 33.98 24.98 11.975 20.975 ],[40.99 40.99 49.99 40.99 49.99 49.99 40.99 ]"
		  ",[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		  "('black');port_label('input',1,'addr');\ncolor('black');port_label('input',2,'data');\ncolor('black');port_label('"
		  "input',3,'we');\n\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "55:3:28:5"
		  Position		  [240, 113, 270, 127]
		  ZOrder		  -5
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "counter"
		  SrcPort		  1
		  DstBlock		  "ram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "ram"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "constant"
		  SrcPort		  1
		  DstBlock		  "ram"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "ram"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dual_pol_cmac"
	      SID		      "55:3:18"
	      Ports		      [5, 2]
	      Position		      [405, 98, 480, 172]
	      ZOrder		      -18
	      AncestorBlock	      "casper_library_correlator/dual_pol_cmac"
	      LibraryVersion	      "*"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		600
		$ClassName		"Simulink.Mask"
		Initialization		"bit_growth = ceil(log2(acc_len));\nn_bits_out = (n_bits_in*2 + 1 + bit_growth);\nbin_pt_out=(bin_pt"
		"_in*2);\n\ncmacs = find_system(gcb, 'lookUnderMasks', 'all', 'FollowLinks','on','tag', 'cmac');\nfor i=1:length(cmac"
		"s),\n    reuse_block(get_param(cmacs{i},'Parent'),get_param(cmacs{i},'Name'),'casper_library_correlator/cmac',...\n "
		"           'mult_latency',num2str(mult_latency),...            \n            'add_latency',num2str(add_latency),...\n"
		"            'acc_len',num2str(acc_len),...\n            'n_bits_a',num2str(n_bits_in),...\n            'n_bits_b',nu"
		"m2str(n_bits_in),...\n            'bin_pt_a',num2str(n_bits_in-1),...\n            'bin_pt_b',num2str(n_bits_in-1),."
		"..\n            'multiplier_implementation',multiplier_implementation,...\n            'LinkStatus','inactive');\nen"
		"d"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  6
		  Object {
		    $ObjectID		    601
		    Type		    "edit"
		    Name		    "acc_len"
		    Prompt		    "Number of accumulations"
		    Value		    "128"
		  }
		  Object {
		    $ObjectID		    602
		    Type		    "edit"
		    Name		    "n_bits_in"
		    Prompt		    "Number of bits in"
		    Value		    "4"
		  }
		  Object {
		    $ObjectID		    603
		    Type		    "edit"
		    Name		    "bin_pt_in"
		    Prompt		    "Binary point in"
		    Value		    "3"
		  }
		  Object {
		    $ObjectID		    604
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier latency"
		    Value		    "2"
		  }
		  Object {
		    $ObjectID		    605
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder latency"
		    Value		    "1"
		  }
		  Object {
		    $ObjectID		    606
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"dual_pol_cmac"
		Location		[1772, 157, 2562, 1327]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"125"
		SIDHighWatermark	"30"
		Block {
		  BlockType		  Inport
		  Name			  "a1"
		  SID			  "55:3:18:1"
		  Position		  [25, 38, 55, 52]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "a2"
		  SID			  "55:3:18:2"
		  Position		  [25, 68, 55, 82]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "acc_in"
		  SID			  "55:3:18:3"
		  Position		  [20, 518, 50, 532]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "55:3:18:4"
		  Position		  [100, 553, 130, 567]
		  ZOrder		  -4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_in"
		  SID			  "55:3:18:5"
		  Position		  [100, 583, 130, 597]
		  ZOrder		  -5
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "55:3:18:6"
		  Ports			  [4, 1]
		  Position		  [365, 275, 415, 330]
		  ZOrder		  -6
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "4"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "concat"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "50,55,4,1,white,blue,0,47d3d416,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 55 55 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 55 55 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[34.77 34.7"
		  "7 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[27.77 27.77 34.77 34"
		  ".77 27.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[20.77 20.77 27.77 27.77 20.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'hi');\n\n\ncolor('black');port_label('input',4,'lo');\n\ncolor('black');disp('\\fontsize{20}"
		  "\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  SID			  "55:3:18:7"
		  Ports			  [0, 1]
		  Position		  [115, 273, 140, 297]
		  ZOrder		  -7
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 15.33 "
		  "18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33 15.33 1"
		  "2.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 ]);\npat"
		  "ch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.973 ]);\nfprin"
		  "tf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',"
		  "1,'0');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  SID			  "55:3:18:8"
		  Ports			  [0, 1]
		  Position		  [115, 133, 140, 157]
		  ZOrder		  -8
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 15.33 "
		  "18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33 15.33 1"
		  "2.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 ]);\npat"
		  "ch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.973 ]);\nfprin"
		  "tf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',"
		  "1,'0');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  SID			  "55:3:18:9"
		  Ports			  [0, 1]
		  Position		  [110, 413, 135, 437]
		  ZOrder		  -9
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  off
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 15.33 "
		  "18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33 15.33 1"
		  "2.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 1 ]);\npat"
		  "ch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.973 ]);\nfprin"
		  "tf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',"
		  "1,'0');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "55:3:18:10"
		  Ports			  [1, 1]
		  Position		  [95, 31, 140, 59]
		  ZOrder		  -10
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "55:3:18:11"
		  Ports			  [1, 1]
		  Position		  [95, 61, 140, 89]
		  ZOrder		  -11
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "1700,223,594,505"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice10"
		  SID			  "55:3:18:12"
		  Ports			  [1, 1]
		  Position		  [90, 481, 135, 509]
		  ZOrder		  -12
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "24,282,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice11"
		  SID			  "55:3:18:13"
		  Ports			  [1, 1]
		  Position		  [90, 511, 135, 539]
		  ZOrder		  -13
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits_out"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-6*n_bits_out"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "22,228,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  SID			  "55:3:18:14"
		  Ports			  [1, 1]
		  Position		  [95, 91, 140, 119]
		  ZOrder		  -14
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits_out"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,201,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  SID			  "55:3:18:15"
		  Ports			  [1, 1]
		  Position		  [95, 171, 140, 199]
		  ZOrder		  -15
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-2*n_bits"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice4"
		  SID			  "55:3:18:16"
		  Ports			  [1, 1]
		  Position		  [95, 201, 140, 229]
		  ZOrder		  -16
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-2*n_bits"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,201,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice5"
		  SID			  "55:3:18:17"
		  Ports			  [1, 1]
		  Position		  [95, 231, 140, 259]
		  ZOrder		  -17
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits_out"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-2*n_bits_out"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,201,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice6"
		  SID			  "55:3:18:18"
		  Ports			  [1, 1]
		  Position		  [90, 311, 135, 339]
		  ZOrder		  -18
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "22,228,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice7"
		  SID			  "55:3:18:19"
		  Ports			  [1, 1]
		  Position		  [90, 341, 135, 369]
		  ZOrder		  -19
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-2*n_bits"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,201,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice8"
		  SID			  "55:3:18:20"
		  Ports			  [1, 1]
		  Position		  [90, 371, 135, 399]
		  ZOrder		  -20
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits_out"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-4*n_bits_out"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,201,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice9"
		  SID			  "55:3:18:21"
		  Ports			  [1, 1]
		  Position		  [90, 451, 135, 479]
		  ZOrder		  -21
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits"
		  boolean_output	  off
		  mode			  "Upper Bit Location + Width"
		  bit1			  "-2*n_bits"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "26,336,543,482"
		  block_type		  "slice"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 28 28 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[18.44 18.44 22"
		  ".44 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[14.44 14.44 18.44 18.44 14.44"
		  " ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch("
		  "[17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf"
		  "('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',"
		  "1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  SID			  "55:3:18:22"
		  Position		  [285, 115, 305, 135]
		  ZOrder		  -22
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  SID			  "55:3:18:23"
		  Position		  [285, 255, 305, 275]
		  ZOrder		  -23
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator2"
		  SID			  "55:3:18:24"
		  Position		  [285, 395, 305, 415]
		  ZOrder		  -24
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmac1"
		  SID			  "55:3:18:25"
		  Tag			  "cmac"
		  Ports			  [5, 2]
		  Position		  [175, 34, 270, 156]
		  ZOrder		  -25
		  AncestorBlock		  "casper_library_correlator/cmac"
		  LibraryVersion	  "*"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    607
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmac"
		    Description		    "A complex multiply-accumulate block. Full precision."
		    Initialization	    "bit_growth = ceil(log2(acc_len));\nn_bits_out = (n_bits_a + n_bits_b + 1 + bit_growth);\nbin"
		    "_pt_out=(bin_pt_a + bin_pt_b);\nset_param([gcb,'/cmult*'],'multiplier_implementation',num2str(multiplier_impleme"
		    "ntation));\nset_param([gcb,'/cmult*'],'mult_latency',num2str(mult_latency));\nset_param([gcb,'/cmult*'],'conjuga"
		    "ted','on');\nset_param([gcb,'/cmult*'],'add_latency',num2str(add_latency));\nset_param([gcb,'/cmult*'],'n_bits_a"
		    "b',num2str(n_bits_out));\nset_param([gcb,'/cmult*'],'n_bits_a',num2str(n_bits_a));\nset_param([gcb,'/cmult*'],'n"
		    "_bits_b',num2str(n_bits_b));\nset_param([gcb,'/cmult*'],'bin_pt_a',num2str(bin_pt_a));\nset_param([gcb,'/cmult*'"
		    "],'bin_pt_b',num2str(bin_pt_b));\nset_param([gcb,'/cmult*'],'bin_pt_ab',num2str(bin_pt_out));"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    12
		    Object {
		    $ObjectID		    608
		    Type		    "edit"
		    Name		    "acc_len"
		    Prompt		    "Number of Accumulations"
		    Value		    "128"
		    }
		    Object {
		    $ObjectID		    609
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of bits 'a'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    610
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary point 'a'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    611
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of bits 'b'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    612
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary point 'b'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    613
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantisation"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    614
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    615
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    616
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    }
		    Object {
		    $ObjectID		    617
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    618
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    619
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier Implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "cmac1"
		    Location		    [898, 45, 1694, 1242]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "67"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    SID			    "55:3:18:25:1"
		    Position		    [65, 143, 95, 157]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    SID			    "55:3:18:25:2"
		    Position		    [65, 203, 95, 217]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:3:18:25:3"
		    Position		    [65, 263, 95, 277]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "55:3:18:25:4"
		    Position		    [30, 43, 60, 57]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:3:18:25:5"
		    Position		    [275, 243, 305, 257]
		    ZOrder		    -5
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    SID			    "55:3:18:25:6"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16"
		    ".33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13."
		    "33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.3"
		    "3 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7."
		    "33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
		    "color('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    SID			    "55:3:18:25:7"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 "
		    "15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33"
		    " 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 "
		    "1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.97"
		    "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
		    "abel('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    SID			    "55:3:18:25:8"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Counter"
		    SourceType		    "Xilinx Counter Block"
		    infoedit		    "Hardware notes: Free running counters are the least expensive in hardware.  A count limited count"
		    "er is implemented by combining a counter with a comparator."
		    cnt_type		    "Count Limited"
		    cnt_to		    "acc_len - 1"
		    operation		    "Up"
		    start_count		    "0"
		    cnt_by_val		    "1"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    load_pin		    off
		    rst			    on
		    en			    off
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,768"
		    block_type		    "counter"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,52,1,1,white,blue,0,53dad701,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38"
		    ".88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38."
		    "88 30.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');di"
		    "sp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:3:18:25:9"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "add_latency + mult_latency - 1"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1896,900,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    SID			    "55:3:18:25:10"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Relational"
		    SourceType		    "Xilinx Arithmetic Relational Operator Block"
		    mode		    "a=b"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,210"
		    block_type		    "relational"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,44,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 2"
		    "8.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 "
		    "28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1"
		    " 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0."
		    "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		    ");port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\"
		    "bfa = b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ')"
		    ";\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    SID			    "55:3:18:25:11"
		    Position		    [410, 155, 430, 175]
		    ZOrder		    -11
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    SID			    "55:3:18:25:12"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    ZOrder		    -12
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:3:18:25:13"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:3:18:25:14"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:3:18:25:15"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:3:18:25:16"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:3:18:25:17"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:3:18:25:18"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:3:18:25:19"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:3:18:25:20"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "2778,242,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:3:18:25:21"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:3:18:25:22"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:3:18:25:23"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:3:18:25:24"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:3:18:25:25"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:3:18:25:26"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    SID			    "55:3:18:25:27"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    ZOrder		    -13
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:3:18:25:28"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:3:18:25:29"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:3:18:25:30"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:3:18:25:31"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:3:18:25:32"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:3:18:25:33"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:3:18:25:34"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:3:18:25:35"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:3:18:25:36"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:3:18:25:37"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:3:18:25:38"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:3:18:25:39"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:3:18:25:40"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:3:18:25:41"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    SID			    "55:3:18:25:42"
		    Ports		    [1, 2]
		    Position		    [190, 154, 230, 196]
		    ZOrder		    -14
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:3:18:25:43"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:3:18:25:44"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:3:18:25:45"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:3:18:25:46"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:3:18:25:47"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:3:18:25:48"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:3:18:25:49"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    SID			    "55:3:18:25:50"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    ZOrder		    -15
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri2"
		    Location		    [499, 45, 865, 739]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:3:18:25:51"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:3:18:25:52"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:3:18:25:53"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:3:18:25:54"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:3:18:25:55"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:3:18:25:56"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:3:18:25:57"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    SID			    "55:3:18:25:58"
		    Ports		    [2, 1]
		    Position		    [130, 143, 170, 207]
		    ZOrder		    -16
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "4_3 * 4_3 ==> 16_6\nTruncate, Wrap\nLatency=0"
		    AncestorBlock	    "casper_library_multipliers/cmult"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag72"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    620
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmult"
		    Description		    "Multiplies two complex numbers using 4 multipliers and 2 adders.\nConjugation is optional."
		    Initialization	    "cmult_init(gcb, ...\n    'n_bits_a',n_bits_a, ...\n    'bin_pt_a',bin_pt_a, ...\n    'n_bits"
		    "_b',n_bits_b, ...\n    'bin_pt_b',bin_pt_b, ...\n    'n_bits_ab',n_bits_ab, ...\n    'bin_pt_ab',bin_pt_ab, ...\n"
		    "    'quantization',quantization, ...\n    'overflow', overflow, ...\n    'in_latency', in_latency, ...\n    'mul"
		    "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'conv_latency', conv_latency, ...\n    '"
		    "conjugated', conjugated, ...\n    'multiplier_implementation', multiplier_implementation, ...\n    'async', asyn"
		    "c, ...\n    'pipelined_enable', pipelined_enable);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    16
		    Object {
		    $ObjectID		    621
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of Bits 'a'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    622
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary Point 'a'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    623
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of Bits 'b'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    624
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary Point 'b'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    625
		    Type		    "edit"
		    Name		    "n_bits_ab"
		    Prompt		    "Number of Bits 'ab'"
		    Value		    "16"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    626
		    Type		    "edit"
		    Name		    "bin_pt_ab"
		    Prompt		    "Binary Point 'ab'"
		    Value		    "6"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    627
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantization"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    628
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    629
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input latency"
		    Value		    "0"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    630
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    631
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    632
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert latency"
		    Value		    "0"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    633
		    Type		    "checkbox"
		    Name		    "conjugated"
		    Prompt		    "Conjugate"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    634
		    Type		    "checkbox"
		    Name		    "async"
		    Prompt		    "asynchronous operation"
		    Value		    "off"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    635
		    Type		    "checkbox"
		    Name		    "pipelined_enable"
		    Prompt		    "enable pipeline"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    636
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    TabName		    "implementation"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "cmult*"
		    Location		    [1772, 157, 2562, 1327]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "16"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    SID			    "55:3:18:25:58:1"
		    Position		    [5, 148, 35, 162]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    SID			    "55:3:18:25:58:2"
		    Position		    [5, 333, 35, 347]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_expand"
		    SID			    "55:3:18:25:58:3"
		    Ports		    [1, 4]
		    Position		    [180, 106, 230, 199]
		    ZOrder		    -3
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag73"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    637
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    638
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    639
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    640
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    641
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    642
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    643
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    644
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    645
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    646
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:3:18:25:58:3:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:3:18:25:58:3:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:3:18:25:58:3:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:3:18:25:58:3:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:3:18:25:58:3:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:3:18:25:58:3:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:3:18:25:58:3:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:3:18:25:58:3:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:3:18:25:58:3:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:3:18:25:58:3:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:3:18:25:58:3:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:3:18:25:58:3:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:3:18:25:58:3:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_replicate"
		    SID			    "55:3:18:25:58:4"
		    Ports		    [1, 1]
		    Position		    [90, 143, 125, 167]
		    ZOrder		    -4
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag74"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    647
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    648
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    649
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    650
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    651
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:3:18:25:58:4:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:3:18:25:58:4:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag75"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    652
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    653
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:3:18:25:58:4:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:3:18:25:58:4:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:3:18:25:58:4:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:3:18:25:58:4:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:3:18:25:58:4:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:3:18:25:58:4:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:3:18:25:58:4:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_im"
		    SID			    "55:3:18:25:58:5"
		    Ports		    [2, 1]
		    Position		    [445, 259, 495, 401]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Subtraction"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_re"
		    SID			    "55:3:18:25:58:6"
		    Ports		    [2, 1]
		    Position		    [445, 94, 495, 236]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_expand"
		    SID			    "55:3:18:25:58:7"
		    Ports		    [1, 4]
		    Position		    [180, 291, 230, 384]
		    ZOrder		    -7
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag76"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    654
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    655
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    656
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    657
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    658
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    659
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    660
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    661
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    662
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    663
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:3:18:25:58:7:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:3:18:25:58:7:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:3:18:25:58:7:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:3:18:25:58:7:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:3:18:25:58:7:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:3:18:25:58:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:3:18:25:58:7:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:3:18:25:58:7:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:3:18:25:58:7:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:3:18:25:58:7:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:3:18:25:58:7:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:3:18:25:58:7:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:3:18:25:58:7:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_replicate"
		    SID			    "55:3:18:25:58:8"
		    Ports		    [1, 1]
		    Position		    [90, 328, 125, 352]
		    ZOrder		    -8
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag77"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    664
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    665
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    666
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    667
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    668
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:3:18:25:58:8:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:3:18:25:58:8:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag78"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    669
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    670
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:3:18:25:58:8:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:3:18:25:58:8:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:3:18:25:58:8:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:3:18:25:58:8:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:3:18:25:58:8:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:3:18:25:58:8:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:3:18:25:58:8:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_im"
		    SID			    "55:3:18:25:58:9"
		    Ports		    [1, 1]
		    Position		    [595, 319, 640, 351]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_re"
		    SID			    "55:3:18:25:58:10"
		    Ports		    [1, 1]
		    Position		    [595, 154, 640, 186]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imim"
		    SID			    "55:3:18:25:58:11"
		    Ports		    [2, 1]
		    Position		    [290, 172, 340, 223]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imre"
		    SID			    "55:3:18:25:58:12"
		    Ports		    [2, 1]
		    Position		    [290, 267, 340, 318]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reim"
		    SID			    "55:3:18:25:58:13"
		    Ports		    [2, 1]
		    Position		    [290, 337, 340, 388]
		    ZOrder		    -13
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rere"
		    SID			    "55:3:18:25:58:14"
		    Ports		    [2, 1]
		    Position		    [290, 102, 340, 153]
		    ZOrder		    -14
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,672"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    SID			    "55:3:18:25:58:15"
		    Ports		    [2, 1]
		    Position		    [660, 229, 700, 271]
		    ZOrder		    -15
		    LibraryVersion	    "1.42"
		    UserDataPersistent	    on
		    UserData		    "DataTag79"
		    SourceBlock		    "casper_library_misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ab"
		    SID			    "55:3:18:25:58:16"
		    Position		    [745, 243, 775, 257]
		    ZOrder		    -16
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "a_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "b_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_replicate"
		    SrcPort		    1
		    DstBlock		    "a_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_replicate"
		    SrcPort		    1
		    DstBlock		    "b_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    4
		    DstBlock		    "imre"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    3
		    DstBlock		    "imre"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    3
		    DstBlock		    "reim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    4
		    DstBlock		    "reim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "rere"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "imim"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "imre"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reim"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addsub_re"
		    SrcPort		    1
		    DstBlock		    "convert_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addsub_im"
		    SrcPort		    1
		    DstBlock		    "convert_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_re"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_im"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "ab"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    SID			    "55:3:18:25:59"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    ZOrder		    -17
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:3:18:25:60"
		    Position		    [25, 38, 55, 52]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "55:3:18:25:61"
		    Position		    [25, 88, 55, 102]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    SID			    "55:3:18:25:62"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,55,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 55 55 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 55 55 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[34.7"
		    "7 34.77 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[27.77 27.77 "
		    "34.77 34.77 27.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[20.77 20.77 27.77 27.77 20."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:3:18:25:63"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:3:18:25:64"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:3:18:25:65"
		    Position		    [220, 63, 250, 77]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:3:18:25:66"
		    Position		    [510, 138, 540, 152]
		    ZOrder		    -18
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:3:18:25:67"
		    Position		    [415, 238, 445, 252]
		    ZOrder		    -19
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [13, 0; 0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [11, 0; 0, 35]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmac2"
		  SID			  "55:3:18:26"
		  Tag			  "cmac"
		  Ports			  [5, 2]
		  Position		  [175, 174, 270, 296]
		  ZOrder		  -26
		  AncestorBlock		  "casper_library_correlator/cmac"
		  LibraryVersion	  "*"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    671
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmac"
		    Description		    "A complex multiply-accumulate block. Full precision."
		    Initialization	    "bit_growth = ceil(log2(acc_len));\nn_bits_out = (n_bits_a + n_bits_b + 1 + bit_growth);\nbin"
		    "_pt_out=(bin_pt_a + bin_pt_b);\nset_param([gcb,'/cmult*'],'multiplier_implementation',num2str(multiplier_impleme"
		    "ntation));\nset_param([gcb,'/cmult*'],'mult_latency',num2str(mult_latency));\nset_param([gcb,'/cmult*'],'conjuga"
		    "ted','on');\nset_param([gcb,'/cmult*'],'add_latency',num2str(add_latency));\nset_param([gcb,'/cmult*'],'n_bits_a"
		    "b',num2str(n_bits_out));\nset_param([gcb,'/cmult*'],'n_bits_a',num2str(n_bits_a));\nset_param([gcb,'/cmult*'],'n"
		    "_bits_b',num2str(n_bits_b));\nset_param([gcb,'/cmult*'],'bin_pt_a',num2str(bin_pt_a));\nset_param([gcb,'/cmult*'"
		    "],'bin_pt_b',num2str(bin_pt_b));\nset_param([gcb,'/cmult*'],'bin_pt_ab',num2str(bin_pt_out));"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    12
		    Object {
		    $ObjectID		    672
		    Type		    "edit"
		    Name		    "acc_len"
		    Prompt		    "Number of Accumulations"
		    Value		    "128"
		    }
		    Object {
		    $ObjectID		    673
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of bits 'a'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    674
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary point 'a'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    675
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of bits 'b'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    676
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary point 'b'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    677
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantisation"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    678
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    679
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    680
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    }
		    Object {
		    $ObjectID		    681
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    682
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    683
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier Implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "cmac2"
		    Location		    [1834, 254, 2993, 1299]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "67"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    SID			    "55:3:18:26:1"
		    Position		    [65, 143, 95, 157]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    SID			    "55:3:18:26:2"
		    Position		    [65, 203, 95, 217]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:3:18:26:3"
		    Position		    [65, 263, 95, 277]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "55:3:18:26:4"
		    Position		    [30, 43, 60, 57]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:3:18:26:5"
		    Position		    [275, 243, 305, 257]
		    ZOrder		    -5
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    SID			    "55:3:18:26:6"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16"
		    ".33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13."
		    "33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.3"
		    "3 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7."
		    "33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
		    "color('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    SID			    "55:3:18:26:7"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 "
		    "15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33"
		    " 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 "
		    "1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.97"
		    "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
		    "abel('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    SID			    "55:3:18:26:8"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Counter"
		    SourceType		    "Xilinx Counter Block"
		    infoedit		    "Hardware notes: Free running counters are the least expensive in hardware.  A count limited count"
		    "er is implemented by combining a counter with a comparator."
		    cnt_type		    "Count Limited"
		    cnt_to		    "acc_len - 1"
		    operation		    "Up"
		    start_count		    "0"
		    cnt_by_val		    "1"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    load_pin		    off
		    rst			    on
		    en			    off
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,768"
		    block_type		    "counter"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,52,1,1,white,blue,0,53dad701,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38"
		    ".88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38."
		    "88 30.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');di"
		    "sp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:3:18:26:9"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "add_latency + mult_latency - 1"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1896,900,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    SID			    "55:3:18:26:10"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Relational"
		    SourceType		    "Xilinx Arithmetic Relational Operator Block"
		    mode		    "a=b"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,210"
		    block_type		    "relational"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,44,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 2"
		    "8.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 "
		    "28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1"
		    " 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0."
		    "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		    ");port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\"
		    "bfa = b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ')"
		    ";\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    SID			    "55:3:18:26:11"
		    Position		    [410, 155, 430, 175]
		    ZOrder		    -11
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    SID			    "55:3:18:26:12"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    ZOrder		    -12
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:3:18:26:13"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:3:18:26:14"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:3:18:26:15"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:3:18:26:16"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:3:18:26:17"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:3:18:26:18"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:3:18:26:19"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:3:18:26:20"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "2778,242,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:3:18:26:21"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:3:18:26:22"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:3:18:26:23"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:3:18:26:24"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:3:18:26:25"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:3:18:26:26"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    SID			    "55:3:18:26:27"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    ZOrder		    -13
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:3:18:26:28"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:3:18:26:29"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:3:18:26:30"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:3:18:26:31"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:3:18:26:32"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:3:18:26:33"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:3:18:26:34"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:3:18:26:35"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:3:18:26:36"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:3:18:26:37"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:3:18:26:38"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:3:18:26:39"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:3:18:26:40"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:3:18:26:41"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    SID			    "55:3:18:26:42"
		    Ports		    [1, 2]
		    Position		    [190, 154, 230, 196]
		    ZOrder		    -14
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:3:18:26:43"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:3:18:26:44"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:3:18:26:45"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:3:18:26:46"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:3:18:26:47"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:3:18:26:48"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:3:18:26:49"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    SID			    "55:3:18:26:50"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    ZOrder		    -15
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri2"
		    Location		    [499, 45, 865, 739]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:3:18:26:51"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:3:18:26:52"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:3:18:26:53"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:3:18:26:54"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:3:18:26:55"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:3:18:26:56"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:3:18:26:57"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    SID			    "55:3:18:26:58"
		    Ports		    [2, 1]
		    Position		    [130, 143, 170, 207]
		    ZOrder		    -16
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "4_3 * 4_3 ==> 16_6\nTruncate, Wrap\nLatency=0"
		    AncestorBlock	    "casper_library_multipliers/cmult"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag80"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    684
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmult"
		    Description		    "Multiplies two complex numbers using 4 multipliers and 2 adders.\nConjugation is optional."
		    Initialization	    "cmult_init(gcb, ...\n    'n_bits_a',n_bits_a, ...\n    'bin_pt_a',bin_pt_a, ...\n    'n_bits"
		    "_b',n_bits_b, ...\n    'bin_pt_b',bin_pt_b, ...\n    'n_bits_ab',n_bits_ab, ...\n    'bin_pt_ab',bin_pt_ab, ...\n"
		    "    'quantization',quantization, ...\n    'overflow', overflow, ...\n    'in_latency', in_latency, ...\n    'mul"
		    "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'conv_latency', conv_latency, ...\n    '"
		    "conjugated', conjugated, ...\n    'multiplier_implementation', multiplier_implementation, ...\n    'async', asyn"
		    "c, ...\n    'pipelined_enable', pipelined_enable);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    16
		    Object {
		    $ObjectID		    685
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of Bits 'a'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    686
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary Point 'a'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    687
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of Bits 'b'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    688
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary Point 'b'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    689
		    Type		    "edit"
		    Name		    "n_bits_ab"
		    Prompt		    "Number of Bits 'ab'"
		    Value		    "16"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    690
		    Type		    "edit"
		    Name		    "bin_pt_ab"
		    Prompt		    "Binary Point 'ab'"
		    Value		    "6"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    691
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantization"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    692
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    693
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input latency"
		    Value		    "0"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    694
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    695
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    696
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    697
		    Type		    "checkbox"
		    Name		    "conjugated"
		    Prompt		    "Conjugate"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    698
		    Type		    "checkbox"
		    Name		    "async"
		    Prompt		    "asynchronous operation"
		    Value		    "off"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    699
		    Type		    "checkbox"
		    Name		    "pipelined_enable"
		    Prompt		    "enable pipeline"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    700
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    TabName		    "implementation"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "cmult*"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "16"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    SID			    "55:3:18:26:58:1"
		    Position		    [5, 148, 35, 162]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    SID			    "55:3:18:26:58:2"
		    Position		    [5, 333, 35, 347]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_expand"
		    SID			    "55:3:18:26:58:3"
		    Ports		    [1, 4]
		    Position		    [180, 106, 230, 199]
		    ZOrder		    -3
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag81"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    701
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    702
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    703
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    704
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    705
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    706
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    707
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    708
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    709
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    710
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:3:18:26:58:3:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:3:18:26:58:3:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:3:18:26:58:3:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:3:18:26:58:3:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:3:18:26:58:3:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:3:18:26:58:3:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:3:18:26:58:3:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:3:18:26:58:3:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:3:18:26:58:3:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:3:18:26:58:3:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:3:18:26:58:3:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:3:18:26:58:3:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:3:18:26:58:3:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_replicate"
		    SID			    "55:3:18:26:58:4"
		    Ports		    [1, 1]
		    Position		    [90, 143, 125, 167]
		    ZOrder		    -4
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag82"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    711
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    712
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    713
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    714
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    715
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:3:18:26:58:4:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:3:18:26:58:4:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag83"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    716
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    717
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:3:18:26:58:4:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:3:18:26:58:4:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:3:18:26:58:4:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:3:18:26:58:4:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:3:18:26:58:4:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:3:18:26:58:4:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:3:18:26:58:4:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_im"
		    SID			    "55:3:18:26:58:5"
		    Ports		    [2, 1]
		    Position		    [445, 259, 495, 401]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Subtraction"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_re"
		    SID			    "55:3:18:26:58:6"
		    Ports		    [2, 1]
		    Position		    [445, 94, 495, 236]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_expand"
		    SID			    "55:3:18:26:58:7"
		    Ports		    [1, 4]
		    Position		    [180, 291, 230, 384]
		    ZOrder		    -7
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag84"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    718
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    719
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    720
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    721
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    722
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    723
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    724
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    725
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    726
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    727
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:3:18:26:58:7:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:3:18:26:58:7:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:3:18:26:58:7:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:3:18:26:58:7:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:3:18:26:58:7:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:3:18:26:58:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:3:18:26:58:7:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:3:18:26:58:7:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:3:18:26:58:7:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:3:18:26:58:7:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:3:18:26:58:7:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:3:18:26:58:7:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:3:18:26:58:7:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_replicate"
		    SID			    "55:3:18:26:58:8"
		    Ports		    [1, 1]
		    Position		    [90, 328, 125, 352]
		    ZOrder		    -8
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag85"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    728
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    729
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    730
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    731
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    732
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:3:18:26:58:8:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:3:18:26:58:8:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag86"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    733
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    734
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:3:18:26:58:8:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:3:18:26:58:8:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:3:18:26:58:8:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:3:18:26:58:8:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:3:18:26:58:8:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:3:18:26:58:8:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:3:18:26:58:8:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_im"
		    SID			    "55:3:18:26:58:9"
		    Ports		    [1, 1]
		    Position		    [595, 319, 640, 351]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
		    "\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_re"
		    SID			    "55:3:18:26:58:10"
		    Ports		    [1, 1]
		    Position		    [595, 154, 640, 186]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
		    "\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imim"
		    SID			    "55:3:18:26:58:11"
		    Ports		    [2, 1]
		    Position		    [290, 172, 340, 223]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imre"
		    SID			    "55:3:18:26:58:12"
		    Ports		    [2, 1]
		    Position		    [290, 267, 340, 318]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reim"
		    SID			    "55:3:18:26:58:13"
		    Ports		    [2, 1]
		    Position		    [290, 337, 340, 388]
		    ZOrder		    -13
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rere"
		    SID			    "55:3:18:26:58:14"
		    Ports		    [2, 1]
		    Position		    [290, 102, 340, 153]
		    ZOrder		    -14
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,672"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    SID			    "55:3:18:26:58:15"
		    Ports		    [2, 1]
		    Position		    [660, 229, 700, 271]
		    ZOrder		    -15
		    LibraryVersion	    "1.42"
		    UserDataPersistent	    on
		    UserData		    "DataTag87"
		    SourceBlock		    "casper_library_misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ab"
		    SID			    "55:3:18:26:58:16"
		    Position		    [745, 243, 775, 257]
		    ZOrder		    -16
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "a_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "b_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_replicate"
		    SrcPort		    1
		    DstBlock		    "a_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_replicate"
		    SrcPort		    1
		    DstBlock		    "b_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    4
		    DstBlock		    "imre"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    3
		    DstBlock		    "imre"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    3
		    DstBlock		    "reim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    4
		    DstBlock		    "reim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "rere"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "imim"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "imre"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reim"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addsub_re"
		    SrcPort		    1
		    DstBlock		    "convert_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addsub_im"
		    SrcPort		    1
		    DstBlock		    "convert_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_re"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_im"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "ab"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    SID			    "55:3:18:26:59"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    ZOrder		    -17
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:3:18:26:60"
		    Position		    [25, 38, 55, 52]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "55:3:18:26:61"
		    Position		    [25, 88, 55, 102]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    SID			    "55:3:18:26:62"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,55,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 55 55 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 55 55 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[34.7"
		    "7 34.77 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[27.77 27.77 "
		    "34.77 34.77 27.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[20.77 20.77 27.77 27.77 20."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:3:18:26:63"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:3:18:26:64"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:3:18:26:65"
		    Position		    [220, 63, 250, 77]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:3:18:26:66"
		    Position		    [510, 138, 540, 152]
		    ZOrder		    -18
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:3:18:26:67"
		    Position		    [415, 238, 445, 252]
		    ZOrder		    -19
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [11, 0; 0, 35]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [13, 0; 0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmac3"
		  SID			  "55:3:18:27"
		  Tag			  "cmac"
		  Ports			  [5, 2]
		  Position		  [175, 314, 270, 436]
		  ZOrder		  -27
		  AncestorBlock		  "casper_library_correlator/cmac"
		  LibraryVersion	  "*"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    735
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmac"
		    Description		    "A complex multiply-accumulate block. Full precision."
		    Initialization	    "bit_growth = ceil(log2(acc_len));\nn_bits_out = (n_bits_a + n_bits_b + 1 + bit_growth);\nbin"
		    "_pt_out=(bin_pt_a + bin_pt_b);\nset_param([gcb,'/cmult*'],'multiplier_implementation',num2str(multiplier_impleme"
		    "ntation));\nset_param([gcb,'/cmult*'],'mult_latency',num2str(mult_latency));\nset_param([gcb,'/cmult*'],'conjuga"
		    "ted','on');\nset_param([gcb,'/cmult*'],'add_latency',num2str(add_latency));\nset_param([gcb,'/cmult*'],'n_bits_a"
		    "b',num2str(n_bits_out));\nset_param([gcb,'/cmult*'],'n_bits_a',num2str(n_bits_a));\nset_param([gcb,'/cmult*'],'n"
		    "_bits_b',num2str(n_bits_b));\nset_param([gcb,'/cmult*'],'bin_pt_a',num2str(bin_pt_a));\nset_param([gcb,'/cmult*'"
		    "],'bin_pt_b',num2str(bin_pt_b));\nset_param([gcb,'/cmult*'],'bin_pt_ab',num2str(bin_pt_out));"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    12
		    Object {
		    $ObjectID		    736
		    Type		    "edit"
		    Name		    "acc_len"
		    Prompt		    "Number of Accumulations"
		    Value		    "128"
		    }
		    Object {
		    $ObjectID		    737
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of bits 'a'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    738
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary point 'a'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    739
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of bits 'b'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    740
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary point 'b'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    741
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantisation"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    742
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    743
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    744
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    }
		    Object {
		    $ObjectID		    745
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    746
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    747
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier Implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "cmac3"
		    Location		    [1834, 254, 2993, 1299]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "67"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    SID			    "55:3:18:27:1"
		    Position		    [65, 143, 95, 157]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    SID			    "55:3:18:27:2"
		    Position		    [65, 203, 95, 217]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:3:18:27:3"
		    Position		    [65, 263, 95, 277]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "55:3:18:27:4"
		    Position		    [30, 43, 60, 57]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:3:18:27:5"
		    Position		    [275, 243, 305, 257]
		    ZOrder		    -5
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    SID			    "55:3:18:27:6"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16"
		    ".33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13."
		    "33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.3"
		    "3 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7."
		    "33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
		    "color('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    SID			    "55:3:18:27:7"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 "
		    "15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33"
		    " 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 "
		    "1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.97"
		    "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
		    "abel('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    SID			    "55:3:18:27:8"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Counter"
		    SourceType		    "Xilinx Counter Block"
		    infoedit		    "Hardware notes: Free running counters are the least expensive in hardware.  A count limited count"
		    "er is implemented by combining a counter with a comparator."
		    cnt_type		    "Count Limited"
		    cnt_to		    "acc_len - 1"
		    operation		    "Up"
		    start_count		    "0"
		    cnt_by_val		    "1"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    load_pin		    off
		    rst			    on
		    en			    off
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,768"
		    block_type		    "counter"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,52,1,1,white,blue,0,53dad701,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38"
		    ".88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38."
		    "88 30.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');di"
		    "sp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:3:18:27:9"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "add_latency + mult_latency - 1"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1896,900,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    SID			    "55:3:18:27:10"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Relational"
		    SourceType		    "Xilinx Arithmetic Relational Operator Block"
		    mode		    "a=b"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,210"
		    block_type		    "relational"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,44,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 2"
		    "8.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 "
		    "28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1"
		    " 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0."
		    "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		    ");port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\"
		    "bfa = b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ')"
		    ";\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    SID			    "55:3:18:27:11"
		    Position		    [410, 155, 430, 175]
		    ZOrder		    -11
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    SID			    "55:3:18:27:12"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    ZOrder		    -12
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:3:18:27:13"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:3:18:27:14"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:3:18:27:15"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:3:18:27:16"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:3:18:27:17"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:3:18:27:18"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:3:18:27:19"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:3:18:27:20"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "2778,242,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:3:18:27:21"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:3:18:27:22"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:3:18:27:23"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:3:18:27:24"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:3:18:27:25"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:3:18:27:26"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    SID			    "55:3:18:27:27"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    ZOrder		    -13
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:3:18:27:28"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:3:18:27:29"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:3:18:27:30"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:3:18:27:31"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:3:18:27:32"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:3:18:27:33"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:3:18:27:34"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:3:18:27:35"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:3:18:27:36"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:3:18:27:37"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:3:18:27:38"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:3:18:27:39"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:3:18:27:40"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:3:18:27:41"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    SID			    "55:3:18:27:42"
		    Ports		    [1, 2]
		    Position		    [190, 154, 230, 196]
		    ZOrder		    -14
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:3:18:27:43"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:3:18:27:44"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:3:18:27:45"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:3:18:27:46"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:3:18:27:47"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:3:18:27:48"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:3:18:27:49"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    SID			    "55:3:18:27:50"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    ZOrder		    -15
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri2"
		    Location		    [499, 45, 865, 739]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:3:18:27:51"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:3:18:27:52"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:3:18:27:53"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:3:18:27:54"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:3:18:27:55"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:3:18:27:56"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:3:18:27:57"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    SID			    "55:3:18:27:58"
		    Ports		    [2, 1]
		    Position		    [130, 143, 170, 207]
		    ZOrder		    -16
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "4_3 * 4_3 ==> 16_6\nTruncate, Wrap\nLatency=0"
		    AncestorBlock	    "casper_library_multipliers/cmult"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag88"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    748
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmult"
		    Description		    "Multiplies two complex numbers using 4 multipliers and 2 adders.\nConjugation is optional."
		    Initialization	    "cmult_init(gcb, ...\n    'n_bits_a',n_bits_a, ...\n    'bin_pt_a',bin_pt_a, ...\n    'n_bits"
		    "_b',n_bits_b, ...\n    'bin_pt_b',bin_pt_b, ...\n    'n_bits_ab',n_bits_ab, ...\n    'bin_pt_ab',bin_pt_ab, ...\n"
		    "    'quantization',quantization, ...\n    'overflow', overflow, ...\n    'in_latency', in_latency, ...\n    'mul"
		    "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'conv_latency', conv_latency, ...\n    '"
		    "conjugated', conjugated, ...\n    'multiplier_implementation', multiplier_implementation, ...\n    'async', asyn"
		    "c, ...\n    'pipelined_enable', pipelined_enable);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    16
		    Object {
		    $ObjectID		    749
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of Bits 'a'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    750
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary Point 'a'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    751
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of Bits 'b'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    752
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary Point 'b'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    753
		    Type		    "edit"
		    Name		    "n_bits_ab"
		    Prompt		    "Number of Bits 'ab'"
		    Value		    "16"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    754
		    Type		    "edit"
		    Name		    "bin_pt_ab"
		    Prompt		    "Binary Point 'ab'"
		    Value		    "6"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    755
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantization"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    756
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    757
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input latency"
		    Value		    "0"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    758
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    759
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    760
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    761
		    Type		    "checkbox"
		    Name		    "conjugated"
		    Prompt		    "Conjugate"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    762
		    Type		    "checkbox"
		    Name		    "async"
		    Prompt		    "asynchronous operation"
		    Value		    "off"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    763
		    Type		    "checkbox"
		    Name		    "pipelined_enable"
		    Prompt		    "enable pipeline"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    764
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    TabName		    "implementation"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "cmult*"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "16"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    SID			    "55:3:18:27:58:1"
		    Position		    [5, 148, 35, 162]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    SID			    "55:3:18:27:58:2"
		    Position		    [5, 333, 35, 347]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_expand"
		    SID			    "55:3:18:27:58:3"
		    Ports		    [1, 4]
		    Position		    [180, 106, 230, 199]
		    ZOrder		    -3
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag89"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    765
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    766
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    767
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    768
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    769
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    770
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    771
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    772
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    773
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    774
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:3:18:27:58:3:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:3:18:27:58:3:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:3:18:27:58:3:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:3:18:27:58:3:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:3:18:27:58:3:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:3:18:27:58:3:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:3:18:27:58:3:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:3:18:27:58:3:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:3:18:27:58:3:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:3:18:27:58:3:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:3:18:27:58:3:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:3:18:27:58:3:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:3:18:27:58:3:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_replicate"
		    SID			    "55:3:18:27:58:4"
		    Ports		    [1, 1]
		    Position		    [90, 143, 125, 167]
		    ZOrder		    -4
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag90"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    775
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    776
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    777
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    778
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    779
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:3:18:27:58:4:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:3:18:27:58:4:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag91"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    780
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    781
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:3:18:27:58:4:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:3:18:27:58:4:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:3:18:27:58:4:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:3:18:27:58:4:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:3:18:27:58:4:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:3:18:27:58:4:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:3:18:27:58:4:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_im"
		    SID			    "55:3:18:27:58:5"
		    Ports		    [2, 1]
		    Position		    [445, 259, 495, 401]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Subtraction"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_re"
		    SID			    "55:3:18:27:58:6"
		    Ports		    [2, 1]
		    Position		    [445, 94, 495, 236]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_expand"
		    SID			    "55:3:18:27:58:7"
		    Ports		    [1, 4]
		    Position		    [180, 291, 230, 384]
		    ZOrder		    -7
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag92"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    782
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    783
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    784
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    785
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    786
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    787
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    788
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    789
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    790
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    791
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:3:18:27:58:7:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:3:18:27:58:7:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:3:18:27:58:7:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:3:18:27:58:7:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:3:18:27:58:7:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:3:18:27:58:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:3:18:27:58:7:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:3:18:27:58:7:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:3:18:27:58:7:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:3:18:27:58:7:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:3:18:27:58:7:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:3:18:27:58:7:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:3:18:27:58:7:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_replicate"
		    SID			    "55:3:18:27:58:8"
		    Ports		    [1, 1]
		    Position		    [90, 328, 125, 352]
		    ZOrder		    -8
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag93"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    792
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    793
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    794
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    795
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    796
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:3:18:27:58:8:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:3:18:27:58:8:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag94"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    797
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    798
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:3:18:27:58:8:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:3:18:27:58:8:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:3:18:27:58:8:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:3:18:27:58:8:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:3:18:27:58:8:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:3:18:27:58:8:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:3:18:27:58:8:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_im"
		    SID			    "55:3:18:27:58:9"
		    Ports		    [1, 1]
		    Position		    [595, 319, 640, 351]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
		    "\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_re"
		    SID			    "55:3:18:27:58:10"
		    Ports		    [1, 1]
		    Position		    [595, 154, 640, 186]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
		    "\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imim"
		    SID			    "55:3:18:27:58:11"
		    Ports		    [2, 1]
		    Position		    [290, 172, 340, 223]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imre"
		    SID			    "55:3:18:27:58:12"
		    Ports		    [2, 1]
		    Position		    [290, 267, 340, 318]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reim"
		    SID			    "55:3:18:27:58:13"
		    Ports		    [2, 1]
		    Position		    [290, 337, 340, 388]
		    ZOrder		    -13
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rere"
		    SID			    "55:3:18:27:58:14"
		    Ports		    [2, 1]
		    Position		    [290, 102, 340, 153]
		    ZOrder		    -14
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,672"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    SID			    "55:3:18:27:58:15"
		    Ports		    [2, 1]
		    Position		    [660, 229, 700, 271]
		    ZOrder		    -15
		    LibraryVersion	    "1.42"
		    UserDataPersistent	    on
		    UserData		    "DataTag95"
		    SourceBlock		    "casper_library_misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ab"
		    SID			    "55:3:18:27:58:16"
		    Position		    [745, 243, 775, 257]
		    ZOrder		    -16
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "a_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "b_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_replicate"
		    SrcPort		    1
		    DstBlock		    "a_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_replicate"
		    SrcPort		    1
		    DstBlock		    "b_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    4
		    DstBlock		    "imre"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    3
		    DstBlock		    "imre"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    3
		    DstBlock		    "reim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    4
		    DstBlock		    "reim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "rere"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "imim"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "imre"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reim"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addsub_re"
		    SrcPort		    1
		    DstBlock		    "convert_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addsub_im"
		    SrcPort		    1
		    DstBlock		    "convert_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_re"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_im"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "ab"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    SID			    "55:3:18:27:59"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    ZOrder		    -17
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:3:18:27:60"
		    Position		    [25, 38, 55, 52]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "55:3:18:27:61"
		    Position		    [25, 88, 55, 102]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    SID			    "55:3:18:27:62"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,55,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 55 55 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 55 55 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[34.7"
		    "7 34.77 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[27.77 27.77 "
		    "34.77 34.77 27.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[20.77 20.77 27.77 27.77 20."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:3:18:27:63"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:3:18:27:64"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:3:18:27:65"
		    Position		    [220, 63, 250, 77]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:3:18:27:66"
		    Position		    [510, 138, 540, 152]
		    ZOrder		    -18
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:3:18:27:67"
		    Position		    [415, 238, 445, 252]
		    ZOrder		    -19
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [13, 0; 0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [11, 0; 0, 35]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmac4"
		  SID			  "55:3:18:28"
		  Tag			  "cmac"
		  Ports			  [5, 2]
		  Position		  [175, 454, 270, 576]
		  ZOrder		  -28
		  AncestorBlock		  "casper_library_correlator/cmac"
		  LibraryVersion	  "*"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    799
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmac"
		    Description		    "A complex multiply-accumulate block. Full precision."
		    Initialization	    "bit_growth = ceil(log2(acc_len));\nn_bits_out = (n_bits_a + n_bits_b + 1 + bit_growth);\nbin"
		    "_pt_out=(bin_pt_a + bin_pt_b);\nset_param([gcb,'/cmult*'],'multiplier_implementation',num2str(multiplier_impleme"
		    "ntation));\nset_param([gcb,'/cmult*'],'mult_latency',num2str(mult_latency));\nset_param([gcb,'/cmult*'],'conjuga"
		    "ted','on');\nset_param([gcb,'/cmult*'],'add_latency',num2str(add_latency));\nset_param([gcb,'/cmult*'],'n_bits_a"
		    "b',num2str(n_bits_out));\nset_param([gcb,'/cmult*'],'n_bits_a',num2str(n_bits_a));\nset_param([gcb,'/cmult*'],'n"
		    "_bits_b',num2str(n_bits_b));\nset_param([gcb,'/cmult*'],'bin_pt_a',num2str(bin_pt_a));\nset_param([gcb,'/cmult*'"
		    "],'bin_pt_b',num2str(bin_pt_b));\nset_param([gcb,'/cmult*'],'bin_pt_ab',num2str(bin_pt_out));"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    12
		    Object {
		    $ObjectID		    800
		    Type		    "edit"
		    Name		    "acc_len"
		    Prompt		    "Number of Accumulations"
		    Value		    "128"
		    }
		    Object {
		    $ObjectID		    801
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of bits 'a'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    802
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary point 'a'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    803
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of bits 'b'"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    804
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary point 'b'"
		    Value		    "3"
		    }
		    Object {
		    $ObjectID		    805
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantisation"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    806
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    807
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    808
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    }
		    Object {
		    $ObjectID		    809
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    810
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert Latency"
		    Value		    "0"
		    Evaluate		    "off"
		    Tunable		    "off"
		    Enabled		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    811
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier Implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		  }
		  System {
		    Name		    "cmac4"
		    Location		    [1834, 254, 2993, 1299]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "67"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    SID			    "55:3:18:28:1"
		    Position		    [65, 143, 95, 157]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    SID			    "55:3:18:28:2"
		    Position		    [65, 203, 95, 217]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:3:18:28:3"
		    Position		    [65, 263, 95, 277]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    SID			    "55:3:18:28:4"
		    Position		    [30, 43, 60, 57]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:3:18:28:5"
		    Position		    [275, 243, 305, 257]
		    ZOrder		    -5
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    SID			    "55:3:18:28:6"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16"
		    ".33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13."
		    "33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.3"
		    "3 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7."
		    "33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n"
		    "color('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    SID			    "55:3:18:28:7"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "0"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "25,24,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15.33 "
		    "15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 15.33"
		    " 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ],[1 1 "
		    "1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.946 0.97"
		    "3 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_l"
		    "abel('output',1,'0');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    SID			    "55:3:18:28:8"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Counter"
		    SourceType		    "Xilinx Counter Block"
		    infoedit		    "Hardware notes: Free running counters are the least expensive in hardware.  A count limited count"
		    "er is implemented by combining a counter with a comparator."
		    cnt_type		    "Count Limited"
		    cnt_to		    "acc_len - 1"
		    operation		    "Up"
		    start_count		    "0"
		    cnt_by_val		    "1"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    load_pin		    off
		    rst			    on
		    en			    off
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,768"
		    block_type		    "counter"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,52,1,1,white,blue,0,53dad701,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38"
		    ".88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38."
		    "88 30.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');di"
		    "sp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:3:18:28:9"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "add_latency + mult_latency - 1"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1896,900,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,46,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.88 36"
		    ".88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.88 36."
		    "88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');"
		    "disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    SID			    "55:3:18:28:10"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Relational"
		    SourceType		    "Xilinx Arithmetic Relational Operator Block"
		    mode		    "a=b"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,210"
		    block_type		    "relational"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,44,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 2"
		    "8.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 "
		    "28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1"
		    " 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0."
		    "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		    ");port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\"
		    "bfa = b','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ')"
		    ";\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    SID			    "55:3:18:28:11"
		    Position		    [410, 155, 430, 175]
		    ZOrder		    -11
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    SID			    "55:3:18:28:12"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    ZOrder		    -12
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:3:18:28:13"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:3:18:28:14"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:3:18:28:15"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:3:18:28:16"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:3:18:28:17"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:3:18:28:18"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,378,476"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:3:18:28:19"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:3:18:28:20"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "2778,242,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:3:18:28:21"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,404"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:3:18:28:22"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:3:18:28:23"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:3:18:28:24"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:3:18:28:25"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:3:18:28:26"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    SID			    "55:3:18:28:27"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    ZOrder		    -13
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "acc1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    SID			    "55:3:18:28:28"
		    Position		    [20, 358, 50, 372]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    SID			    "55:3:18:28:29"
		    Position		    [15, 303, 45, 317]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    SID			    "55:3:18:28:30"
		    Position		    [215, 273, 245, 287]
		    ZOrder		    -3
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    SID			    "55:3:18:28:31"
		    Position		    [125, 118, 155, 132]
		    ZOrder		    -4
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    SID			    "55:3:18:28:32"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Accumulator"
		    SourceType		    "Xilinx Accumulator Block"
		    infoedit		    "Adder or subtractor-based accumulator.   Output type and binary point position match the input.<P"
		    "><P>Hardware notes: When \"Reinitialize with input 'b' on reset\" is selected, the accumulator is forced to run "
		    "at the system rate even if the input 'b' is running at a slower rate."
		    operation		    "Add"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    scale		    "1"
		    rst			    on
		    infoeditControl	    "reset for floating point data type must be asserted for a minimum of 2 cycles"
		    hasbypass		    on
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    msb_inp		    "100"
		    msb			    "100"
		    lsb			    "-100"
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,702"
		    block_type		    "accum"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,49,2,1,white,blue,0,6949434e,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 58 58 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 58 58 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[37.88 37"
		    ".88 45.88 37.88 45.88 45.88 45.88 37.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[29.88 29.88 37.88 37."
		    "88 29.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[21.88 21.88 29.88 29.88 21.88 ],[1 1 1 ]"
		    ");\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[13.88 13.88 21.88 13.88 21.88 21.88 13.88 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'b');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'\\bf+"
		    "=b','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    SID			    "55:3:18:28:33"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "1"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    on
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "constant"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,22,0,1,white,blue,0,1c72b5be,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14"
		    ".33 14.33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11."
		    "33 14.33 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 "
		    "8.33 ],[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],["
		    "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
		    "('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    SID			    "55:3:18:28:34"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "bin_pt_out"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "35,24,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    SID			    "55:3:18:28:35"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    pipeline		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,30,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 30 30 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:3:18:28:36"
		    Ports		    [1, 1]
		    Position		    [90, 242, 140, 288]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 46 46 0 ]);\npatch([11.65 20.32 26.32 32.32 38.32 26.32 17.65 11.65 ],[29.66"
		    " 29.66 35.66 29.66 35.66 35.66 35.66 29.66 ],[1 1 1 ]);\npatch([17.65 26.32 20.32 11.65 17.65 ],[23.66 23.66 29."
		    "66 29.66 23.66 ],[0.931 0.946 0.973 ]);\npatch([11.65 20.32 26.32 17.65 11.65 ],[17.66 17.66 23.66 23.66 17.66 ]"
		    ",[1 1 1 ]);\npatch([17.65 38.32 32.32 26.32 20.32 11.65 17.65 ],[11.66 11.66 17.66 11.66 17.66 17.66 11.66 ],[0."
		    "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncol"
		    "or('black');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    SID			    "55:3:18:28:37"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,46,1,1,white,blue,0,24450e6f,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 46 46 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 46 46 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[28.55 28."
		    "55 33.55 28.55 33.55 33.55 33.55 28.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[23.55 23.55 28.55 2"
		    "8.55 23.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[18.55 18.55 23.55 23.55 18.55 ],[1 1"
		    " 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[13.55 13.55 18.55 13.55 18.55 18.55 13.55 ],[0.931 0.9"
		    "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('bla"
		    "ck');disp('z^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    SID			    "55:3:18:28:38"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    SID			    "55:3:18:28:39"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mux"
		    SourceType		    "Xilinx Bus Multiplexer Block"
		    inputs		    "2"
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mux"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "30,140,3,1,white,blue,3,7e8e053c,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 20 120 140 0 ],[0.77 0"
		    ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 20 120 140 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[74.4"
		    "4 74.44 78.44 74.44 78.44 78.44 78.44 74.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[70.44 70.44 74.44 "
		    "74.44 70.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[66.44 66.44 70.44 70.44 66.44 ],[1 1 1 "
		    "]);\npatch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[62.44 62.44 66.44 62.44 66.44 66.44 62.44 ],[0.931 0.946 0."
		    "973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		    "_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');"
		    "\n\ncolor('black');disp('\\bf{  z^{-2}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:3:18:28:40"
		    Position		    [315, 273, 345, 287]
		    ZOrder		    -13
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:3:18:28:41"
		    Position		    [290, 118, 320, 132]
		    ZOrder		    -14
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    SID			    "55:3:18:28:42"
		    Ports		    [1, 2]
		    Position		    [190, 154, 230, 196]
		    ZOrder		    -14
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:3:18:28:43"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:3:18:28:44"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:3:18:28:45"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "bin_pt_out"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,400,381"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:3:18:28:46"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:3:18:28:47"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,594,505"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:3:18:28:48"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:3:18:28:49"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    SID			    "55:3:18:28:50"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    ZOrder		    -15
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri2"
		    Location		    [499, 45, 865, 739]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:3:18:28:51"
		    Position		    [20, 63, 50, 77]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:3:18:28:52"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:3:18:28:53"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 32 32 0 ]);\npatch([16.1 21.88 25.88 29.88 33.88 25.88 20.1 16.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([20.1 25.88 21.88 16.1 20.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([16.1 21.88 25.88 20.1 16.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([20.1 33.88 29.88 25.88 21.88 16.1 20.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    SID			    "55:3:18:28:54"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    SID			    "55:3:18:28:55"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>H"
		    "ardware notes: In hardware this block costs nothing."
		    nbits		    "n_bits_out"
		    boolean_output	    off
		    mode		    "Lower Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "45,28,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 30 30 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 30 30 0 ]);\npatch([21.1 26.88 30.88 34.88 38.88 30.88 25.1 21.1 ],[19.44 19"
		    ".44 23.44 19.44 23.44 23.44 23.44 19.44 ],[1 1 1 ]);\npatch([25.1 30.88 26.88 21.1 25.1 ],[15.44 15.44 19.44 19."
		    "44 15.44 ],[0.931 0.946 0.973 ]);\npatch([21.1 26.88 30.88 25.1 21.1 ],[11.44 11.44 15.44 15.44 11.44 ],[1 1 1 ]"
		    ");\npatch([25.1 38.88 34.88 30.88 26.88 21.1 25.1 ],[7.44 7.44 11.44 7.44 11.44 11.44 7.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:3:18:28:56"
		    Position		    [215, 38, 245, 52]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    SID			    "55:3:18:28:57"
		    Position		    [215, 88, 245, 102]
		    ZOrder		    -7
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    SID			    "55:3:18:28:58"
		    Ports		    [2, 1]
		    Position		    [130, 143, 170, 207]
		    ZOrder		    -16
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "4_3 * 4_3 ==> 16_6\nTruncate, Wrap\nLatency=0"
		    AncestorBlock	    "casper_library_multipliers/cmult"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag96"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    812
		    $ClassName		    "Simulink.Mask"
		    Type		    "cmult"
		    Description		    "Multiplies two complex numbers using 4 multipliers and 2 adders.\nConjugation is optional."
		    Initialization	    "cmult_init(gcb, ...\n    'n_bits_a',n_bits_a, ...\n    'bin_pt_a',bin_pt_a, ...\n    'n_bits"
		    "_b',n_bits_b, ...\n    'bin_pt_b',bin_pt_b, ...\n    'n_bits_ab',n_bits_ab, ...\n    'bin_pt_ab',bin_pt_ab, ...\n"
		    "    'quantization',quantization, ...\n    'overflow', overflow, ...\n    'in_latency', in_latency, ...\n    'mul"
		    "t_latency', mult_latency, ...\n    'add_latency', add_latency, ...\n    'conv_latency', conv_latency, ...\n    '"
		    "conjugated', conjugated, ...\n    'multiplier_implementation', multiplier_implementation, ...\n    'async', asyn"
		    "c, ...\n    'pipelined_enable', pipelined_enable);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    16
		    Object {
		    $ObjectID		    813
		    Type		    "edit"
		    Name		    "n_bits_a"
		    Prompt		    "Number of Bits 'a'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    814
		    Type		    "edit"
		    Name		    "bin_pt_a"
		    Prompt		    "Binary Point 'a'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    815
		    Type		    "edit"
		    Name		    "n_bits_b"
		    Prompt		    "Number of Bits 'b'"
		    Value		    "4"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    816
		    Type		    "edit"
		    Name		    "bin_pt_b"
		    Prompt		    "Binary Point 'b'"
		    Value		    "3"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    817
		    Type		    "edit"
		    Name		    "n_bits_ab"
		    Prompt		    "Number of Bits 'ab'"
		    Value		    "16"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    818
		    Type		    "edit"
		    Name		    "bin_pt_ab"
		    Prompt		    "Binary Point 'ab'"
		    Value		    "6"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    819
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Truncate"
		    Cell		    "Round  (unbiased: +/- Inf)"
		    Cell		    "Round  (unbiased: Even Values)"
		    PropName		    "TypeOptions"
		    }
		    Name		    "quantization"
		    Prompt		    "Quantization"
		    Value		    "Truncate"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    820
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Wrap"
		    Cell		    "Saturate"
		    Cell		    "Flag as error"
		    PropName		    "TypeOptions"
		    }
		    Name		    "overflow"
		    Prompt		    "Overflow"
		    Value		    "Wrap"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    821
		    Type		    "edit"
		    Name		    "in_latency"
		    Prompt		    "Input latency"
		    Value		    "0"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    822
		    Type		    "edit"
		    Name		    "mult_latency"
		    Prompt		    "Multiplier Latency"
		    Value		    "2"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    823
		    Type		    "edit"
		    Name		    "add_latency"
		    Prompt		    "Adder Latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    824
		    Type		    "edit"
		    Name		    "conv_latency"
		    Prompt		    "Convert latency"
		    Value		    "1"
		    TabName		    "latency"
		    }
		    Object {
		    $ObjectID		    825
		    Type		    "checkbox"
		    Name		    "conjugated"
		    Prompt		    "Conjugate"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    826
		    Type		    "checkbox"
		    Name		    "async"
		    Prompt		    "asynchronous operation"
		    Value		    "off"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    827
		    Type		    "checkbox"
		    Name		    "pipelined_enable"
		    Prompt		    "enable pipeline"
		    Value		    "on"
		    Evaluate		    "off"
		    TabName		    "basic"
		    }
		    Object {
		    $ObjectID		    828
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "behavioral HDL"
		    Cell		    "standard core"
		    Cell		    "embedded multiplier core"
		    PropName		    "TypeOptions"
		    }
		    Name		    "multiplier_implementation"
		    Prompt		    "Multiplier implementation"
		    Value		    "embedded multiplier core"
		    Evaluate		    "off"
		    TabName		    "implementation"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "cmult*"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "16"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    SID			    "55:3:18:28:58:1"
		    Position		    [5, 148, 35, 162]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    SID			    "55:3:18:28:58:2"
		    Position		    [5, 333, 35, 347]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_expand"
		    SID			    "55:3:18:28:58:3"
		    Ports		    [1, 4]
		    Position		    [180, 106, 230, 199]
		    ZOrder		    -3
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag97"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    829
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    830
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    831
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    832
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    833
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    834
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    835
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    836
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    837
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    838
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:3:18:28:58:3:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:3:18:28:58:3:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:3:18:28:58:3:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:3:18:28:58:3:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:3:18:28:58:3:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:3:18:28:58:3:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:3:18:28:58:3:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:3:18:28:58:3:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:3:18:28:58:3:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:3:18:28:58:3:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:3:18:28:58:3:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:3:18:28:58:3:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:3:18:28:58:3:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "a_replicate"
		    SID			    "55:3:18:28:58:4"
		    Ports		    [1, 1]
		    Position		    [90, 143, 125, 167]
		    ZOrder		    -4
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag98"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    839
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    840
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    841
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    842
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    843
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "a_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:3:18:28:58:4:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:3:18:28:58:4:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag99"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    844
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    845
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:3:18:28:58:4:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:3:18:28:58:4:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:3:18:28:58:4:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:3:18:28:58:4:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:3:18:28:58:4:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:3:18:28:58:4:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:3:18:28:58:4:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_im"
		    SID			    "55:3:18:28:58:5"
		    Ports		    [2, 1]
		    Position		    [445, 259, 495, 401]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Subtraction"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,8a00a986,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addsub_re"
		    SID			    "55:3:18:28:58:6"
		    Ports		    [2, 1]
		    Position		    [445, 94, 495, 236]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtracter Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "1"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    hw_selection	    "Fabric"
		    pipelined		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,451,368"
		    block_type		    "addsub"
		    sg_icon_stat	    "50,142,2,1,white,blue,0,e85d8a90,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 142 142 0 ],[0.77 0."
		    "82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 142 142 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],["
		    "78.77 78.77 85.77 78.77 85.77 85.77 85.77 78.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[71.77 71"
		    ".77 78.77 78.77 71.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[64.77 64.77 71.77 71.77"
		    " 64.77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[57.77 57.77 64.77 57.77 64.77 64.77 5"
		    "7.77 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text')"
		    ";\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_lab"
		    "el('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\newline\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_expand"
		    SID			    "55:3:18:28:58:7"
		    Ports		    [1, 4]
		    Position		    [180, 291, 230, 384]
		    ZOrder		    -7
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AttributesFormatString  "4 outputs"
		    AncestorBlock	    "casper_library_flow_control/bus_expand"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag100"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    846
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_expand"
		    Description		    "Expands a 'bus' made using a bus_create or Xilinx\nconcat block.\nThe input will be divided in"
		    "to the specified number\nof outputs with the specified arithmetic types.\nDivisions are made from most significa"
		    "nt bit."
		    Initialization	    "bus_expand_init(gcb,...\n    'mode', mode, ...\n    'outputNum', outputNum, ...\n    'output"
		    "Width', outputWidth, ...\n    'outputBinaryPt', outputBinaryPt, ...\n    'outputArithmeticType', outputArithmeti"
		    "cType, ...\n    'show_format', show_format, ...\n    'outputToWorkspace', outputToWorkspace, ...\n    'variableP"
		    "refix', variablePrefix, ...\n    'outputToModelAsWell', outputToModelAsWell);"
		    IconOpaque		    "off"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    9
		    Object {
		    $ObjectID		    847
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "divisions of equal size"
		    Cell		    "divisions of arbitrary size"
		    PropName		    "TypeOptions"
		    }
		    Name		    "mode"
		    Prompt		    "Mode:"
		    Value		    "divisions of equal size"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    848
		    Type		    "edit"
		    Name		    "outputNum"
		    Prompt		    "Number of outputs:"
		    Value		    "4"
		    }
		    Object {
		    $ObjectID		    849
		    Type		    "edit"
		    Name		    "outputWidth"
		    Prompt		    "Output width:"
		    Value		    "[4 4 4 4]"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    850
		    Type		    "edit"
		    Name		    "outputBinaryPt"
		    Prompt		    "Output binary point position:"
		    Value		    "[3 3 3 3]"
		    }
		    Object {
		    $ObjectID		    851
		    Type		    "edit"
		    Name		    "outputArithmeticType"
		    Prompt		    "Output arithmetic type (ufix=0, fix=1, bool=2):"
		    Value		    "[1 1 1 1]"
		    }
		    Object {
		    $ObjectID		    852
		    Type		    "checkbox"
		    Name		    "show_format"
		    Prompt		    "Print format string?"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    853
		    Type		    "checkbox"
		    Name		    "outputToWorkspace"
		    Prompt		    "Output to workspace?"
		    Value		    "off"
		    Evaluate		    "off"
		    Callback		    "bus_expand_callback();"
		    }
		    Object {
		    $ObjectID		    854
		    Type		    "edit"
		    Name		    "variablePrefix"
		    Prompt		    "Variable name prefix:"
		    Value		    "out"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    Object {
		    $ObjectID		    855
		    Type		    "checkbox"
		    Name		    "outputToModelAsWell"
		    Prompt		    "Output to model as well?"
		    Value		    "on"
		    Evaluate		    "off"
		    Enabled		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_expand"
		    Location		    [12, 45, 2124, 2160]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "13"
		    Block {
		    BlockType		    Inport
		    Name		    "bus_in"
		    SID			    "55:3:18:28:58:7:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:3:18:28:58:7:2"
		    Ports		    [1, 1]
		    Position		    [500, 220, 550, 240]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:3:18:28:58:7:3"
		    Ports		    [1, 1]
		    Position		    [500, 180, 550, 200]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret3"
		    SID			    "55:3:18:28:58:7:4"
		    Ports		    [1, 1]
		    Position		    [500, 140, 550, 160]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret4"
		    SID			    "55:3:18:28:58:7:5"
		    Ports		    [1, 1]
		    Position		    [500, 100, 550, 120]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can change the signal betwe"
		    "en signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs nothi"
		    "ng.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced "
		    "to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output "
		    "of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "3"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    SID			    "55:3:18:28:58:7:6"
		    Ports		    [1, 1]
		    Position		    [300, 220, 350, 240]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-12"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    SID			    "55:3:18:28:58:7:7"
		    Ports		    [1, 1]
		    Position		    [300, 180, 350, 200]
		    ZOrder		    -7
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-8"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,45,543,459"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    SID			    "55:3:18:28:58:7:8"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -8
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "-4"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    SID			    "55:3:18:28:58:7:9"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Slice"
		    SourceType		    "Xilinx Bit Slice Extractor Block"
		    infoedit		    "Extracts a given range of bits from each input sample and presents it at the output.  The output "
		    "type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br"
		    ">Hardware notes: In hardware this block costs nothing."
		    nbits		    "4"
		    boolean_output	    off
		    mode		    "Upper Bit Location + Width"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "slice"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');"
		    "port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "msb_out4"
		    SID			    "55:3:18:28:58:7:10"
		    Position		    [700, 100, 750, 120]
		    ZOrder		    -10
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out3"
		    SID			    "55:3:18:28:58:7:11"
		    Position		    [700, 140, 750, 160]
		    ZOrder		    -11
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out2"
		    SID			    "55:3:18:28:58:7:12"
		    Position		    [700, 180, 750, 200]
		    ZOrder		    -12
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "lsb_out1"
		    SID			    "55:3:18:28:58:7:13"
		    Position		    [700, 220, 750, 240]
		    ZOrder		    -13
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    DstBlock		    "lsb_out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    DstBlock		    "out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret3"
		    SrcPort		    1
		    DstBlock		    "out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    DstBlock		    "reinterpret3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret4"
		    SrcPort		    1
		    DstBlock		    "msb_out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "reinterpret4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bus_in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "b_replicate"
		    SID			    "55:3:18:28:58:8"
		    Ports		    [1, 1]
		    Position		    [90, 328, 125, 352]
		    ZOrder		    -8
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AncestorBlock	    "casper_library_bus/bus_replicate"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag101"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    856
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_replicate"
		    Description		    "Output bus formed by replicating input bus a number of times"
		    Initialization	    "bus_replicate_init(gcb, ...\n    'replication', replication, ...\n    'latency', latency, .."
		    ".\n    'implementation', implementation, ...\n    'misc', misc);"
		    SelfModifiable	    "on"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    4
		    Object {
		    $ObjectID		    857
		    Type		    "edit"
		    Name		    "replication"
		    Prompt		    "replication factor"
		    Value		    "2"
		    }
		    Object {
		    $ObjectID		    858
		    Type		    "edit"
		    Name		    "latency"
		    Prompt		    "latency"
		    Value		    "0"
		    }
		    Object {
		    $ObjectID		    859
		    Type		    "checkbox"
		    Name		    "misc"
		    Prompt		    "misc support"
		    Value		    "off"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    860
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "core"
		    Cell		    "behavioral"
		    PropName		    "TypeOptions"
		    }
		    Name		    "implementation"
		    Prompt		    "delay implementation"
		    Value		    "core"
		    Evaluate		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "b_replicate"
		    Location		    [66, 45, 914, 780]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "3"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:3:18:28:58:8:1"
		    Position		    [35, 93, 65, 107]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "bussify"
		    SID			    "55:3:18:28:58:8:2"
		    Ports		    [2, 1]
		    Position		    [125, 50, 175, 150]
		    ZOrder		    -2
		    BackgroundColor	    "[0.502000, 1.000000, 0.502000]"
		    AncestorBlock	    "casper_library_flow_control/bus_create"
		    LibraryVersion	    "*"
		    UserDataPersistent	    on
		    UserData		    "DataTag102"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    861
		    $ClassName		    "Simulink.Mask"
		    Type		    "bus_create"
		    Initialization	    "bus_create_init(gcb,...\n    'inputNum', inputNum);"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    862
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "inputNum"
		    Prompt		    "Number of inputs:"
		    Value		    "2"
		    }
		    }
		    System {
		    Name		    "bussify"
		    Location		    [12, 45, 2170, 2312]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "6"
		    Block {
		    BlockType		    Inport
		    Name		    "in1"
		    SID			    "55:3:18:28:58:8:2:1"
		    Position		    [100, 100, 150, 120]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "in2"
		    SID			    "55:3:18:28:58:8:2:2"
		    Position		    [100, 140, 150, 160]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concatenate"
		    SID			    "55:3:18:28:58:8:2:3"
		    Ports		    [2, 1]
		    Position		    [500, 100, 550, 160]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,60,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.7"
		    "7 37.77 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 "
		    "37.77 37.77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret1"
		    SID			    "55:3:18:28:58:8:2:4"
		    Ports		    [1, 1]
		    Position		    [300, 100, 350, 120]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reinterpret2"
		    SID			    "55:3:18:28:58:8:2:5"
		    Ports		    [1, 1]
		    Position		    [300, 140, 350, 160]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<br><br>Hardware notes: In hardware this block costs noth"
		    "ing.<br><br>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced"
		    " to unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output"
		    " of 56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "281,224,671,460"
		    block_type		    "reinterpret"
		    block_version	    "11.4"
		    sg_icon_stat	    "50,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 20 20 0 ]);\npatch([20.55 23.44 25.44 27.44 29.44 25.44 22.55 20.55 ],[12.22"
		    " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([22.55 25.44 23.44 20.55 22.55 ],[10.22 10.22 12."
		    "22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([20.55 23.44 25.44 22.55 20.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1"
		    " 1 1 ]);\npatch([22.55 29.44 27.44 25.44 23.44 20.55 22.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 "
		    "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black'"
		    ");disp('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bus_out"
		    SID			    "55:3:18:28:58:8:2:6"
		    Position		    [700, 130, 750, 150]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "reinterpret2"
		    SrcPort		    1
		    Points		    [65, 0; 0, -5]
		    DstBlock		    "concatenate"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "in2"
		    SrcPort		    1
		    DstBlock		    "reinterpret2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reinterpret1"
		    SrcPort		    1
		    Points		    [65, 0; 0, 5]
		    DstBlock		    "concatenate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in1"
		    SrcPort		    1
		    DstBlock		    "reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concatenate"
		    SrcPort		    1
		    Points		    [65, 0; 0, 10]
		    DstBlock		    "bus_out"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:3:18:28:58:8:3"
		    Position		    [260, 93, 290, 107]
		    ZOrder		    -3
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "bussify"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "bussify"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_im"
		    SID			    "55:3:18:28:58:9"
		    Ports		    [1, 1]
		    Position		    [595, 319, 640, 351]
		    ZOrder		    -9
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
		    "\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_re"
		    SID			    "55:3:18:28:58:10"
		    Ports		    [1, 1]
		    Position		    [595, 154, 640, 186]
		    ZOrder		    -10
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Convert"
		    SourceType		    "Xilinx Type Converter Block"
		    infoedit		    "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do no"
		    "t."
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "6"
		    float_type		    "Single"
		    exp_bits		    "8"
		    fraction_bits	    "24"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    pipeline		    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "1700,223,568,656"
		    block_type		    "convert"
		    sg_icon_stat	    "45,32,1,1,white,blue,0,0c6bad53,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 32 32 0 ]);\npatch([13.1 18.88 22.88 26.88 30.88 22.88 17.1 13.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([17.1 22.88 18.88 13.1 17.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([13.1 18.88 22.88 17.1 13.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([17.1 30.88 26.88 22.88 18.88 13.1 17.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_l"
		    "abel('output',1,'cast');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');"
		    "\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imim"
		    SID			    "55:3:18:28:58:11"
		    Ports		    [2, 1]
		    Position		    [290, 172, 340, 223]
		    ZOrder		    -11
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imre"
		    SID			    "55:3:18:28:58:12"
		    Ports		    [2, 1]
		    Position		    [290, 267, 340, 318]
		    ZOrder		    -12
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reim"
		    SID			    "55:3:18:28:58:13"
		    Ports		    [2, 1]
		    Position		    [290, 337, 340, 388]
		    ZOrder		    -13
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rere"
		    SID			    "55:3:18:28:58:14"
		    Ports		    [2, 1]
		    Position		    [290, 102, 340, 153]
		    ZOrder		    -14
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Mult"
		    SourceType		    "Xilinx Multiplier Block"
		    infoedit		    "Hardware notes: To check for the optimum internal pipeline stages of the dedicated multiplier you"
		    " must select 'Test for optimum pipelining'.<br><br>Optimization Goal: For implementation into device fabric (LUT"
		    "s), the Speed or Area optimization will take effect only if it's supported by IP for the particular device famil"
		    "y. Otherwise, the results will be identical regardless of the selection."
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "16"
		    bin_pt		    "14"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    off
		    opt			    "Speed"
		    use_embedded	    on
		    optimum_pipeline	    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    pipeline		    "on"
		    use_rpm		    "on"
		    placement_style	    "Triangular"
		    has_advanced_control    "0"
		    sggui_pos		    "1730,253,451,672"
		    block_type		    "mult"
		    sg_icon_stat	    "50,51,2,1,white,blue,0,2fbe4d8a,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.7"
		    "7 32.77 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 "
		    "32.77 32.77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('"
		    "output',1,'\\bfa \\times b','texmode','on');\ncolor('black');disp('z^{-2}\\newline ','texmode','on');\ncolor('bl"
		    "ack');disp(' \\n ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    SID			    "55:3:18:28:58:15"
		    Ports		    [2, 1]
		    Position		    [660, 229, 700, 271]
		    ZOrder		    -15
		    LibraryVersion	    "1.42"
		    UserDataPersistent	    on
		    UserData		    "DataTag103"
		    SourceBlock		    "casper_library_misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ab"
		    SID			    "55:3:18:28:58:16"
		    Position		    [745, 243, 775, 257]
		    ZOrder		    -16
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "a_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "b_replicate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_replicate"
		    SrcPort		    1
		    DstBlock		    "a_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_replicate"
		    SrcPort		    1
		    DstBlock		    "b_expand"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    1
		    DstBlock		    "rere"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    2
		    DstBlock		    "imim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    4
		    DstBlock		    "imre"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    3
		    DstBlock		    "imre"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a_expand"
		    SrcPort		    3
		    DstBlock		    "reim"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b_expand"
		    SrcPort		    4
		    DstBlock		    "reim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "rere"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "imim"
		    SrcPort		    1
		    DstBlock		    "addsub_re"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "imre"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reim"
		    SrcPort		    1
		    DstBlock		    "addsub_im"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addsub_re"
		    SrcPort		    1
		    DstBlock		    "convert_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addsub_im"
		    SrcPort		    1
		    DstBlock		    "convert_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_re"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "convert_im"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "ab"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    SID			    "55:3:18:28:59"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    ZOrder		    -17
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [2271, 236, 3430, 1281]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    SID			    "55:3:18:28:60"
		    Position		    [25, 38, 55, 52]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    SID			    "55:3:18:28:61"
		    Position		    [25, 88, 55, 102]
		    ZOrder		    -2
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    SID			    "55:3:18:28:62"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Concat"
		    SourceType		    "Xilinx Bus Concatenator Block"
		    infoedit		    "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point "
		    "at zero."
		    num_inputs		    "2"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "concat"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "50,55,2,1,white,blue,0,16398980,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 55 55 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 55 55 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[34.7"
		    "7 34.77 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[27.77 27.77 "
		    "34.77 34.77 27.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[20.77 20.77 27.77 27.77 20."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\n\ncolor('black');disp('\\"
		    "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    SID			    "55:3:18:28:63"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    SID			    "55:3:18:28:64"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreter Block"
		    infoedit		    "Changes signal type without altering the binary representation.   You can changed the signal betw"
		    "een signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothin"
		    "g.<P><P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to "
		    "unsigned with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of "
		    "56 (111000 in binary)."
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "reinterpret"
		    block_version	    "9.2.01"
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    SID			    "55:3:18:28:65"
		    Position		    [220, 63, 250, 77]
		    ZOrder		    -6
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    SID			    "55:3:18:28:66"
		    Position		    [510, 138, 540, 152]
		    ZOrder		    -18
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    SID			    "55:3:18:28:67"
		    Position		    [415, 238, 445, 252]
		    ZOrder		    -19
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [11, 0; 0, 35]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [13, 0; 0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "acc_out"
		  SID			  "55:3:18:29"
		  Position		  [440, 298, 470, 312]
		  ZOrder		  -29
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid_out"
		  SID			  "55:3:18:30"
		  Position		  [285, 538, 315, 552]
		  ZOrder		  -30
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "cmac1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [12, 0; 0, -5]
		  DstBlock		  "cmac1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [12, 0; 0, -10]
		  DstBlock		  "cmac1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "cmac2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice4"
		  SrcPort		  1
		  Points		  [3, 0; 0, -5]
		  DstBlock		  "cmac2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice5"
		  SrcPort		  1
		  Points		  [3, 0; 0, -10]
		  DstBlock		  "cmac2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "acc_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "cmac1"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "cmac1"
		  SrcPort		  2
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "cmac2"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice6"
		  SrcPort		  1
		  DstBlock		  "cmac3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice7"
		  SrcPort		  1
		  Points		  [3, 0; 0, -5]
		  DstBlock		  "cmac3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice8"
		  SrcPort		  1
		  Points		  [3, 0; 0, -10]
		  DstBlock		  "cmac3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "cmac3"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice9"
		  SrcPort		  1
		  DstBlock		  "cmac4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice10"
		  SrcPort		  1
		  Points		  [3, 0; 0, -5]
		  DstBlock		  "cmac4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice11"
		  SrcPort		  1
		  Points		  [3, 0; 0, -10]
		  DstBlock		  "cmac4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "valid_in"
		  SrcPort		  1
		  Points		  [17, 0; 0, -25]
		  DstBlock		  "cmac4"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [5, 0; 0, -20; 10, 0]
		  Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140; 6, 0]
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "cmac1"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "cmac2"
		    DstPort		    4
		    }
		    }
		    Branch {
		    DstBlock		    "cmac3"
		    DstPort		    4
		    }
		  }
		  Branch {
		    DstBlock		    "cmac4"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "cmac2"
		  SrcPort		  2
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac3"
		  SrcPort		  2
		  DstBlock		  "Terminator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac4"
		  SrcPort		  2
		  DstBlock		  "valid_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac1"
		  SrcPort		  1
		  Points		  [73, 0; 0, 215]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac2"
		  SrcPort		  1
		  Points		  [58, 0; 0, 90]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "cmac3"
		  SrcPort		  1
		  Points		  [31, 0; 0, -35]
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "cmac4"
		  SrcPort		  1
		  Points		  [66, 0; 0, -160]
		  DstBlock		  "Concat"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "a1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "a2"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "acc_in"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_del_out"
	      SID		      "55:3:19"
	      Position		      [370, 38, 400, 52]
	      ZOrder		      -19
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_ndel_out"
	      SID		      "55:3:20"
	      Position		      [250, 313, 280, 327]
	      ZOrder		      -20
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_end_out"
	      SID		      "55:3:21"
	      Position		      [270, 433, 300, 447]
	      ZOrder		      -21
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "acc_out"
	      SID		      "55:3:22"
	      Position		      [500, 113, 530, 127]
	      ZOrder		      -22
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_out"
	      SID		      "55:3:23"
	      Position		      [500, 148, 530, 162]
	      ZOrder		      -23
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rst_out"
	      SID		      "55:3:24"
	      Position		      [170, 103, 200, 117]
	      ZOrder		      -24
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      SID		      "55:3:25"
	      Position		      [470, 398, 500, 412]
	      ZOrder		      -25
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [0, -150]
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		DstBlock		"Delay1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 70]
		DstBlock		"Counter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a_del"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dual_pol_cmac"
	      SrcPort		      1
	      DstBlock		      "acc_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "acc_in"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "dual_pol_cmac"
	      SrcPort		      2
	      DstBlock		      "valid_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid_in"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "a_ndel"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -50]
		DstBlock		"Mux"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a_end"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -55; 120, 0]
		DstBlock		"Mux"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Delay8"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 60]
		DstBlock		"dual_pol_cmac"
		DstPort			1
	      }
	      Branch {
		DstBlock		"a_del_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      DstBlock		      "a_ndel_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay8"
	      SrcPort		      1
	      DstBlock		      "a_end_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, -19; 229, 0; 0, 59]
		DstBlock		"dual_pol_cmac"
		DstPort			4
	      }
	      Branch {
		DstBlock		"rst_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync1"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay"
	  SID			  "55:8"
	  Ports			  [1, 1]
	  Position		  [895, 220, 925, 230]
	  ZOrder		  8
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  rst			  off
	  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  sg_icon_stat		  "30,10,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 10 10 0 ],[0.77 0.82 0.91"
	  " ]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\npatch([12.775 14.22 15.22 16.22 17.22 15.22 13.775 12.775 ],[6.11 6.11 "
	  "7.11 6.11 7.11 7.11 7.11 6.11 ],[1 1 1 ]);\npatch([13.775 15.22 14.22 12.775 13.775 ],[5.11 5.11 6.11 6.11 5.11 ],["
	  "0.931 0.946 0.973 ]);\npatch([12.775 14.22 15.22 13.775 12.775 ],[4.11 4.11 5.11 5.11 4.11 ],[1 1 1 ]);\npatch([13."
	  "775 17.22 16.22 15.22 14.22 12.775 13.775 ],[3.11 3.11 4.11 3.11 4.11 4.11 3.11 ],[0.931 0.946 0.973 ]);\nfprintf('"
	  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmod"
	  "e','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sample_and_hold1"
	  SID			  "55:5"
	  Ports			  [2, 1]
	  Position		  [140, 255, 180, 315]
	  ZOrder		  5
	  AncestorBlock		  "casper_library_misc/sample_and_hold"
	  LibraryVersion	  "*1.42"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    863
	    $ClassName		    "Simulink.Mask"
	    Type		    "sample_and_hold"
	    Description		    "This block will sample an input signal at a user specified rate and hold the value on the outpu"
	    "t."
	    Object {
	      $PropName		      "Parameters"
	      $ObjectID		      864
	      $ClassName	      "Simulink.MaskParameter"
	      Type		      "edit"
	      Name		      "period"
	      Prompt		      "Sample period (clocks)"
	      Value		      "512"
	    }
	  }
	  System {
	    Name		    "sample_and_hold1"
	    Location		    [757, 45, 1733, 1587]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "303"
	    SIDPrevWatermark	    "303"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      SID		      "55:5:159"
	      Position		      [25, 108, 55, 122]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      SID		      "55:5:160"
	      Position		      [25, 208, 55, 222]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      SID		      "55:5:161"
	      Ports		      [0, 1]
	      Position		      [145, 136, 185, 154]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "period-1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "ceil(log2(period))"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "1229,695,414,344"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,18,0,1,white,blue,0,468bff1c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 18 18 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('output',1,'511');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter4"
	      SID		      "55:5:162"
	      Ports		      [1, 1]
	      Position		      [145, 89, 185, 131]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited co"
	      "unter is implemented by combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "ceil(log2(period))"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      on
	      en		      off
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,618"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,42,1,1,white,blue,0,803eba70,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 42 42 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 42 42 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[26.55"
	      " 26.55 31.55 26.55 31.55 31.55 31.55 26.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[21.55 21.55 26"
	      ".55 26.55 21.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[16.55 16.55 21.55 21.55 16.55 "
	      "],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[11.55 11.55 16.55 11.55 16.55 16.55 11.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'rst');\n\ncolor('black');disp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf"
	      "('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay10"
	      SID		      "55:5:163"
	      Ports		      [1, 1]
	      Position		      [150, 223, 180, 247]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,254"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 1"
	      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33"
	      " 9.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n"
	      "color('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      SID		      "55:5:164"
	      Ports		      [2, 1]
	      Position		      [85, 98, 110, 122]
	      ZOrder		      -6
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,262"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,24,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15"
	      ".33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 "
	      "15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ]"
	      ",[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.9"
	      "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('"
	      "black');disp('or');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      SID		      "55:5:165"
	      Ports		      [2, 1]
	      Position		      [215, 207, 265, 243]
	      ZOrder		      -7
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,36,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 36 36 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 36 36 0 ]);\npatch([13.875 21.1 26.1 31.1 36.1 26.1 18.875 13.875 ],[23."
	      "55 23.55 28.55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([18.875 26.1 21.1 13.875 18.875 ],[18.55 18.55"
	      " 23.55 23.55 18.55 ],[0.931 0.946 0.973 ]);\npatch([13.875 21.1 26.1 18.875 13.875 ],[13.55 13.55 18.55 18.55 1"
	      "3.55 ],[1 1 1 ]);\npatch([18.875 36.1 31.1 26.1 21.1 13.875 18.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],["
	      "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	      "r('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('o"
	      "utput',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "55:5:166"
	      Ports		      [2, 1]
	      Position		      [220, 113, 265, 157]
	      ZOrder		      -8
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>=b"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "relational"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,6218dc92,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28."
	      "66 28.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 2"
	      "8.66 28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('out"
	      "put',1,'\\bfa \\geq b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      SID		      "55:5:167"
	      Position		      [290, 218, 320, 232]
	      ZOrder		      -9
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [15, 0; 0, -95; -220, 0; 0, 65]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter4"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Counter4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 125]
		DstBlock		"Delay10"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay10"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sample_and_hold2"
	  SID			  "55:6"
	  Ports			  [2, 1]
	  Position		  [645, 190, 685, 250]
	  ZOrder		  6
	  AncestorBlock		  "casper_library_misc/sample_and_hold"
	  LibraryVersion	  "*1.42"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    865
	    $ClassName		    "Simulink.Mask"
	    Type		    "sample_and_hold"
	    Description		    "This block will sample an input signal at a user specified rate and hold the value on the outpu"
	    "t."
	    Object {
	      $PropName		      "Parameters"
	      $ObjectID		      866
	      $ClassName	      "Simulink.MaskParameter"
	      Type		      "edit"
	      Name		      "period"
	      Prompt		      "Sample period (clocks)"
	      Value		      "512"
	    }
	  }
	  System {
	    Name		    "sample_and_hold2"
	    Location		    [757, 45, 1733, 1587]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "303"
	    SIDPrevWatermark	    "303"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      SID		      "55:6:159"
	      Position		      [25, 108, 55, 122]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      SID		      "55:6:160"
	      Position		      [25, 208, 55, 222]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      SID		      "55:6:161"
	      Ports		      [0, 1]
	      Position		      [145, 136, 185, 154]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "period-1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "ceil(log2(period))"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "1229,695,414,344"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,18,0,1,white,blue,0,468bff1c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 18 18 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('output',1,'511');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter4"
	      SID		      "55:6:162"
	      Ports		      [1, 1]
	      Position		      [145, 89, 185, 131]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited co"
	      "unter is implemented by combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "ceil(log2(period))"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      on
	      en		      off
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,618"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,42,1,1,white,blue,0,803eba70,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 42 42 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 42 42 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[26.55"
	      " 26.55 31.55 26.55 31.55 31.55 31.55 26.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[21.55 21.55 26"
	      ".55 26.55 21.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[16.55 16.55 21.55 21.55 16.55 "
	      "],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[11.55 11.55 16.55 11.55 16.55 16.55 11.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'rst');\n\ncolor('black');disp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf"
	      "('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay10"
	      SID		      "55:6:163"
	      Ports		      [1, 1]
	      Position		      [150, 223, 180, 247]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,254"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 1"
	      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33"
	      " 9.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n"
	      "color('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      SID		      "55:6:164"
	      Ports		      [2, 1]
	      Position		      [85, 98, 110, 122]
	      ZOrder		      -6
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,262"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,24,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15"
	      ".33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 "
	      "15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ]"
	      ",[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.9"
	      "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('"
	      "black');disp('or');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      SID		      "55:6:165"
	      Ports		      [2, 1]
	      Position		      [215, 207, 265, 243]
	      ZOrder		      -7
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,36,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 36 36 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 36 36 0 ]);\npatch([13.875 21.1 26.1 31.1 36.1 26.1 18.875 13.875 ],[23."
	      "55 23.55 28.55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([18.875 26.1 21.1 13.875 18.875 ],[18.55 18.55"
	      " 23.55 23.55 18.55 ],[0.931 0.946 0.973 ]);\npatch([13.875 21.1 26.1 18.875 13.875 ],[13.55 13.55 18.55 18.55 1"
	      "3.55 ],[1 1 1 ]);\npatch([18.875 36.1 31.1 26.1 21.1 13.875 18.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],["
	      "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	      "r('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('o"
	      "utput',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "55:6:166"
	      Ports		      [2, 1]
	      Position		      [220, 113, 265, 157]
	      ZOrder		      -8
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>=b"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "relational"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,6218dc92,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28."
	      "66 28.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 2"
	      "8.66 28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('out"
	      "put',1,'\\bfa \\geq b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      SID		      "55:6:167"
	      Position		      [290, 218, 320, 232]
	      ZOrder		      -9
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [15, 0; 0, -95; -220, 0; 0, 65]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter4"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Counter4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 125]
		DstBlock		"Delay10"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay10"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sample_and_hold3"
	  SID			  "55:7"
	  Ports			  [2, 1]
	  Position		  [795, 190, 835, 250]
	  ZOrder		  7
	  AncestorBlock		  "casper_library_misc/sample_and_hold"
	  LibraryVersion	  "*1.42"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    867
	    $ClassName		    "Simulink.Mask"
	    Type		    "sample_and_hold"
	    Description		    "This block will sample an input signal at a user specified rate and hold the value on the outpu"
	    "t."
	    Object {
	      $PropName		      "Parameters"
	      $ObjectID		      868
	      $ClassName	      "Simulink.MaskParameter"
	      Type		      "edit"
	      Name		      "period"
	      Prompt		      "Sample period (clocks)"
	      Value		      "512"
	    }
	  }
	  System {
	    Name		    "sample_and_hold3"
	    Location		    [757, 45, 1733, 1587]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "303"
	    SIDPrevWatermark	    "303"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      SID		      "55:7:159"
	      Position		      [25, 108, 55, 122]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      SID		      "55:7:160"
	      Position		      [25, 208, 55, 222]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      SID		      "55:7:161"
	      Ports		      [0, 1]
	      Position		      [145, 136, 185, 154]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "period-1"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "ceil(log2(period))"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "1229,695,414,344"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,18,0,1,white,blue,0,468bff1c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 18 18 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 18 18 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[1"
	      "1.22 11.22 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[9.22 9.22 "
	      "11.22 11.22 9.22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[7.22 7.22 9.22 9.22 7.22 ],["
	      "1 1 1 ]);\npatch([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.94"
	      "6 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black')"
	      ";port_label('output',1,'511');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter4"
	      SID		      "55:7:162"
	      Ports		      [1, 1]
	      Position		      [145, 89, 185, 131]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited co"
	      "unter is implemented by combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "ceil(log2(period))"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      on
	      en		      off
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      use_rpm		      "on"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,618"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "40,42,1,1,white,blue,0,803eba70,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 42 42 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 42 42 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[26.55"
	      " 26.55 31.55 26.55 31.55 31.55 31.55 26.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[21.55 21.55 26"
	      ".55 26.55 21.55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[16.55 16.55 21.55 21.55 16.55 "
	      "],[1 1 1 ]);\npatch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[11.55 11.55 16.55 11.55 16.55 16.55 11.55 ],[0."
	      "931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor("
	      "'black');port_label('input',1,'rst');\n\ncolor('black');disp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf"
	      "('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay10"
	      SID		      "55:7:163"
	      Ports		      [1, 1]
	      Position		      [150, 223, 180, 247]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,254"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 1"
	      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33"
	      " 9.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n"
	      "color('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      SID		      "55:7:164"
	      Ports		      [2, 1]
	      Position		      [85, 98, 110, 122]
	      ZOrder		      -6
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,262"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,24,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 24 24 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325 5.325 ],[15"
	      ".33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[12.33 12.33 "
	      "15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[9.33 9.33 12.33 12.33 9.33 ]"
	      ",[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],[0.931 0.9"
	      "46 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('"
	      "black');disp('or');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      SID		      "55:7:165"
	      Ports		      [2, 1]
	      Position		      [215, 207, 265, 243]
	      ZOrder		      -7
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "register"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,36,2,1,white,blue,0,6bd0930c,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 36 36 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 36 36 0 ]);\npatch([13.875 21.1 26.1 31.1 36.1 26.1 18.875 13.875 ],[23."
	      "55 23.55 28.55 23.55 28.55 28.55 28.55 23.55 ],[1 1 1 ]);\npatch([18.875 26.1 21.1 13.875 18.875 ],[18.55 18.55"
	      " 23.55 23.55 18.55 ],[0.931 0.946 0.973 ]);\npatch([13.875 21.1 26.1 18.875 13.875 ],[13.55 13.55 18.55 18.55 1"
	      "3.55 ],[1 1 1 ]);\npatch([18.875 36.1 31.1 26.1 21.1 13.875 18.875 ],[8.55 8.55 13.55 8.55 13.55 13.55 8.55 ],["
	      "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolo"
	      "r('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('o"
	      "utput',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      SID		      "55:7:166"
	      Ports		      [2, 1]
	      Position		      [220, 113, 265, 157]
	      ZOrder		      -8
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a>=b"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,192"
	      block_type	      "relational"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,6218dc92,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28."
	      "66 28.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 2"
	      "8.66 28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('out"
	      "put',1,'\\bfa \\geq b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      SID		      "55:7:167"
	      Position		      [290, 218, 320, 232]
	      ZOrder		      -9
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [15, 0; 0, -95; -220, 0; 0, 65]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter4"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Counter4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 125]
		DstBlock		"Delay10"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay10"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "window_delay"
	  SID			  "55:10"
	  Ports			  [1, 1]
	  Position		  [135, 200, 505, 230]
	  ZOrder		  10
	  AncestorBlock		  "casper_library_delays/window_delay"
	  LibraryVersion	  "1.35"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    869
	    $ClassName		    "Simulink.Mask"
	    SelfModifiable	    "on"
	    Display		    "fprintf('Z^-%d', delay)"
	    Object {
	      $PropName		      "Parameters"
	      $ObjectID		      870
	      $ClassName	      "Simulink.MaskParameter"
	      Type		      "edit"
	      Name		      "delay"
	      Prompt		      "desired delay (>2)"
	      Value		      "135"
	    }
	  }
	  System {
	    Name		    "window_delay"
	    Location		    [12, 45, 1144, 1656]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "12"
	    SIDPrevWatermark	    "12"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      SID		      "55:10:1"
	      Position		      [85, 63, 115, 77]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      SID		      "55:10:2"
	      Ports		      [1, 1]
	      Position		      [640, 58, 695, 72]
	      ZOrder		      -2
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "55,14,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 14 14 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[9"
	      ".22 9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[7.22 7.22 9.22"
	      " 9.22 7.22 ],[0.985 0.979 0.895 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 "
	      "]);\npatch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.985 0.979 0.89"
	      "5 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
	      "label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprin"
	      "tf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out3"
	      SID		      "55:10:3"
	      Ports		      [1, 1]
	      Position		      [640, 73, 695, 87]
	      ZOrder		      -3
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "55,14,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 14 14 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[9"
	      ".22 9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[7.22 7.22 9.22"
	      " 9.22 7.22 ],[0.985 0.979 0.895 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 "
	      "]);\npatch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.985 0.979 0.89"
	      "5 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
	      "label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprin"
	      "tf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out55"
	      SID		      "55:10:4"
	      Ports		      [1, 1]
	      Position		      [640, 28, 695, 42]
	      ZOrder		      -4
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "55,14,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 14 14 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[9"
	      ".22 9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[7.22 7.22 9.22"
	      " 9.22 7.22 ],[0.985 0.979 0.895 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 "
	      "]);\npatch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.985 0.979 0.89"
	      "5 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
	      "label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprin"
	      "tf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out56"
	      SID		      "55:10:5"
	      Ports		      [1, 1]
	      Position		      [640, 43, 695, 57]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      on
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "55,14,1,1,white,yellow,1,cc31b7ac,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 14 14 0 ],[0.95 0"
	      ".93 0.65 ]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\npatch([22.55 25.44 27.44 29.44 31.44 27.44 24.55 22.55 ],[9"
	      ".22 9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([24.55 27.44 25.44 22.55 24.55 ],[7.22 7.22 9.22"
	      " 9.22 7.22 ],[0.985 0.979 0.895 ]);\npatch([22.55 25.44 27.44 24.55 22.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 "
	      "]);\npatch([24.55 31.44 29.44 27.44 25.44 22.55 24.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.985 0.979 0.89"
	      "5 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
	      "label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprin"
	      "tf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      SID		      "55:10:6"
	      Ports		      [3, 1]
	      Position		      [490, 86, 535, 134]
	      ZOrder		      -6
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "45,48,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 48 48 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[30."
	      "66 30.66 36.66 30.66 36.66 36.66 36.66 30.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[24.66 24.66 3"
	      "0.66 30.66 24.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[18.66 18.66 24.66 24.66 18.66 "
	      "],[1 1 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[12.66 12.66 18.66 12.66 18.66 18.66 12.66 ],[0"
	      ".931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	      "('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('i"
	      "nput',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfpri"
	      "ntf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope1"
	      SID		      "55:10:7"
	      Ports		      [4]
	      Position		      [710, 23, 765, 92]
	      ZOrder		      -7
	      Floating		      off
	      Location		      [221, 277, 1201, 780]
	      Open		      off
	      NumInputPorts	      "4"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"input"
		axes2			"set"
		axes3			"reset"
		axes4			"output"
	      }
	      ShowLegends	      off
	      YMin		      "0~0~0~-1"
	      YMax		      "1~1~1~1"
	      SaveName		      "ScopeData1"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "negedge"
	      SID		      "55:10:8"
	      Ports		      [1, 1]
	      Position		      [220, 156, 255, 174]
	      ZOrder		      -8
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "falling edges\nactive high"
	      AncestorBlock	      "casper_library_misc/edge_detect"
	      LibraryVersion	      "*1.42"
	      UserDataPersistent      on
	      UserData		      "DataTag104"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		871
		$ClassName		"Simulink.Mask"
		Type			"edge_detect"
		Description		"Output is active for one-cycle after each edge of the specified type (i.e. rising, falling or both)."
		Help			"Output is active for one-cycle after each edge of the specified type (i.e. rising, falling, or both).  Laten"
		"cy is zero."
		Initialization		"edge_detect_init(gcb,...\n    'edge',edge,...\n    'polarity',polarity,...\n    'x_in',x_in,...\n  "
		"  'x_out',x_out,...\n    'y_in',y_in,...\n    'y_out',y_out);\n\nx_in_num=str2num(getfield(getfield(get_param(gcb,'U"
		"serData'),'parameters'),'x_in'));\nx_out_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'x_ou"
		"t'));\ny_in_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'y_in'));\ny_out_num=str2num(getfi"
		"eld(getfield(get_param(gcb,'UserData'),'parameters'),'y_out'));"
		SelfModifiable		"on"
		Display			"plot(x_in_num,0.5+y_in_num*0.2);\nplot(x_out_num,0.5+y_out_num*0.2);"
		IconUnits		"normalized"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  6
		  Object {
		    $ObjectID		    872
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Rising"
		    Cell		    "Falling"
		    Cell		    "Both"
		    PropName		    "TypeOptions"
		    }
		    Name		    "edge"
		    Prompt		    "Edge Type"
		    Value		    "Falling"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    873
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "Active High"
		    Cell		    "Active Low"
		    PropName		    "TypeOptions"
		    }
		    Name		    "polarity"
		    Prompt		    "Output Polarity"
		    Value		    "Active High"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    874
		    Type		    "edit"
		    Name		    "x_in"
		    Prompt		    "Input X Positions"
		    Value		    "[0 0.08 0.08 0.16 0.16 0.24 0.24 0.32 0.32 0.4]"
		    Evaluate		    "off"
		    Visible		    "off"
		  }
		  Object {
		    $ObjectID		    875
		    Type		    "edit"
		    Name		    "y_in"
		    Prompt		    "Input Y Positions"
		    Value		    "[1  1 -1 -1 -1 -1 -1 -1 -1 -1]"
		    Evaluate		    "off"
		    Visible		    "off"
		  }
		  Object {
		    $ObjectID		    876
		    Type		    "edit"
		    Name		    "x_out"
		    Prompt		    "Output X Positions"
		    Value		    "[0.6 0.68 0.68 0.76 0.76 0.84 0.84 0.92 0.92 1]"
		    Evaluate		    "off"
		    Visible		    "off"
		  }
		  Object {
		    $ObjectID		    877
		    Type		    "edit"
		    Name		    "y_out"
		    Prompt		    "Output Y Positions"
		    Value		    "[-1 -1  1  1 -1 -1 -1 -1 -1 -1]"
		    Evaluate		    "off"
		    Visible		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"negedge"
		Location		[263, 45, 1111, 1385]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"5"
		SIDPrevWatermark	"5"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "55:10:8:1"
		  Position		  [50, 53, 80, 67]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  SID			  "55:10:8:2"
		  Ports			  [1, 1]
		  Position		  [180, 72, 225, 88]
		  ZOrder		  -2
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "45,16,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "55:10:8:3"
		  Ports			  [1, 1]
		  Position		  [180, 52, 225, 68]
		  ZOrder		  -3
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "45,16,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfpr"
		  "intf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "edge_op"
		  SID			  "55:10:8:4"
		  Ports			  [2, 1]
		  Position		  [275, 48, 320, 92]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "logical"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "45,44,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 3"
		  "4.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('"
		  "and');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "55:10:8:5"
		  Position		  [380, 63, 410, 77]
		  ZOrder		  -5
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "edge_op"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "edge_op"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 20]
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "edge_op"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge3"
	      SID		      "55:10:9"
	      Ports		      [1, 1]
	      Position		      [215, 61, 250, 79]
	      ZOrder		      -9
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "rising edges\nactive high"
	      AncestorBlock	      "casper_library_misc/edge_detect"
	      LibraryVersion	      "*1.42"
	      UserDataPersistent      on
	      UserData		      "DataTag105"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		878
		$ClassName		"Simulink.Mask"
		Type			"edge_detect"
		Description		"Output is active for one-cycle after each edge of the specified type (i.e. rising, falling or both)."
		Help			"Output is active for one-cycle after each edge of the specified type (i.e. rising, falling, or both).  Laten"
		"cy is zero."
		Initialization		"edge_detect_init(gcb,...\n    'edge',edge,...\n    'polarity',polarity,...\n    'x_in',x_in,...\n  "
		"  'x_out',x_out,...\n    'y_in',y_in,...\n    'y_out',y_out);\n\nx_in_num=str2num(getfield(getfield(get_param(gcb,'U"
		"serData'),'parameters'),'x_in'));\nx_out_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'x_ou"
		"t'));\ny_in_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'y_in'));\ny_out_num=str2num(getfi"
		"eld(getfield(get_param(gcb,'UserData'),'parameters'),'y_out'));"
		SelfModifiable		"on"
		Display			"plot(x_in_num,0.5+y_in_num*0.2);\nplot(x_out_num,0.5+y_out_num*0.2);"
		IconUnits		"normalized"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  6
		  Object {
		    $ObjectID		    879
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Rising"
		    Cell		    "Falling"
		    Cell		    "Both"
		    PropName		    "TypeOptions"
		    }
		    Name		    "edge"
		    Prompt		    "Edge Type"
		    Value		    "Rising"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    880
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "Active High"
		    Cell		    "Active Low"
		    PropName		    "TypeOptions"
		    }
		    Name		    "polarity"
		    Prompt		    "Output Polarity"
		    Value		    "Active High"
		    Evaluate		    "off"
		  }
		  Object {
		    $ObjectID		    881
		    Type		    "edit"
		    Name		    "x_in"
		    Prompt		    "Input X Positions"
		    Value		    "[0 0.08 0.08 0.16 0.16 0.24 0.24 0.32 0.32 0.4]"
		    Evaluate		    "off"
		    Visible		    "off"
		  }
		  Object {
		    $ObjectID		    882
		    Type		    "edit"
		    Name		    "y_in"
		    Prompt		    "Input Y Positions"
		    Value		    "[-1 -1  1  1  1  1  1  1  1  1]"
		    Evaluate		    "off"
		    Visible		    "off"
		  }
		  Object {
		    $ObjectID		    883
		    Type		    "edit"
		    Name		    "x_out"
		    Prompt		    "Output X Positions"
		    Value		    "[0.6 0.68 0.68 0.76 0.76 0.84 0.84 0.92 0.92 1]"
		    Evaluate		    "off"
		    Visible		    "off"
		  }
		  Object {
		    $ObjectID		    884
		    Type		    "edit"
		    Name		    "y_out"
		    Prompt		    "Output Y Positions"
		    Value		    "[-1 -1  1  1 -1 -1 -1 -1 -1 -1]"
		    Evaluate		    "off"
		    Visible		    "off"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"posedge3"
		Location		[263, 45, 1111, 1385]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"5"
		SIDPrevWatermark	"5"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "55:10:9:1"
		  Position		  [50, 53, 80, 67]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  SID			  "55:10:9:2"
		  Ports			  [1, 1]
		  Position		  [180, 72, 225, 88]
		  ZOrder		  -2
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "45,16,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','te"
		  "xmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "55:10:9:3"
		  Ports			  [1, 1]
		  Position		  [180, 52, 225, 68]
		  ZOrder		  -3
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "45,16,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfpr"
		  "intf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "edge_op"
		  SID			  "55:10:9:4"
		  Ports			  [2, 1]
		  Position		  [275, 48, 320, 92]
		  ZOrder		  -4
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "NOR"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "logical"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "45,44,2,1,white,blue,0,affe8783,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 3"
		  "4.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('"
		  "nor');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "55:10:9:5"
		  Position		  [380, 63, 410, 77]
		  ZOrder		  -5
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "edge_op"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "edge_op"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 20]
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "edge_op"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      SID		      "55:10:10"
	      Ports		      [1, 1]
	      Position		      [310, 49, 350, 91]
	      ZOrder		      -10
	      LibraryVersion	      "1.35"
	      LinkData {
		BlockName		"Constant2"
		DialogParameters {
		  sg_icon_stat		  "45,26,0,1,white,blue,0,27a1389c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 26 26 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		  ");port_label('output',1,'134');\nfprintf('','COMMENT: end icon text');"
		}
	      }
	      SourceBlock	      "casper_library_delays/sync_delay"
	      SourceType	      "sync_delay"
	      DelayLen		      "delay-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay1"
	      SID		      "55:10:11"
	      Ports		      [1, 1]
	      Position		      [310, 144, 350, 186]
	      ZOrder		      -11
	      LibraryVersion	      "1.35"
	      LinkData {
		BlockName		"Constant2"
		DialogParameters {
		  sg_icon_stat		  "45,26,0,1,white,blue,0,27a1389c,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 26 26 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		  ");port_label('output',1,'134');\nfprintf('','COMMENT: end icon text');"
		}
	      }
	      SourceBlock	      "casper_library_delays/sync_delay"
	      SourceType	      "sync_delay"
	      DelayLen		      "delay-1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      SID		      "55:10:12"
	      Position		      [585, 103, 615, 117]
	      ZOrder		      -12
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, -30]
		DstBlock		"Gateway Out3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync_delay1"
	      SrcPort		      1
	      Points		      [95, 0; 0, -55]
	      Branch {
		Points			[0, -45]
		DstBlock		"Gateway Out2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Register"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      Points		      [60, 0]
	      Branch {
		Points			[0, -20]
		DstBlock		"Gateway Out56"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		Branch {
		  Points		  [0, 30]
		  DstBlock		  "Register"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "Register"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "negedge"
	      SrcPort		      1
	      DstBlock		      "sync_delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "posedge3"
	      SrcPort		      1
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		Points			[10, 0]
		Branch {
		  Points		  [0, -35]
		  DstBlock		  "Gateway Out55"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "posedge3"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 95]
		DstBlock		"negedge"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out3"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out56"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out55"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "xeng_descramble_4ant"
	  SID			  "55:22"
	  Ports			  [4, 3]
	  Position		  [645, 103, 745, 162]
	  ZOrder		  22
	  BackgroundColor	  "gray"
	  AttributesFormatString  "num_ants=4"
	  AncestorBlock		  "casper_library_correlator/xeng_descramble_4ant"
	  LibraryVersion	  "*1.22"
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    885
	    $ClassName		    "Simulink.Mask"
	    Type		    "xeng_descramble"
	    Description		    "NOT TESTED FOR non-2^N antennas.\n\nDescrambles X engine output. Optionally demuxes output."
	    Initialization	    "num_ants=4;\nnum_taps = floor(num_ants/2) + 1;\nant_bits = ceil(log2(num_ants));\nnum_validin"
	    "s = num_ants*num_taps;\nvalidin_bits = floor(log2(num_validins))+1;\ndemux_bits = floor(log2(demux_factor))+1;\na"
	    "cc_len_bits = floor(log2(acc_len))+1;\nnum_ants_bits = floor(log2(num_ants))+1;\ntaps_bits = floor(log2(num_taps)"
	    ")+1;\npivot_pnt = num_ants/2*(num_taps) + num_taps*num_ants/4;\nnum_elements = nchoosek(num_ants, 2) + num_ants;\n"
	    "elements_bits = floor(log2(num_elements)) + 1;\nn_bits_xeng_out = (2*n_bits + acc_len_bits);\nn_bits_in = 2^(ceil"
	    "(log2(n_bits_xeng_out)))*8;\n\nship_el_del = floor(acc_len*num_ants/num_validins/demux_factor) - 1;\n\nif (ship_e"
	    "l_del < 0)\n    errordlg('Insufficient output space for this configuration. Try a lower demux setting. Else you n"
	    "eed fewer antennas or longer xeng acc time.');\n    ship_el_del=0;\nend\n\nif (ship_el_del == 0)\n    ship_el_cnt"
	    " = demux_factor*num_elements-1;\n    %in this case we're outputting multiple words back-to-back.\nelse\n    ship_"
	    "el_cnt = demux_factor*num_elements;\n    %in this case we're outputting one word at a time.\nend\n\nship_el_del_b"
	    "its = ceil(log2(ship_el_del + 1));\n\nif (ship_el_del_bits == 0)\n    ship_el_del_bits =1;\nend\n\nfmtstr = sprin"
	    "tf('num_ants=%d',num_ants);\nset_param(gcb, 'AttributesFormatString', fmtstr);"
	    Array {
	      Type		      "Simulink.MaskParameter"
	      Dimension		      3
	      Object {
		$ObjectID		886
		Type			"edit"
		Name			"n_bits"
		Prompt			"Input Bitwidth"
		Value			"4"
	      }
	      Object {
		$ObjectID		887
		Type			"edit"
		Name			"acc_len"
		Prompt			"X engine accumulation length"
		Value			"128"
	      }
	      Object {
		$ObjectID		888
		Type			"edit"
		Name			"demux_factor"
		Prompt			"Demux Factor"
		Value			"2"
	      }
	      PropName		      "Parameters"
	    }
	  }
	  System {
	    Name		    "xeng_descramble_4ant"
	    Location		    [12, 45, 1786, 1457]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "787"
	    SIDPrevWatermark	    "787"
	    Block {
	      BlockType		      Inport
	      Name		      "acc"
	      SID		      "55:22:630"
	      Position		      [80, 428, 110, 442]
	      ZOrder		      -1
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid"
	      SID		      "55:22:631"
	      Position		      [80, 463, 110, 477]
	      ZOrder		      -2
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      SID		      "55:22:632"
	      Position		      [80, 393, 110, 407]
	      ZOrder		      -3
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "win_valid"
	      SID		      "55:22:633"
	      Position		      [80, 498, 110, 512]
	      ZOrder		      -4
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      SID		      "55:22:634"
	      Ports		      [0, 1]
	      Position		      [490, 360, 535, 380]
	      ZOrder		      -5
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "0"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Boolean"
	      n_bits		      "elements_bits + 1"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "45,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      SID		      "55:22:635"
	      Ports		      [0, 1]
	      Position		      [490, 295, 535, 315]
	      ZOrder		      -6
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      const		      "0"
	      gui_display_data_type   "Fixed-point"
	      arith_type	      "Unsigned"
	      n_bits		      "n_bits_in/demux_factor"
	      bin_pt		      "0"
	      preci_type	      "Single"
	      exp_width		      "8"
	      frac_width	      "24"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,414,344"
	      block_type	      "constant"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "45,20,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[1"
	      "2.22 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.2"
	      "2 12.22 12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.2"
	      "2 ],[1 1 1 ]);\npatch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931"
	      " 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('bl"
	      "ack');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      SID		      "55:22:636"
	      Ports		      [1, 1]
	      Position		      [625, 628, 655, 652]
	      ZOrder		      -7
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "30,24,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 24 24 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],["
	      "15.33 15.33 18.33 15.33 18.33 18.33 18.33 15.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[12.33 1"
	      "2.33 15.33 15.33 12.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[9.33 9.33 12.33 12.33"
	      " 9.33 ],[1 1 1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[6.33 6.33 9.33 6.33 9.33 9.33 6.33 ],"
	      "[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n"
	      "color('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      SID		      "55:22:637"
	      Ports		      [1, 1]
	      Position		      [620, 160, 640, 180]
	      ZOrder		      -8
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "20,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22"
	      " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 "
	      "12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]"
	      ");\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);"
	      "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	      "z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      SID		      "55:22:638"
	      Ports		      [1, 1]
	      Position		      [620, 140, 640, 160]
	      ZOrder		      -9
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "20,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22"
	      " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 "
	      "12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]"
	      ");\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);"
	      "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	      "z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      SID		      "55:22:639"
	      Ports		      [1, 1]
	      Position		      [620, 120, 640, 140]
	      ZOrder		      -10
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "20,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22"
	      " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 "
	      "12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]"
	      ");\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);"
	      "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	      "z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay5"
	      SID		      "55:22:640"
	      Ports		      [1, 1]
	      Position		      [285, 50, 305, 70]
	      ZOrder		      -11
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,51,419,313"
	      block_type	      "delay"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "20,20,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22"
	      " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 "
	      "12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]"
	      ");\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);"
	      "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	      "z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      SID		      "55:22:641"
	      Ports		      [1, 1]
	      Position		      [285, 30, 305, 50]
	      ZOrder		      -12
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flo"
	      "p."
	      rst		      off
	      infoeditControl	      "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
	      en		      off
	      latency		      "2"
	      dbl_ovrd		      off
	      reg_retiming	      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,51,419,313"
	      block_type	      "delay"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "20,20,1,1,white,blue,0,85ce9542,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 20 20 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\npatch([5.55 8.44 10.44 12.44 14.44 10.44 7.55 5.55 ],[12.22"
	      " 12.22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([7.55 10.44 8.44 5.55 7.55 ],[10.22 10.22 12.22 "
	      "12.22 10.22 ],[0.931 0.946 0.973 ]);\npatch([5.55 8.44 10.44 7.55 5.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]"
	      ");\npatch([7.55 14.44 12.44 10.44 8.44 5.55 7.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);"
	      "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('"
	      "z^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Dual Port RAM"
	      SID		      "55:22:642"
	      Ports		      [6, 2]
	      Position		      [590, 200, 655, 605]
	      ZOrder		      -13
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Dual Port RAM"
	      SourceType	      "Xilinx Dual Port Random Access Memory Block"
	      depth		      "(num_elements+1)*demux_factor"
	      initVector	      "[1:36*8]"
	      distributed_mem	      "Block RAM"
	      init_a		      "0"
	      init_b		      "0"
	      rst_a		      off
	      rst_b		      off
	      en_a		      off
	      en_b		      off
	      latency		      "1"
	      write_mode_A	      "No Read On Write"
	      write_mode_B	      "No Read On Write"
	      dbl_ovrd		      off
	      optimize		      "Area"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "44,282,454,437"
	      block_type	      "dpram"
	      block_version	      "9.2.01"
	      sg_icon_stat	      "65,405,6,2,white,blue,0,28af736d,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 65 65 0 0 ],[0 0 405 405 0 ],[0.77"
	      " 0.82 0.91 ]);\nplot([0 65 65 0 0 ],[0 0 405 405 0 ]);\npatch([11.975 24.98 33.98 42.98 51.98 33.98 20.975 11.9"
	      "75 ],[211.99 211.99 220.99 211.99 220.99 220.99 220.99 211.99 ],[1 1 1 ]);\npatch([20.975 33.98 24.98 11.975 20"
	      ".975 ],[202.99 202.99 211.99 211.99 202.99 ],[0.931 0.946 0.973 ]);\npatch([11.975 24.98 33.98 20.975 11.975 ],"
	      "[193.99 193.99 202.99 202.99 193.99 ],[1 1 1 ]);\npatch([20.975 51.98 42.98 33.98 24.98 11.975 20.975 ],[184.99"
	      " 184.99 193.99 184.99 193.99 193.99 184.99 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\n"
	      "fprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'addra');\ncolor('black');port_lab"
	      "el('input',2,'dina');\ncolor('black');port_label('input',3,'wea');\ncolor('black');port_label('input',4,'addrb'"
	      ");\ncolor('black');port_label('input',5,'dinb');\ncolor('black');port_label('input',6,'web');\ncolor('black');p"
	      "ort_label('output',1,'A');\ncolor('black');port_label('output',2,'B');\nfprintf('','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From1"
	      SID		      "55:22:643"
	      Position		      [510, 662, 580, 678]
	      ZOrder		      -14
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "start_read"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From10"
	      SID		      "55:22:644"
	      Position		      [155, 247, 225, 263]
	      ZOrder		      -15
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "start_read"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From2"
	      SID		      "55:22:645"
	      Position		      [425, 702, 495, 718]
	      ZOrder		      -16
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "start_read"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From3"
	      SID		      "55:22:646"
	      Position		      [340, 72, 410, 88]
	      ZOrder		      -17
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "start_read"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From4"
	      SID		      "55:22:647"
	      Position		      [510, 632, 580, 648]
	      ZOrder		      -18
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "valid_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From5"
	      SID		      "55:22:648"
	      Position		      [340, 92, 410, 108]
	      ZOrder		      -19
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "valid_out"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From6"
	      SID		      "55:22:649"
	      Position		      [340, 12, 410, 28]
	      ZOrder		      -20
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "sync_in"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From7"
	      SID		      "55:22:650"
	      Position		      [425, 682, 495, 698]
	      ZOrder		      -21
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "sync_in"
	    }
	    Block {
	      BlockType		      From
	      Name		      "From8"
	      SID		      "55:22:651"
	      Position		      [425, 722, 495, 738]
	      ZOrder		      -22
	      ShowName		      off
	      CloseFcn		      "tagdialog Close"
	      GotoTag		      "sync_in"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      SID		      "55:22:652"
	      Ports		      [1, 1]
	      Position		      [695, 183, 725, 197]
	      ZOrder		      -23
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9"
	      ".22 9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22"
	      " 9.22 7.22 ],[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 "
	      "]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.96"
	      "4 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
	      "label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('"
	      "','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out10"
	      SID		      "55:22:653"
	      Ports		      [1, 1]
	      Position		      [445, 133, 475, 147]
	      ZOrder		      -24
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9"
	      ".22 9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22"
	      " 9.22 7.22 ],[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 "
	      "]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.96"
	      "4 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
	      "label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('"
	      "','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out11"
	      SID		      "55:22:654"
	      Ports		      [1, 1]
	      Position		      [445, 153, 475, 167]
	      ZOrder		      -25
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9"
	      ".22 9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22"
	      " 9.22 7.22 ],[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 "
	      "]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.96"
	      "4 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
	      "label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('"
	      "','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out17"
	      SID		      "55:22:655"
	      Ports		      [1, 1]
	      Position		      [695, 123, 725, 137]
	      ZOrder		      -26
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9"
	      ".22 9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22"
	      " 9.22 7.22 ],[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 "
	      "]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.96"
	      "4 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
	      "label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('"
	      "','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out19"
	      SID		      "55:22:656"
	      Ports		      [1, 1]
	      Position		      [695, 143, 725, 157]
	      ZOrder		      -27
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9"
	      ".22 9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22"
	      " 9.22 7.22 ],[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 "
	      "]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.96"
	      "4 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
	      "label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('"
	      "','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      SID		      "55:22:657"
	      Ports		      [1, 1]
	      Position		      [695, 203, 725, 217]
	      ZOrder		      -28
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9"
	      ".22 9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22"
	      " 9.22 7.22 ],[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 "
	      "]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.96"
	      "4 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
	      "label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('"
	      "','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out20"
	      SID		      "55:22:658"
	      Ports		      [1, 1]
	      Position		      [695, 163, 725, 177]
	      ZOrder		      -29
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9"
	      ".22 9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22"
	      " 9.22 7.22 ],[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 "
	      "]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.96"
	      "4 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
	      "label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('"
	      "','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out3"
	      SID		      "55:22:659"
	      Ports		      [1, 1]
	      Position		      [695, 223, 725, 237]
	      ZOrder		      -30
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9"
	      ".22 9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22"
	      " 9.22 7.22 ],[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 "
	      "]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.96"
	      "4 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
	      "label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('"
	      "','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out4"
	      SID		      "55:22:660"
	      Ports		      [1, 1]
	      Position		      [445, 73, 475, 87]
	      ZOrder		      -31
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,336,384"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9"
	      ".22 9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22"
	      " 9.22 7.22 ],[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 "
	      "]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.96"
	      "4 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
	      "label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('"
	      "','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out5"
	      SID		      "55:22:661"
	      Ports		      [1, 1]
	      Position		      [445, 13, 475, 27]
	      ZOrder		      -32
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9"
	      ".22 9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22"
	      " 9.22 7.22 ],[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 "
	      "]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.96"
	      "4 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
	      "label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('"
	      "','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out6"
	      SID		      "55:22:662"
	      Ports		      [1, 1]
	      Position		      [445, 33, 475, 47]
	      ZOrder		      -33
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9"
	      ".22 9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22"
	      " 9.22 7.22 ],[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 "
	      "]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.96"
	      "4 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
	      "label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('"
	      "','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out7"
	      SID		      "55:22:663"
	      Ports		      [1, 1]
	      Position		      [445, 93, 475, 107]
	      ZOrder		      -34
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9"
	      ".22 9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22"
	      " 9.22 7.22 ],[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 "
	      "]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.96"
	      "4 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
	      "label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('"
	      "','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out8"
	      SID		      "55:22:664"
	      Ports		      [1, 1]
	      Position		      [445, 53, 475, 67]
	      ZOrder		      -35
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9"
	      ".22 9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22"
	      " 9.22 7.22 ],[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 "
	      "]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.96"
	      "4 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
	      "label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('"
	      "','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out9"
	      SID		      "55:22:665"
	      Ports		      [1, 1]
	      Position		      [445, 113, 475, 127]
	      ZOrder		      -36
	      NamePlacement	      "alternate"
	      ShowName		      off
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Gateway Out"
	      SourceType	      "Xilinx Gateway Out Block"
	      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, d"
	      "ouble, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are disc"
	      "arded, depending on how they are configured."
	      inherit_from_input      off
	      hdl_port		      off
	      timing_constraint	      "None"
	      locs_specified	      off
	      LOCs		      "{}"
	      UseAsDAC		      off
	      DACChannel	      "'1'"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "gatewayout"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0"
	      ".88 0.88 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9"
	      ".22 9.22 11.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22"
	      " 9.22 7.22 ],[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 "
	      "]);\npatch([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.96"
	      "4 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_"
	      "label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('"
	      "','COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto1"
	      SID		      "55:22:666"
	      Position		      [365, 263, 420, 277]
	      ZOrder		      -37
	      ShowName		      off
	      GotoTag		      "valid_out"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto10"
	      SID		      "55:22:667"
	      Position		      [360, 393, 415, 407]
	      ZOrder		      -38
	      ShowName		      off
	      GotoTag		      "start_read"
	    }
	    Block {
	      BlockType		      Goto
	      Name		      "Goto2"
	      SID		      "55:22:668"
	      Position		      [175, 378, 230, 392]
	      ZOrder		      -39
	      ShowName		      off
	      GotoTag		      "sync_in"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      SID		      "55:22:669"
	      Ports		      [2, 1]
	      Position		      [595, 660, 655, 695]
	      ZOrder		      -40
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,348,262"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,35,2,1,white,blue,0,e7f9d02e,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 35 35 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 35 35 0 ]);\npatch([18.875 26.1 31.1 36.1 41.1 31.1 23.875 18.875 ],[22."
	      "55 22.55 27.55 22.55 27.55 27.55 27.55 22.55 ],[1 1 1 ]);\npatch([23.875 31.1 26.1 18.875 23.875 ],[17.55 17.55"
	      " 22.55 22.55 17.55 ],[0.931 0.946 0.973 ]);\npatch([18.875 26.1 31.1 23.875 18.875 ],[12.55 12.55 17.55 17.55 1"
	      "2.55 ],[1 1 1 ]);\npatch([23.875 41.1 36.1 31.1 26.1 18.875 23.875 ],[7.55 7.55 12.55 7.55 12.55 12.55 7.55 ],["
	      "0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n"
	      "\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\nand');\nfprintf('','COMMENT"
	      ": end icon text');"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      SID		      "55:22:670"
	      Ports		      [3, 1]
	      Position		      [510, 682, 570, 738]
	      ZOrder		      -41
	      LibraryVersion	      "1.2"
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      on
	      en		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "21,51,419,207"
	      block_type	      "register"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "60,56,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 56 56 0 ],[0.77 0"
	      ".82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 56 56 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[36.8"
	      "8 36.88 44.88 36.88 44.88 44.88 44.88 36.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[28.88 28.88 36.8"
	      "8 36.88 28.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[20.88 20.88 28.88 28.88 20.88 ],[1"
	      " 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[12.88 12.88 20.88 12.88 20.88 20.88 12.88 ],[0.931 0"
	      ".946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
	      "k');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',"
	      "3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf(''"
	      ",'COMMENT: end icon text');"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope1"
	      SID		      "55:22:671"
	      Ports		      [8]
	      Position		      [500, 14, 535, 166]
	      ZOrder		      -42
	      Floating		      off
	      Location		      [1675, 185, 3593, 1323]
	      Open		      off
	      NumInputPorts	      "8"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"sync"
		axes2			"valid_in"
		axes3			"window_valid"
		axes4			"start_readout"
		axes5			"valid_out"
		axes6			"read_addr"
		axes7			"valid_write"
		axes8			"write_addr"
	      }
	      ShowLegends	      off
	      TimeRange		      "70000"
	      YMin		      "0~0~0~0~0~0~0~0"
	      YMax		      "1~1~1~1~1~35~1~35"
	      SaveName		      "ScopeData3"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope6"
	      SID		      "55:22:672"
	      Ports		      [6]
	      Position		      [745, 121, 780, 239]
	      ZOrder		      -43
	      Floating		      off
	      Location		      [1675, 185, 3593, 1323]
	      Open		      off
	      NumInputPorts	      "6"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"data_in"
		axes2			"write_valid"
		axes3			"read_addr"
		axes4			"data_out"
		axes5			"valid_out"
		axes6			"sync_out"
	      }
	      ShowLegends	      off
	      YMin		      "-1~0~0~0~0~-1"
	      YMax		      "1~1~40~40~1~1"
	      SaveName		      "ScopeData4"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator1"
	      SID		      "55:22:673"
	      Position		      [695, 495, 715, 515]
	      ZOrder		      -44
	      ShowName		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "read_ctrl"
	      SID		      "55:22:674"
	      Ports		      [1, 2]
	      Position		      [240, 224, 345, 286]
	      ZOrder		      -45
	      AncestorBlock	      "casper_library_correlator/xeng_mask/win2_ctrl"
	      LibraryVersion	      "*"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"read_ctrl"
		Location		[12, 45, 1786, 1457]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"21"
		Block {
		  BlockType		  Inport
		  Name			  "start"
		  SID			  "55:22:674:1"
		  Position		  [15, 223, 45, 237]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  SID			  "55:22:674:2"
		  Ports			  [0, 1]
		  Position		  [565, 270, 610, 290]
		  ZOrder		  -2
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "ship_el_cnt"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "ceil(log2(ship_el_cnt+1))"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "13,586,478,435"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,20,0,1,white,blue,0,a4afb800,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('outp"
		  "ut',1,'20');\nfprintf('','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  SID			  "55:22:674:3"
		  Ports			  [0, 1]
		  Position		  [160, 179, 205, 201]
		  ZOrder		  -3
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "ship_el_del"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "ship_el_del_bits"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "54,365,478,435"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,22,0,1,white,blue,0,a4afb800,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 22 22 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[14.33 14"
		  ".33 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[11.33 11.33 14.33"
		  " 14.33 11.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 "
		  "1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 "
		  "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port"
		  "_label('output',1,'20');\nfprintf('','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  SID			  "55:22:674:4"
		  Ports			  [1, 1]
		  Position		  [885, 113, 915, 127]
		  ZOrder		  -4
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway Out"
		  SourceType		  "Xilinx Gateway Out Block"
		  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, "
		  "or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
		  "ending on how they are configured."
		  inherit_from_input	  off
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  UseAsDAC		  off
		  DACChannel		  "'1'"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "gatewayout"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0.88 0.8"
		  "8 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 1"
		  "1.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],"
		  "[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.5"
		  "5 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.964 ]);\nfprintf('','"
		  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
		  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text'"
		  ");"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out2"
		  SID			  "55:22:674:5"
		  Ports			  [1, 1]
		  Position		  [885, 133, 915, 147]
		  ZOrder		  -5
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway Out"
		  SourceType		  "Xilinx Gateway Out Block"
		  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, "
		  "or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
		  "ending on how they are configured."
		  inherit_from_input	  off
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  UseAsDAC		  off
		  DACChannel		  "'1'"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "gatewayout"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0.88 0.8"
		  "8 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 1"
		  "1.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],"
		  "[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.5"
		  "5 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.964 ]);\nfprintf('','"
		  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
		  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text'"
		  ");"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out4"
		  SID			  "55:22:674:6"
		  Ports			  [1, 1]
		  Position		  [885, 73, 915, 87]
		  ZOrder		  -6
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway Out"
		  SourceType		  "Xilinx Gateway Out Block"
		  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, "
		  "or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
		  "ending on how they are configured."
		  inherit_from_input	  off
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  UseAsDAC		  off
		  DACChannel		  "'1'"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,384"
		  block_type		  "gatewayout"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0.88 0.8"
		  "8 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 1"
		  "1.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],"
		  "[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.5"
		  "5 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.964 ]);\nfprintf('','"
		  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
		  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text'"
		  ");"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out5"
		  SID			  "55:22:674:7"
		  Ports			  [1, 1]
		  Position		  [885, 13, 915, 27]
		  ZOrder		  -7
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway Out"
		  SourceType		  "Xilinx Gateway Out Block"
		  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, "
		  "or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
		  "ending on how they are configured."
		  inherit_from_input	  off
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  UseAsDAC		  off
		  DACChannel		  "'1'"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "gatewayout"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0.88 0.8"
		  "8 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 1"
		  "1.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],"
		  "[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.5"
		  "5 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.964 ]);\nfprintf('','"
		  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
		  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text'"
		  ");"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out6"
		  SID			  "55:22:674:8"
		  Ports			  [1, 1]
		  Position		  [885, 33, 915, 47]
		  ZOrder		  -8
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway Out"
		  SourceType		  "Xilinx Gateway Out Block"
		  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, "
		  "or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
		  "ending on how they are configured."
		  inherit_from_input	  off
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  UseAsDAC		  off
		  DACChannel		  "'1'"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "gatewayout"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0.88 0.8"
		  "8 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 1"
		  "1.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],"
		  "[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.5"
		  "5 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.964 ]);\nfprintf('','"
		  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
		  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text'"
		  ");"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out7"
		  SID			  "55:22:674:9"
		  Ports			  [1, 1]
		  Position		  [885, 93, 915, 107]
		  ZOrder		  -9
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway Out"
		  SourceType		  "Xilinx Gateway Out Block"
		  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, "
		  "or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
		  "ending on how they are configured."
		  inherit_from_input	  off
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  UseAsDAC		  off
		  DACChannel		  "'1'"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "gatewayout"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0.88 0.8"
		  "8 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 1"
		  "1.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],"
		  "[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.5"
		  "5 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.964 ]);\nfprintf('','"
		  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
		  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text'"
		  ");"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out8"
		  SID			  "55:22:674:10"
		  Ports			  [1, 1]
		  Position		  [885, 53, 915, 67]
		  ZOrder		  -10
		  NamePlacement		  "alternate"
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway Out"
		  SourceType		  "Xilinx Gateway Out Block"
		  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, "
		  "or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
		  "ending on how they are configured."
		  inherit_from_input	  off
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  UseAsDAC		  off
		  DACChannel		  "'1'"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "gatewayout"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0.88 0.8"
		  "8 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 1"
		  "1.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],"
		  "[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.5"
		  "5 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.964 ]);\nfprintf('','"
		  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
		  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text'"
		  ");"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter3"
		  SID			  "55:22:674:11"
		  Ports			  [1, 1]
		  Position		  [385, 368, 415, 382]
		  ZOrder		  -11
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "30,14,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 1"
		  "1.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],"
		  "[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.5"
		  "5 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','"
		  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf('"
		  "','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  SID			  "55:22:674:12"
		  Ports			  [2, 1]
		  Position		  [440, 329, 475, 356]
		  ZOrder		  -12
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,262"
		  block_type		  "logical"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "35,27,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 27 27 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 27 27 0 ]);\npatch([10.325 14.66 17.66 20.66 23.66 17.66 13.325 10.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([13.325 17.66 14.66 10.325 13.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([10.325 14.66 17.66 13.325 10.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([13.325 23.66 20.66 17.66 14.66 10.325 13.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('"
		  "black');disp('and');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical7"
		  SID			  "55:22:674:13"
		  Ports			  [2, 1]
		  Position		  [100, 224, 145, 251]
		  ZOrder		  -13
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,262"
		  block_type		  "logical"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,27,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 27 27 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 27 27 0 ]);\npatch([15.325 19.66 22.66 25.66 28.66 22.66 18.325 15.325 ],[16.33 16"
		  ".33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([18.325 22.66 19.66 15.325 18.325 ],[13.33 13.33 16.33"
		  " 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([15.325 19.66 22.66 18.325 15.325 ],[10.33 10.33 13.33 13.33 10.33 ],"
		  "[1 1 1 ]);\npatch([18.325 28.66 25.66 22.66 19.66 15.325 18.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 "
		  "0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('"
		  "black');disp('or');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  SID			  "55:22:674:14"
		  Ports			  [3, 1]
		  Position		  [325, 354, 365, 396]
		  ZOrder		  -14
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "register"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,42,3,1,white,blue,0,30546de1,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 42 42 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 42 42 0 ]);\npatch([8.875 16.1 21.1 26.1 31.1 21.1 13.875 8.875 ],[26.55 26.55 31."
		  "55 26.55 31.55 31.55 31.55 26.55 ],[1 1 1 ]);\npatch([13.875 21.1 16.1 8.875 13.875 ],[21.55 21.55 26.55 26.55 21."
		  "55 ],[0.931 0.946 0.973 ]);\npatch([8.875 16.1 21.1 13.875 8.875 ],[16.55 16.55 21.55 21.55 16.55 ],[1 1 1 ]);\npa"
		  "tch([13.875 31.1 26.1 21.1 16.1 8.875 13.875 ],[11.55 11.55 16.55 11.55 16.55 16.55 11.55 ],[0.931 0.946 0.973 ]);"
		  "\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('i"
		  "nput',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('bla"
		  "ck');port_label('output',1,'q');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon tex"
		  "t');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  SID			  "55:22:674:15"
		  Ports			  [2, 1]
		  Position		  [235, 196, 280, 234]
		  ZOrder		  -15
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a<=b"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "relational"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,38,2,1,white,blue,0,52e4b236,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 38 38 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 38 38 0 ]);\npatch([10.875 18.1 23.1 28.1 33.1 23.1 15.875 10.875 ],[24.55 24.55 2"
		  "9.55 24.55 29.55 29.55 29.55 24.55 ],[1 1 1 ]);\npatch([15.875 23.1 18.1 10.875 15.875 ],[19.55 19.55 24.55 24.55 "
		  "19.55 ],[0.931 0.946 0.973 ]);\npatch([10.875 18.1 23.1 15.875 10.875 ],[14.55 14.55 19.55 19.55 14.55 ],[1 1 1 ])"
		  ";\npatch([15.875 33.1 28.1 23.1 18.1 10.875 15.875 ],[9.55 9.55 14.55 9.55 14.55 14.55 9.55 ],[0.931 0.946 0.973 ]"
		  ");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label("
		  "'input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa \\leq b','"
		  "texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational3"
		  SID			  "55:22:674:16"
		  Ports			  [2, 1]
		  Position		  [660, 301, 705, 339]
		  ZOrder		  -16
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a<=b"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "relational"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,38,2,1,white,blue,0,52e4b236,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 38 38 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 38 38 0 ]);\npatch([10.875 18.1 23.1 28.1 33.1 23.1 15.875 10.875 ],[24.55 24.55 2"
		  "9.55 24.55 29.55 29.55 29.55 24.55 ],[1 1 1 ]);\npatch([15.875 23.1 18.1 10.875 15.875 ],[19.55 19.55 24.55 24.55 "
		  "19.55 ],[0.931 0.946 0.973 ]);\npatch([10.875 18.1 23.1 15.875 10.875 ],[14.55 14.55 19.55 19.55 14.55 ],[1 1 1 ])"
		  ";\npatch([15.875 33.1 28.1 23.1 18.1 10.875 15.875 ],[9.55 9.55 14.55 9.55 14.55 14.55 9.55 ],[0.931 0.946 0.973 ]"
		  ");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label("
		  "'input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa \\leq b','"
		  "texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope1"
		  SID			  "55:22:674:17"
		  Ports			  [7]
		  Position		  [940, 12, 975, 148]
		  ZOrder		  -17
		  Floating		  off
		  Location		  [1675, 56, 3593, 1194]
		  Open			  off
		  NumInputPorts		  "7"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "start_readout"
		    axes2		    "delay_readout_cnt"
		    axes3		    "ship_element_now"
		    axes4		    "rst_element_cnt"
		    axes5		    "element_cnt"
		    axes6		    "read"
		    axes7		    "read_addr"
		  }
		  ShowLegends		  off
		  YMin			  "0~0~0~0~0~0~0"
		  YMax			  "1~20~1~1~9~1~9"
		  SaveName		  "ScopeData1"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		  SampleTime		  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "element"
		  SID			  "55:22:674:18"
		  Ports			  [2, 1]
		  Position		  [565, 300, 615, 360]
		  ZOrder		  -18
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Free Running"
		  cnt_to		  "demux_factor*num_elements+1"
		  operation		  "Up"
		  start_count		  "0"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "ceil(log2(ship_el_cnt+1))"
		  bin_pt		  "0"
		  load_pin		  off
		  rst			  on
		  en			  on
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "985,327,419,742"
		  block_type		  "counter"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "50,60,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.77 37.7"
		  "7 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 37.77 37"
		  ".77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\n\ncolor('black');disp('{\\fontsize{14}\\"
		  "bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ship_element_delay"
		  SID			  "55:22:674:19"
		  Ports			  [1, 1]
		  Position		  [160, 210, 210, 270]
		  ZOrder		  -19
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Free Running"
		  cnt_to		  "1"
		  operation		  "Up"
		  start_count		  "0"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "ship_el_del_bits"
		  bin_pt		  "0"
		  load_pin		  off
		  rst			  on
		  en			  off
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "1076,396,419,742"
		  block_type		  "counter"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "50,60,1,1,white,blue,0,803eba70,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.77 37.7"
		  "7 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 37.77 37"
		  ".77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'rst');\n\ncolor('black');disp('{\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT"
		  ": end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "read_addr"
		  SID			  "55:22:674:20"
		  Position		  [780, 343, 810, 357]
		  ZOrder		  -20
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "enable"
		  SID			  "55:22:674:21"
		  Position		  [780, 383, 810, 397]
		  ZOrder		  -21
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "start"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -210]
		    DstBlock		    "Gateway Out5"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 85]
		    Branch {
		    DstBlock		    "element"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  SrcBlock		  "element"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -230]
		    DstBlock		    "Gateway Out7"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Relational3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 20; 125, 0]
		    Branch {
		    DstBlock		    "read_addr"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -210]
		    DstBlock		    "Gateway Out2"
		    DstPort		    1
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [20, 0; 0, 30]
		  DstBlock		  "Relational3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  Points		  [0, 15]
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ship_element_delay"
		  SrcPort		  1
		  Points		  [0, -15]
		  Branch {
		    DstBlock		    "Relational1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -185]
		    DstBlock		    "Gateway Out6"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical7"
		  SrcPort		  1
		  DstBlock		  "ship_element_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [10, 0; 0, -155]
		    DstBlock		    "Gateway Out8"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 80]
		    Branch {
		    Points		    [-230, 0; 0, -50]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Gateway Out7"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Gateway Out4"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Gateway Out5"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out6"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out8"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Gateway Out2"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, -265]
		    DstBlock		    "Gateway Out4"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [60, 0]
		    Branch {
		    Points		    [0, 45; 205, 0]
		    Branch {
		    DstBlock		    "enable"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -270]
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "element"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "Inverter3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter3"
		  SrcPort		  1
		  Points		  [0, -25]
		  DstBlock		  "Logical1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational3"
		  SrcPort		  1
		  Points		  [5, 0; 0, 125; -405, 0; 0, -55]
		  Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Register"
		    DstPort		    3
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "write_ctrl"
	      SID		      "55:22:675"
	      Ports		      [4, 4]
	      Position		      [235, 379, 345, 526]
	      ZOrder		      -46
	      AncestorBlock	      "casper_library_correlator/xeng_mask/win2_ctrl"
	      LibraryVersion	      "*"
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"write_ctrl"
		Location		[12, 45, 1786, 1457]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		SIDHighWatermark	"103"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  SID			  "55:22:675:1"
		  Position		  [15, 18, 45, 32]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "data_in"
		  SID			  "55:22:675:2"
		  Position		  [15, 203, 45, 217]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "xeng_valid"
		  SID			  "55:22:675:3"
		  Position		  [15, 158, 45, 172]
		  ZOrder		  -3
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "window_valid"
		  SID			  "55:22:675:4"
		  Position		  [15, 118, 45, 132]
		  ZOrder		  -4
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  SID			  "55:22:675:5"
		  Ports			  [2, 1]
		  Position		  [685, 322, 735, 373]
		  ZOrder		  -5
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtracter Block"
		  mode			  "Subtraction"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  hw_selection		  "Fabric"
		  pipelined		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,342"
		  block_type		  "addsub"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,32e1f85f,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{"
		  "a - b}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  SID			  "55:22:675:6"
		  Ports			  [0, 1]
		  Position		  [570, 155, 610, 175]
		  ZOrder		  -6
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "num_taps-1"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "taps_bits"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,414,344"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "40,20,0,1,white,blue,0,fca86624,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('outp"
		  "ut',1,'2');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  SID			  "55:22:675:7"
		  Ports			  [0, 1]
		  Position		  [1285, 245, 1325, 265]
		  ZOrder		  -7
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "9"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "ceil(log2(num_elements))"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,414,344"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "40,20,0,1,white,blue,0,350ae870,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('outp"
		  "ut',1,'9');\nfprintf('','COMMENT: end icon text');"
		  sg_list_contents	  "{'table'=>{'carry'=>'popup(0|1|CIN|~SIGN(P or PCIN)|~SIGN(A*B or A:B)|~SIGND(A*B or A:B))','in"
		  "p1'=>'popup(0|P|A:B|A*B|C|P+C|A:B+C)','inp2'=>'popup(0|PCIN|P|C|PCIN>>17|P>>17)','opselect'=>'popup(C + A*B|PCIN +"
		  " A*B|P + A*B|A * B|C + A:B|C - A:B|C|Custom)','userSelections'=>{'carry'=>'CIN','inp1'=>'P','inp2'=>'PCIN>>17','op"
		  "select'=>'C'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  SID			  "55:22:675:8"
		  Ports			  [0, 1]
		  Position		  [725, 67, 760, 83]
		  ZOrder		  -8
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "ceil(num_validins*3/4)"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "validin_bits"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,51,478,435"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "35,16,0,1,white,blue,0,350ae870,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 16 16 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1"
		  ",'9');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  SID			  "55:22:675:9"
		  Ports			  [0, 1]
		  Position		  [720, 178, 755, 192]
		  ZOrder		  -9
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "0"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "taps_bits"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,414,344"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "35,14,0,1,white,blue,0,bf4ddd8b,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 14 14 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[9.22 9.22 1"
		  "1.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[7.22 7.22 9.22 9.22 7.22 ],"
		  "[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([14.5"
		  "5 21.44 19.44 17.44 15.44 12.55 14.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','"
		  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');"
		  "\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant7"
		  SID			  "55:22:675:10"
		  Ports			  [0, 1]
		  Position		  [630, 326, 670, 344]
		  ZOrder		  -10
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  const			  "num_taps-1"
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "taps_bits"
		  bin_pt		  "0"
		  preci_type		  "Single"
		  exp_width		  "8"
		  frac_width		  "24"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,414,344"
		  block_type		  "constant"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "40,18,0,1,white,blue,0,fca86624,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 18 18 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1"
		  ",'2');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  SID			  "55:22:675:11"
		  Ports			  [1, 1]
		  Position		  [690, 232, 720, 248]
		  ZOrder		  -11
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Unsigned"
		  n_bits		  "taps_bits+1"
		  bin_pt		  "0"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,470,336"
		  block_type		  "convert"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "30,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([12.55 19.44 17.44 15.44 13.44 10.55 12.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter3"
		  SID			  "55:22:675:12"
		  Ports			  [2, 1]
		  Position		  [1275, 165, 1325, 225]
		  ZOrder		  -12
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Count Limited"
		  cnt_to		  "pivot_pnt-1"
		  operation		  "Up"
		  start_count		  "0"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "ceil(log2(num_elements))"
		  bin_pt		  "0"
		  load_pin		  off
		  rst			  on
		  en			  on
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "23,105,419,742"
		  block_type		  "counter"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "50,60,2,1,white,blue,0,131a2a7a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 60 60 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[37.77 37.7"
		  "7 44.77 37.77 44.77 44.77 44.77 37.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[30.77 30.77 37.77 37"
		  ".77 30.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[23.77 23.77 30.77 30.77 23.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[16.77 16.77 23.77 16.77 23.77 23.77 16.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\n\ncolor('black');disp('{\\fontsize{14}\\"
		  "bf\\lceil++\\rceil}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  SID			  "55:22:675:13"
		  Ports			  [1, 1]
		  Position		  [230, 15, 255, 35]
		  ZOrder		  -13
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,254"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "25,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14"
		  ".22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22"
		  " ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9."
		  "55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  SID			  "55:22:675:14"
		  Ports			  [1, 1]
		  Position		  [230, 150, 255, 170]
		  ZOrder		  -14
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,254"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "25,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14"
		  ".22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22"
		  " ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9."
		  "55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  SID			  "55:22:675:15"
		  Ports			  [1, 1]
		  Position		  [785, 15, 810, 35]
		  ZOrder		  -15
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,254"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "25,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14"
		  ".22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22"
		  " ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9."
		  "55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  SID			  "55:22:675:16"
		  Ports			  [1, 1]
		  Position		  [230, 200, 255, 220]
		  ZOrder		  -16
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,254"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "25,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14"
		  ".22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22"
		  " ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9."
		  "55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay4"
		  SID			  "55:22:675:17"
		  Ports			  [1, 1]
		  Position		  [775, 420, 800, 440]
		  ZOrder		  -17
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,254"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "25,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14"
		  ".22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22"
		  " ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9."
		  "55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay5"
		  SID			  "55:22:675:18"
		  Ports			  [1, 1]
		  Position		  [775, 390, 800, 410]
		  ZOrder		  -18
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,254"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "25,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14"
		  ".22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22"
		  " ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9."
		  "55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay6"
		  SID			  "55:22:675:19"
		  Ports			  [1, 1]
		  Position		  [775, 505, 800, 525]
		  ZOrder		  -19
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		  rst			  off
		  infoeditControl	  "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  reg_retiming		  on
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,51,419,313"
		  block_type		  "delay"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "25,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12.22 14"
		  ".22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12.22 10.22"
		  " ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\npatch([9."
		  "55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1}','texmode',"
		  "'on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  From
		  Name			  "From1"
		  SID			  "55:22:675:20"
		  Position		  [470, 337, 520, 353]
		  ZOrder		  -20
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "rst_in"
		}
		Block {
		  BlockType		  From
		  Name			  "From10"
		  SID			  "55:22:675:21"
		  Position		  [1245, 127, 1315, 143]
		  ZOrder		  -21
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "last_triangle"
		}
		Block {
		  BlockType		  From
		  Name			  "From11"
		  SID			  "55:22:675:22"
		  Position		  [1075, 173, 1105, 187]
		  ZOrder		  -22
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "rst"
		}
		Block {
		  BlockType		  From
		  Name			  "From13"
		  SID			  "55:22:675:23"
		  Position		  [1075, 192, 1145, 208]
		  ZOrder		  -23
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "valid"
		}
		Block {
		  BlockType		  From
		  Name			  "From14"
		  SID			  "55:22:675:24"
		  Position		  [1075, 367, 1145, 383]
		  ZOrder		  -24
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "valid"
		}
		Block {
		  BlockType		  From
		  Name			  "From15"
		  SID			  "55:22:675:25"
		  Position		  [1075, 347, 1145, 363]
		  ZOrder		  -25
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "blank_it"
		}
		Block {
		  BlockType		  From
		  Name			  "From16"
		  SID			  "55:22:675:26"
		  Position		  [1440, 62, 1510, 78]
		  ZOrder		  -26
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "valid"
		}
		Block {
		  BlockType		  From
		  Name			  "From17"
		  SID			  "55:22:675:27"
		  Position		  [1440, 42, 1510, 58]
		  ZOrder		  -27
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "blank_it"
		}
		Block {
		  BlockType		  From
		  Name			  "From18"
		  SID			  "55:22:675:28"
		  Position		  [700, 392, 750, 408]
		  ZOrder		  -28
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "rst_in"
		}
		Block {
		  BlockType		  From
		  Name			  "From19"
		  SID			  "55:22:675:29"
		  Position		  [700, 424, 750, 436]
		  ZOrder		  -29
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "valid_in"
		}
		Block {
		  BlockType		  From
		  Name			  "From2"
		  SID			  "55:22:675:30"
		  Position		  [500, 32, 550, 48]
		  ZOrder		  -30
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "rst_in"
		}
		Block {
		  BlockType		  From
		  Name			  "From20"
		  SID			  "55:22:675:31"
		  Position		  [470, 217, 520, 233]
		  ZOrder		  -31
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "rst_in"
		}
		Block {
		  BlockType		  From
		  Name			  "From21"
		  SID			  "55:22:675:32"
		  Position		  [495, 59, 545, 71]
		  ZOrder		  -32
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "valid_in"
		}
		Block {
		  BlockType		  From
		  Name			  "From22"
		  SID			  "55:22:675:33"
		  Position		  [425, 369, 475, 381]
		  ZOrder		  -33
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "valid_in"
		}
		Block {
		  BlockType		  From
		  Name			  "From23"
		  SID			  "55:22:675:34"
		  Position		  [425, 249, 475, 261]
		  ZOrder		  -34
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "valid_in"
		}
		Block {
		  BlockType		  From
		  Name			  "From24"
		  SID			  "55:22:675:35"
		  Position		  [1245, 452, 1315, 468]
		  ZOrder		  -35
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "last_triangle"
		}
		Block {
		  BlockType		  From
		  Name			  "From25"
		  SID			  "55:22:675:36"
		  Position		  [700, 509, 750, 521]
		  ZOrder		  -36
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "data_in"
		}
		Block {
		  BlockType		  From
		  Name			  "From3"
		  SID			  "55:22:675:37"
		  Position		  [1440, 23, 1470, 37]
		  ZOrder		  -37
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "rst"
		}
		Block {
		  BlockType		  From
		  Name			  "From4"
		  SID			  "55:22:675:38"
		  Position		  [1440, 82, 1510, 98]
		  ZOrder		  -38
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "last_triangle"
		}
		Block {
		  BlockType		  From
		  Name			  "From6"
		  SID			  "55:22:675:39"
		  Position		  [1440, 122, 1510, 138]
		  ZOrder		  -39
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "pos_cnt"
		}
		Block {
		  BlockType		  From
		  Name			  "From8"
		  SID			  "55:22:675:40"
		  Position		  [1075, 212, 1145, 228]
		  ZOrder		  -40
		  ShowName		  off
		  CloseFcn		  "tagdialog Close"
		  GotoTag		  "last_triangle"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  SID			  "55:22:675:41"
		  Ports			  [1, 1]
		  Position		  [1535, 123, 1565, 137]
		  ZOrder		  -41
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway Out"
		  SourceType		  "Xilinx Gateway Out Block"
		  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, "
		  "or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
		  "ending on how they are configured."
		  inherit_from_input	  off
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  UseAsDAC		  off
		  DACChannel		  "'1'"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "gatewayout"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0.88 0.8"
		  "8 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 1"
		  "1.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],"
		  "[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.5"
		  "5 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.964 ]);\nfprintf('','"
		  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
		  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text'"
		  ");"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out2"
		  SID			  "55:22:675:42"
		  Ports			  [1, 1]
		  Position		  [1535, 143, 1565, 157]
		  ZOrder		  -42
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway Out"
		  SourceType		  "Xilinx Gateway Out Block"
		  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, "
		  "or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
		  "ending on how they are configured."
		  inherit_from_input	  off
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  UseAsDAC		  off
		  DACChannel		  "'1'"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "gatewayout"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0.88 0.8"
		  "8 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 1"
		  "1.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],"
		  "[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.5"
		  "5 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.964 ]);\nfprintf('','"
		  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
		  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text'"
		  ");"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out3"
		  SID			  "55:22:675:43"
		  Ports			  [1, 1]
		  Position		  [1535, 163, 1565, 177]
		  ZOrder		  -43
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway Out"
		  SourceType		  "Xilinx Gateway Out Block"
		  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, "
		  "or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
		  "ending on how they are configured."
		  inherit_from_input	  off
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  UseAsDAC		  off
		  DACChannel		  "'1'"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "gatewayout"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0.88 0.8"
		  "8 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 1"
		  "1.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],"
		  "[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.5"
		  "5 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.964 ]);\nfprintf('','"
		  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
		  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text'"
		  ");"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out4"
		  SID			  "55:22:675:44"
		  Ports			  [1, 1]
		  Position		  [1535, 83, 1565, 97]
		  ZOrder		  -44
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway Out"
		  SourceType		  "Xilinx Gateway Out Block"
		  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, "
		  "or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
		  "ending on how they are configured."
		  inherit_from_input	  off
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  UseAsDAC		  off
		  DACChannel		  "'1'"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,384"
		  block_type		  "gatewayout"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0.88 0.8"
		  "8 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 1"
		  "1.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],"
		  "[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.5"
		  "5 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.964 ]);\nfprintf('','"
		  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
		  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text'"
		  ");"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out5"
		  SID			  "55:22:675:45"
		  Ports			  [1, 1]
		  Position		  [1535, 23, 1565, 37]
		  ZOrder		  -45
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway Out"
		  SourceType		  "Xilinx Gateway Out Block"
		  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, "
		  "or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
		  "ending on how they are configured."
		  inherit_from_input	  off
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  UseAsDAC		  off
		  DACChannel		  "'1'"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "gatewayout"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0.88 0.8"
		  "8 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 1"
		  "1.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],"
		  "[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.5"
		  "5 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.964 ]);\nfprintf('','"
		  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
		  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text'"
		  ");"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out6"
		  SID			  "55:22:675:46"
		  Ports			  [1, 1]
		  Position		  [1535, 43, 1565, 57]
		  ZOrder		  -46
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway Out"
		  SourceType		  "Xilinx Gateway Out Block"
		  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, "
		  "or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
		  "ending on how they are configured."
		  inherit_from_input	  off
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  UseAsDAC		  off
		  DACChannel		  "'1'"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "gatewayout"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0.88 0.8"
		  "8 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 1"
		  "1.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],"
		  "[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.5"
		  "5 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.964 ]);\nfprintf('','"
		  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
		  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text'"
		  ");"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out7"
		  SID			  "55:22:675:47"
		  Ports			  [1, 1]
		  Position		  [1535, 103, 1565, 117]
		  ZOrder		  -47
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway Out"
		  SourceType		  "Xilinx Gateway Out Block"
		  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, "
		  "or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
		  "ending on how they are configured."
		  inherit_from_input	  off
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  UseAsDAC		  off
		  DACChannel		  "'1'"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "gatewayout"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0.88 0.8"
		  "8 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 1"
		  "1.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],"
		  "[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.5"
		  "5 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.964 ]);\nfprintf('','"
		  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
		  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text'"
		  ");"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out8"
		  SID			  "55:22:675:48"
		  Ports			  [1, 1]
		  Position		  [1535, 63, 1565, 77]
		  ZOrder		  -48
		  NamePlacement		  "alternate"
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Gateway Out"
		  SourceType		  "Xilinx Gateway Out Block"
		  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, "
		  "or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, dep"
		  "ending on how they are configured."
		  inherit_from_input	  off
		  hdl_port		  off
		  timing_constraint	  "None"
		  locs_specified	  off
		  LOCs			  "{}"
		  UseAsDAC		  off
		  DACChannel		  "'1'"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "gatewayout"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "30,14,1,1,white,grey,1,632ec840,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.88 0.88 0.8"
		  "8 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 1"
		  "1.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],"
		  "[0.964 0.964 0.964 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.5"
		  "5 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.964 0.964 0.964 ]);\nfprintf('','"
		  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\n"
		  "color('black');port_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text'"
		  ");"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto1"
		  SID			  "55:22:675:49"
		  Position		  [945, 195, 1025, 215]
		  ZOrder		  -49
		  ShowName		  off
		  GotoTag		  "blank_it"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto2"
		  SID			  "55:22:675:50"
		  Position		  [345, 33, 395, 47]
		  ZOrder		  -50
		  ShowName		  off
		  GotoTag		  "rst_in"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto3"
		  SID			  "55:22:675:51"
		  Position		  [925, 15, 1005, 35]
		  ZOrder		  -51
		  ShowName		  off
		  GotoTag		  "pos_cnt"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto4"
		  SID			  "55:22:675:52"
		  Position		  [945, 240, 1025, 260]
		  ZOrder		  -52
		  ShowName		  off
		  GotoTag		  "last_triangle"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto5"
		  SID			  "55:22:675:53"
		  Position		  [345, 152, 395, 168]
		  ZOrder		  -53
		  ShowName		  off
		  GotoTag		  "valid_in"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto6"
		  SID			  "55:22:675:54"
		  Position		  [345, 202, 395, 218]
		  ZOrder		  -54
		  ShowName		  off
		  GotoTag		  "data_in"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto7"
		  SID			  "55:22:675:55"
		  Position		  [970, 422, 1025, 438]
		  ZOrder		  -55
		  ShowName		  off
		  GotoTag		  "valid"
		}
		Block {
		  BlockType		  Goto
		  Name			  "Goto8"
		  SID			  "55:22:675:56"
		  Position		  [970, 392, 1025, 408]
		  ZOrder		  -56
		  ShowName		  off
		  GotoTag		  "rst"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  SID			  "55:22:675:57"
		  Ports			  [1, 1]
		  Position		  [845, 243, 875, 257]
		  ZOrder		  -57
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "30,14,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 1"
		  "1.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],"
		  "[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.5"
		  "5 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','"
		  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf('"
		  "','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter2"
		  SID			  "55:22:675:58"
		  Ports			  [1, 1]
		  Position		  [1180, 213, 1210, 227]
		  ZOrder		  -58
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "30,14,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 1"
		  "1.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],"
		  "[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.5"
		  "5 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','"
		  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf('"
		  "','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter3"
		  SID			  "55:22:675:59"
		  Ports			  [1, 1]
		  Position		  [1180, 348, 1210, 362]
		  ZOrder		  -59
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's complement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "30,14,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 14 14 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\npatch([10.55 13.44 15.44 17.44 19.44 15.44 12.55 10.55 ],[9.22 9.22 1"
		  "1.22 9.22 11.22 11.22 11.22 9.22 ],[1 1 1 ]);\npatch([12.55 15.44 13.44 10.55 12.55 ],[7.22 7.22 9.22 9.22 7.22 ],"
		  "[0.931 0.946 0.973 ]);\npatch([10.55 13.44 15.44 12.55 10.55 ],[5.22 5.22 7.22 7.22 5.22 ],[1 1 1 ]);\npatch([12.5"
		  "5 19.44 17.44 15.44 13.44 10.55 12.55 ],[3.22 3.22 5.22 3.22 5.22 5.22 3.22 ],[0.931 0.946 0.973 ]);\nfprintf('','"
		  "COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('not');\nfprintf('"
		  "','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  SID			  "55:22:675:60"
		  Ports			  [2, 1]
		  Position		  [490, 354, 520, 381]
		  ZOrder		  -60
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "logical"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "30,27,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 27 27 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 27 27 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[16.33 16.3"
		  "3 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 13.33 16.33 16"
		  ".33 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1 "
		  "1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946 "
		  "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black'"
		  ");disp('and');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  SID			  "55:22:675:61"
		  Ports			  [2, 1]
		  Position		  [280, 29, 310, 51]
		  ZOrder		  -61
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "logical"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "30,22,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 22 22 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[14.33 14.3"
		  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[11.33 11.33 14.33 14"
		  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 ]"
		  ");\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973 "
		  "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp"
		  "('or');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  SID			  "55:22:675:62"
		  Ports			  [2, 1]
		  Position		  [180, 149, 210, 171]
		  ZOrder		  -62
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,262"
		  block_type		  "logical"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "30,22,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 22 22 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[14.33 14.3"
		  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[11.33 11.33 14.33 14"
		  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 ]"
		  ");\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973 "
		  "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp"
		  "('and');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical3"
		  SID			  "55:22:675:63"
		  Ports			  [2, 1]
		  Position		  [900, 189, 930, 216]
		  ZOrder		  -63
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "logical"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "30,27,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 27 27 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 27 27 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[16.33 16.3"
		  "3 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[13.33 13.33 16.33 16"
		  ".33 13.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1 "
		  "1 ]);\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946 "
		  "0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black'"
		  ");disp('and');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  SID			  "55:22:675:64"
		  Ports			  [2, 1]
		  Position		  [1225, 191, 1255, 229]
		  ZOrder		  -64
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,262"
		  block_type		  "logical"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "30,38,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 38 38 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 38 38 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[23.44 23.44 27.4"
		  "4 23.44 27.44 27.44 27.44 23.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[19.44 19.44 23.44 23.44 19.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[15.44 15.44 19.44 19.44 15.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[11.44 11.44 15.44 11.44 15.44 15.44 11.44 ],[0.931 0.946 0.973 ]);\nfprintf('"
		  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\nfpri"
		  "ntf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical6"
		  SID			  "55:22:675:65"
		  Ports			  [2, 1]
		  Position		  [490, 239, 520, 261]
		  ZOrder		  -65
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "logical"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "30,22,2,1,white,blue,0,7ede7d88,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 22 22 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 22 22 0 ]);\npatch([8.325 12.66 15.66 18.66 21.66 15.66 11.325 8.325 ],[14.33 14.3"
		  "3 17.33 14.33 17.33 17.33 17.33 14.33 ],[1 1 1 ]);\npatch([11.325 15.66 12.66 8.325 11.325 ],[11.33 11.33 14.33 14"
		  ".33 11.33 ],[0.931 0.946 0.973 ]);\npatch([8.325 12.66 15.66 11.325 8.325 ],[8.33 8.33 11.33 11.33 8.33 ],[1 1 1 ]"
		  ");\npatch([11.325 21.66 18.66 15.66 12.66 8.325 11.325 ],[5.33 5.33 8.33 5.33 8.33 8.33 5.33 ],[0.931 0.946 0.973 "
		  "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp"
		  "('or');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical7"
		  SID			  "55:22:675:66"
		  Ports			  [2, 1]
		  Position		  [1225, 346, 1255, 384]
		  ZOrder		  -66
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,262"
		  block_type		  "logical"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "30,38,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 38 38 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 38 38 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[23.44 23.44 27.4"
		  "4 23.44 27.44 27.44 27.44 23.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[19.44 19.44 23.44 23.44 19.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[15.44 15.44 19.44 19.44 15.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[11.44 11.44 15.44 11.44 15.44 15.44 11.44 ],[0.931 0.946 0.973 ]);\nfprintf('"
		  "','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('black');disp('and');\nfpri"
		  "ntf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  SID			  "55:22:675:67"
		  Ports			  [3, 1]
		  Position		  [1350, 105, 1375, 285]
		  ZOrder		  -67
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mux"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "25,180,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 25.7143 154.286 180 0 ],[0"
		  ".77 0.82 0.91 ]);\nplot([0 25 25 0 0 ],[0 25.7143 154.286 180 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.3"
		  "25 5.325 ],[93.33 93.33 96.33 93.33 96.33 96.33 96.33 93.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[9"
		  "0.33 90.33 93.33 93.33 90.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[87.33 87.33 90.33 90"
		  ".33 87.33 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[84.33 84.33 87.33 84.33 87.33 87.33 84."
		  "33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		  "olor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label("
		  "'input',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  SID			  "55:22:675:68"
		  Ports			  [2, 1]
		  Position		  [625, 153, 670, 197]
		  ZOrder		  -68
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "relational"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,44,2,1,white,blue,0,2a81ff49,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 3"
		  "4.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa = b','texmo"
		  "de','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  SID			  "55:22:675:69"
		  Ports			  [2, 1]
		  Position		  [770, 228, 815, 272]
		  ZOrder		  -69
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a>=b"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "relational"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,44,2,1,white,blue,0,a3568de2,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 3"
		  "4.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa \\geq b','t"
		  "exmode','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf(''"
		  ",'COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational3"
		  SID			  "55:22:675:70"
		  Ports			  [2, 1]
		  Position		  [775, 43, 820, 87]
		  ZOrder		  -70
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "relational"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,44,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 3"
		  "4.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa = b','texmo"
		  "de','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf('','CO"
		  "MMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational4"
		  SID			  "55:22:675:71"
		  Ports			  [2, 1]
		  Position		  [770, 173, 815, 217]
		  ZOrder		  -71
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Relational"
		  SourceType		  "Xilinx Arithmetic Relational Operator Block"
		  mode			  "a=b"
		  en			  off
		  latency		  "1"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,192"
		  block_type		  "relational"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "45,44,2,1,white,blue,0,3618233f,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 28.66 3"
		  "4.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 28.66 22"
		  ".66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1 1 ]);\npa"
		  "tch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0.946 0.973 ])"
		  ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
		  "input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bfa = b','texmo"
		  "de','on');\ncolor('black');disp('z^{-1}\\newline ','texmode','on');\ncolor('black');disp(' \\n ');\nfprintf('','CO"
		  "MMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "element_number"
		  SID			  "55:22:675:72"
		  Ports			  [2, 1]
		  Position		  [570, 27, 620, 78]
		  ZOrder		  -72
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Count Limited"
		  cnt_to		  "num_validins-1"
		  operation		  "Up"
		  start_count		  "0"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "validin_bits"
		  bin_pt		  "0"
		  load_pin		  off
		  rst			  on
		  en			  on
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,348,618"
		  block_type		  "counter"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,131a2a7a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\n\ncolor('black');disp('{\\fontsize{14}\\"
		  "bf\\lceil++\\rceil}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "line_number"
		  SID			  "55:22:675:73"
		  Ports			  [2, 1]
		  Position		  [540, 332, 590, 383]
		  ZOrder		  -73
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Count Limited"
		  cnt_to		  "num_ants-1"
		  operation		  "Up"
		  start_count		  "0"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "ant_bits"
		  bin_pt		  "0"
		  load_pin		  off
		  rst			  on
		  en			  on
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,51,419,742"
		  block_type		  "counter"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,131a2a7a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\n\ncolor('black');disp('{\\fontsize{14}\\"
		  "bf\\lceil++\\rceil}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "negate1"
		  SID			  "55:22:675:74"
		  Ports			  [1, 1]
		  Position		  [965, 511, 995, 539]
		  ZOrder		  -74
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Negate"
		  SourceType		  "Xilinx Negate Block Block"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "n_bits_xeng_out"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "27,213,419,437"
		  block_type		  "negate"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,28,1,1,white,blue,0,36bd7045,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 28 28 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 18.44 22.4"
		  "4 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 18.44 14.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('\\bf{x(-1)}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "negate2"
		  SID			  "55:22:675:75"
		  Ports			  [1, 1]
		  Position		  [965, 581, 995, 609]
		  ZOrder		  -75
		  AttributesFormatString  "num_ants=8"
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Negate"
		  SourceType		  "Xilinx Negate Block Block"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "n_bits_xeng_out"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "24,132,419,437"
		  block_type		  "negate"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,28,1,1,white,blue,0,36bd7045,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 28 28 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 18.44 22.4"
		  "4 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 18.44 14.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('\\bf{x(-1)}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "negate3"
		  SID			  "55:22:675:76"
		  Ports			  [1, 1]
		  Position		  [965, 651, 995, 679]
		  ZOrder		  -76
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Negate"
		  SourceType		  "Xilinx Negate Block Block"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "n_bits_xeng_out"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "24,132,419,437"
		  block_type		  "negate"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,28,1,1,white,blue,0,36bd7045,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 28 28 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 18.44 22.4"
		  "4 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 18.44 14.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('\\bf{x(-1)}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "negate4"
		  SID			  "55:22:675:77"
		  Ports			  [1, 1]
		  Position		  [965, 721, 995, 749]
		  ZOrder		  -77
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Negate"
		  SourceType		  "Xilinx Negate Block Block"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "n_bits_xeng_out"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "25,159,419,437"
		  block_type		  "negate"
		  block_version		  "11.4"
		  sg_icon_stat		  "30,28,1,1,white,blue,0,36bd7045,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 28 28 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 30 30 0 0 ],[0 0 28 28 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[18.44 18.44 22.4"
		  "4 18.44 22.44 22.44 22.44 18.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 18.44 14.44 ],"
		  "[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[10.44 10.44 14.44 14.44 10.44 ],[1 1 1 ]);\npatch([10.1"
		  " 23.88 19.88 15.88 11.88 6.1 10.1 ],[6.44 6.44 10.44 6.44 10.44 10.44 6.44 ],[0.931 0.946 0.973 ]);\nfprintf('','C"
		  "OMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('\\bf{x(-1)}','texm"
		  "ode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "negedge_delay"
		  SID			  "55:22:675:78"
		  Ports			  [1, 1]
		  Position		  [80, 121, 115, 139]
		  ZOrder		  -78
		  AncestorBlock		  "casper_library_misc/negedge_delay"
		  LibraryVersion	  "1.42"
		  MinAlgLoopOccurrences	  off
		  PropExecContextOutsideSubsystem off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  Opaque		  off
		  RequestExecContextInheritance	off
		  MaskHideContents	  off
		  Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    889
		    $ClassName		    "Simulink.Mask"
		    Type		    "negedge_delay"
		    Description		    "Extends a boolean signal to be high for the specified number of clocks after\nthe last high in"
		    "put (negative edge).\n\nMinimum length is 3."
		    Initialization	    "bits = ceil(log2(pulse_len+1));\n\nif pulse_len < 3,\n    errordlg('Minimum length is 3.');\n"
		    "end"
		    Object {
		    $PropName		    "Parameters"
		    $ObjectID		    890
		    $ClassName		    "Simulink.MaskParameter"
		    Type		    "edit"
		    Name		    "pulse_len"
		    Prompt		    "Length of Pulse"
		    Value		    "ceil(num_ants/2)*acc_len"
		    }
		  }
		  System {
		    Name		    "negedge_delay"
		    Location		    [12, 45, 1148, 1470]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "303"
		    SIDPrevWatermark	    "303"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:22:675:78:78"
		    Position		    [20, 118, 50, 132]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    SID			    "55:22:675:78:79"
		    Ports		    [0, 1]
		    Position		    [145, 184, 215, 216]
		    ZOrder		    -2
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Constant"
		    SourceType		    "Xilinx Constant Block Block"
		    const		    "pulse_len-2"
		    gui_display_data_type   "Fixed-point"
		    arith_type		    "Unsigned"
		    n_bits		    "bits"
		    bin_pt		    "0"
		    preci_type		    "Single"
		    exp_width		    "8"
		    frac_width		    "24"
		    explicit_period	    off
		    period		    "1"
		    dsp48_infoedit	    "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
		    equ			    "P=C"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    dbl_ovrd		    off
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,414,344"
		    block_type		    "constant"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "70,32,0,1,white,blue,0,e2595f08,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 70 70 0 0 ],[0 0 32 32 0 ]);\npatch([26.1 31.88 35.88 39.88 43.88 35.88 30.1 26.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([30.1 35.88 31.88 26.1 30.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([26.1 31.88 35.88 30.1 26.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([30.1 43.88 39.88 35.88 31.88 26.1 30.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_lab"
		    "el('output',1,'254');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    SID			    "55:22:675:78:80"
		    Ports		    [2, 1]
		    Position		    [165, 110, 215, 165]
		    ZOrder		    -3
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Counter"
		    SourceType		    "Xilinx Counter Block"
		    infoedit		    "Hardware notes: Free running counters are the least expensive in hardware.  A count limited count"
		    "er is implemented by combining a counter with a comparator."
		    cnt_type		    "Free Running"
		    cnt_to		    "1023"
		    operation		    "Up"
		    start_count		    "0"
		    cnt_by_val		    "1"
		    arith_type		    "Unsigned"
		    n_bits		    "bits"
		    bin_pt		    "0"
		    load_pin		    off
		    rst			    on
		    en			    on
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    implementation	    "Fabric"
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    use_rpm		    "on"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "counter"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "50,55,2,1,white,blue,0,ae3608d6,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 55 55 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 50 50 0 0 ],[0 0 55 55 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[34.7"
		    "7 34.77 41.77 34.77 41.77 41.77 41.77 34.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[27.77 27.77 "
		    "34.77 34.77 27.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[20.77 20.77 27.77 27.77 20."
		    "77 ],[1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[13.77 13.77 20.77 13.77 20.77 20.77 13.77"
		    " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nc"
		    "olor('black');port_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\n\ncolor('black');disp('{"
		    "\\fontsize{14}\\bf++}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:22:675:78:81"
		    Ports		    [1, 1]
		    Position		    [175, 60, 200, 80]
		    ZOrder		    -4
		    ShowName		    off
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,348,254"
		    block_type		    "delay"
		    block_version	    "10.1.3"
		    sg_icon_stat	    "25,20,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 0 20 20 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\npatch([7.55 10.44 12.44 14.44 16.44 12.44 9.55 7.55 ],[12.22 12"
		    ".22 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([9.55 12.44 10.44 7.55 9.55 ],[10.22 10.22 12.22 12."
		    "22 10.22 ],[0.931 0.946 0.973 ]);\npatch([7.55 10.44 12.44 9.55 7.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		    "patch([9.55 16.44 14.44 12.44 10.44 7.55 9.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nfp"
		    "rintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('z^{-1"
		    "}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    SID			    "55:22:675:78:82"
		    Ports		    [3, 1]
		    Position		    [370, 153, 400, 197]
		    ZOrder		    -5
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "OR"
		    inputs		    "3"
		    en			    off
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "16"
		    bin_pt		    "0"
		    align_bp		    on
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0,0,0,0,0,0,0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,348,262"
		    block_type		    "logical"
		    block_version	    "10.1.3"
		    sg_icon_stat	    "30,44,3,1,white,blue,0,a2abe52d,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 0 ],[0 0 44 44 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 30 30 0 0 ],[0 0 44 44 0 ]);\npatch([6.1 11.88 15.88 19.88 23.88 15.88 10.1 6.1 ],[26.44 26.4"
		    "4 30.44 26.44 30.44 30.44 30.44 26.44 ],[1 1 1 ]);\npatch([10.1 15.88 11.88 6.1 10.1 ],[22.44 22.44 26.44 26.44 "
		    "22.44 ],[0.931 0.946 0.973 ]);\npatch([6.1 11.88 15.88 10.1 6.1 ],[18.44 18.44 22.44 22.44 18.44 ],[1 1 1 ]);\np"
		    "atch([10.1 23.88 19.88 15.88 11.88 6.1 10.1 ],[14.44 14.44 18.44 14.44 18.44 18.44 14.44 ],[0.931 0.946 0.973 ])"
		    ";\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\n\ncolor('black');di"
		    "sp('or');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    SID			    "55:22:675:78:83"
		    Ports		    [2, 1]
		    Position		    [240, 168, 285, 212]
		    ZOrder		    -6
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Relational"
		    SourceType		    "Xilinx Arithmetic Relational Operator Block"
		    mode		    "a<=b"
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "20,20,348,192"
		    block_type		    "relational"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "45,44,2,1,white,blue,0,52e4b236,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 2"
		    "8.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 "
		    "28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1"
		    " 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0."
		    "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black'"
		    ");port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\"
		    "bfa \\leq b','texmode','on');\ncolor('black');disp(' ');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "negedge"
		    SID			    "55:22:675:78:84"
		    Ports		    [1, 1]
		    Position		    [90, 116, 125, 134]
		    ZOrder		    -7
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "falling edges\nactive high"
		    AncestorBlock	    "casper_library_misc/edge_detect"
		    LibraryVersion	    "*1.42"
		    UserDataPersistent	    on
		    UserData		    "DataTag106"
		    MinAlgLoopOccurrences   off
		    PropExecContextOutsideSubsystem off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    Opaque		    off
		    RequestExecContextInheritance off
		    MaskHideContents	    off
		    Object {
		    $PropName		    "MaskObject"
		    $ObjectID		    891
		    $ClassName		    "Simulink.Mask"
		    Type		    "edge_detect"
		    Description		    "Output is active for one-cycle after each edge of the specified type (i.e. rising, falling or "
		    "both)."
		    Help		    "Output is active for one-cycle after each edge of the specified type (i.e. rising, falling, or both)."
		    "  Latency is zero."
		    Initialization	    "edge_detect_init(gcb,...\n    'edge',edge,...\n    'polarity',polarity,...\n    'x_in',x_in,"
		    "...\n    'x_out',x_out,...\n    'y_in',y_in,...\n    'y_out',y_out);\n\nx_in_num=str2num(getfield(getfield(get_p"
		    "aram(gcb,'UserData'),'parameters'),'x_in'));\nx_out_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'par"
		    "ameters'),'x_out'));\ny_in_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'y_in'));\ny_ou"
		    "t_num=str2num(getfield(getfield(get_param(gcb,'UserData'),'parameters'),'y_out'));"
		    SelfModifiable	    "on"
		    Display		    "plot(x_in_num,0.5+y_in_num*0.2);\nplot(x_out_num,0.5+y_out_num*0.2);"
		    IconUnits		    "normalized"
		    Array {
		    Type		    "Simulink.MaskParameter"
		    Dimension		    6
		    Object {
		    $ObjectID		    892
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    3
		    Cell		    "Rising"
		    Cell		    "Falling"
		    Cell		    "Both"
		    PropName		    "TypeOptions"
		    }
		    Name		    "edge"
		    Prompt		    "Edge Type"
		    Value		    "Falling"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    893
		    Type		    "popup"
		    Array {
		    Type		    "Cell"
		    Dimension		    2
		    Cell		    "Active High"
		    Cell		    "Active Low"
		    PropName		    "TypeOptions"
		    }
		    Name		    "polarity"
		    Prompt		    "Output Polarity"
		    Value		    "Active High"
		    Evaluate		    "off"
		    }
		    Object {
		    $ObjectID		    894
		    Type		    "edit"
		    Name		    "x_in"
		    Prompt		    "Input X Positions"
		    Value		    "[0 0.08 0.08 0.16 0.16 0.24 0.24 0.32 0.32 0.4]"
		    Evaluate		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    895
		    Type		    "edit"
		    Name		    "y_in"
		    Prompt		    "Input Y Positions"
		    Value		    "[1  1 -1 -1 -1 -1 -1 -1 -1 -1]"
		    Evaluate		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    896
		    Type		    "edit"
		    Name		    "x_out"
		    Prompt		    "Output X Positions"
		    Value		    "[0.6 0.68 0.68 0.76 0.76 0.84 0.84 0.92 0.92 1]"
		    Evaluate		    "off"
		    Visible		    "off"
		    }
		    Object {
		    $ObjectID		    897
		    Type		    "edit"
		    Name		    "y_out"
		    Prompt		    "Output Y Positions"
		    Value		    "[-1 -1  1  1 -1 -1 -1 -1 -1 -1]"
		    Evaluate		    "off"
		    Visible		    "off"
		    }
		    PropName		    "Parameters"
		    }
		    }
		    System {
		    Name		    "negedge"
		    Location		    [263, 45, 1111, 1385]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    SIDHighWatermark	    "5"
		    SIDPrevWatermark	    "5"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    SID			    "55:22:675:78:84:1"
		    Position		    [50, 53, 80, 67]
		    ZOrder		    -1
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    SID			    "55:22:675:78:84:2"
		    Ports		    [1, 1]
		    Position		    [180, 72, 225, 88]
		    ZOrder		    -2
		    ShowName		    off
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
		    rst			    off
		    infoeditControl	    "Selection of Reset will increase slice count due to use of real FFs and instead of SRLs"
		    en			    off
		    latency		    "1"
		    dbl_ovrd		    off
		    reg_retiming	    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "10.1.3"
		    sg_icon_stat	    "45,16,1,1,white,blue,0,07b98262,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22"
		    " 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22"
		    " 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 "
		    "]);\npatch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973"
		    " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');dis"
		    "p('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    SID			    "55:22:675:78:84:3"
		    Ports		    [1, 1]
		    Position		    [180, 52, 225, 68]
		    ZOrder		    -3
		    ShowName		    off
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Inverter"
		    SourceType		    "Xilinx Inverter Block"
		    infoedit		    "Bitwise logical negation (one's complement) operator."
		    en			    off
		    latency		    "0"
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "inv"
		    block_version	    "10.1.3"
		    sg_icon_stat	    "45,16,1,1,white,blue,0,267846e5,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 16 16 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 16 16 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[10.22"
		    " 10.22 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[8.22 8.22 10.22"
		    " 10.22 8.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 "
		    "]);\npatch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973"
		    " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');dis"
		    "p('not');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "edge_op"
		    SID			    "55:22:675:78:84:4"
		    Ports		    [2, 1]
		    Position		    [275, 48, 320, 92]
		    ZOrder		    -4
		    LibraryVersion	    "1.2"
		    SourceBlock		    "xbsIndex_r4/Logical"
		    SourceType		    "Xilinx Logical Block Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    en			    off
		    latency		    "0"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    on
		    dbl_ovrd		    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "logical"
		    block_version	    "10.1.3"
		    sg_icon_stat	    "45,44,2,1,white,blue,0,83a4b621,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 44 44 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\npatch([8.65 17.32 23.32 29.32 35.32 23.32 14.65 8.65 ],[28.66 2"
		    "8.66 34.66 28.66 34.66 34.66 34.66 28.66 ],[1 1 1 ]);\npatch([14.65 23.32 17.32 8.65 14.65 ],[22.66 22.66 28.66 "
		    "28.66 22.66 ],[0.931 0.946 0.973 ]);\npatch([8.65 17.32 23.32 14.65 8.65 ],[16.66 16.66 22.66 22.66 16.66 ],[1 1"
		    " 1 ]);\npatch([14.65 35.32 29.32 23.32 17.32 8.65 14.65 ],[10.66 10.66 16.66 10.66 16.66 16.66 10.66 ],[0.931 0."
		    "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\n\ncolor('"
		    "black');disp('and');\nfprintf('','COMMENT: end icon text');"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:22:675:78:84:5"
		    Position		    [380, 63, 410, 77]
		    ZOrder		    -5
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "edge_op"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "edge_op"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "edge_op"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    SID			    "55:22:675:78:85"
		    Position		    [435, 168, 465, 182]
		    ZOrder		    -8
		    IconDisplay		    "Port number"
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [90, 0; 0, 105]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 45; -160, 0; 0, -85]
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "negedge"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -55]
		    Branch {
		    Points		    [0, -45; 250, 0; 0, 135]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "negedge"
		    SrcPort		    1
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "posedge"
		  SID			  "55:22:675:79"
		  Ports			  [1, 1]
		  Position		  [225, 101, 260, 119]
		  ZOrder		  -79
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "rising edges\nactive high"
		  LibraryVersion	  "1.42"
		  UserDataPersistent	  on
		  UserData		  "DataTag107"
		  SourceBlock		  "casper_library_misc/edge_detect"
		  SourceType		  "edge_detect"
		  edge			  "Rising"
		  polarity		  "Active High"
		  x_in			  "[0 0.08 0.08 0.16 0.16 0.24 0.24 0.32 0.32 0.4]"
		  y_in			  "[-1 -1  1  1  1  1  1  1  1  1]"
		  x_out			  "[0.6 0.68 0.68 0.76 0.76 0.84 0.84 0.92 0.92 1]"
		  y_out			  "[-1 -1  1  1 -1 -1 -1 -1 -1 -1]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "posedge1"
		  SID			  "55:22:675:80"
		  Ports			  [1, 1]
		  Position		  [860, 56, 895, 74]
		  ZOrder		  -80
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "rising edges\nactive high"
		  LibraryVersion	  "1.42"
		  UserDataPersistent	  on
		  UserData		  "DataTag108"
		  SourceBlock		  "casper_library_misc/edge_detect"
		  SourceType		  "edge_detect"
		  edge			  "Rising"
		  polarity		  "Active High"
		  x_in			  "[0 0.08 0.08 0.16 0.16 0.24 0.24 0.32 0.32 0.4]"
		  y_in			  "[-1 -1  1  1  1  1  1  1  1  1]"
		  x_out			  "[0.6 0.68 0.68 0.76 0.76 0.84 0.84 0.92 0.92 1]"
		  y_out			  "[-1 -1  1  1 -1 -1 -1 -1 -1 -1]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "remux"
		  SID			  "55:22:675:81"
		  Ports			  [4, 1]
		  Position		  [1125, 516, 1160, 674]
		  ZOrder		  -81
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "4"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "concat"
		  block_version		  "11.4"
		  sg_icon_stat		  "35,158,4,1,white,blue,0,47d3d416,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 158 158 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 35 35 0 0 ],[0 0 158 158 0 ]);\npatch([5.875 13.1 18.1 23.1 28.1 18.1 10.875 5.875 ],[84.55 84.55"
		  " 89.55 84.55 89.55 89.55 89.55 84.55 ],[1 1 1 ]);\npatch([10.875 18.1 13.1 5.875 10.875 ],[79.55 79.55 84.55 84.55"
		  " 79.55 ],[0.931 0.946 0.973 ]);\npatch([5.875 13.1 18.1 10.875 5.875 ],[74.55 74.55 79.55 79.55 74.55 ],[1 1 1 ]);"
		  "\npatch([10.875 28.1 23.1 18.1 13.1 5.875 10.875 ],[69.55 69.55 74.55 69.55 74.55 74.55 69.55 ],[0.931 0.946 0.973"
		  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_labe"
		  "l('input',1,'hi');\n\n\ncolor('black');port_label('input',4,'lo');\n\ncolor('black');disp('\\fontsize{20}\\}','tex"
		  "mode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "repack1"
		  SID			  "55:22:675:82"
		  Ports			  [2, 1]
		  Position		  [1020, 494, 1060, 536]
		  ZOrder		  -82
		  LibraryVersion	  "1.42"
		  UserDataPersistent	  on
		  UserData		  "DataTag109"
		  SourceBlock		  "casper_library_misc/ri_to_c"
		  SourceType		  "ri_to_c"
		}
		Block {
		  BlockType		  Reference
		  Name			  "repack2"
		  SID			  "55:22:675:83"
		  Ports			  [2, 1]
		  Position		  [1020, 564, 1060, 606]
		  ZOrder		  -83
		  LibraryVersion	  "1.42"
		  UserDataPersistent	  on
		  UserData		  "DataTag110"
		  SourceBlock		  "casper_library_misc/ri_to_c"
		  SourceType		  "ri_to_c"
		}
		Block {
		  BlockType		  Reference
		  Name			  "repack3"
		  SID			  "55:22:675:84"
		  Ports			  [2, 1]
		  Position		  [1020, 634, 1060, 676]
		  ZOrder		  -84
		  LibraryVersion	  "1.42"
		  UserDataPersistent	  on
		  UserData		  "DataTag111"
		  SourceBlock		  "casper_library_misc/ri_to_c"
		  SourceType		  "ri_to_c"
		}
		Block {
		  BlockType		  Reference
		  Name			  "repack4"
		  SID			  "55:22:675:85"
		  Ports			  [2, 1]
		  Position		  [1020, 704, 1060, 746]
		  ZOrder		  -85
		  LibraryVersion	  "1.42"
		  UserDataPersistent	  on
		  UserData		  "DataTag112"
		  SourceBlock		  "casper_library_misc/ri_to_c"
		  SourceType		  "ri_to_c"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sel_conj"
		  SID			  "55:22:675:86"
		  Ports			  [3, 1]
		  Position		  [1345, 447, 1370, 513]
		  ZOrder		  -86
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Mux"
		  SourceType		  "Xilinx Bus Multiplexer Block"
		  inputs		  "2"
		  en			  off
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "16"
		  bin_pt		  "14"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,51,419,342"
		  block_type		  "mux"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "25,66,3,1,white,blue,3,eb98d690,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 0 ],[0 9.42857 56.5714 66 0 ],[0."
		  "77 0.82 0.91 ]);\nplot([0 25 25 0 0 ],[0 9.42857 56.5714 66 0 ]);\npatch([5.325 9.66 12.66 15.66 18.66 12.66 8.325"
		  " 5.325 ],[36.33 36.33 39.33 36.33 39.33 39.33 39.33 36.33 ],[1 1 1 ]);\npatch([8.325 12.66 9.66 5.325 8.325 ],[33."
		  "33 33.33 36.33 36.33 33.33 ],[0.931 0.946 0.973 ]);\npatch([5.325 9.66 12.66 8.325 5.325 ],[30.33 30.33 33.33 33.3"
		  "3 30.33 ],[1 1 1 ]);\npatch([8.325 18.66 15.66 12.66 9.66 5.325 8.325 ],[27.33 27.33 30.33 27.33 30.33 30.33 27.33"
		  " ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncol"
		  "or('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('i"
		  "nput',3,'d1');\n\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		  sg_list_contents	  "{'table'=>{'inputs'=>'popup(2|3|4|5|6|7|8|9|10|11|12|13|14|15|16|17|18|19|20|21|22|23|24|25|26"
		  "|27|28|29|30|31|32)','userSelections'=>{'inputs'=>'2'}}}"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  SID			  "55:22:675:87"
		  Ports			  [1, 1]
		  Position		  [850, 509, 870, 521]
		  ZOrder		  -87
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits_xeng_out"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "2*n_bits_xeng_out*3"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "30,294,543,482"
		  block_type		  "slice"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,12,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 12 12 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\npatch([7.775 9.22 10.22 11.22 12.22 10.22 8.775 7.775 ],[7.11 7.11 8."
		  "11 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([8.775 10.22 9.22 7.775 8.775 ],[6.11 6.11 7.11 7.11 6.11 ],[0.931"
		  " 0.946 0.973 ]);\npatch([7.775 9.22 10.22 8.775 7.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([8.775 12.22"
		  " 11.22 10.22 9.22 7.775 8.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT:"
		  " end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:b]');\n"
		  "fprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice2"
		  SID			  "55:22:675:88"
		  Ports			  [1, 1]
		  Position		  [850, 579, 870, 591]
		  ZOrder		  -88
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits_xeng_out"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "4*n_bits_xeng_out"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "27,213,543,482"
		  block_type		  "slice"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,12,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 12 12 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\npatch([7.775 9.22 10.22 11.22 12.22 10.22 8.775 7.775 ],[7.11 7.11 8."
		  "11 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([8.775 10.22 9.22 7.775 8.775 ],[6.11 6.11 7.11 7.11 6.11 ],[0.931"
		  " 0.946 0.973 ]);\npatch([7.775 9.22 10.22 8.775 7.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([8.775 12.22"
		  " 11.22 10.22 9.22 7.775 8.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT:"
		  " end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:b]');\n"
		  "fprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice3"
		  SID			  "55:22:675:89"
		  Ports			  [1, 1]
		  Position		  [850, 649, 870, 661]
		  ZOrder		  -89
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits_xeng_out"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "2*n_bits_xeng_out"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "26,186,543,482"
		  block_type		  "slice"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,12,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 12 12 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\npatch([7.775 9.22 10.22 11.22 12.22 10.22 8.775 7.775 ],[7.11 7.11 8."
		  "11 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([8.775 10.22 9.22 7.775 8.775 ],[6.11 6.11 7.11 7.11 6.11 ],[0.931"
		  " 0.946 0.973 ]);\npatch([7.775 9.22 10.22 8.775 7.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([8.775 12.22"
		  " 11.22 10.22 9.22 7.775 8.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT:"
		  " end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:b]');\n"
		  "fprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice4"
		  SID			  "55:22:675:90"
		  Ports			  [1, 1]
		  Position		  [850, 719, 870, 731]
		  ZOrder		  -90
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<br><br>Hardw"
		  "are notes: In hardware this block costs nothing."
		  nbits			  "2*n_bits_xeng_out"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "26,186,543,482"
		  block_type		  "slice"
		  block_version		  "11.4"
		  sg_icon_stat		  "20,12,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 0 ],[0 0 12 12 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\npatch([7.775 9.22 10.22 11.22 12.22 10.22 8.775 7.775 ],[7.11 7.11 8."
		  "11 7.11 8.11 8.11 8.11 7.11 ],[1 1 1 ]);\npatch([8.775 10.22 9.22 7.775 8.775 ],[6.11 6.11 7.11 7.11 6.11 ],[0.931"
		  " 0.946 0.973 ]);\npatch([7.775 9.22 10.22 8.775 7.775 ],[5.11 5.11 6.11 6.11 5.11 ],[1 1 1 ]);\npatch([8.775 12.22"
		  " 11.22 10.22 9.22 7.775 8.775 ],[4.11 4.11 5.11 4.11 5.11 5.11 4.11 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT:"
		  " end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output',1,'[a:b]');\n"
		  "fprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "tap_number"
		  SID			  "55:22:675:91"
		  Ports			  [2, 1]
		  Position		  [540, 212, 590, 263]
		  ZOrder		  -91
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Counter"
		  SourceType		  "Xilinx Counter Block"
		  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter i"
		  "s implemented by combining a counter with a comparator."
		  cnt_type		  "Count Limited"
		  cnt_to		  "num_taps-1"
		  operation		  "Up"
		  start_count		  "0"
		  cnt_by_val		  "1"
		  arith_type		  "Unsigned"
		  n_bits		  "taps_bits"
		  bin_pt		  "0"
		  load_pin		  off
		  rst			  on
		  en			  on
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  implementation	  "Fabric"
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  use_rpm		  "on"
		  has_advanced_control	  "0"
		  sggui_pos		  "1260,239,419,742"
		  block_type		  "counter"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,131a2a7a,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 51 51 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 50 50 0 0 ],[0 0 51 51 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[32.77 32.7"
		  "7 39.77 32.77 39.77 39.77 39.77 32.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[25.77 25.77 32.77 32"
		  ".77 25.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[18.77 18.77 25.77 25.77 18.77 ],[1 1 "
		  "1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[11.77 11.77 18.77 11.77 18.77 18.77 11.77 ],[0.931 0."
		  "946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');"
		  "port_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\n\ncolor('black');disp('{\\fontsize{14}\\"
		  "bf\\lceil++\\rceil}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "unpack1"
		  SID			  "55:22:675:92"
		  Ports			  [1, 2]
		  Position		  [900, 494, 940, 536]
		  ZOrder		  -92
		  AttributesFormatString  "16_0 r/i"
		  LibraryVersion	  "1.42"
		  UserDataPersistent	  on
		  UserData		  "DataTag113"
		  SourceBlock		  "casper_library_misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  n_bits		  "n_bits_xeng_out"
		  bin_pt		  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "unpack2"
		  SID			  "55:22:675:93"
		  Ports			  [1, 2]
		  Position		  [900, 564, 940, 606]
		  ZOrder		  -93
		  AttributesFormatString  "16_0 r/i"
		  LibraryVersion	  "1.42"
		  LinkData {
		    BlockName		    "force_im"
		    DialogParameters {
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		  }
		  UserDataPersistent	  on
		  UserData		  "DataTag114"
		  SourceBlock		  "casper_library_misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  n_bits		  "n_bits_xeng_out"
		  bin_pt		  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "unpack3"
		  SID			  "55:22:675:94"
		  Ports			  [1, 2]
		  Position		  [900, 634, 940, 676]
		  ZOrder		  -94
		  AttributesFormatString  "16_0 r/i"
		  LibraryVersion	  "1.42"
		  LinkData {
		    BlockName		    "force_im"
		    DialogParameters {
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		  }
		  UserDataPersistent	  on
		  UserData		  "DataTag115"
		  SourceBlock		  "casper_library_misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  n_bits		  "n_bits_xeng_out"
		  bin_pt		  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "unpack4"
		  SID			  "55:22:675:95"
		  Ports			  [1, 2]
		  Position		  [900, 704, 940, 746]
		  ZOrder		  -95
		  AttributesFormatString  "16_0 r/i"
		  LibraryVersion	  "1.42"
		  LinkData {
		    BlockName		    "force_im"
		    DialogParameters {
		    sg_icon_stat	    "40,32,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 32 32 0 ],[0.77 0.82"
		    " 0.91 ]);\nplot([0 40 40 0 0 ],[0 0 32 32 0 ]);\npatch([11.1 16.88 20.88 24.88 28.88 20.88 15.1 11.1 ],[20.44 20"
		    ".44 24.44 20.44 24.44 24.44 24.44 20.44 ],[1 1 1 ]);\npatch([15.1 20.88 16.88 11.1 15.1 ],[16.44 16.44 20.44 20."
		    "44 16.44 ],[0.931 0.946 0.973 ]);\npatch([11.1 16.88 20.88 15.1 11.1 ],[12.44 12.44 16.44 16.44 12.44 ],[1 1 1 ]"
		    ");\npatch([15.1 28.88 24.88 20.88 16.88 11.1 15.1 ],[8.44 8.44 12.44 8.44 12.44 12.44 8.44 ],[0.931 0.946 0.973 "
		    "]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp"
		    "('reinterpret');\nfprintf('','COMMENT: end icon text');"
		    }
		  }
		  UserDataPersistent	  on
		  UserData		  "DataTag116"
		  SourceBlock		  "casper_library_misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  n_bits		  "n_bits_xeng_out"
		  bin_pt		  "0"
		}
		Block {
		  BlockType		  Scope
		  Name			  "wr_ctl_debug"
		  SID			  "55:22:675:96"
		  Ports			  [8]
		  Position		  [1590, 20, 1625, 180]
		  ZOrder		  -96
		  Floating		  off
		  Location		  [1681, 190, 3601, 1333]
		  Open			  off
		  NumInputPorts		  "8"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "rst"
		    axes2		    "blank_it"
		    axes3		    "valid_in"
		    axes4		    "last_triangle"
		    axes5		    "last_triangle_cnt"
		    axes6		    "position"
		    axes7		    " addr_out"
		    axes8		    "valid_out"
		  }
		  ShowLegends		  off
		  YMin			  "0~0~0~0~30~0~0~-5"
		  YMax			  "1~1~1~1~39~40~40~5"
		  SaveName		  "ScopeData5"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		  SampleTime		  "0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "start_readout"
		  SID			  "55:22:675:97"
		  Position		  [970, 58, 1000, 72]
		  ZOrder		  -97
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "write_addr"
		  SID			  "55:22:675:98"
		  Position		  [1430, 188, 1460, 202]
		  ZOrder		  -98
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "data_out"
		  SID			  "55:22:675:99"
		  Position		  [1425, 473, 1455, 487]
		  ZOrder		  -99
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "enable"
		  SID			  "55:22:675:100"
		  Position		  [1425, 358, 1455, 372]
		  ZOrder		  -100
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "From17"
		  SrcPort		  1
		  DstBlock		  "Gateway Out6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From16"
		  SrcPort		  1
		  DstBlock		  "Gateway Out8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational3"
		  SrcPort		  1
		  DstBlock		  "posedge1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical7"
		  SrcPort		  1
		  Points		  [135, 0]
		  Branch {
		    Points		    [0, -195]
		    DstBlock		    "Gateway Out3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "enable"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Gateway Out3"
		  SrcPort		  1
		  DstBlock		  "wr_ctl_debug"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "From14"
		  SrcPort		  1
		  DstBlock		  "Logical7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter3"
		  SrcPort		  1
		  DstBlock		  "Logical7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From15"
		  SrcPort		  1
		  DstBlock		  "Inverter3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter2"
		  SrcPort		  1
		  DstBlock		  "Logical5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "From13"
		  SrcPort		  1
		  DstBlock		  "Logical5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  DstBlock		  "Counter3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "From11"
		  SrcPort		  1
		  DstBlock		  "Counter3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From8"
		  SrcPort		  1
		  DstBlock		  "Inverter2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "Gateway Out2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "write_addr"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "From10"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter3"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -145]
		    DstBlock		    "Gateway Out7"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Logical3"
		  SrcPort		  1
		  DstBlock		  "Goto1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational4"
		  SrcPort		  1
		  DstBlock		  "Logical3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From6"
		  SrcPort		  1
		  DstBlock		  "Gateway Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  DstBlock		  "Relational4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From4"
		  SrcPort		  1
		  DstBlock		  "Gateway Out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From3"
		  SrcPort		  1
		  DstBlock		  "Gateway Out5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From2"
		  SrcPort		  1
		  DstBlock		  "element_number"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From1"
		  SrcPort		  1
		  DstBlock		  "line_number"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From20"
		  SrcPort		  1
		  DstBlock		  "tap_number"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out2"
		  SrcPort		  1
		  DstBlock		  "wr_ctl_debug"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  DstBlock		  "wr_ctl_debug"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Gateway Out8"
		  SrcPort		  1
		  DstBlock		  "wr_ctl_debug"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out6"
		  SrcPort		  1
		  DstBlock		  "wr_ctl_debug"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out5"
		  SrcPort		  1
		  DstBlock		  "wr_ctl_debug"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out4"
		  SrcPort		  1
		  DstBlock		  "wr_ctl_debug"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Gateway Out7"
		  SrcPort		  1
		  DstBlock		  "wr_ctl_debug"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "tap_number"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -35]
		    Branch {
		    DstBlock		    "Relational4"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  Points		  [0, -90]
		  DstBlock		  "Relational1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Goto4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "line_number"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "line_number"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "element_number"
		  SrcPort		  1
		  Points		  [85, 0]
		  Branch {
		    DstBlock		    "Relational3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Delay2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  DstBlock		  "Relational3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical6"
		  SrcPort		  1
		  DstBlock		  "tap_number"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant7"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay4"
		  SrcPort		  1
		  DstBlock		  "Goto7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From18"
		  SrcPort		  1
		  DstBlock		  "Delay5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From19"
		  SrcPort		  1
		  DstBlock		  "Delay4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay5"
		  SrcPort		  1
		  DstBlock		  "Goto8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From21"
		  SrcPort		  1
		  DstBlock		  "element_number"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "From22"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "From23"
		  SrcPort		  1
		  DstBlock		  "Logical6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [25, 0; 0, -25; -280, 0; 0, 95]
		  Branch {
		    DstBlock		    "Logical6"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 115]
		    DstBlock		    "Logical"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "posedge1"
		  SrcPort		  1
		  DstBlock		  "start_readout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "Goto3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "negate4"
		  SrcPort		  1
		  DstBlock		  "repack4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "unpack4"
		  SrcPort		  2
		  DstBlock		  "negate4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "unpack4"
		  SrcPort		  1
		  DstBlock		  "repack4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice4"
		  SrcPort		  1
		  DstBlock		  "unpack4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "negate3"
		  SrcPort		  1
		  DstBlock		  "repack3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "unpack3"
		  SrcPort		  2
		  DstBlock		  "negate3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "unpack3"
		  SrcPort		  1
		  DstBlock		  "repack3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice3"
		  SrcPort		  1
		  DstBlock		  "unpack3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "repack2"
		  SrcPort		  1
		  Points		  [45, 0]
		  DstBlock		  "remux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "negate2"
		  SrcPort		  1
		  DstBlock		  "repack2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "unpack2"
		  SrcPort		  2
		  DstBlock		  "negate2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "unpack2"
		  SrcPort		  1
		  DstBlock		  "repack2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice2"
		  SrcPort		  1
		  DstBlock		  "unpack2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "repack1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  DstBlock		  "remux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "negate1"
		  SrcPort		  1
		  DstBlock		  "repack1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "unpack1"
		  SrcPort		  2
		  DstBlock		  "negate1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "unpack1"
		  SrcPort		  1
		  DstBlock		  "repack1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  DstBlock		  "unpack1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "remux"
		  SrcPort		  1
		  Points		  [55, 0; 0, -95]
		  DstBlock		  "sel_conj"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "sel_conj"
		  SrcPort		  1
		  DstBlock		  "data_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay6"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, 210]
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, -35]
		    DstBlock		    "sel_conj"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "repack3"
		  SrcPort		  1
		  DstBlock		  "remux"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "repack4"
		  SrcPort		  1
		  Points		  [25, 0; 0, -110]
		  DstBlock		  "remux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "From24"
		  SrcPort		  1
		  DstBlock		  "sel_conj"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "From25"
		  SrcPort		  1
		  DstBlock		  "Delay6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "negedge_delay"
		  SrcPort		  1
		  Points		  [20, 0; 0, 25]
		  DstBlock		  "Logical2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "window_valid"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, -15]
		    DstBlock		    "posedge"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "negedge_delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "posedge"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "xeng_valid"
		  SrcPort		  1
		  DstBlock		  "Logical2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Goto2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "Goto5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_in"
		  SrcPort		  1
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  DstBlock		  "Goto6"
		  DstPort		  1
		}
		Annotation {
		  SID			  "55:22:675:103"
		  Name			  "Flip this ordering to correct for \nAxBx,AyBy,AyBx,AxBy ->AxBx,AyBy,AxBy,AyBx"
		  Position		  [1302, 662]
		}
		Annotation {
		  SID			  "55:22:675:102"
		  Name			  "negedge delay to \naccomodate\na valid window followed\nby an invalid window"
		  Position		  [104, 76]
		}
		Annotation {
		  SID			  "55:22:675:101"
		  Name			  "Lock onto start of new\nvalid window if previous\nwindow was invalid"
		  Position		  [337, 82]
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "x_cast"
	      SID		      "55:22:676"
	      Ports		      [1, 1]
	      Position		      [465, 457, 515, 483]
	      ZOrder		      -47
	      BackgroundColor	      "gray"
	      AttributesFormatString  "16 -> 16, demux 2."
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      Object {
		$PropName		"MaskObject"
		$ObjectID		898
		$ClassName		"Simulink.Mask"
		Initialization		"switch (demux_factor)\n    case (8)\n        bit_offsets=[0 1 2 3 4 5 6 7];\n    case (4) \n       "
		" bit_offsets=[1 0 3 2 5 4 7 6];  \n    case (2) \n        bit_offsets=[3 2 1 0 7 6 5 4];  \n    case (1) \n        b"
		"it_offsets=[7 6 5 4 3 2 1 0];  \nend\n\n\nfmtstr = sprintf('%d -> %d, demux %d.',n_bits_in,n_bits_out,demux_factor);"
		"\nset_param(gcb, 'AttributesFormatString', fmtstr);"
		Array {
		  Type			  "Simulink.MaskParameter"
		  Dimension		  4
		  Object {
		    $ObjectID		    899
		    Type		    "edit"
		    Name		    "n_bits_in"
		    Prompt		    "Number of bits (input)"
		    Value		    "n_bits_xeng_out"
		  }
		  Object {
		    $ObjectID		    900
		    Type		    "edit"
		    Name		    "n_bits_out"
		    Prompt		    "Number of bits (output)"
		    Value		    "n_bits_in/8"
		  }
		  Object {
		    $ObjectID		    901
		    Type		    "edit"
		    Name		    "fix_pnt_pos"
		    Prompt		    "Fixed point position"
		    Value		    "(n_bits-1)*2"
		  }
		  Object {
		    $ObjectID		    902
		    Type		    "edit"
		    Name		    "demux_factor"
		    Prompt		    "Demux Factor"
		    Value		    "demux_factor"
		  }
		  PropName		  "Parameters"
		}
	      }
	      System {
		Name			"x_cast"
		Location		[451, 279, 1049, 971]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  SID			  "55:22:677"
		  Position		  [15, 33, 45, 47]
		  ZOrder		  -1
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  SID			  "55:22:678"
		  Ports			  [8, 1]
		  Position		  [325, 32, 375, 188]
		  ZOrder		  -2
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at z"
		  "ero."
		  num_inputs		  "8"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,162"
		  block_type		  "concat"
		  block_version		  "9.2.01"
		  sg_icon_stat		  "50,156,8,1,white,blue,0,6fe74153,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 0 ],[0 0 156 156 0 ],[0.77 0.82 0"
		  ".91 ]);\nplot([0 50 50 0 0 ],[0 0 156 156 0 ]);\npatch([9.425 19.54 26.54 33.54 40.54 26.54 16.425 9.425 ],[85.77 "
		  "85.77 92.77 85.77 92.77 92.77 92.77 85.77 ],[1 1 1 ]);\npatch([16.425 26.54 19.54 9.425 16.425 ],[78.77 78.77 85.7"
		  "7 85.77 78.77 ],[0.931 0.946 0.973 ]);\npatch([9.425 19.54 26.54 16.425 9.425 ],[71.77 71.77 78.77 78.77 71.77 ],["
		  "1 1 1 ]);\npatch([16.425 40.54 33.54 26.54 19.54 9.425 16.425 ],[64.77 64.77 71.77 64.77 71.77 71.77 64.77 ],[0.93"
		  "1 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('blac"
		  "k');port_label('input',1,'hi');\n\n\n\n\n\n\ncolor('black');port_label('input',8,'lo');\n\ncolor('black');disp('\\"
		  "fontsize{20}\\}','texmode','on');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  SID			  "55:22:679"
		  Ports			  [1, 1]
		  Position		  [205, 32, 240, 48]
		  ZOrder		  -3
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "n_bits_out"
		  bin_pt		  "fix_pnt_pos"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "21,51,541,427"
		  block_type		  "convert"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 16 16 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  SID			  "55:22:680"
		  Ports			  [1, 1]
		  Position		  [205, 52, 240, 68]
		  ZOrder		  -4
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "n_bits_out"
		  bin_pt		  "fix_pnt_pos"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,470,336"
		  block_type		  "convert"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 16 16 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  SID			  "55:22:681"
		  Ports			  [1, 1]
		  Position		  [205, 72, 240, 88]
		  ZOrder		  -5
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "n_bits_out"
		  bin_pt		  "fix_pnt_pos"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,470,336"
		  block_type		  "convert"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 16 16 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert3"
		  SID			  "55:22:682"
		  Ports			  [1, 1]
		  Position		  [205, 92, 240, 108]
		  ZOrder		  -6
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "n_bits_out"
		  bin_pt		  "fix_pnt_pos"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,470,336"
		  block_type		  "convert"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 16 16 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert4"
		  SID			  "55:22:683"
		  Ports			  [1, 1]
		  Position		  [205, 112, 240, 128]
		  ZOrder		  -7
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "n_bits_out"
		  bin_pt		  "fix_pnt_pos"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,470,336"
		  block_type		  "convert"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 16 16 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert5"
		  SID			  "55:22:684"
		  Ports			  [1, 1]
		  Position		  [205, 132, 240, 148]
		  ZOrder		  -8
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "n_bits_out"
		  bin_pt		  "fix_pnt_pos"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,470,336"
		  block_type		  "convert"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 16 16 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert6"
		  SID			  "55:22:685"
		  Ports			  [1, 1]
		  Position		  [205, 152, 240, 168]
		  ZOrder		  -9
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "n_bits_out"
		  bin_pt		  "fix_pnt_pos"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,470,336"
		  block_type		  "convert"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 16 16 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert7"
		  SID			  "55:22:686"
		  Ports			  [1, 1]
		  Position		  [205, 172, 240, 188]
		  ZOrder		  -10
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Convert"
		  SourceType		  "Xilinx Type Converter Block"
		  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
		  gui_display_data_type	  "Fixed-point"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "n_bits_out"
		  bin_pt		  "fix_pnt_pos"
		  float_type		  "Single"
		  exp_bits		  "8"
		  fraction_bits		  "24"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  pipeline		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,470,336"
		  block_type		  "convert"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "35,16,1,1,white,blue,0,edca21da,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 0 ],[0 0 16 16 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 35 35 0 0 ],[0 0 16 16 0 ]);\npatch([12.55 15.44 17.44 19.44 21.44 17.44 14.55 12.55 ],[10.22 10.22"
		  " 12.22 10.22 12.22 12.22 12.22 10.22 ],[1 1 1 ]);\npatch([14.55 17.44 15.44 12.55 14.55 ],[8.22 8.22 10.22 10.22 8"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([12.55 15.44 17.44 14.55 12.55 ],[6.22 6.22 8.22 8.22 6.22 ],[1 1 1 ]);\npatch"
		  "([14.55 21.44 19.44 17.44 15.44 12.55 14.55 ],[4.22 4.22 6.22 4.22 6.22 6.22 4.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'cast');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  SID			  "55:22:687"
		  Ports			  [1, 1]
		  Position		  [80, 31, 120, 49]
		  ZOrder		  -11
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "n_bits_in"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "bit_offsets(1)*n_bits_in"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "21,51,543,482"
		  block_type		  "slice"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 18 18 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  SID			  "55:22:688"
		  Ports			  [1, 1]
		  Position		  [80, 51, 120, 69]
		  ZOrder		  -12
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "n_bits_in"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "bit_offsets(2)*n_bits_in"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,380"
		  block_type		  "slice"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 18 18 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  SID			  "55:22:689"
		  Ports			  [1, 1]
		  Position		  [80, 71, 120, 89]
		  ZOrder		  -13
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "n_bits_in"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "bit_offsets(3)*n_bits_in"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,380"
		  block_type		  "slice"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 18 18 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  SID			  "55:22:690"
		  Ports			  [1, 1]
		  Position		  [80, 91, 120, 109]
		  ZOrder		  -14
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "n_bits_in"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "bit_offsets(4)*n_bits_in"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,380"
		  block_type		  "slice"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 18 18 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice4"
		  SID			  "55:22:691"
		  Ports			  [1, 1]
		  Position		  [80, 111, 120, 129]
		  ZOrder		  -15
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "n_bits_in"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "bit_offsets(5)*n_bits_in"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,380"
		  block_type		  "slice"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 18 18 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice5"
		  SID			  "55:22:692"
		  Ports			  [1, 1]
		  Position		  [80, 131, 120, 149]
		  ZOrder		  -16
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "n_bits_in"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "bit_offsets(6)*n_bits_in"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,380"
		  block_type		  "slice"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 18 18 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice6"
		  SID			  "55:22:693"
		  Ports			  [1, 1]
		  Position		  [80, 151, 120, 169]
		  ZOrder		  -17
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "n_bits_in"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "bit_offsets(7)*n_bits_in"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,380"
		  block_type		  "slice"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 18 18 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice7"
		  SID			  "55:22:694"
		  Ports			  [1, 1]
		  Position		  [80, 171, 120, 189]
		  ZOrder		  -18
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Slice"
		  SourceType		  "Xilinx Bit Slice Extractor Block"
		  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type"
		  " is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardwar"
		  "e notes: In hardware this block costs nothing."
		  nbits			  "n_bits_in"
		  boolean_output	  off
		  mode			  "Lower Bit Location + Width"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "bit_offsets(8)*n_bits_in"
		  base0			  "LSB of Input"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,460,380"
		  block_type		  "slice"
		  block_version		  "10.1.3"
		  sg_icon_stat		  "40,18,1,1,white,blue,0,1fd851a7,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 0 ],[0 0 18 18 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 40 40 0 0 ],[0 0 18 18 0 ]);\npatch([15.55 18.44 20.44 22.44 24.44 20.44 17.55 15.55 ],[11.22 11.22"
		  " 13.22 11.22 13.22 13.22 13.22 11.22 ],[1 1 1 ]);\npatch([17.55 20.44 18.44 15.55 17.55 ],[9.22 9.22 11.22 11.22 9"
		  ".22 ],[0.931 0.946 0.973 ]);\npatch([15.55 18.44 20.44 17.55 15.55 ],[7.22 7.22 9.22 9.22 7.22 ],[1 1 1 ]);\npatch"
		  "([17.55 24.44 22.44 20.44 18.44 15.55 17.55 ],[5.22 5.22 7.22 5.22 7.22 7.22 5.22 ],[0.931 0.946 0.973 ]);\nfprint"
		  "f('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\ncolor('black');port_label('output'"
		  ",1,'[a:b]');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  SID			  "55:22:695"
		  Ports			  [1, 1]
		  Position		  [140, 30, 185, 50]
		  ZOrder		  -19
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "fix_pnt_pos"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,312"
		  block_type		  "reinterpret"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re1"
		  SID			  "55:22:696"
		  Ports			  [1, 1]
		  Position		  [140, 50, 185, 70]
		  ZOrder		  -20
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "fix_pnt_pos"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,312"
		  block_type		  "reinterpret"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re10"
		  SID			  "55:22:697"
		  Ports			  [1, 1]
		  Position		  [140, 130, 185, 150]
		  ZOrder		  -21
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "fix_pnt_pos"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,312"
		  block_type		  "reinterpret"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re11"
		  SID			  "55:22:698"
		  Ports			  [1, 1]
		  Position		  [260, 130, 305, 150]
		  ZOrder		  -22
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,312"
		  block_type		  "reinterpret"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re12"
		  SID			  "55:22:699"
		  Ports			  [1, 1]
		  Position		  [140, 150, 185, 170]
		  ZOrder		  -23
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "fix_pnt_pos"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,312"
		  block_type		  "reinterpret"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re13"
		  SID			  "55:22:700"
		  Ports			  [1, 1]
		  Position		  [260, 150, 305, 170]
		  ZOrder		  -24
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,312"
		  block_type		  "reinterpret"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re14"
		  SID			  "55:22:701"
		  Ports			  [1, 1]
		  Position		  [140, 170, 185, 190]
		  ZOrder		  -25
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "fix_pnt_pos"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,312"
		  block_type		  "reinterpret"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re15"
		  SID			  "55:22:702"
		  Ports			  [1, 1]
		  Position		  [260, 170, 305, 190]
		  ZOrder		  -26
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,312"
		  block_type		  "reinterpret"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re2"
		  SID			  "55:22:703"
		  Ports			  [1, 1]
		  Position		  [260, 30, 305, 50]
		  ZOrder		  -27
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,312"
		  block_type		  "reinterpret"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re3"
		  SID			  "55:22:704"
		  Ports			  [1, 1]
		  Position		  [260, 50, 305, 70]
		  ZOrder		  -28
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,312"
		  block_type		  "reinterpret"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re4"
		  SID			  "55:22:705"
		  Ports			  [1, 1]
		  Position		  [140, 70, 185, 90]
		  ZOrder		  -29
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "fix_pnt_pos"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,312"
		  block_type		  "reinterpret"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re5"
		  SID			  "55:22:706"
		  Ports			  [1, 1]
		  Position		  [260, 70, 305, 90]
		  ZOrder		  -30
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,312"
		  block_type		  "reinterpret"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re6"
		  SID			  "55:22:707"
		  Ports			  [1, 1]
		  Position		  [140, 90, 185, 110]
		  ZOrder		  -31
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "fix_pnt_pos"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,312"
		  block_type		  "reinterpret"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re7"
		  SID			  "55:22:708"
		  Ports			  [1, 1]
		  Position		  [260, 90, 305, 110]
		  ZOrder		  -32
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,312"
		  block_type		  "reinterpret"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re8"
		  SID			  "55:22:709"
		  Ports			  [1, 1]
		  Position		  [140, 110, 185, 130]
		  ZOrder		  -33
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "fix_pnt_pos"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,312"
		  block_type		  "reinterpret"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re9"
		  SID			  "55:22:710"
		  Ports			  [1, 1]
		  Position		  [260, 110, 305, 130]
		  ZOrder		  -34
		  ShowName		  off
		  LibraryVersion	  "1.2"
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without altering the binary representation.   You can changed the signal between "
		  "signed and unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware this block costs nothing.<P><"
		  "P>Example:  Suppose the input is 6 bits wide, signed, with 2 fractional bits, and the output is forced to unsigned"
		  " with 0 fractional bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an output of 56 (111000"
		  " in binary)."
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  has_advanced_control	  "0"
		  sggui_pos		  "20,20,336,312"
		  block_type		  "reinterpret"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,20,1,1,white,blue,0,6b04d0b0,right,,[ ],[ ]"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 0 ],[0 0 20 20 0 ],[0.77 0.82 0.9"
		  "1 ]);\nplot([0 45 45 0 0 ],[0 0 20 20 0 ]);\npatch([17.55 20.44 22.44 24.44 26.44 22.44 19.55 17.55 ],[12.22 12.22"
		  " 14.22 12.22 14.22 14.22 14.22 12.22 ],[1 1 1 ]);\npatch([19.55 22.44 20.44 17.55 19.55 ],[10.22 10.22 12.22 12.22"
		  " 10.22 ],[0.931 0.946 0.973 ]);\npatch([17.55 20.44 22.44 19.55 17.55 ],[8.22 8.22 10.22 10.22 8.22 ],[1 1 1 ]);\n"
		  "patch([19.55 26.44 24.44 22.44 20.44 17.55 19.55 ],[6.22 6.22 8.22 6.22 8.22 8.22 6.22 ],[0.931 0.946 0.973 ]);\nf"
		  "printf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\n\n\ncolor('black');disp('reinte"
		  "rpret');\nfprintf('','COMMENT: end icon text');"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  SID			  "55:22:711"
		  Position		  [440, 103, 470, 117]
		  ZOrder		  -35
		  IconDisplay		  "Port number"
		}
		Line {
		  SrcBlock		  "force_re2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "force_re2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  DstBlock		  "force_re3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re1"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 20]
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    Points		    [0, 20]
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "force_re1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re3"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  DstBlock		  "force_re5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re4"
		  SrcPort		  1
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  DstBlock		  "force_re4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert3"
		  SrcPort		  1
		  DstBlock		  "force_re7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re6"
		  SrcPort		  1
		  DstBlock		  "Convert3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "force_re6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert4"
		  SrcPort		  1
		  DstBlock		  "force_re9"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re8"
		  SrcPort		  1
		  DstBlock		  "Convert4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice4"
		  SrcPort		  1
		  DstBlock		  "force_re8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert5"
		  SrcPort		  1
		  DstBlock		  "force_re11"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re10"
		  SrcPort		  1
		  DstBlock		  "Convert5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice5"
		  SrcPort		  1
		  DstBlock		  "force_re10"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert6"
		  SrcPort		  1
		  DstBlock		  "force_re13"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re12"
		  SrcPort		  1
		  DstBlock		  "Convert6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice6"
		  SrcPort		  1
		  DstBlock		  "force_re12"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert7"
		  SrcPort		  1
		  DstBlock		  "force_re15"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re14"
		  SrcPort		  1
		  DstBlock		  "Convert7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice7"
		  SrcPort		  1
		  DstBlock		  "force_re14"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re5"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "force_re7"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "force_re9"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "force_re11"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "force_re13"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "force_re15"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  8
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "acc_out"
	      SID		      "55:22:712"
	      Position		      [695, 298, 725, 312]
	      ZOrder		      -48
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_out"
	      SID		      "55:22:713"
	      Position		      [695, 633, 725, 647]
	      ZOrder		      -49
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      SID		      "55:22:714"
	      Position		      [695, 673, 725, 687]
	      ZOrder		      -50
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "Gateway Out11"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "valid"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		DstBlock		"write_ctrl"
		DstPort			3
	      }
	      Branch {
		Points			[0, -430]
		DstBlock		"Delay6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		DstBlock		"write_ctrl"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Goto2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "write_ctrl"
	      SrcPort		      2
	      Points		      [80, 0]
	      Branch {
		DstBlock		"Gateway Out11"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "read_ctrl"
	      SrcPort		      1
	      Points		      [70, 0]
	      Branch {
		Points			[150, 0]
		Branch {
		  DstBlock		  "Dual Port RAM"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -70]
		  DstBlock		  "Delay2"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -120]
		DstBlock		"Gateway Out9"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -115]
		DstBlock		"Gateway Out1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"acc_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -430]
		DstBlock		"Gateway Out2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"valid_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "write_ctrl"
	      SrcPort		      4
	      Points		      [75, 0]
	      Branch {
		Points			[0, -365]
		DstBlock		"Gateway Out10"
		DstPort			1
	      }
	      Branch {
		Labels			[1, 0]
		Points			[0, 60; 140, 0]
		Branch {
		  DstBlock		  "Dual Port RAM"
		  DstPort		  6
		}
		Branch {
		  Points		  [0, -415]
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "write_ctrl"
	      SrcPort		      3
	      DstBlock		      "x_cast"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "acc"
	      SrcPort		      1
	      DstBlock		      "write_ctrl"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      2
	      DstBlock		      "Terminator1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out20"
	      SrcPort		      1
	      DstBlock		      "Scope6"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out19"
	      SrcPort		      1
	      DstBlock		      "Scope6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out17"
	      SrcPort		      1
	      DstBlock		      "Scope6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      DstBlock		      "Scope6"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      DstBlock		      "Scope6"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out3"
	      SrcPort		      1
	      DstBlock		      "Scope6"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out8"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out6"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out5"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out4"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out7"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out9"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out10"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "Gateway Out20"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      DstBlock		      "Gateway Out19"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "Gateway Out17"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, -450]
		DstBlock		"Gateway Out3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"sync_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [0, -25]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "win_valid"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		DstBlock		"write_ctrl"
		DstPort			4
	      }
	      Branch {
		Points			[0, -445]
		DstBlock		"Delay5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "write_ctrl"
	      SrcPort		      1
	      DstBlock		      "Goto10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From10"
	      SrcPort		      1
	      DstBlock		      "read_ctrl"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From1"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From2"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "From3"
	      SrcPort		      1
	      DstBlock		      "Gateway Out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "read_ctrl"
	      SrcPort		      2
	      DstBlock		      "Goto1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From4"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From5"
	      SrcPort		      1
	      DstBlock		      "Gateway Out7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From6"
	      SrcPort		      1
	      DstBlock		      "Gateway Out5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From7"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "From8"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay5"
	      SrcPort		      1
	      DstBlock		      "Gateway Out8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      DstBlock		      "Gateway Out6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "x_cast"
	      SrcPort		      1
	      Points		      [40, 0]
	      Branch {
		Points			[0, 30]
		DstBlock		"Dual Port RAM"
		DstPort			5
	      }
	      Branch {
		Points			[0, -340]
		DstBlock		"Delay4"
		DstPort			1
	      }
	    }
	    Annotation {
	      SID		      "55:22:716"
	      Name		      "This bit of logic\nensures that we only send out\na sync if one was received\n(and then align it w"
	      "ith the start of a read)"
	      Position		      [675, 748]
	    }
	    Annotation {
	      SID		      "55:22:715"
	      Name		      "x_cast is necessary to correct for BRAM\nreadout order"
	      Position		      [827, 440]
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  SID			  "55:14"
	  Position		  [945, 158, 975, 172]
	  ZOrder		  14
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "acc"
	  SID			  "55:15"
	  Position		  [945, 98, 975, 112]
	  ZOrder		  15
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid"
	  SID			  "55:16"
	  Position		  [945, 128, 975, 142]
	  ZOrder		  16
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "mcnt_out"
	  SID			  "55:17"
	  Position		  [945, 188, 975, 202]
	  ZOrder		  17
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "baseline_tap2"
	  SrcPort		  4
	  DstBlock		  "xeng_descramble_4ant"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "baseline_tap2"
	  SrcPort		  5
	  DstBlock		  "xeng_descramble_4ant"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "baseline_tap2"
	  SrcPort		  7
	  Points		  [0, 0]
	  Branch {
	    Points		    [60, 0; 0, -15]
	    DstBlock		    "xeng_descramble_4ant"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [60, 0; 0, 50]
	    DstBlock		    "sample_and_hold2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "window_delay"
	  SrcPort		  1
	  Points		  [120, 0]
	  DstBlock		  "xeng_descramble_4ant"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "xeng_descramble_4ant"
	  SrcPort		  1
	  Points		  [90, 0; 0, -10]
	  DstBlock		  "acc"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xeng_descramble_4ant"
	  SrcPort		  2
	  DstBlock		  "valid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xeng_descramble_4ant"
	  SrcPort		  3
	  Points		  [0, 0]
	  Branch {
	    Points		    [90, 0; 0, 10]
	    DstBlock		    "sync_out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [15, 0; 0, 50]
	    DstBlock		    "sample_and_hold3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "ant"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "auto_tap"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [15, 0; 0, 20]
	    DstBlock		    "auto_tap"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [15, 0; 0, 15]
	  DstBlock		  "auto_tap"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "auto_tap"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [15, 0; 0, -25]
	    DstBlock		    "auto_tap"
	    DstPort		    6
	  }
	  Branch {
	    Points		    [15, 0; 0, 85]
	    DstBlock		    "sample_and_hold1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "window_valid"
	  SrcPort		  1
	  Points		  [15, 0; 0, -15]
	  DstBlock		  "window_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mcnt_in"
	  SrcPort		  1
	  DstBlock		  "sample_and_hold1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sample_and_hold1"
	  SrcPort		  1
	  Points		  [220, 0; 0, -50]
	  DstBlock		  "sample_and_hold2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sample_and_hold2"
	  SrcPort		  1
	  Points		  [45, 0; 0, 15]
	  DstBlock		  "sample_and_hold3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sample_and_hold3"
	  SrcPort		  1
	  Points		  [20, 0; 0, 5]
	  DstBlock		  "delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "delay"
	  SrcPort		  1
	  Points		  [10, 0; 0, -30]
	  DstBlock		  "mcnt_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "auto_tap"
	  SrcPort		  1
	  DstBlock		  "baseline_tap1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "auto_tap"
	  SrcPort		  2
	  DstBlock		  "baseline_tap1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "auto_tap"
	  SrcPort		  3
	  DstBlock		  "baseline_tap1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "auto_tap"
	  SrcPort		  4
	  DstBlock		  "baseline_tap1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "auto_tap"
	  SrcPort		  5
	  DstBlock		  "baseline_tap1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "auto_tap"
	  SrcPort		  6
	  DstBlock		  "baseline_tap1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "auto_tap"
	  SrcPort		  7
	  DstBlock		  "baseline_tap1"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "baseline_tap1"
	  SrcPort		  1
	  DstBlock		  "baseline_tap2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "baseline_tap1"
	  SrcPort		  2
	  DstBlock		  "baseline_tap2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "baseline_tap1"
	  SrcPort		  3
	  DstBlock		  "baseline_tap2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "baseline_tap1"
	  SrcPort		  4
	  DstBlock		  "baseline_tap2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "baseline_tap1"
	  SrcPort		  5
	  DstBlock		  "baseline_tap2"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "baseline_tap1"
	  SrcPort		  6
	  DstBlock		  "baseline_tap2"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "baseline_tap1"
	  SrcPort		  7
	  DstBlock		  "baseline_tap2"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "baseline_tap2"
	  SrcPort		  1
	  Points		  [0, -20; -460, 0; 0, 40; 45, 0; 0, 15]
	  DstBlock		  "auto_tap"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "baseline_tap2"
	  SrcPort		  2
	  Points		  [10, 0; 0, -45]
	  DstBlock		  "Term1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "baseline_tap2"
	  SrcPort		  3
	  Points		  [20, 0]
	  DstBlock		  "Term2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "baseline_tap2"
	  SrcPort		  6
	  DstBlock		  "Term3"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      DstBlock		      "sync_in"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      DstBlock		      "window_valid"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      DstBlock		      "mcnt_in"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_out"
      SrcPort		      1
      DstBlock		      "Terminator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "valid"
      SrcPort		      1
      DstBlock		      "Terminator2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "mcnt_out"
      SrcPort		      1
      DstBlock		      "Terminator3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant5"
      SrcPort		      1
      DstBlock		      "ant"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ant"
      SrcPort		      1
      DstBlock		      "Register1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "window_valid"
      SrcPort		      1
      DstBlock		      "Register2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "mcnt_in"
      SrcPort		      1
      DstBlock		      "Register3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xeng"
      SrcPort		      1
      DstBlock		      "Register4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xeng"
      SrcPort		      3
      DstBlock		      "Register6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xeng"
      SrcPort		      4
      DstBlock		      "Register7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "acc"
      SrcPort		      1
      DstBlock		      "Terminator1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sync_in"
      SrcPort		      1
      DstBlock		      "Register"
      DstPort		      1
    }
    Line {
      SrcBlock		      "xeng"
      SrcPort		      2
      DstBlock		      "Register5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Register1"
      SrcPort		      1
      DstBlock		      "xeng"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Register2"
      SrcPort		      1
      DstBlock		      "xeng"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Register3"
      SrcPort		      1
      DstBlock		      "xeng"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Register"
      SrcPort		      1
      DstBlock		      "xeng"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Register5"
      SrcPort		      1
      DstBlock		      "acc"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Register4"
      SrcPort		      1
      DstBlock		      "sync_out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Register6"
      SrcPort		      1
      DstBlock		      "valid"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Register7"
      SrcPort		      1
      DstBlock		      "mcnt_out"
      DstPort		      1
    }
  }
}
MatData {
  NumRecords		  117
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    J#<   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V96"
    "0 =V]R:P        X   \"H&P  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960   "
    "    !C;VUP:6QA=&EO;@ .    6 0   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&"
    "EL871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',     "
    "      !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !         "
    " %    \"     $    '     0         0    !P   '1A<F=E=#( #@   +@!   &    \"     (         !0    @    !     0    $   "
    "      !0 $  <    !    #@   &ME>7,   !V86QU97,    .    N     8    (     0         %    \"     $    \"     0        "
    " .    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    0     8  "
    "  (    !          %    \"     $    +     0         0    \"P   $Y'0R!.971L:7-T       .    J     8    (     0       "
    "  %    \"     $    \"     0         .    .     8    (    !          %    \"     $    '     0         0    !P   '1A"
    "<F=E=#$ #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)G970R  X    P    !@    @  "
    "  $          4    (     0    $    !         !   0 Q    #@   #     &    \"     0         !0    @    !     P    $   "
    "      $  # &]F9@ .    2     8    (    !          %    \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5"
    "B4WES=&5M  X   !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<"
    "VMS#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !          %  "
    "  \"     $    '     0         0    !P   $1E9F%U;'0 #@   / 6   &    \"     (         !0    @    !     0    $       "
    "  !0 $  @    !    $    '1A<F=E=#$ =&%R9V5T,@ .      \\   8    (     @         %    \"     $    !     0         %  "
    "0 '@    $    :!   :6YF;V5D:70                             >&EL:6YX9F%M:6QY                        <&%R=           "
    "                        <W!E960                                 <&%C:V%G90                              <WEN=&AE<V"
    "ES7W1O;VQ?<V=A9'9A;F-E9       <WEN=&AE<VES7W1O;VP                     8VQO8VM?=W)A<'!E<E]S9V%D=F%N8V5D        8VQO"
    "8VM?=W)A<'!E<@                      9&ER96-T;W)Y                            =&5S=&)E;F-H7W-G861V86YC960           "
    "  =&5S=&)E;F-H                            <WES8VQK7W!E<FEO9                       9&-M7VEN<'5T7V-L;V-K7W!E<FEO9   "
    "        :6YC<E]N971L:7-T7W-G861V86YC960         =')I;5]V8FET<U]S9V%D=F%N8V5D            9&)L7V]V<F1?<V=A9'9A;F-E9 "
    "              8V]R95]G96YE<F%T:6]N7W-G861V86YC960     8V]R95]G96YE<F%T:6]N                    <G5N7V-O<F5G96Y?<V=A"
    "9'9A;F-E9           <G5N7V-O<F5G96X                         9&5P<F5C871E9%]C;VYT<F]L7W-G861V86YC960 979A;%]F:65L9 "
    "                          :&%S7V%D=F%N8V5D7V-O;G1R;VP             <V=G=6E?<&]S                            8FQO8VM?"
    "='EP90                          8FQO8VM?=F5R<VEO;@                      <V=?:6-O;E]S=&%T                        <V"
    "=?;6%S:U]D:7-P;&%Y                    <V=?;&ES=%]C;VYT96YT<P                  <V=?8FQO8VMG=6E?>&UL                "
    "    8VQO8VM?;&]C                            <WEN=&AE<VES7VQA;F=U86=E                8V5?8VQR                      "
    "          <')E<V5R=F5?:&EE<F%R8VAY                        #@   $@    &    \"     0         !0    @    !    $0    $"
    "         $    !$    @4WES=&5M($=E;F5R871O<@         .    .     8    (    !          %    \"     $    '     0      "
    "   0    !P   %9I<G1E>#8 #@   $     &    \"     0         !0    @    !    \"@    $         $     H   !X8S9V<W@T-S5T"
    "        #@   #     &    \"     0         !0    @    !     @    $         $  \" \"TQ   .    .     8    (    !      "
    "    %    \"     $    &     0         0    !@   &9F,3<U.0  #@   #     &    \"     0         !0    @               $"
    "         $          .    ,     8    (    !          %    \"     $    #     0         0  , 6%-4  X    P    !@    @ "
    "   $          4    (               !         !          #@   $     &    \"     0         !0    @    !    #0    $  "
    "       $     T   !#;&]C:R!%;F%B;&5S    #@   $@    &    \"     0         !0    @    !    $P    $         $    !,   "
    " N+W1E<W1?<V5T=7 O<WES9V5N       .    ,     8    (    !          %    \"                0         0          X    "
    "P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     0         !0    @    !"
    "    !@    $         $     8    S+C,S,S,   X    P    !@    @    $          4    (     0    (    !         !   @ Q, "
    "  #@   #     &    \"     0         !0    @               $         $          .    ,     8    (    !          %   "
    " \"                0         0          X    P    !@    @    $          4    (               !         !          "
    "#@   #     &    \"     0         !0    @               $         $          .    2     8    (    !          %    \""
    "     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (      "
    "         !         !          #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,  "
    "   8    (    !          %    \"                0         0          X    P    !@    @    $          4    (     0  "
    "  $    !         !   0 P    #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    0    "
    " 8    (    !          %    \"     $    +     0         0    \"P   \"TQ+\"TQ+\"TQ+\"TQ       .    .     8    (    !"
    "          %    \"     $    &     0         0    !@   '-Y<V=E;@  #@   #     &    \"     0         !0    @    !    !"
    "     $         $  $ #$Q+C0.    6     8    (    !          %    \"     $    D     0         0    )    #4Q+#4P+\"TQ+"
    "\"TQ+')E9\"QB96EG92PP+# W-S,T+')I9VAT+      .    8 (   8    (    !          %    \"     $    L @   0         0    "
    "+ (  &9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@9W)A<&AI8W,G*3L*<&%T8V@H6S @,2 Q(# @72Q;,\" P(#$@,2!=+%LP+CDS(# N."
    "3(@,\"XX-ETI.PIP871C:\"A;,\"XR,S4R.30@,\"XP-S@T,S$T(# N,S$S-S(U(# N,#<X-#,Q-\" P+C(S-3(Y-\" P+C0Y,#$Y-B P+C4V.#8R-"
    "R P+C8T-S U.2 P+CDR,34V.2 P+C<P-3@X,B P+C0Y,#$Y-B P+C,S,S,S,R P+C4V.#8R-R P+C,S,S,S,R P+C0Y,#$Y-B P+C<P-3@X,B P+CD"
    "R,34V.2 P+C8T-S U.2 P+C4V.#8R-R P+C0Y,#$Y-B P+C(S-3(Y-\"!=+%LP+C$@,\"XR-B P+C4@,\"XW-\" P+CD@,\"XY(# N.#(@,\"XY(# "
    "N.2 P+C8X(# N.2 P+C<T(# N-2 P+C(V(# N,2 P+C,R(# N,2 P+C$@,\"XQ.\" P+C$@,\"XQ(%TL6S N-B P+C(@,\"XR-5TI.PIP;&]T*%LP("
    "#$@,2 P(# @72Q;,\" P(#$@,2 P(%TI.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!G<F%P:&EC<R<I.PIF<')I;G1F*\"<G+\"=#3T"
    "U-14Y4.B!B96=I;B!I8V]N('1E>'0G*3L*9G!R:6YT9B@G)RPG0T]-345.5#H@96YD(&EC;VX@=&5X=\"<I.PH     #@   #     &    \"     "
    "0         !0    @               $         $          .    ,     8    (    !          %    \"                0     "
    "    0          X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0 "
    "        !0    @    !    !     $         $  $ %9(1$P.    .     8    (    !@         %    \"     $    !     0       "
    "  )    \"               #@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X "
    "  \"8!P  !@    @    \"          4    (     0    $    !          4 !  :     0   .X!  !N9V-?8V]N9FEG                "
    "     '-Y;G1H97-I<U]L86YG=6%G90          <WEN=&AE<VES7W1O;VP               !C;&]C:U]L;V,                      'AI;&"
    "EN>&9A;6EL>0                  <&%R=                             !S<&5E9                            '1E<W1B96YC:   "
    "                    <&%C:V%G90                        !D:7)E8W1O<GD                      '-Y<V-L:U]P97)I;V0       "
    "          8VQO8VM?=W)A<'!E<@                !D8VU?:6YP=71?8VQO8VM?<&5R:6]D     &-E7V-L<@                          "
    "<')E<V5R=F5?:&EE<F%R8VAY          !C<F5A=&5?:6YT97)F86-E7V1O8W5M96YT '!R;VI?='EP90                      <WEN=&A?9F"
    "EL90                    !I;7!L7V9I;&4                         #@   .@    &    \"     (         !0    @    !     0 "
    "   $         !0 $ !4    !    *@   &EN8VQU9&5?8VQO8VMW<F%P<&5R &EN8VQU9&5?8V8                       X    X    !@   "
    " @    &          4    (     0    $    !          D    (               .    .     8    (    !@         %    \"     "
    "$    !     0         )    \"               #@   #     &    \"     0         !0    @    !    !     $         $  $ %"
    "9(1$P.    ,     8    (    !          %    \"     $    #     0         0  , 6%-4  X    X    !@    @    $          4"
    "    (     0    8    !         !     &    9#=H86-K   .    .     8    (    !          %    \"     $    '     0      "
    "   0    !P   '9I<G1E>#8 #@   $     &    \"     0         !0    @    !    \"@    $         $     H   !X8S9V<W@T-S5T"
    "        #@   #     &    \"     0         !0    @    !     @    $         $  \" \"TQ   .    ,     8    (    !      "
    "    %    \"     $    #     0         0  , ;V9F  X    X    !@    @    $          4    (     0    8    !         !  "
    "   &    9F8Q-S4Y   .    0     8    (    !          %    \"     $    +     0         0    \"P   \"XO>&5N9U]C;W)E   "
    "    .    ,     8    (    !          %    \"     $    !     0         0  $ -0    X   !     !@    @    $          4 "
    "   (     0    T    !         !     -    0VQO8VL@16YA8FQE<P    X    P    !@    @    $          4    (     0    ,   "
    " !         !   P Q,#  #@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X   "
    " X    !@    @    &          4    (     0    $    !          D    (               .    ,     8    (    !          %"
    "    \"     $    #     0         0  , ;V9F  X   !(    !@    @    $          4    (     0   !$    !         !     1 "
    "   4')O:F5C=\"!.879I9V%T;W(         #@   $     &    \"     0         !0    @    !    #0    $         $     T   !84"
    "U0@1&5F875L=',J    #@   $     &    \"     0         !0    @    !    #0    $         $     T   !)4T4@1&5F875L=',J  "
    "  #@   *@;   &    \"     (         !0    @    !     0    $         !0 $  P    !    &    '-H87)E9        &-O;7!I;&%"
    "T:6]N  X   !8!   !@    @    \"          4    (     0    $    !          4 !  3     0   )@   !C;VUP:6QA=&EO;@      "
    "    8V]M<&EL871I;VY?;'5T     '-I;75L:6YK7W!E<FEO9     !I;F-R7VYE=&QI<W0         =')I;5]V8FET<P           &1B;%]O=G"
    ")D              !D97!R96-A=&5D7V-O;G1R;VP 8FQO8VM?:6-O;E]D:7-P;&%Y  X    X    !@    @    $          4    (     0  "
    "  <    !         !     '    =&%R9V5T,@ .    N $   8    (     @         %    \"     $    !     0         %  0 !P   "
    " $    .    :V5Y<P   '9A;'5E<P    X   \"X    !@    @    !          4    (     0    (    !          X   !     !@    "
    "@    $          4    (     0    L    !         !     +    2$1,($YE=&QI<W0       X   !     !@    @    $          4 "
    "   (     0    L    !         !     +    3D=#($YE=&QI<W0       X   \"H    !@    @    !          4    (     0    (  "
    "  !          X    X    !@    @    $          4    (     0    <    !         !     '    =&%R9V5T,0 .    .     8    "
    "(    !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #     &    \"     0         !0    @    "
    "!     0    $         $  ! #$    .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !("
    "    !@    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!I;B!3=6)3>7-T96T #@   $@    &  "
    "  \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (  "
    "  !          %    \"     $    #     0         0  , ;V9F  X    X    !@    @    $          4    (     0    <    !   "
    "      !     '    1&5F875L=  .    \\!8   8    (     @         %    \"     $    !     0         %  0 \"     $    0  "
    "  =&%R9V5T,0!T87)G970R  X     #P  !@    @    \"          4    (     0    $    !          4 !  >     0   !H$  !I;F9"
    "O961I=                             !X:6QI;GAF86UI;'D                       !P87)T                                 "
    " !S<&5E9                                 !P86-K86=E                              !S>6YT:&5S:7-?=&]O;%]S9V%D=F%N8V5"
    "D      !S>6YT:&5S:7-?=&]O;                     !C;&]C:U]W<F%P<&5R7W-G861V86YC960       !C;&]C:U]W<F%P<&5R         "
    "             !D:7)E8W1O<GD                           !T97-T8F5N8VA?<V=A9'9A;F-E9             !T97-T8F5N8V@        "
    "                   !S>7-C;&M?<&5R:6]D                      !D8VU?:6YP=71?8VQO8VM?<&5R:6]D          !I;F-R7VYE=&QI<"
    "W1?<V=A9'9A;F-E9         !T<FEM7W9B:71S7W-G861V86YC960           !D8FQ?;W9R9%]S9V%D=F%N8V5D              !C;W)E7V="
    "E;F5R871I;VY?<V=A9'9A;F-E9     !C;W)E7V=E;F5R871I;VX                   !R=6Y?8V]R96=E;E]S9V%D=F%N8V5D          !R="
    "6Y?8V]R96=E;@                        !D97!R96-A=&5D7V-O;G1R;VQ?<V=A9'9A;F-E9 !E=F%L7V9I96QD                       "
    "   !H87-?861V86YC961?8V]N=')O;             !S9V=U:5]P;W,                           !B;&]C:U]T>7!E                 "
    "         !B;&]C:U]V97)S:6]N                      !S9U]I8V]N7W-T870                       !S9U]M87-K7V1I<W!L87D    "
    "               !S9U]L:7-T7V-O;G1E;G1S                  !S9U]B;&]C:V=U:5]X;6P                   !C;&]C:U]L;V,      "
    "                     !S>6YT:&5S:7-?;&%N9W5A9V4               !C95]C;'(                               !P<F5S97)V95]"
    "H:65R87)C:'D                        .    2     8    (    !          %    \"     $    1     0         0    $0   \"!"
    "3>7-T96T@1V5N97)A=&]R          X    X    !@    @    $          4    (     0    <    !         !     '    5FER=&5X-"
    "@ .    0     8    (    !          %    \"     $    *     0         0    \"@   'AC-G9S>#0W-70        .    ,     8  "
    "  (    !          %    \"     $    \"     0         0  ( +3$   X    X    !@    @    $          4    (     0    8  "
    "  !         !     &    9F8Q-S4Y   .    ,     8    (    !          %    \"                0         0          X   "
    " P    !@    @    $          4    (     0    ,    !         !   P!84U0 #@   #     &    \"     0         !0    @    "
    "           $         $          .    0     8    (    !          %    \"     $    -     0         0    #0   $-L;V-K"
    "($5N86)L97,    .    2     8    (    !          %    \"     $    3     0         0    $P   \"XO=&5S=%]S971U<\"]S>7-"
    "G96X       X    P    !@    @    $          4    (               !         !          #@   #     &    \"     0     "
    "    !0    @    !     P    $         $  # &]F9@ .    .     8    (    !          %    \"     $    &     0         0 "
    "   !@   #,N,S,S,P  #@   #     &    \"     0         !0    @    !     @    $         $  \" #$P   .    ,     8    ( "
    "   !          %    \"                0         0          X    P    !@    @    $          4    (               !  "
    "       !          #@   #     &    \"     0         !0    @               $         $          .    ,     8    (   "
    " !          %    \"                0         0          X   !(    !@    @    $          4    (     0   !@    !    "
    "     !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @               $         $"
    "          .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $      "
    "    4    (               !         !          #@   #     &    \"     0         !0    @    !     0    $         $  "
    "! #     .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X   !     !@    @    $        "
    "  4    (     0    L    !         !     +    +3$L+3$L+3$L+3$       X    X    !@    @    $          4    (     0    "
    "8    !         !     &    <WES9V5N   .    ,     8    (    !          %    \"     $    $     0         0  0 ,3$N- X"
    "   !8    !@    @    $          4    (     0   \"0    !         !     D    -3$L-3 L+3$L+3$L<F5D+&)E:6=E+# L,#<W,S0L"
    "<FEG:'0L      X   !@ @  !@    @    $          4    (     0   \"P\"   !         !     L @  9G!R:6YT9B@G)RPG0T]-345."
    "5#H@8F5G:6X@:6-O;B!G<F%P:&EC<R<I.PIP871C:\"A;,\" Q(#$@,\"!=+%LP(# @,2 Q(%TL6S N.3,@,\"XY,B P+C@V72D[\"G!A=&-H*%LP+"
    "C(S-3(Y-\" P+C W.#0S,30@,\"XS,3,W,C4@,\"XP-S@T,S$T(# N,C,U,CDT(# N-#DP,3DV(# N-38X-C(W(# N-C0W,#4Y(# N.3(Q-38Y(# N"
    "-S U.#@R(# N-#DP,3DV(# N,S,S,S,S(# N-38X-C(W(# N,S,S,S,S(# N-#DP,3DV(# N-S U.#@R(# N.3(Q-38Y(# N-C0W,#4Y(# N-38X-C"
    "(W(# N-#DP,3DV(# N,C,U,CDT(%TL6S N,2 P+C(V(# N-2 P+C<T(# N.2 P+CD@,\"XX,B P+CD@,\"XY(# N-C@@,\"XY(# N-S0@,\"XU(# N"
    ",C8@,\"XQ(# N,S(@,\"XQ(# N,2 P+C$X(# N,2 P+C$@72Q;,\"XV(# N,B P+C(U72D[\"G!L;W0H6S @,2 Q(# @,\"!=+%LP(# @,2 Q(# @7"
    "2D[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&5N9\"!I8V]N(&=R87!H:6-S)RD[\"F9P<FEN=&8H)R<L)T-/34U%3E0Z(&)E9VEN(&EC;VX@=&5X=\"<"
    "I.PIF<')I;G1F*\"<G+\"=#3TU-14Y4.B!E;F0@:6-O;B!T97AT)RD[\"@     .    ,     8    (    !          %    \"            "
    "    0         0          X    P    !@    @    $          4    (               !         !          #@   #     &   "
    " \"     0         !0    @               $         $          .    ,     8    (    !          %    \"     $    $   "
    "  0         0  0 5DA$3 X    X    !@    @    &          4    (     0    $    !          D    (               .    ."
    "     8    (    !@         %    \"     $    !     0         )    \"               #@   )@'   &    \"     (         "
    "!0    @    !     0    $         !0 $ !H    !    [@$  &YG8U]C;VYF:6<                     <WEN=&AE<VES7VQA;F=U86=E  "
    "        !S>6YT:&5S:7-?=&]O;                &-L;V-K7VQO8P                      >&EL:6YX9F%M:6QY                  !P"
    "87)T                             '-P965D                            =&5S=&)E;F-H                      !P86-K86=E  "
    "                       &1I<F5C=&]R>0                      <WES8VQK7W!E<FEO9                 !C;&]C:U]W<F%P<&5R    "
    "             &1C;5]I;G!U=%]C;&]C:U]P97)I;V0     8V5?8VQR                          !P<F5S97)V95]H:65R87)C:'D       "
    "   &-R96%T95]I;G1E<F9A8V5?9&]C=6UE;G0 <')O:E]T>7!E                      !S>6YT:%]F:6QE                     &EM<&Q?"
    "9FEL90                         .    Z     8    (     @         %    \"     $    !     0         %  0 %0    $    J "
    "   :6YC;'5D95]C;&]C:W=R87!P97( :6YC;'5D95]C9@                      #@   #@    &    \"     8         !0    @    !  "
    "   0    $         \"0    @               X    X    !@    @    &          4    (     0    $    !          D    (   "
    "            .    ,     8    (    !          %    \"     $    $     0         0  0 5DA$3 X    P    !@    @    $    "
    "      4    (     0    ,    !         !   P!84U0 #@   #@    &    \"     0         !0    @    !    !@    $         $"
    "     8   !D-VAA8VL   X    X    !@    @    $          4    (     0    <    !         !     '    =FER=&5X-@ .    0  "
    "   8    (    !          %    \"     $    *     0         0    \"@   'AC-G9S>#0W-70        .    ,     8    (    !  "
    "        %    \"     $    \"     0         0  ( +3$   X    P    !@    @    $          4    (     0    ,    !       "
    "  !   P!O9F8 #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !F9C$W-3D   X   !     !@  "
    "  @    $          4    (     0    L    !         !     +    +B]X96YG7V-O<F4       X    P    !@    @    $          "
    "4    (     0    $    !         !   0 U    #@   $     &    \"     0         !0    @    !    #0    $         $     T"
    "   !#;&]C:R!%;F%B;&5S    #@   #     &    \"     0         !0    @    !     P    $         $  # #$P,  .    .     8 "
    "   (    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"     8         !0    @"
    "    !     0    $         \"0    @               X    P    !@    @    $          4    (     0    ,    !         !  "
    " P!O9F8 #@   $@    &    \"     0         !0    @    !    $0    $         $    !$   !0<F]J96-T($YA=FEG871O<@       "
    "  .    0     8    (    !          %    \"     $    -     0         0    #0   %A35\"!$969A=6QT<RH    .    0     8  "
    "  (    !          %    \"     $    -     0         0    #0   $E312!$969A=6QT<RH    "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    \\ @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ #]D\\@<.    8 @ "
    "  8    (     @         %    \"     $    !     0         %  0 #P    $   \"6    9&5F875L=',         ;E]A;G1S        "
    "    ;E]B:71S            86-C7VQE;@          9&5M=7A?9F%C=&]R    861D7VQA=&5N8WD     ;75L=%]L871E;F-Y    8G)A;5]L87"
    "1E;F-Y    =7-E7V1E9%]M=6QT    =7-E7V)R86U?9&5L87D    .    4 4   8    (     0         %    \"     $    4     0     "
    "    .    .     8    (    !          %    \"     $    &     0         0    !@   &Y?86YT<P  #@   #@    &    \"     8"
    "         !0    @    !     0    $         \"0    @            @0 X    X    !@    @    $          4    (     0    8 "
    "   !         !     &    ;E]B:71S   .    .     8    (    !@         %    \"     $    !     0         )    \"       "
    "     !! #@   $     &    \"     0         !0    @    !    \"0    $         $     D   !M=6QT7W1Y<&4         #@   #@ "
    "   &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !     !@    @    $          4 "
    "   (     0    X    !         !     .    =7-E7V)R86U?9&5L87D   X    X    !@    @    &          4    (     0    $   "
    " !          D    (            \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &1E;"
    "75X7V9A8W1O<@     .    ,     8    (    !          %    \"     $    !     0         0  $ ,0    X    X    !@    @   "
    " $          4    (     0    8    !         !     &    ;E]B:71S   .    .     8    (    !@         %    \"     $    "
    "!     0         )    \"            !! #@   $     &    \"     0         !0    @    !    \"P    $         $     L   "
    "!A9&1?;&%T96YC>0      #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   "
    "!     !@    @    $          4    (     0    P    !         !     ,    ;75L=%]L871E;F-Y      X    X    !@    @    &"
    "          4    (     0    $    !          D    (            \\#\\.    0     8    (    !          %    \"     $    "
    ",     0         0    #    &)R86U?;&%T96YC>0     .    .     8    (    !@         %    \"     $    !     0         )"
    "    \"             ! #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !A8V-?;&5N  X    X"
    "    !@    @    &          4    (     0    $    !          D    (            8$ .    .     8    (    !@         %  "
    "  \"     $    !     0         )    \"            !! #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            00 X    X    !@    @    &          4    (     0    $    !          D    (            8$ .  "
    "  ,     8    (    !          %    \"     $    !     0         0  $ ,@    X    X    !@    @    &          4    (   "
    "  0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $    !     0         )  "
    "  \"             ! #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X "
    "   !@    @    &          4    (     0    $    !          D    (            \\#\\.    .     8    (    !@         % "
    "   \"     $    !     0         )    \"            / _"
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    2 ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  W/NP .    N (   "
    "8    (     @         %    \"     $    !     0         %  0 #P    $   \"'    ;E]A;G1S            ;E]S:6UU;'1A;@    "
    "  ;E]B:71S            86-C7VQE;@          861D7VQA=&5N8WD     ;75L=%]L871E;F-Y    8G)A;5]L871E;F-Y    ;75L=%]T>7!E"
    "        =7-E7V)R86U?9&5L87D   X    P    !@    @    $          4    (     0    $    !         !   0 T    #@   #    "
    " &    \"     0         !0    @    !     0    $         $  ! #(    .    ,     8    (    !          %    \"     $   "
    " !     0         0  $ -     X    P    !@    @    $          4    (     0    ,    !         !   P Q,C@ #@   #     &"
    "    \"     0         !0    @    !     0    $         $  ! #$    .    ,     8    (    !          %    \"     $    !"
    "     0         0  $ ,@    X    P    !@    @    $          4    (     0    $    !         !   0 S    #@   #     &  "
    "  \"     0         !0    @    !     0    $         $  ! #$    .    ,     8    (    !          %    \"     $    !  "
    "   0         0  $ ,0    "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    N 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ -4?E <.    * 0   "
    "8    (     @         %    \"     $    !     0         %  0 #0    $   !!    9&5F875L=',      $1E;&%Y3&5N      !B<F%"
    "M7VQA=&5N8WD =7-E7V1S<#0X     &%S>6YC                    #@   + \"   &    \"     $         !0    @    !    \"@    "
    "$         #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !$96QA>4QE;@X    X    !@    "
    "@    &          4    (     0    $    !          D    (               .    0     8    (    !          %    \"     $"
    "    ,     0         0    #    &)R86U?;&%T96YC>0     .    .     8    (    !@         %    \"     $    !     0      "
    "   )    \"             ! #@   $     &    \"     0         !0    @    !    \"0    $         $     D   !U<V5?9'-P-#@"
    "         #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !       "
    "   %    \"     $    %     0         0    !0   &%S>6YC    #@   #     &    \"     0         !0    @    !     P    $ "
    "        $  # &]F9@ .    0     8    (    !          %    \"     $    -     0         0    #0   &)L;V-K7W9E<G-I;VX  "
    "  .    .     8    (    !@         %    \"     $    !     0         )    \"            / _#@   #@    &    \"     8 "
    "        !0    @    !     0    $         \"0    @          ,!O0 X    X    !@    @    &          4    (     0    $  "
    "  !          D    (            \"$ .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X  "
    "  P    !@    @    $          4    (     0    ,    !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    < \\   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .N_S@8.    X X  "
    " 8    (     @         %    \"     $    !     0         %  0 &@    $   \"Z 0  9&5F875L=',                       !N7"
    "V)I='-?80                       &)I;E]P=%]A                        ;E]B:71S7V(                       !B:6Y?<'1?8@ "
    "                      &Y?8FET<U]A8@                      8FEN7W!T7V%B                      !Q=6%N=&EZ871I;VX      "
    "            &]V97)F;&]W                        :6Y?;&%T96YC>0                    !M=6QT7VQA=&5N8WD                "
    "  &%D9%]L871E;F-Y                    8V]N=E]L871E;F-Y                  !C;VYJ=6=A=&5D                     &UU;'1I<"
    "&QI97)?:6UP;&5M96YT871I;VX 87-Y;F,                           !P:7!E;&EN961?96YA8FQE                      X   #P\" "
    "  !@    @    !          4    (     0   \"(    !          X    X    !@    @    $          4    (     0    @    !   "
    "      !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    !     0         )    \"            #)"
    " #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !B:6Y?<'1?80X    X    !@    @    &   "
    "       4    (     0    $    !          D    (            ,4 .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "    R0 X    X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V(.    .     8    (    !"
    "@         %    \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    "
    "\"0    $         $     D   !N7V)I='-?86(         #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @          (!\"0 X   !     !@    @    $          4    (     0    D    !         !     )    8FEN7W!T7V%B    "
    "      X    X    !@    @    &          4    (     0    $    !          D    (            +$ .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    .     8    (    !          %    \" "
    "    $    (     0         0    \"    %1R=6YC871E#@   #@    &    \"     0         !0    @    !    \"     $         $"
    "     @   !O=F5R9FQO=PX    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @            (0 X   !     !@    @    $          4    (     0    L    !        "
    " !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &-O;G9?;&%T96YC>0     .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            / _#@   $     &    \"     0         !0  "
    "  @    !    \"@    $         $     H   !I;E]L871E;F-Y        #@   #@    &    \"     8         !0    @    !     0  "
    "  $         \"0    @               X   !     !@    @    $          4    (     0    H    !         !     *    8V]N:"
    "G5G871E9         X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     "
    "0         !0    @    !    !0    $         $     4   !A<WEN8P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    $     $         $    !    !P:7!E;&EN961?9"
    "6YA8FQE#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    4     8    (    !        "
    "  %    \"     $    9     0         0    &0   &UU;'1I<&QI97)?:6UP;&5M96YT871I;VX         #@   $     &    \"     0  "
    "       !0    @    !    #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   $     &    \"     0         !0    @   "
    " !    #     $         $     P   !R96=?<F5T:6UI;F<     #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   .    .     8    (    !@         %    \"     $    !     0         )    \"            !! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4   "
    " (     0    $    !          D    (            $$ .    .     8    (    !@         %    \"     $    !     0         "
    ")    \"             A #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            P0 X   "
    " X    !@    @    &          4    (     0    $    !          D    (            &$ .    .     8    (    !          %"
    "    \"     $    (     0         0    \"    %1R=6YC871E#@   #     &    \"     0         !0    @    !    !     $    "
    "     $  $ %=R87 .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @             0 X    X    !@    @    &          4    "
    "(     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $    !     0        "
    " )    \"            / _#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    2     8  "
    "  (    !          %    \"     $    8     0         0    &    &5M8F5D9&5D(&UU;'1I<&QI97(@8V]R90X    P    !@    @   "
    " $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    < \\   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .N_S@8.    X X  "
    " 8    (     @         %    \"     $    !     0         %  0 &@    $   \"Z 0  9&5F875L=',                       !N7"
    "V)I='-?80                       &)I;E]P=%]A                        ;E]B:71S7V(                       !B:6Y?<'1?8@ "
    "                      &Y?8FET<U]A8@                      8FEN7W!T7V%B                      !Q=6%N=&EZ871I;VX      "
    "            &]V97)F;&]W                        :6Y?;&%T96YC>0                    !M=6QT7VQA=&5N8WD                "
    "  &%D9%]L871E;F-Y                    8V]N=E]L871E;F-Y                  !C;VYJ=6=A=&5D                     &UU;'1I<"
    "&QI97)?:6UP;&5M96YT871I;VX 87-Y;F,                           !P:7!E;&EN961?96YA8FQE                      X   #P\" "
    "  !@    @    !          4    (     0   \"(    !          X    X    !@    @    $          4    (     0    @    !   "
    "      !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    !     0         )    \"            #)"
    " #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !B:6Y?<'1?80X    X    !@    @    &   "
    "       4    (     0    $    !          D    (            ,4 .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "    R0 X    X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V(.    .     8    (    !"
    "@         %    \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    "
    "\"0    $         $     D   !N7V)I='-?86(         #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @          (!\"0 X   !     !@    @    $          4    (     0    D    !         !     )    8FEN7W!T7V%B    "
    "      X    X    !@    @    &          4    (     0    $    !          D    (            +$ .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    .     8    (    !          %    \" "
    "    $    (     0         0    \"    %1R=6YC871E#@   #@    &    \"     0         !0    @    !    \"     $         $"
    "     @   !O=F5R9FQO=PX    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @            (0 X   !     !@    @    $          4    (     0    L    !        "
    " !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &-O;G9?;&%T96YC>0     .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            / _#@   $     &    \"     0         !0  "
    "  @    !    \"@    $         $     H   !I;E]L871E;F-Y        #@   #@    &    \"     8         !0    @    !     0  "
    "  $         \"0    @               X   !     !@    @    $          4    (     0    H    !         !     *    8V]N:"
    "G5G871E9         X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     "
    "0         !0    @    !    !0    $         $     4   !A<WEN8P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    $     $         $    !    !P:7!E;&EN961?9"
    "6YA8FQE#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    4     8    (    !        "
    "  %    \"     $    9     0         0    &0   &UU;'1I<&QI97)?:6UP;&5M96YT871I;VX         #@   $     &    \"     0  "
    "       !0    @    !    #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   $     &    \"     0         !0    @   "
    " !    #     $         $     P   !R96=?<F5T:6UI;F<     #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   .    .     8    (    !@         %    \"     $    !     0         )    \"            !! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4   "
    " (     0    $    !          D    (            $$ .    .     8    (    !@         %    \"     $    !     0         "
    ")    \"             A #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            P0 X   "
    " X    !@    @    &          4    (     0    $    !          D    (            &$ .    .     8    (    !          %"
    "    \"     $    (     0         0    \"    %1R=6YC871E#@   #     &    \"     0         !0    @    !    !     $    "
    "     $  $ %=R87 .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @             0 X    X    !@    @    &          4    "
    "(     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $    !     0        "
    " )    \"            / _#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    2     8  "
    "  (    !          %    \"     $    8     0         0    &    &5M8F5D9&5D(&UU;'1I<&QI97(@8V]R90X    P    !@    @   "
    " $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .    < \\   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .N_S@8.    X X  "
    " 8    (     @         %    \"     $    !     0         %  0 &@    $   \"Z 0  9&5F875L=',                       !N7"
    "V)I='-?80                       &)I;E]P=%]A                        ;E]B:71S7V(                       !B:6Y?<'1?8@ "
    "                      &Y?8FET<U]A8@                      8FEN7W!T7V%B                      !Q=6%N=&EZ871I;VX      "
    "            &]V97)F;&]W                        :6Y?;&%T96YC>0                    !M=6QT7VQA=&5N8WD                "
    "  &%D9%]L871E;F-Y                    8V]N=E]L871E;F-Y                  !C;VYJ=6=A=&5D                     &UU;'1I<"
    "&QI97)?:6UP;&5M96YT871I;VX 87-Y;F,                           !P:7!E;&EN961?96YA8FQE                      X   #P\" "
    "  !@    @    !          4    (     0   \"(    !          X    X    !@    @    $          4    (     0    @    !   "
    "      !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    !     0         )    \"            #)"
    " #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !B:6Y?<'1?80X    X    !@    @    &   "
    "       4    (     0    $    !          D    (            ,4 .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "    R0 X    X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V(.    .     8    (    !"
    "@         %    \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    "
    "\"0    $         $     D   !N7V)I='-?86(         #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @          (!\"0 X   !     !@    @    $          4    (     0    D    !         !     )    8FEN7W!T7V%B    "
    "      X    X    !@    @    &          4    (     0    $    !          D    (            +$ .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    .     8    (    !          %    \" "
    "    $    (     0         0    \"    %1R=6YC871E#@   #@    &    \"     0         !0    @    !    \"     $         $"
    "     @   !O=F5R9FQO=PX    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @            (0 X   !     !@    @    $          4    (     0    L    !        "
    " !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &-O;G9?;&%T96YC>0     .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            / _#@   $     &    \"     0         !0  "
    "  @    !    \"@    $         $     H   !I;E]L871E;F-Y        #@   #@    &    \"     8         !0    @    !     0  "
    "  $         \"0    @               X   !     !@    @    $          4    (     0    H    !         !     *    8V]N:"
    "G5G871E9         X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     "
    "0         !0    @    !    !0    $         $     4   !A<WEN8P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    $     $         $    !    !P:7!E;&EN961?9"
    "6YA8FQE#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    4     8    (    !        "
    "  %    \"     $    9     0         0    &0   &UU;'1I<&QI97)?:6UP;&5M96YT871I;VX         #@   $     &    \"     0  "
    "       !0    @    !    #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   $     &    \"     0         !0    @   "
    " !    #     $         $     P   !R96=?<F5T:6UI;F<     #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   .    .     8    (    !@         %    \"     $    !     0         )    \"            !! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4   "
    " (     0    $    !          D    (            $$ .    .     8    (    !@         %    \"     $    !     0         "
    ")    \"             A #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            P0 X   "
    " X    !@    @    &          4    (     0    $    !          D    (            &$ .    .     8    (    !          %"
    "    \"     $    (     0         0    \"    %1R=6YC871E#@   #     &    \"     0         !0    @    !    !     $    "
    "     $  $ %=R87 .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @             0 X    X    !@    @    &          4    "
    "(     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $    !     0        "
    " )    \"            / _#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    2     8  "
    "  (    !          %    \"     $    8     0         0    &    &5M8F5D9&5D(&UU;'1I<&QI97(@8V]R90X    P    !@    @   "
    " $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag24
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag25
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag26
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag27
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag28
    Data		    "  %)30     .    < \\   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .N_S@8.    X X  "
    " 8    (     @         %    \"     $    !     0         %  0 &@    $   \"Z 0  9&5F875L=',                       !N7"
    "V)I='-?80                       &)I;E]P=%]A                        ;E]B:71S7V(                       !B:6Y?<'1?8@ "
    "                      &Y?8FET<U]A8@                      8FEN7W!T7V%B                      !Q=6%N=&EZ871I;VX      "
    "            &]V97)F;&]W                        :6Y?;&%T96YC>0                    !M=6QT7VQA=&5N8WD                "
    "  &%D9%]L871E;F-Y                    8V]N=E]L871E;F-Y                  !C;VYJ=6=A=&5D                     &UU;'1I<"
    "&QI97)?:6UP;&5M96YT871I;VX 87-Y;F,                           !P:7!E;&EN961?96YA8FQE                      X   #P\" "
    "  !@    @    !          4    (     0   \"(    !          X    X    !@    @    $          4    (     0    @    !   "
    "      !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    !     0         )    \"            #)"
    " #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !B:6Y?<'1?80X    X    !@    @    &   "
    "       4    (     0    $    !          D    (            ,4 .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "    R0 X    X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V(.    .     8    (    !"
    "@         %    \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    "
    "\"0    $         $     D   !N7V)I='-?86(         #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @          (!\"0 X   !     !@    @    $          4    (     0    D    !         !     )    8FEN7W!T7V%B    "
    "      X    X    !@    @    &          4    (     0    $    !          D    (            +$ .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    .     8    (    !          %    \" "
    "    $    (     0         0    \"    %1R=6YC871E#@   #@    &    \"     0         !0    @    !    \"     $         $"
    "     @   !O=F5R9FQO=PX    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @            (0 X   !     !@    @    $          4    (     0    L    !        "
    " !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &-O;G9?;&%T96YC>0     .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            / _#@   $     &    \"     0         !0  "
    "  @    !    \"@    $         $     H   !I;E]L871E;F-Y        #@   #@    &    \"     8         !0    @    !     0  "
    "  $         \"0    @               X   !     !@    @    $          4    (     0    H    !         !     *    8V]N:"
    "G5G871E9         X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     "
    "0         !0    @    !    !0    $         $     4   !A<WEN8P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    $     $         $    !    !P:7!E;&EN961?9"
    "6YA8FQE#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    4     8    (    !        "
    "  %    \"     $    9     0         0    &0   &UU;'1I<&QI97)?:6UP;&5M96YT871I;VX         #@   $     &    \"     0  "
    "       !0    @    !    #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   $     &    \"     0         !0    @   "
    " !    #     $         $     P   !R96=?<F5T:6UI;F<     #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   .    .     8    (    !@         %    \"     $    !     0         )    \"            !! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4   "
    " (     0    $    !          D    (            $$ .    .     8    (    !@         %    \"     $    !     0         "
    ")    \"             A #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            P0 X   "
    " X    !@    @    &          4    (     0    $    !          D    (            &$ .    .     8    (    !          %"
    "    \"     $    (     0         0    \"    %1R=6YC871E#@   #     &    \"     0         !0    @    !    !     $    "
    "     $  $ %=R87 .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @             0 X    X    !@    @    &          4    "
    "(     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $    !     0        "
    " )    \"            / _#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    2     8  "
    "  (    !          %    \"     $    8     0         0    &    &5M8F5D9&5D(&UU;'1I<&QI97(@8V]R90X    P    !@    @   "
    " $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag29
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag30
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag31
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag32
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag33
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag34
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag35
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag36
    Data		    "  %)30     .    2 ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ ,SW]00.    N (   "
    "8    (     @         %    \"     $    !     0         %  0 #P    $   \"'    ;E]A;G1S            86YT7W-E<         "
    "  ;E]B:71S            86-C7VQE;@          861D7VQA=&5N8WD     ;75L=%]L871E;F-Y    8G)A;5]L871E;F-Y    ;75L=%]T>7!E"
    "        =7-E7V)R86U?9&5L87D   X    P    !@    @    $          4    (     0    $    !         !   0 T    #@   #    "
    " &    \"     0         !0    @    !     0    $         $  ! #$    .    ,     8    (    !          %    \"     $   "
    " !     0         0  $ -     X    P    !@    @    $          4    (     0    ,    !         !   P Q,C@ #@   #     &"
    "    \"     0         !0    @    !     0    $         $  ! #$    .    ,     8    (    !          %    \"     $    !"
    "     0         0  $ ,@    X    P    !@    @    $          4    (     0    $    !         !   0 S    #@   #     &  "
    "  \"     0         !0    @    !     0    $         $  ! #$    .    ,     8    (    !          %    \"     $    !  "
    "   0         0  $ ,0    "
  }
  DataRecord {
    Tag			    DataTag37
    Data		    "  %)30     .    N 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"_PZP$.    * 0  "
    " 8    (     @         %    \"     $    !     0         %  0 #0    $   !!    9&5F875L=',      $1E;&%Y3&5N      !B<F"
    "%M7VQA=&5N8WD =7-E7V1S<#0X     &%S>6YC                    #@   + \"   &    \"     $         !0    @    !    \"@   "
    " $         #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !$96QA>4QE;@X    X    !@   "
    " @    &          4    (     0    $    !          D    (               .    0     8    (    !          %    \"     "
    "$    ,     0         0    #    &)R86U?;&%T96YC>0     .    .     8    (    !@         %    \"     $    !     0     "
    "    )    \"             ! #@   $     &    \"     0         !0    @    !    \"0    $         $     D   !U<V5?9'-P-#"
    "@         #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !      "
    "    %    \"     $    %     0         0    !0   &%S>6YC    #@   #     &    \"     0         !0    @    !     P    $"
    "         $  # &]F9@ .    0     8    (    !          %    \"     $    -     0         0    #0   &)L;V-K7W9E<G-I;VX "
    "   .    .     8    (    !@         %    \"     $    !     0         )    \"            / _#@   #@    &    \"     8"
    "         !0    @    !     0    $         \"0    @           !@0 X    X    !@    @    &          4    (     0    $ "
    "   !          D    (            \"$ .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X "
    "   P    !@    @    $          4    (     0    ,    !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag38
    Data		    "  %)30     .    < \\   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  Q'9P4.    X X  "
    " 8    (     @         %    \"     $    !     0         %  0 &@    $   \"Z 0  9&5F875L=',                       !N7"
    "V)I='-?80                       &)I;E]P=%]A                        ;E]B:71S7V(                       !B:6Y?<'1?8@ "
    "                      &Y?8FET<U]A8@                      8FEN7W!T7V%B                      !Q=6%N=&EZ871I;VX      "
    "            &]V97)F;&]W                        :6Y?;&%T96YC>0                    !M=6QT7VQA=&5N8WD                "
    "  &%D9%]L871E;F-Y                    8V]N=E]L871E;F-Y                  !C;VYJ=6=A=&5D                     &UU;'1I<"
    "&QI97)?:6UP;&5M96YT871I;VX 87-Y;F,                           !P:7!E;&EN961?96YA8FQE                      X   #P\" "
    "  !@    @    !          4    (     0   \"(    !          X    X    !@    @    $          4    (     0    @    !   "
    "      !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    !     0         )    \"            #)"
    " #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !B:6Y?<'1?80X    X    !@    @    &   "
    "       4    (     0    $    !          D    (            ,4 .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "    R0 X    X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V(.    .     8    (    !"
    "@         %    \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    "
    "\"0    $         $     D   !N7V)I='-?86(         #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @          (!\"0 X   !     !@    @    $          4    (     0    D    !         !     )    8FEN7W!T7V%B    "
    "      X    X    !@    @    &          4    (     0    $    !          D    (            +$ .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    .     8    (    !          %    \" "
    "    $    (     0         0    \"    %1R=6YC871E#@   #@    &    \"     0         !0    @    !    \"     $         $"
    "     @   !O=F5R9FQO=PX    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @            (0 X   !     !@    @    $          4    (     0    L    !        "
    " !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &-O;G9?;&%T96YC>0     .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            / _#@   $     &    \"     0         !0  "
    "  @    !    \"@    $         $     H   !I;E]L871E;F-Y        #@   #@    &    \"     8         !0    @    !     0  "
    "  $         \"0    @               X   !     !@    @    $          4    (     0    H    !         !     *    8V]N:"
    "G5G871E9         X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     "
    "0         !0    @    !    !0    $         $     4   !A<WEN8P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    $     $         $    !    !P:7!E;&EN961?9"
    "6YA8FQE#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    4     8    (    !        "
    "  %    \"     $    9     0         0    &0   &UU;'1I<&QI97)?:6UP;&5M96YT871I;VX         #@   $     &    \"     0  "
    "       !0    @    !    #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   $     &    \"     0         !0    @   "
    " !    #     $         $     P   !R96=?<F5T:6UI;F<     #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   .    .     8    (    !@         %    \"     $    !     0         )    \"            !! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4   "
    " (     0    $    !          D    (            $$ .    .     8    (    !@         %    \"     $    !     0         "
    ")    \"             A #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            P0 X   "
    " X    !@    @    &          4    (     0    $    !          D    (            &$ .    .     8    (    !          %"
    "    \"     $    (     0         0    \"    %1R=6YC871E#@   #     &    \"     0         !0    @    !    !     $    "
    "     $  $ %=R87 .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @             0 X    X    !@    @    &          4    "
    "(     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $    !     0        "
    " )    \"               #@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    2     8  "
    "  (    !          %    \"     $    8     0         0    &    &5M8F5D9&5D(&UU;'1I<&QI97(@8V]R90X    P    !@    @   "
    " $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag39
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag40
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag41
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag42
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag43
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag44
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag45
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag46
    Data		    "  %)30     .    < \\   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .N_S@8.    X X  "
    " 8    (     @         %    \"     $    !     0         %  0 &@    $   \"Z 0  9&5F875L=',                       !N7"
    "V)I='-?80                       &)I;E]P=%]A                        ;E]B:71S7V(                       !B:6Y?<'1?8@ "
    "                      &Y?8FET<U]A8@                      8FEN7W!T7V%B                      !Q=6%N=&EZ871I;VX      "
    "            &]V97)F;&]W                        :6Y?;&%T96YC>0                    !M=6QT7VQA=&5N8WD                "
    "  &%D9%]L871E;F-Y                    8V]N=E]L871E;F-Y                  !C;VYJ=6=A=&5D                     &UU;'1I<"
    "&QI97)?:6UP;&5M96YT871I;VX 87-Y;F,                           !P:7!E;&EN961?96YA8FQE                      X   #P\" "
    "  !@    @    !          4    (     0   \"(    !          X    X    !@    @    $          4    (     0    @    !   "
    "      !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    !     0         )    \"            #)"
    " #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !B:6Y?<'1?80X    X    !@    @    &   "
    "       4    (     0    $    !          D    (            ,4 .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "    R0 X    X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V(.    .     8    (    !"
    "@         %    \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    "
    "\"0    $         $     D   !N7V)I='-?86(         #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @          (!\"0 X   !     !@    @    $          4    (     0    D    !         !     )    8FEN7W!T7V%B    "
    "      X    X    !@    @    &          4    (     0    $    !          D    (            +$ .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    .     8    (    !          %    \" "
    "    $    (     0         0    \"    %1R=6YC871E#@   #@    &    \"     0         !0    @    !    \"     $         $"
    "     @   !O=F5R9FQO=PX    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @            (0 X   !     !@    @    $          4    (     0    L    !        "
    " !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &-O;G9?;&%T96YC>0     .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            / _#@   $     &    \"     0         !0  "
    "  @    !    \"@    $         $     H   !I;E]L871E;F-Y        #@   #@    &    \"     8         !0    @    !     0  "
    "  $         \"0    @               X   !     !@    @    $          4    (     0    H    !         !     *    8V]N:"
    "G5G871E9         X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     "
    "0         !0    @    !    !0    $         $     4   !A<WEN8P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    $     $         $    !    !P:7!E;&EN961?9"
    "6YA8FQE#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    4     8    (    !        "
    "  %    \"     $    9     0         0    &0   &UU;'1I<&QI97)?:6UP;&5M96YT871I;VX         #@   $     &    \"     0  "
    "       !0    @    !    #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   $     &    \"     0         !0    @   "
    " !    #     $         $     P   !R96=?<F5T:6UI;F<     #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   .    .     8    (    !@         %    \"     $    !     0         )    \"            !! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4   "
    " (     0    $    !          D    (            $$ .    .     8    (    !@         %    \"     $    !     0         "
    ")    \"             A #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            P0 X   "
    " X    !@    @    &          4    (     0    $    !          D    (            &$ .    .     8    (    !          %"
    "    \"     $    (     0         0    \"    %1R=6YC871E#@   #     &    \"     0         !0    @    !    !     $    "
    "     $  $ %=R87 .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @             0 X    X    !@    @    &          4    "
    "(     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $    !     0        "
    " )    \"            / _#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    2     8  "
    "  (    !          %    \"     $    8     0         0    &    &5M8F5D9&5D(&UU;'1I<&QI97(@8V]R90X    P    !@    @   "
    " $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag47
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag48
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag49
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag50
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag51
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag52
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag53
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag54
    Data		    "  %)30     .    < \\   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .N_S@8.    X X  "
    " 8    (     @         %    \"     $    !     0         %  0 &@    $   \"Z 0  9&5F875L=',                       !N7"
    "V)I='-?80                       &)I;E]P=%]A                        ;E]B:71S7V(                       !B:6Y?<'1?8@ "
    "                      &Y?8FET<U]A8@                      8FEN7W!T7V%B                      !Q=6%N=&EZ871I;VX      "
    "            &]V97)F;&]W                        :6Y?;&%T96YC>0                    !M=6QT7VQA=&5N8WD                "
    "  &%D9%]L871E;F-Y                    8V]N=E]L871E;F-Y                  !C;VYJ=6=A=&5D                     &UU;'1I<"
    "&QI97)?:6UP;&5M96YT871I;VX 87-Y;F,                           !P:7!E;&EN961?96YA8FQE                      X   #P\" "
    "  !@    @    !          4    (     0   \"(    !          X    X    !@    @    $          4    (     0    @    !   "
    "      !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    !     0         )    \"            #)"
    " #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !B:6Y?<'1?80X    X    !@    @    &   "
    "       4    (     0    $    !          D    (            ,4 .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "    R0 X    X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V(.    .     8    (    !"
    "@         %    \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    "
    "\"0    $         $     D   !N7V)I='-?86(         #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @          (!\"0 X   !     !@    @    $          4    (     0    D    !         !     )    8FEN7W!T7V%B    "
    "      X    X    !@    @    &          4    (     0    $    !          D    (            +$ .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    .     8    (    !          %    \" "
    "    $    (     0         0    \"    %1R=6YC871E#@   #@    &    \"     0         !0    @    !    \"     $         $"
    "     @   !O=F5R9FQO=PX    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @            (0 X   !     !@    @    $          4    (     0    L    !        "
    " !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &-O;G9?;&%T96YC>0     .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            / _#@   $     &    \"     0         !0  "
    "  @    !    \"@    $         $     H   !I;E]L871E;F-Y        #@   #@    &    \"     8         !0    @    !     0  "
    "  $         \"0    @               X   !     !@    @    $          4    (     0    H    !         !     *    8V]N:"
    "G5G871E9         X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     "
    "0         !0    @    !    !0    $         $     4   !A<WEN8P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    $     $         $    !    !P:7!E;&EN961?9"
    "6YA8FQE#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    4     8    (    !        "
    "  %    \"     $    9     0         0    &0   &UU;'1I<&QI97)?:6UP;&5M96YT871I;VX         #@   $     &    \"     0  "
    "       !0    @    !    #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   $     &    \"     0         !0    @   "
    " !    #     $         $     P   !R96=?<F5T:6UI;F<     #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   .    .     8    (    !@         %    \"     $    !     0         )    \"            !! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4   "
    " (     0    $    !          D    (            $$ .    .     8    (    !@         %    \"     $    !     0         "
    ")    \"             A #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            P0 X   "
    " X    !@    @    &          4    (     0    $    !          D    (            &$ .    .     8    (    !          %"
    "    \"     $    (     0         0    \"    %1R=6YC871E#@   #     &    \"     0         !0    @    !    !     $    "
    "     $  $ %=R87 .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @             0 X    X    !@    @    &          4    "
    "(     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $    !     0        "
    " )    \"            / _#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    2     8  "
    "  (    !          %    \"     $    8     0         0    &    &5M8F5D9&5D(&UU;'1I<&QI97(@8V]R90X    P    !@    @   "
    " $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag55
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag56
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag57
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag58
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag59
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag60
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag61
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag62
    Data		    "  %)30     .    < \\   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .N_S@8.    X X  "
    " 8    (     @         %    \"     $    !     0         %  0 &@    $   \"Z 0  9&5F875L=',                       !N7"
    "V)I='-?80                       &)I;E]P=%]A                        ;E]B:71S7V(                       !B:6Y?<'1?8@ "
    "                      &Y?8FET<U]A8@                      8FEN7W!T7V%B                      !Q=6%N=&EZ871I;VX      "
    "            &]V97)F;&]W                        :6Y?;&%T96YC>0                    !M=6QT7VQA=&5N8WD                "
    "  &%D9%]L871E;F-Y                    8V]N=E]L871E;F-Y                  !C;VYJ=6=A=&5D                     &UU;'1I<"
    "&QI97)?:6UP;&5M96YT871I;VX 87-Y;F,                           !P:7!E;&EN961?96YA8FQE                      X   #P\" "
    "  !@    @    !          4    (     0   \"(    !          X    X    !@    @    $          4    (     0    @    !   "
    "      !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    !     0         )    \"            #)"
    " #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !B:6Y?<'1?80X    X    !@    @    &   "
    "       4    (     0    $    !          D    (            ,4 .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "    R0 X    X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V(.    .     8    (    !"
    "@         %    \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    "
    "\"0    $         $     D   !N7V)I='-?86(         #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @          (!\"0 X   !     !@    @    $          4    (     0    D    !         !     )    8FEN7W!T7V%B    "
    "      X    X    !@    @    &          4    (     0    $    !          D    (            +$ .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    .     8    (    !          %    \" "
    "    $    (     0         0    \"    %1R=6YC871E#@   #@    &    \"     0         !0    @    !    \"     $         $"
    "     @   !O=F5R9FQO=PX    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @            (0 X   !     !@    @    $          4    (     0    L    !        "
    " !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &-O;G9?;&%T96YC>0     .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            / _#@   $     &    \"     0         !0  "
    "  @    !    \"@    $         $     H   !I;E]L871E;F-Y        #@   #@    &    \"     8         !0    @    !     0  "
    "  $         \"0    @               X   !     !@    @    $          4    (     0    H    !         !     *    8V]N:"
    "G5G871E9         X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     "
    "0         !0    @    !    !0    $         $     4   !A<WEN8P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    $     $         $    !    !P:7!E;&EN961?9"
    "6YA8FQE#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    4     8    (    !        "
    "  %    \"     $    9     0         0    &0   &UU;'1I<&QI97)?:6UP;&5M96YT871I;VX         #@   $     &    \"     0  "
    "       !0    @    !    #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   $     &    \"     0         !0    @   "
    " !    #     $         $     P   !R96=?<F5T:6UI;F<     #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   .    .     8    (    !@         %    \"     $    !     0         )    \"            !! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4   "
    " (     0    $    !          D    (            $$ .    .     8    (    !@         %    \"     $    !     0         "
    ")    \"             A #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            P0 X   "
    " X    !@    @    &          4    (     0    $    !          D    (            &$ .    .     8    (    !          %"
    "    \"     $    (     0         0    \"    %1R=6YC871E#@   #     &    \"     0         !0    @    !    !     $    "
    "     $  $ %=R87 .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @             0 X    X    !@    @    &          4    "
    "(     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $    !     0        "
    " )    \"            / _#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    2     8  "
    "  (    !          %    \"     $    8     0         0    &    &5M8F5D9&5D(&UU;'1I<&QI97(@8V]R90X    P    !@    @   "
    " $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag63
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag64
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag65
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag66
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag67
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag68
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag69
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag70
    Data		    "  %)30     .    2 ,   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &L-<04.    N (   "
    "8    (     @         %    \"     $    !     0         %  0 #P    $   \"'    ;E]A;G1S            86YT7W-E<         "
    "  ;E]B:71S            86-C7VQE;@          861D7VQA=&5N8WD     ;75L=%]L871E;F-Y    8G)A;5]L871E;F-Y    ;75L=%]T>7!E"
    "        =7-E7V)R86U?9&5L87D   X    P    !@    @    $          4    (     0    $    !         !   0 T    #@   #    "
    " &    \"     0         !0    @    !     0    $         $  ! #(    .    ,     8    (    !          %    \"     $   "
    " !     0         0  $ -     X    P    !@    @    $          4    (     0    ,    !         !   P Q,C@ #@   #     &"
    "    \"     0         !0    @    !     0    $         $  ! #$    .    ,     8    (    !          %    \"     $    !"
    "     0         0  $ ,@    X    P    !@    @    $          4    (     0    $    !         !   0 S    #@   #     &  "
    "  \"     0         !0    @    !     0    $         $  ! #$    .    ,     8    (    !          %    \"     $    !  "
    "   0         0  $ ,0    "
  }
  DataRecord {
    Tag			    DataTag71
    Data		    "  %)30     .    N 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ \"_PZP$.    * 0  "
    " 8    (     @         %    \"     $    !     0         %  0 #0    $   !!    9&5F875L=',      $1E;&%Y3&5N      !B<F"
    "%M7VQA=&5N8WD =7-E7V1S<#0X     &%S>6YC                    #@   + \"   &    \"     $         !0    @    !    \"@   "
    " $         #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !$96QA>4QE;@X    X    !@   "
    " @    &          4    (     0    $    !          D    (               .    0     8    (    !          %    \"     "
    "$    ,     0         0    #    &)R86U?;&%T96YC>0     .    .     8    (    !@         %    \"     $    !     0     "
    "    )    \"             ! #@   $     &    \"     0         !0    @    !    \"0    $         $     D   !U<V5?9'-P-#"
    "@         #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    .     8    (    !      "
    "    %    \"     $    %     0         0    !0   &%S>6YC    #@   #     &    \"     0         !0    @    !     P    $"
    "         $  # &]F9@ .    0     8    (    !          %    \"     $    -     0         0    #0   &)L;V-K7W9E<G-I;VX "
    "   .    .     8    (    !@         %    \"     $    !     0         )    \"            / _#@   #@    &    \"     8"
    "         !0    @    !     0    $         \"0    @           !@0 X    X    !@    @    &          4    (     0    $ "
    "   !          D    (            \"$ .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X "
    "   P    !@    @    $          4    (     0    ,    !         !   P!O9F8 "
  }
  DataRecord {
    Tag			    DataTag72
    Data		    "  %)30     .    < \\   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $  Q'9P4.    X X  "
    " 8    (     @         %    \"     $    !     0         %  0 &@    $   \"Z 0  9&5F875L=',                       !N7"
    "V)I='-?80                       &)I;E]P=%]A                        ;E]B:71S7V(                       !B:6Y?<'1?8@ "
    "                      &Y?8FET<U]A8@                      8FEN7W!T7V%B                      !Q=6%N=&EZ871I;VX      "
    "            &]V97)F;&]W                        :6Y?;&%T96YC>0                    !M=6QT7VQA=&5N8WD                "
    "  &%D9%]L871E;F-Y                    8V]N=E]L871E;F-Y                  !C;VYJ=6=A=&5D                     &UU;'1I<"
    "&QI97)?:6UP;&5M96YT871I;VX 87-Y;F,                           !P:7!E;&EN961?96YA8FQE                      X   #P\" "
    "  !@    @    !          4    (     0   \"(    !          X    X    !@    @    $          4    (     0    @    !   "
    "      !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    !     0         )    \"            #)"
    " #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !B:6Y?<'1?80X    X    !@    @    &   "
    "       4    (     0    $    !          D    (            ,4 .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "    R0 X    X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V(.    .     8    (    !"
    "@         %    \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    "
    "\"0    $         $     D   !N7V)I='-?86(         #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @          (!\"0 X   !     !@    @    $          4    (     0    D    !         !     )    8FEN7W!T7V%B    "
    "      X    X    !@    @    &          4    (     0    $    !          D    (            +$ .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    .     8    (    !          %    \" "
    "    $    (     0         0    \"    %1R=6YC871E#@   #@    &    \"     0         !0    @    !    \"     $         $"
    "     @   !O=F5R9FQO=PX    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @            (0 X   !     !@    @    $          4    (     0    L    !        "
    " !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &-O;G9?;&%T96YC>0     .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            / _#@   $     &    \"     0         !0  "
    "  @    !    \"@    $         $     H   !I;E]L871E;F-Y        #@   #@    &    \"     8         !0    @    !     0  "
    "  $         \"0    @               X   !     !@    @    $          4    (     0    H    !         !     *    8V]N:"
    "G5G871E9         X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     "
    "0         !0    @    !    !0    $         $     4   !A<WEN8P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    $     $         $    !    !P:7!E;&EN961?9"
    "6YA8FQE#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    4     8    (    !        "
    "  %    \"     $    9     0         0    &0   &UU;'1I<&QI97)?:6UP;&5M96YT871I;VX         #@   $     &    \"     0  "
    "       !0    @    !    #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   $     &    \"     0         !0    @   "
    " !    #     $         $     P   !R96=?<F5T:6UI;F<     #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   .    .     8    (    !@         %    \"     $    !     0         )    \"            !! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4   "
    " (     0    $    !          D    (            $$ .    .     8    (    !@         %    \"     $    !     0         "
    ")    \"             A #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            P0 X   "
    " X    !@    @    &          4    (     0    $    !          D    (            &$ .    .     8    (    !          %"
    "    \"     $    (     0         0    \"    %1R=6YC871E#@   #     &    \"     0         !0    @    !    !     $    "
    "     $  $ %=R87 .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @             0 X    X    !@    @    &          4    "
    "(     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $    !     0        "
    " )    \"               #@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    2     8  "
    "  (    !          %    \"     $    8     0         0    &    &5M8F5D9&5D(&UU;'1I<&QI97(@8V]R90X    P    !@    @   "
    " $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag73
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag74
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag75
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag76
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag77
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag78
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag79
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag80
    Data		    "  %)30     .    < \\   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .N_S@8.    X X  "
    " 8    (     @         %    \"     $    !     0         %  0 &@    $   \"Z 0  9&5F875L=',                       !N7"
    "V)I='-?80                       &)I;E]P=%]A                        ;E]B:71S7V(                       !B:6Y?<'1?8@ "
    "                      &Y?8FET<U]A8@                      8FEN7W!T7V%B                      !Q=6%N=&EZ871I;VX      "
    "            &]V97)F;&]W                        :6Y?;&%T96YC>0                    !M=6QT7VQA=&5N8WD                "
    "  &%D9%]L871E;F-Y                    8V]N=E]L871E;F-Y                  !C;VYJ=6=A=&5D                     &UU;'1I<"
    "&QI97)?:6UP;&5M96YT871I;VX 87-Y;F,                           !P:7!E;&EN961?96YA8FQE                      X   #P\" "
    "  !@    @    !          4    (     0   \"(    !          X    X    !@    @    $          4    (     0    @    !   "
    "      !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    !     0         )    \"            #)"
    " #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !B:6Y?<'1?80X    X    !@    @    &   "
    "       4    (     0    $    !          D    (            ,4 .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "    R0 X    X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V(.    .     8    (    !"
    "@         %    \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    "
    "\"0    $         $     D   !N7V)I='-?86(         #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @          (!\"0 X   !     !@    @    $          4    (     0    D    !         !     )    8FEN7W!T7V%B    "
    "      X    X    !@    @    &          4    (     0    $    !          D    (            +$ .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    .     8    (    !          %    \" "
    "    $    (     0         0    \"    %1R=6YC871E#@   #@    &    \"     0         !0    @    !    \"     $         $"
    "     @   !O=F5R9FQO=PX    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @            (0 X   !     !@    @    $          4    (     0    L    !        "
    " !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &-O;G9?;&%T96YC>0     .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            / _#@   $     &    \"     0         !0  "
    "  @    !    \"@    $         $     H   !I;E]L871E;F-Y        #@   #@    &    \"     8         !0    @    !     0  "
    "  $         \"0    @               X   !     !@    @    $          4    (     0    H    !         !     *    8V]N:"
    "G5G871E9         X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     "
    "0         !0    @    !    !0    $         $     4   !A<WEN8P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    $     $         $    !    !P:7!E;&EN961?9"
    "6YA8FQE#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    4     8    (    !        "
    "  %    \"     $    9     0         0    &0   &UU;'1I<&QI97)?:6UP;&5M96YT871I;VX         #@   $     &    \"     0  "
    "       !0    @    !    #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   $     &    \"     0         !0    @   "
    " !    #     $         $     P   !R96=?<F5T:6UI;F<     #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   .    .     8    (    !@         %    \"     $    !     0         )    \"            !! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4   "
    " (     0    $    !          D    (            $$ .    .     8    (    !@         %    \"     $    !     0         "
    ")    \"             A #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            P0 X   "
    " X    !@    @    &          4    (     0    $    !          D    (            &$ .    .     8    (    !          %"
    "    \"     $    (     0         0    \"    %1R=6YC871E#@   #     &    \"     0         !0    @    !    !     $    "
    "     $  $ %=R87 .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @             0 X    X    !@    @    &          4    "
    "(     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $    !     0        "
    " )    \"            / _#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    2     8  "
    "  (    !          %    \"     $    8     0         0    &    &5M8F5D9&5D(&UU;'1I<&QI97(@8V]R90X    P    !@    @   "
    " $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag81
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag82
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag83
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag84
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag85
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag86
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag87
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag88
    Data		    "  %)30     .    < \\   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .N_S@8.    X X  "
    " 8    (     @         %    \"     $    !     0         %  0 &@    $   \"Z 0  9&5F875L=',                       !N7"
    "V)I='-?80                       &)I;E]P=%]A                        ;E]B:71S7V(                       !B:6Y?<'1?8@ "
    "                      &Y?8FET<U]A8@                      8FEN7W!T7V%B                      !Q=6%N=&EZ871I;VX      "
    "            &]V97)F;&]W                        :6Y?;&%T96YC>0                    !M=6QT7VQA=&5N8WD                "
    "  &%D9%]L871E;F-Y                    8V]N=E]L871E;F-Y                  !C;VYJ=6=A=&5D                     &UU;'1I<"
    "&QI97)?:6UP;&5M96YT871I;VX 87-Y;F,                           !P:7!E;&EN961?96YA8FQE                      X   #P\" "
    "  !@    @    !          4    (     0   \"(    !          X    X    !@    @    $          4    (     0    @    !   "
    "      !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    !     0         )    \"            #)"
    " #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !B:6Y?<'1?80X    X    !@    @    &   "
    "       4    (     0    $    !          D    (            ,4 .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "    R0 X    X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V(.    .     8    (    !"
    "@         %    \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    "
    "\"0    $         $     D   !N7V)I='-?86(         #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @          (!\"0 X   !     !@    @    $          4    (     0    D    !         !     )    8FEN7W!T7V%B    "
    "      X    X    !@    @    &          4    (     0    $    !          D    (            +$ .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    .     8    (    !          %    \" "
    "    $    (     0         0    \"    %1R=6YC871E#@   #@    &    \"     0         !0    @    !    \"     $         $"
    "     @   !O=F5R9FQO=PX    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @            (0 X   !     !@    @    $          4    (     0    L    !        "
    " !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &-O;G9?;&%T96YC>0     .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            / _#@   $     &    \"     0         !0  "
    "  @    !    \"@    $         $     H   !I;E]L871E;F-Y        #@   #@    &    \"     8         !0    @    !     0  "
    "  $         \"0    @               X   !     !@    @    $          4    (     0    H    !         !     *    8V]N:"
    "G5G871E9         X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     "
    "0         !0    @    !    !0    $         $     4   !A<WEN8P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    $     $         $    !    !P:7!E;&EN961?9"
    "6YA8FQE#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    4     8    (    !        "
    "  %    \"     $    9     0         0    &0   &UU;'1I<&QI97)?:6UP;&5M96YT871I;VX         #@   $     &    \"     0  "
    "       !0    @    !    #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   $     &    \"     0         !0    @   "
    " !    #     $         $     P   !R96=?<F5T:6UI;F<     #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   .    .     8    (    !@         %    \"     $    !     0         )    \"            !! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4   "
    " (     0    $    !          D    (            $$ .    .     8    (    !@         %    \"     $    !     0         "
    ")    \"             A #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            P0 X   "
    " X    !@    @    &          4    (     0    $    !          D    (            &$ .    .     8    (    !          %"
    "    \"     $    (     0         0    \"    %1R=6YC871E#@   #     &    \"     0         !0    @    !    !     $    "
    "     $  $ %=R87 .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @             0 X    X    !@    @    &          4    "
    "(     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $    !     0        "
    " )    \"            / _#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    2     8  "
    "  (    !          %    \"     $    8     0         0    &    &5M8F5D9&5D(&UU;'1I<&QI97(@8V]R90X    P    !@    @   "
    " $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag89
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag90
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag91
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag92
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag93
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag94
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag95
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag96
    Data		    "  %)30     .    < \\   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A"
    "=&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .N_S@8.    X X  "
    " 8    (     @         %    \"     $    !     0         %  0 &@    $   \"Z 0  9&5F875L=',                       !N7"
    "V)I='-?80                       &)I;E]P=%]A                        ;E]B:71S7V(                       !B:6Y?<'1?8@ "
    "                      &Y?8FET<U]A8@                      8FEN7W!T7V%B                      !Q=6%N=&EZ871I;VX      "
    "            &]V97)F;&]W                        :6Y?;&%T96YC>0                    !M=6QT7VQA=&5N8WD                "
    "  &%D9%]L871E;F-Y                    8V]N=E]L871E;F-Y                  !C;VYJ=6=A=&5D                     &UU;'1I<"
    "&QI97)?:6UP;&5M96YT871I;VX 87-Y;F,                           !P:7!E;&EN961?96YA8FQE                      X   #P\" "
    "  !@    @    !          4    (     0   \"(    !          X    X    !@    @    $          4    (     0    @    !   "
    "      !     (    ;E]B:71S7V$.    .     8    (    !@         %    \"     $    !     0         )    \"            #)"
    " #@   #@    &    \"     0         !0    @    !    \"     $         $     @   !B:6Y?<'1?80X    X    !@    @    &   "
    "       4    (     0    $    !          D    (            ,4 .    .     8    (    !          %    \"     $    (    "
    " 0         0    \"    &Y?8FET<U]B#@   #@    &    \"     8         !0    @    !     0    $         \"0    @        "
    "    R0 X    X    !@    @    $          4    (     0    @    !         !     (    8FEN7W!T7V(.    .     8    (    !"
    "@         %    \"     $    !     0         )    \"            #% #@   $     &    \"     0         !0    @    !    "
    "\"0    $         $     D   !N7V)I='-?86(         #@   #@    &    \"     8         !0    @    !     0    $         "
    "\"0    @          (!\"0 X   !     !@    @    $          4    (     0    D    !         !     )    8FEN7W!T7V%B    "
    "      X    X    !@    @    &          4    (     0    $    !          D    (            +$ .    0     8    (    ! "
    "         %    \"     $    ,     0         0    #    '%U86YT:7IA=&EO;@     .    .     8    (    !          %    \" "
    "    $    (     0         0    \"    %1R=6YC871E#@   #@    &    \"     0         !0    @    !    \"     $         $"
    "     @   !O=F5R9FQO=PX    P    !@    @    $          4    (     0    0    !         !  ! !7<F%P#@   $     &    \" "
    "    0         !0    @    !    #     $         $     P   !M=6QT7VQA=&5N8WD     #@   #@    &    \"     8         !0 "
    "   @    !     0    $         \"0    @            (0 X   !     !@    @    $          4    (     0    L    !        "
    " !     +    861D7VQA=&5N8WD       X    X    !@    @    &          4    (     0    $    !          D    (          "
    "  \\#\\.    0     8    (    !          %    \"     $    ,     0         0    #    &-O;G9?;&%T96YC>0     .    .    "
    " 8    (    !@         %    \"     $    !     0         )    \"            / _#@   $     &    \"     0         !0  "
    "  @    !    \"@    $         $     H   !I;E]L871E;F-Y        #@   #@    &    \"     8         !0    @    !     0  "
    "  $         \"0    @               X   !     !@    @    $          4    (     0    H    !         !     *    8V]N:"
    "G5G871E9         X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     "
    "0         !0    @    !    !0    $         $     4   !A<WEN8P    X    P    !@    @    $          4    (     0    , "
    "   !         !   P!O9F8 #@   $     &    \"     0         !0    @    !    $     $         $    !    !P:7!E;&EN961?9"
    "6YA8FQE#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    4     8    (    !        "
    "  %    \"     $    9     0         0    &0   &UU;'1I<&QI97)?:6UP;&5M96YT871I;VX         #@   $     &    \"     0  "
    "       !0    @    !    #@    $         $     X   !B96AA=FEO<F%L($A$3   #@   $     &    \"     0         !0    @   "
    " !    #     $         $     P   !R96=?<F5T:6UI;F<     #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   .    .     8    (    !@         %    \"     $    !     0         )    \"            !! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    &          4   "
    " (     0    $    !          D    (            $$ .    .     8    (    !@         %    \"     $    !     0         "
    ")    \"             A #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            P0 X   "
    " X    !@    @    &          4    (     0    $    !          D    (            &$ .    .     8    (    !          %"
    "    \"     $    (     0         0    \"    %1R=6YC871E#@   #     &    \"     0         !0    @    !    !     $    "
    "     $  $ %=R87 .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @             0 X    X    !@    @    &          4    "
    "(     0    $    !          D    (            \\#\\.    .     8    (    !@         %    \"     $    !     0        "
    " )    \"            / _#@   #     &    \"     0         !0    @    !     @    $         $  \" &]N   .    2     8  "
    "  (    !          %    \"     $    8     0         0    &    &5M8F5D9&5D(&UU;'1I<&QI97(@8V]R90X    P    !@    @   "
    " $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     @    $    "
    "     $  \" &]N   "
  }
  DataRecord {
    Tag			    DataTag97
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag98
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag99
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag100
    Data		    "  %)30     .    B @   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ %(QA0,.    ^ <   "
    "8    (     @         %    \"     $    !     0         %  0 %0    $   #2    9&5F875L=',                 ;6]D90     "
    "                 ;W5T<'5T3G5M                ;W5T<'5T5VED=&@             ;W5T<'5T0FEN87)Y4'0         ;W5T<'5T07)I="
    "&AM971I8U1Y<&4 <VAO=U]F;W)M870             ;W5T<'5T5&]7;W)K<W!A8V4     =F%R:6%B;&50<F5F:7@         ;W5T<'5T5&]-;V1"
    "E;$%S5V5L;           #@   &@$   &    \"     $         !0    @    !    $     $         #@   #     &    \"     0    "
    "     !0    @    !    !     $         $  $ &UO9&4.    2     8    (    !          %    \"     $    7     0         0"
    "    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X   !     !@    @    $          4    (     0    D    !         !     ) "
    "   ;W5T<'5T3G5M          X    X    !@    @    &          4    (     0    $    !          D    (             $ .   "
    " 0     8    (    !          %    \"     $    +     0         0    \"P   &]U='!U=%=I9'1H       .    .     8    (   "
    " !@         %    \"     $    !     0         )    \"            \"! #@   $     &    \"     0         !0    @    ! "
    "   #@    $         $     X   !O=71P=71\":6YA<GE0=   #@   #@    &    \"     8         !0    @    !     0    $      "
    "   \"0    @            <0 X   !(    !@    @    $          4    (     0   !0    !         !     4    ;W5T<'5T07)I=&"
    "AM971I8U1Y<&4     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX   !(  "
    "  !@    @    $          4    (     0   !$    !         !     1    ;W5T<'5T5&]7;W)K<W!A8V4         #@   #     &    "
    "\"     0         !0    @    !     P    $         $  # &]F9@ .    0     8    (    !          %    \"     $    .    "
    " 0         0    #@   '9A<FEA8FQE4')E9FEX   .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "W5T  X   !(    !@    @    $          4    (     0   !,    !         !     3    ;W5T<'5T5&]-;V1E;$%S5V5L;       #@ "
    "  #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"  "
    "   $    7     0         0    %P   &1I=FES:6]N<R!O9B!E<75A;\"!S:7IE  X    X    !@    @    &          4    (     0  "
    "  $    !          D    (            $$ .    4     8    (    !@         %    \"     $    $     0         )    (    "
    "        !!         $$         00        !! #@   %     &    \"     8         !0    @    !    !     $         \"0   "
    "\"             (0         A         \"$         (0 X   !0    !@    @    &          4    (     0    0    !         "
    " D    @            \\#\\       #P/P       / _        \\#\\.    ,     8    (    !          %    \"     $    #     0"
    "         0  , ;V9F  X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"  "
    "   0         !0    @    !     P    $         $  # &]U=  .    ,     8    (    !          %    \"     $    \"     0 "
    "        0  ( ;VX   "
  }
  DataRecord {
    Tag			    DataTag101
    Data		    "  %)30     .    , 0   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ .Z6\\@,.    H ,  "
    " 8    (     @         %    \"     $    !     0         %  0 #P    $   !+    9&5F875L=',         <F5P;&EC871I;VX   "
    "  ;&%T96YC>0          :6UP;&5M96YT871I;VX ;6ES8P                     .    ( (   8    (     0         %    \"     $"
    "    (     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   ')E<&QI8V%T:6]N   "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"            \"! #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !L871E;F-Y  X    X    !@    @    &          4    (     0    $"
    "    !          D    (            $$ .    ,     8    (    !          %    \"     $    $     0         0  0 ;6ES8PX "
    "   P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   $     &    \"     0         !0    @  "
    "  !    #@    $         $     X   !I;7!L96UE;G1A=&EO;@  #@   #     &    \"     0         !0    @    !    !     $   "
    "      $  $ &-O<F4.    .     8    (    !@         %    \"     $    !     0         )    \"             ! #@   #@   "
    " &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4   "
    " (     0    0    !         !  ! !C;W)E#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
  }
  DataRecord {
    Tag			    DataTag102
    Data		    "  %)30     .    T $   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ &!);@0.    0 $   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    2    9&5F875L=', :6YP=71.=6T         #@   *"
    "@    &    \"     $         !0    @    !     @    $         #@   #@    &    \"     0         !0    @    !    \"    "
    " $         $     @   !I;G!U=$YU;0X    X    !@    @    &          4    (     0    $    !          D    (           "
    "  $ .    .     8    (    !@         %    \"     $    !     0         )    \"             ! "
  }
  DataRecord {
    Tag			    DataTag103
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag104
    Data		    "  %)30     .    L 8   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +\\C$P<.    ( 8  "
    " 8    (     @         %    \"     $    !     0         %  0 \"0    $    _    9&5F875L=', 961G90      <&]L87)I='D >"
    "%]I;@      >%]O=70     >5]I;@      >5]O=70       X   \"8 P  !@    @    !          4    (     0    P    !          "
    "X    P    !@    @    $          4    (     0    0    !         !  ! !E9&=E#@   #@    &    \"     0         !0    @"
    "    !    !@    $         $     8   !2:7-I;F<   X    X    !@    @    $          4    (     0    @    !         !   "
    "  (    <&]L87)I='D.    0     8    (    !          %    \"     $    +     0         0    \"P   $%C=&EV92!(:6=H     "
    "  .    ,     8    (    !          %    \"     $    $     0         0  0 >%]I;@X   !@    !@    @    $          4   "
    " (     0   \"\\    !         !     O    6S L,\"XP.\"PP+C X+# N,38L,\"XQ-BPP+C(T+# N,C0L,\"XS,BPP+C,R+# N-%T #@   #"
    "@    &    \"     0         !0    @    !    !0    $         $     4   !X7V]U=     X   !@    !@    @    $          4"
    "    (     0   \"\\    !         !     O    6S N-BPP+C8X+# N-C@L,\"XW-BPP+C<V+# N.#0L,\"XX-\"PP+CDR+# N.3(L,5T #@  "
    " #     &    \"     0         !0    @    !    !     $         $  $ 'E?:6X.    4     8    (    !          %    \"   "
    "  $    ?     0         0    'P   %LM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,5T #@   #@    &    \"     0         !0   "
    " @    !    !0    $         $     4   !Y7V]U=     X   !0    !@    @    $          4    (     0   !\\    !         !"
    "     ?    6RTQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ70 .    .     8    (    !          %    \"     $    '  "
    "   0         0    !P   $9A;&QI;F< #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !!8W"
    "1I=F4@2&EG:       #@   &     &    \"     0         !0    @    !    +P    $         $    \"\\   !;,\" P+C X(# N,#@@"
    ",\"XQ-B P+C$V(# N,C0@,\"XR-\" P+C,R(# N,S(@,\"XT70 .    8     8    (    !          %    \"     $    O     0       "
    "  0    +P   %LP+C8@,\"XV.\" P+C8X(# N-S8@,\"XW-B P+C@T(# N.#0@,\"XY,B P+CDR(#%=  X   !0    !@    @    $          4"
    "    (     0   !X    !         !     >    6S$@(#$@+3$@+3$@+3$@+3$@+3$@+3$@+3$@+3%=   .    4     8    (    !        "
    "  %    \"     $    ?     0         0    'P   %LM,2 M,2 @,2 @,2 M,2 M,2 M,2 M,2 M,2 M,5T "
  }
  DataRecord {
    Tag			    DataTag105
    Data		    "  %)30     .    L 8   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )#IO@4.    ( 8   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    _    9&5F875L=', 961G90      <&]L87)I='D >%"
    "]I;@      >%]O=70     >5]I;@      >5]O=70       X   \"8 P  !@    @    !          4    (     0    P    !          X"
    "    P    !@    @    $          4    (     0    0    !         !  ! !E9&=E#@   #@    &    \"     0         !0    @ "
    "   !    !@    $         $     8   !2:7-I;F<   X    X    !@    @    $          4    (     0    @    !         !    "
    " (    <&]L87)I='D.    0     8    (    !          %    \"     $    +     0         0    \"P   $%C=&EV92!(:6=H      "
    " .    ,     8    (    !          %    \"     $    $     0         0  0 >%]I;@X   !@    !@    @    $          4    "
    "(     0   \"\\    !         !     O    6S L,\"XP.\"PP+C X+# N,38L,\"XQ-BPP+C(T+# N,C0L,\"XS,BPP+C,R+# N-%T #@   #@"
    "    &    \"     0         !0    @    !    !0    $         $     4   !X7V]U=     X   !@    !@    @    $          4 "
    "   (     0   \"\\    !         !     O    6S N-BPP+C8X+# N-C@L,\"XW-BPP+C<V+# N.#0L,\"XX-\"PP+CDR+# N.3(L,5T #@   "
    "#     &    \"     0         !0    @    !    !     $         $  $ 'E?:6X.    4     8    (    !          %    \"    "
    " $    ?     0         0    'P   %LM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,5T #@   #@    &    \"     0         !0    "
    "@    !    !0    $         $     4   !Y7V]U=     X   !0    !@    @    $          4    (     0   !\\    !         ! "
    "    ?    6RTQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ70 .    .     8    (    !          %    \"     $    &   "
    "  0         0    !@   %)I<VEN9P  #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !!8W1"
    "I=F4@2&EG:       #@   &     &    \"     0         !0    @    !    +P    $         $    \"\\   !;,\" P+C X(# N,#@@,"
    "\"XQ-B P+C$V(# N,C0@,\"XR-\" P+C,R(# N,S(@,\"XT70 .    8     8    (    !          %    \"     $    O     0        "
    " 0    +P   %LP+C8@,\"XV.\" P+C8X(# N-S8@,\"XW-B P+C@T(# N.#0@,\"XY,B P+CDR(#%=  X   !0    !@    @    $          4 "
    "   (     0   !\\    !         !     ?    6RTQ(\"TQ(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q70 .    4     8    (    "
    "!          %    \"     $    ?     0         0    'P   %LM,2 M,2 @,2 @,2 M,2 M,2 M,2 M,2 M,2 M,5T "
  }
  DataRecord {
    Tag			    DataTag106
    Data		    "  %)30     .    L 8   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ +\\C$P<.    ( 8  "
    " 8    (     @         %    \"     $    !     0         %  0 \"0    $    _    9&5F875L=', 961G90      <&]L87)I='D >"
    "%]I;@      >%]O=70     >5]I;@      >5]O=70       X   \"8 P  !@    @    !          4    (     0    P    !          "
    "X    P    !@    @    $          4    (     0    0    !         !  ! !E9&=E#@   #@    &    \"     0         !0    @"
    "    !    !@    $         $     8   !2:7-I;F<   X    X    !@    @    $          4    (     0    @    !         !   "
    "  (    <&]L87)I='D.    0     8    (    !          %    \"     $    +     0         0    \"P   $%C=&EV92!(:6=H     "
    "  .    ,     8    (    !          %    \"     $    $     0         0  0 >%]I;@X   !@    !@    @    $          4   "
    " (     0   \"\\    !         !     O    6S L,\"XP.\"PP+C X+# N,38L,\"XQ-BPP+C(T+# N,C0L,\"XS,BPP+C,R+# N-%T #@   #"
    "@    &    \"     0         !0    @    !    !0    $         $     4   !X7V]U=     X   !@    !@    @    $          4"
    "    (     0   \"\\    !         !     O    6S N-BPP+C8X+# N-C@L,\"XW-BPP+C<V+# N.#0L,\"XX-\"PP+CDR+# N.3(L,5T #@  "
    " #     &    \"     0         !0    @    !    !     $         $  $ 'E?:6X.    4     8    (    !          %    \"   "
    "  $    ?     0         0    'P   %LM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,5T #@   #@    &    \"     0         !0   "
    " @    !    !0    $         $     4   !Y7V]U=     X   !0    !@    @    $          4    (     0   !\\    !         !"
    "     ?    6RTQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ70 .    .     8    (    !          %    \"     $    '  "
    "   0         0    !P   $9A;&QI;F< #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !!8W"
    "1I=F4@2&EG:       #@   &     &    \"     0         !0    @    !    +P    $         $    \"\\   !;,\" P+C X(# N,#@@"
    ",\"XQ-B P+C$V(# N,C0@,\"XR-\" P+C,R(# N,S(@,\"XT70 .    8     8    (    !          %    \"     $    O     0       "
    "  0    +P   %LP+C8@,\"XV.\" P+C8X(# N-S8@,\"XW-B P+C@T(# N.#0@,\"XY,B P+CDR(#%=  X   !0    !@    @    $          4"
    "    (     0   !X    !         !     >    6S$@(#$@+3$@+3$@+3$@+3$@+3$@+3$@+3$@+3%=   .    4     8    (    !        "
    "  %    \"     $    ?     0         0    'P   %LM,2 M,2 @,2 @,2 M,2 M,2 M,2 M,2 M,2 M,5T "
  }
  DataRecord {
    Tag			    DataTag107
    Data		    "  %)30     .    L 8   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )#IO@4.    ( 8   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    _    9&5F875L=', 961G90      <&]L87)I='D >%"
    "]I;@      >%]O=70     >5]I;@      >5]O=70       X   \"8 P  !@    @    !          4    (     0    P    !          X"
    "    P    !@    @    $          4    (     0    0    !         !  ! !E9&=E#@   #@    &    \"     0         !0    @ "
    "   !    !@    $         $     8   !2:7-I;F<   X    X    !@    @    $          4    (     0    @    !         !    "
    " (    <&]L87)I='D.    0     8    (    !          %    \"     $    +     0         0    \"P   $%C=&EV92!(:6=H      "
    " .    ,     8    (    !          %    \"     $    $     0         0  0 >%]I;@X   !@    !@    @    $          4    "
    "(     0   \"\\    !         !     O    6S L,\"XP.\"PP+C X+# N,38L,\"XQ-BPP+C(T+# N,C0L,\"XS,BPP+C,R+# N-%T #@   #@"
    "    &    \"     0         !0    @    !    !0    $         $     4   !X7V]U=     X   !@    !@    @    $          4 "
    "   (     0   \"\\    !         !     O    6S N-BPP+C8X+# N-C@L,\"XW-BPP+C<V+# N.#0L,\"XX-\"PP+CDR+# N.3(L,5T #@   "
    "#     &    \"     0         !0    @    !    !     $         $  $ 'E?:6X.    4     8    (    !          %    \"    "
    " $    ?     0         0    'P   %LM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,5T #@   #@    &    \"     0         !0    "
    "@    !    !0    $         $     4   !Y7V]U=     X   !0    !@    @    $          4    (     0   !\\    !         ! "
    "    ?    6RTQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ70 .    .     8    (    !          %    \"     $    &   "
    "  0         0    !@   %)I<VEN9P  #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !!8W1"
    "I=F4@2&EG:       #@   &     &    \"     0         !0    @    !    +P    $         $    \"\\   !;,\" P+C X(# N,#@@,"
    "\"XQ-B P+C$V(# N,C0@,\"XR-\" P+C,R(# N,S(@,\"XT70 .    8     8    (    !          %    \"     $    O     0        "
    " 0    +P   %LP+C8@,\"XV.\" P+C8X(# N-S8@,\"XW-B P+C@T(# N.#0@,\"XY,B P+CDR(#%=  X   !0    !@    @    $          4 "
    "   (     0   !\\    !         !     ?    6RTQ(\"TQ(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q70 .    4     8    (    "
    "!          %    \"     $    ?     0         0    'P   %LM,2 M,2 @,2 @,2 M,2 M,2 M,2 M,2 M,2 M,5T "
  }
  DataRecord {
    Tag			    DataTag108
    Data		    "  %)30     .    L 8   8    (     @         %    \"     $    !     0         %  0 \"P    $    6    <W1A="
    "&4       !P87)A;65T97)S    #@   #     &    \"     T         !0    @    !     0    $         !@ $ )#IO@4.    ( 8   "
    "8    (     @         %    \"     $    !     0         %  0 \"0    $    _    9&5F875L=', 961G90      <&]L87)I='D >%"
    "]I;@      >%]O=70     >5]I;@      >5]O=70       X   \"8 P  !@    @    !          4    (     0    P    !          X"
    "    P    !@    @    $          4    (     0    0    !         !  ! !E9&=E#@   #@    &    \"     0         !0    @ "
    "   !    !@    $         $     8   !2:7-I;F<   X    X    !@    @    $          4    (     0    @    !         !    "
    " (    <&]L87)I='D.    0     8    (    !          %    \"     $    +     0         0    \"P   $%C=&EV92!(:6=H      "
    " .    ,     8    (    !          %    \"     $    $     0         0  0 >%]I;@X   !@    !@    @    $          4    "
    "(     0   \"\\    !         !     O    6S L,\"XP.\"PP+C X+# N,38L,\"XQ-BPP+C(T+# N,C0L,\"XS,BPP+C,R+# N-%T #@   #@"
    "    &    \"     0         !0    @    !    !0    $         $     4   !X7V]U=     X   !@    !@    @    $          4 "
    "   (     0   \"\\    !         !     O    6S N-BPP+C8X+# N-C@L,\"XW-BPP+C<V+# N.#0L,\"XX-\"PP+CDR+# N.3(L,5T #@   "
    "#     &    \"     0         !0    @    !    !     $         $  $ 'E?:6X.    4     8    (    !          %    \"    "
    " $    ?     0         0    'P   %LM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,2PM,5T #@   #@    &    \"     0         !0    "
    "@    !    !0    $         $     4   !Y7V]U=     X   !0    !@    @    $          4    (     0   !\\    !         ! "
    "    ?    6RTQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ+\"TQ70 .    .     8    (    !          %    \"     $    &   "
    "  0         0    !@   %)I<VEN9P  #@   $     &    \"     0         !0    @    !    \"P    $         $     L   !!8W1"
    "I=F4@2&EG:       #@   &     &    \"     0         !0    @    !    +P    $         $    \"\\   !;,\" P+C X(# N,#@@,"
    "\"XQ-B P+C$V(# N,C0@,\"XR-\" P+C,R(# N,S(@,\"XT70 .    8     8    (    !          %    \"     $    O     0        "
    " 0    +P   %LP+C8@,\"XV.\" P+C8X(# N-S8@,\"XW-B P+C@T(# N.#0@,\"XY,B P+CDR(#%=  X   !0    !@    @    $          4 "
    "   (     0   !\\    !         !     ?    6RTQ(\"TQ(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q(\" Q70 .    4     8    (    "
    "!          %    \"     $    ?     0         0    'P   %LM,2 M,2 @,2 @,2 M,2 M,2 M,2 M,2 M,2 M,5T "
  }
  DataRecord {
    Tag			    DataTag109
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag110
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag111
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag112
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    ,     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag113
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag114
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag115
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
  DataRecord {
    Tag			    DataTag116
    Data		    "  %)30     .    \\     8    (     0         %    \"     $    #     0         .    0     8    (    !    "
    "      %    \"     $    ,     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@         %    \"    "
    " $    !     0         )    \"            \"! #@   #@    &    \"     8         !0    @    !     0    $         \"0 "
    "   @            <0 "
  }
}
