

================================================================
== Vivado HLS Report for 'matrix_mul'
================================================================
* Date:           Tue Feb 20 09:21:32 2018

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        matrix_mul_vivado
* Solution:       solution1
* Product family: virtex6
* Target device:  xc6vlx240tff1156-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.57|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  117|  117|  118|  118|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  116|  116|        58|          -|          -|     2|    no    |
        | + Loop 1.1      |   56|   56|        28|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1  |   26|   26|        13|          -|          -|     2|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      18|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     14|     763|    1014|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      85|
|Register         |        -|      -|     287|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     14|    1050|    1117|
+-----------------+---------+-------+--------+--------+
|Available        |      832|    768|  301440|  150720|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |                  Instance                  |                  Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |matrix_mul_dadd_64ns_64ns_64_5_full_dsp_U1  |matrix_mul_dadd_64ns_64ns_64_5_full_dsp  |        0|      3|  446|  797|
    |matrix_mul_dmul_64ns_64ns_64_6_max_dsp_U2   |matrix_mul_dmul_64ns_64ns_64_6_max_dsp   |        0|     11|  317|  217|
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |Total                                       |                                         |        0|     14|  763| 1014|
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i0_1_fu_123_p2       |     +    |      0|  0|   2|           2|           1|
    |i1_1_fu_135_p2       |     +    |      0|  0|   2|           2|           1|
    |i2_1_fu_164_p2       |     +    |      0|  0|   2|           2|           1|
    |tmp_1_fu_147_p2      |     +    |      0|  0|   2|           2|           2|
    |tmp_6_fu_176_p2      |     +    |      0|  0|   2|           2|           2|
    |tmp_8_fu_187_p2      |     +    |      0|  0|   2|           2|           2|
    |exitcond1_fu_129_p2  |   icmp   |      0|  0|   2|           2|           3|
    |exitcond2_fu_117_p2  |   icmp   |      0|  0|   2|           2|           3|
    |exitcond_fu_158_p2   |   icmp   |      0|  0|   2|           2|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  18|          18|          18|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  15|         17|    1|         17|
    |i0_reg_61          |   2|          2|    2|          4|
    |i1_reg_73          |   2|          2|    2|          4|
    |i2_reg_97          |   2|          2|    2|          4|
    |storemerge_reg_84  |  64|          2|   64|        128|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  85|         25|   71|        157|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |a_load_reg_241     |  64|   0|   64|          0|
    |ap_CS_fsm          |  16|   0|   16|          0|
    |b_load_reg_246     |  64|   0|   64|          0|
    |i0_1_reg_200       |   2|   0|    2|          0|
    |i0_reg_61          |   2|   0|    2|          0|
    |i1_1_reg_208       |   2|   0|    2|          0|
    |i1_reg_73          |   2|   0|    2|          0|
    |i2_1_reg_226       |   2|   0|    2|          0|
    |i2_reg_97          |   2|   0|    2|          0|
    |out_addr_reg_218   |   2|   0|    2|          0|
    |storemerge_reg_84  |  64|   0|   64|          0|
    |tmp_reg_213        |   1|   0|    2|          1|
    |tmp_s_reg_251      |  64|   0|   64|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 287|   0|  288|          1|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  matrix_mul  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  matrix_mul  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  matrix_mul  | return value |
|ap_done         | out |    1| ap_ctrl_hs |  matrix_mul  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  matrix_mul  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  matrix_mul  | return value |
|a_address0      | out |    2|  ap_memory |       a      |     array    |
|a_ce0           | out |    1|  ap_memory |       a      |     array    |
|a_q0            |  in |   64|  ap_memory |       a      |     array    |
|b_address0      | out |    2|  ap_memory |       b      |     array    |
|b_ce0           | out |    1|  ap_memory |       b      |     array    |
|b_q0            |  in |   64|  ap_memory |       b      |     array    |
|out_r_address0  | out |    2|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   64|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

