INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ninnart/learn-verilog/preferred-2019-prob1/preferred-2019-prob1.srcs/sources_1/new/counter_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ninnart/learn-verilog/preferred-2019-prob1/preferred-2019-prob1.srcs/sources_1/new/dec_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ninnart/learn-verilog/preferred-2019-prob1/preferred-2019-prob1.srcs/sources_1/new/inc_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inc_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ninnart/learn-verilog/preferred-2019-prob1/preferred-2019-prob1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
