Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Tue Apr  3 11:55:57 2018
| Host         : Tr0llz0r running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sine_wave_gen_control_sets_placed.rpt
| Design       : sine_wave_gen
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |            6 |
| Yes          | No                    | No                     |               5 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+--------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+--------------------------------+------------------+----------------+
| ~clk_IBUF_BUFG |                                | reset_IBUF                     |                1 |              1 |
|  clk_IBUF_BUFG |                                |                                |                1 |              2 |
|  clk_IBUF_BUFG | frequency_select_component/sel |                                |                2 |              5 |
|  clk_IBUF_BUFG |                                | reset_IBUF                     |                2 |              6 |
| ~clk_IBUF_BUFG |                                |                                |                3 |              8 |
|  clk_IBUF_BUFG |                                | frequency_select_component/sel |                3 |             12 |
+----------------+--------------------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 5      |                     1 |
| 6      |                     1 |
| 8      |                     1 |
| 12     |                     1 |
+--------+-----------------------+


