ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Src/main.c"
  18              		.section	.text.USART3_4_IRQHandler,"ax",%progbits
  19              		.align	1
  20              		.global	USART3_4_IRQHandler
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	USART3_4_IRQHandler:
  26              	.LFB41:
   1:Src/main.c    **** /**
   2:Src/main.c    ****  *
   3:Src/main.c    ****  * Brandon Mouser
   4:Src/main.c    ****  * U0962682
   5:Src/main.c    ****  *
   6:Src/main.c    ****  ******************************************************************************
   7:Src/main.c    ****  * File Name          : main.c
   8:Src/main.c    ****  * Description        : Main program body
   9:Src/main.c    ****  ******************************************************************************
  10:Src/main.c    ****  ** This notice applies to any and all portions of this file
  11:Src/main.c    ****  * that are not between comment pairs USER CODE BEGIN and
  12:Src/main.c    ****  * USER CODE END. Other portions of this file, whether
  13:Src/main.c    ****  * inserted by the user or by software development tools
  14:Src/main.c    ****  * are owned by their respective copyright owners.
  15:Src/main.c    ****  *
  16:Src/main.c    ****  * COPYRIGHT(c) 2018 STMicroelectronics
  17:Src/main.c    ****  *
  18:Src/main.c    ****  * Redistribution and use in source and binary forms, with or without modification,
  19:Src/main.c    ****  * are permitted provided that the following conditions are met:
  20:Src/main.c    ****  *   1. Redistributions of source code must retain the above copyright notice,
  21:Src/main.c    ****  *      this list of conditions and the following disclaimer.
  22:Src/main.c    ****  *   2. Redistributions in binary form must reproduce the above copyright notice,
  23:Src/main.c    ****  *      this list of conditions and the following disclaimer in the documentation
  24:Src/main.c    ****  *      and/or other materials provided with the distribution.
  25:Src/main.c    ****  *   3. Neither the name of STMicroelectronics nor the names of its contributors
  26:Src/main.c    ****  *      may be used to endorse or promote products derived from this software
  27:Src/main.c    ****  *      without specific prior written permission.
  28:Src/main.c    ****  *
  29:Src/main.c    ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  30:Src/main.c    ****  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  31:Src/main.c    ****  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  32:Src/main.c    ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 2


  33:Src/main.c    ****  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  34:Src/main.c    ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  35:Src/main.c    ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  36:Src/main.c    ****  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  37:Src/main.c    ****  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  38:Src/main.c    ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  39:Src/main.c    ****  *
  40:Src/main.c    ****  ******************************************************************************
  41:Src/main.c    ****  */
  42:Src/main.c    **** 
  43:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  44:Src/main.c    **** #include "main.h"
  45:Src/main.c    **** #include "stm32f0xx_hal.h"
  46:Src/main.c    **** #include "stm32f072xb.h"
  47:Src/main.c    **** void _Error_Handler(char *file, int line);
  48:Src/main.c    **** volatile uint8_t receivedChar; // global variable holding the received characters
  49:Src/main.c    **** volatile int newData = 0;
  50:Src/main.c    **** volatile int count = 0; // count of characters (after 2 we will reset this variable)
  51:Src/main.c    **** 
  52:Src/main.c    **** /* USER CODE BEGIN Includes */
  53:Src/main.c    **** 
  54:Src/main.c    **** /* USER CODE END Includes */
  55:Src/main.c    **** 
  56:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  57:Src/main.c    **** 
  58:Src/main.c    **** /* USER CODE BEGIN PV */
  59:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  60:Src/main.c    **** 
  61:Src/main.c    **** /* USER CODE END PV */
  62:Src/main.c    **** 
  63:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  64:Src/main.c    **** void SystemClock_Config(void);
  65:Src/main.c    **** void transmitCharacter(char);
  66:Src/main.c    **** void transmitString(char *);
  67:Src/main.c    **** // void USART3_IRQHandler(void);
  68:Src/main.c    **** void USART3_4_IRQHandler(void);
  69:Src/main.c    **** 
  70:Src/main.c    **** /* USER CODE BEGIN PFP */
  71:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  72:Src/main.c    **** 
  73:Src/main.c    **** /* USER CODE END PFP */
  74:Src/main.c    **** 
  75:Src/main.c    **** /* USER CODE BEGIN 0 */
  76:Src/main.c    **** 
  77:Src/main.c    **** /* USER CODE END 0 */
  78:Src/main.c    **** 
  79:Src/main.c    **** /**
  80:Src/main.c    ****  * @brief  The application entry point.
  81:Src/main.c    ****  * @retval int
  82:Src/main.c    ****  */
  83:Src/main.c    **** int main(void)
  84:Src/main.c    **** {
  85:Src/main.c    ****   HAL_Init();           // Reset of all peripherals, init the Flash and Systick
  86:Src/main.c    ****   SystemClock_Config(); // Configure the system clock
  87:Src/main.c    **** 
  88:Src/main.c    ****   __HAL_RCC_GPIOC_CLK_ENABLE(); // Enable the GPIOC clock in the RCC
  89:Src/main.c    ****   // Set up a configuration struct to pass to the initialization function
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 3


  90:Src/main.c    ****   GPIO_InitTypeDef initStr = {GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO
  91:Src/main.c    ****                               GPIO_MODE_OUTPUT_PP,
  92:Src/main.c    ****                               GPIO_SPEED_FREQ_LOW,
  93:Src/main.c    ****                               GPIO_NOPULL};
  94:Src/main.c    ****   HAL_GPIO_Init(GPIOC, &initStr); // Initialize pins PC6,7,8 & PC9
  95:Src/main.c    ****                                   // HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET); // Start P
  96:Src/main.c    **** 
  97:Src/main.c    ****   // **** Alternate Function **** //
  98:Src/main.c    ****   // Set the selected pins into alternate function mode and program the correct alternate function 
  99:Src/main.c    ****   // PC4 = USART3_TX (AF1) -- transmitting
 100:Src/main.c    ****   // PC5 = USART3_RX (AF1) -- receiving
 101:Src/main.c    ****   // Clear PC4/5 MODER4/5 and then set to alternate (10)
 102:Src/main.c    ****   GPIOC->MODER &= ~(1 << 8);  // clear PC4 bit
 103:Src/main.c    ****   GPIOC->MODER &= ~(1 << 9);  // clear PC4 bit
 104:Src/main.c    ****   GPIOC->MODER |= (1 << 9);   // set to alternate (10)
 105:Src/main.c    ****   GPIOC->MODER &= ~(1 << 10); // clear PC5 bit
 106:Src/main.c    ****   GPIOC->MODER &= ~(1 << 11); // clear PC5 bit
 107:Src/main.c    ****   GPIOC->MODER |= (1 << 11);  // set to alternate (10)
 108:Src/main.c    ****   // Assign AF1 to PC4 and PC5 -- 0001
 109:Src/main.c    ****   GPIOC->AFR[0] |= (1 << 16);  // AFSEL4 bit 16
 110:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 17); // AFSEL4 bit 17 (clear)
 111:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 18); // AFSEL4 bit 18 (clear)
 112:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 19); // AFSEL4 bit 19 (clear)
 113:Src/main.c    ****   GPIOC->AFR[0] |= (1 << 20);  // AFSEL5 bit 20
 114:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 21); // AFSEL5 bit 21 (clear)
 115:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 22); // AFSEL5 bit 22 (clear)
 116:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 23); // AFSEL5 bit 23 (clear)
 117:Src/main.c    **** 
 118:Src/main.c    ****   // **** Initialize the USART **** //
 119:Src/main.c    ****   // Enable the USART clock in the RCC
 120:Src/main.c    ****   RCC->APB1ENR = RCC_APB1ENR_USART3EN;
 121:Src/main.c    ****   // Set the Baud rate for communication to be 9600 bits/second.
 122:Src/main.c    ****   USART3->BRR = HAL_RCC_GetHCLKFreq() / 9600;
 123:Src/main.c    ****   // Enable transmitter and receiver hardware
 124:Src/main.c    ****   USART3->CR1 |= (1 << 3); // Enable transmitter
 125:Src/main.c    ****   USART3->CR1 |= (1 << 2); // Enable receiver
 126:Src/main.c    ****   USART3->CR1 |= (1 << 5); // Enable RXNE interrupt
 127:Src/main.c    ****   USART3->CR1 |= (1 << 0); // Enable USART
 128:Src/main.c    ****   // **** Initialize the USART **** //
 129:Src/main.c    **** 
 130:Src/main.c    ****   //*****Enable and Set Priority of the USART3 Interrupt*****************//
 131:Src/main.c    ****   // Enable the selected EXTI interrupt that references USART3
 132:Src/main.c    ****   NVIC_EnableIRQ(USART3_4_IRQn);
 133:Src/main.c    ****   // Set the priority for the interrupt to 0
 134:Src/main.c    ****   NVIC_SetPriority(USART3_4_IRQn, 0);
 135:Src/main.c    ****   // transmitString("CMD? \0");
 136:Src/main.c    **** 
 137:Src/main.c    ****   while (1)
 138:Src/main.c    ****   {
 139:Src/main.c    ****     // ******** 4.2 General Configuration ******** //
 140:Src/main.c    ****     if ((newData == 1))
 141:Src/main.c    ****     {
 142:Src/main.c    ****       uint16_t LED_case = 0; // LED to update
 143:Src/main.c    ****       if (count == 0)
 144:Src/main.c    ****       {
 145:Src/main.c    ****         switch (receivedChar)
 146:Src/main.c    ****         {
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 4


 147:Src/main.c    ****         case 'r':
 148:Src/main.c    ****           LED_case = GPIO_PIN_6;
 149:Src/main.c    ****           transmitCharacter('r');
 150:Src/main.c    ****           count++;
 151:Src/main.c    ****           break;
 152:Src/main.c    ****         case 'b':
 153:Src/main.c    ****           LED_case = GPIO_PIN_7;
 154:Src/main.c    ****           transmitCharacter('b');
 155:Src/main.c    ****           count++;
 156:Src/main.c    ****           break;
 157:Src/main.c    ****         case 'o':
 158:Src/main.c    ****           LED_case = GPIO_PIN_8;
 159:Src/main.c    ****           transmitCharacter('o');
 160:Src/main.c    ****           count++;
 161:Src/main.c    ****           break;
 162:Src/main.c    ****         case 'g':
 163:Src/main.c    ****           LED_case = GPIO_PIN_9;
 164:Src/main.c    ****           transmitCharacter('g');
 165:Src/main.c    ****           count++;
 166:Src/main.c    ****           break;
 167:Src/main.c    ****         default:
 168:Src/main.c    ****           transmitString("Error: Wrong character input, needs to be r, b, g, or o");
 169:Src/main.c    ****           transmitCharacter(receivedChar);
 170:Src/main.c    ****           count = 0;
 171:Src/main.c    ****           break;
 172:Src/main.c    ****         }
 173:Src/main.c    ****       }
 174:Src/main.c    ****       else if (count == 1)
 175:Src/main.c    ****       {
 176:Src/main.c    ****         switch (receivedChar)
 177:Src/main.c    ****         {
 178:Src/main.c    ****         case '0':
 179:Src/main.c    ****           HAL_GPIO_WritePin(GPIOC, LED_case, GPIO_PIN_RESET);
 180:Src/main.c    ****           transmitCharacter('0');
 181:Src/main.c    ****           count = 0;
 182:Src/main.c    ****           break;
 183:Src/main.c    ****         case '1':
 184:Src/main.c    ****           HAL_GPIO_WritePin(GPIOC, LED_case, GPIO_PIN_SET);
 185:Src/main.c    ****           transmitCharacter('1');
 186:Src/main.c    ****           count = 0;
 187:Src/main.c    ****           break;
 188:Src/main.c    ****         case '2':
 189:Src/main.c    ****           HAL_GPIO_TogglePin(GPIOC, LED_case);
 190:Src/main.c    ****           transmitCharacter('2');
 191:Src/main.c    ****           count = 0;
 192:Src/main.c    ****           break;
 193:Src/main.c    ****         default:
 194:Src/main.c    ****           transmitString("Error: Input needs to a number between 0-2");
 195:Src/main.c    ****           transmitCharacter(receivedChar);
 196:Src/main.c    ****           count = 0;
 197:Src/main.c    ****           break;
 198:Src/main.c    ****         }
 199:Src/main.c    ****       }
 200:Src/main.c    ****       else {
 201:Src/main.c    ****         break;
 202:Src/main.c    ****         newData = 0;
 203:Src/main.c    ****       }
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 5


 204:Src/main.c    ****       newData = 0;
 205:Src/main.c    ****     }
 206:Src/main.c    **** 
 207:Src/main.c    ****     // ******** 4.2 General Configuration ******** //
 208:Src/main.c    ****     // uint8_t received_char = USART3->RDR;
 209:Src/main.c    ****     // switch (received_char)
 210:Src/main.c    ****     // {
 211:Src/main.c    ****     // case 'r':
 212:Src/main.c    ****     //   HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 213:Src/main.c    ****     //   transmitCharacter('r');
 214:Src/main.c    ****     //   break;
 215:Src/main.c    ****     // default:
 216:Src/main.c    ****     //   break;
 217:Src/main.c    ****     // }
 218:Src/main.c    ****     // transmitString(receivedChar);
 219:Src/main.c    ****   }
 220:Src/main.c    **** }
 221:Src/main.c    **** 
 222:Src/main.c    **** /**
 223:Src/main.c    ****  * USART3 Interrupt Handler
 224:Src/main.c    ****  */
 225:Src/main.c    **** void USART3_4_IRQHandler()
 226:Src/main.c    **** {
  27              		.loc 1 226 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 227:Src/main.c    ****   // HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 228:Src/main.c    ****   receivedChar = USART3->RDR;
  32              		.loc 1 228 3 view .LVU1
  33              		.loc 1 228 24 is_stmt 0 view .LVU2
  34 0000 044B     		ldr	r3, .L2
  35 0002 9B8C     		ldrh	r3, [r3, #36]
  36              		.loc 1 228 16 view .LVU3
  37 0004 DBB2     		uxtb	r3, r3
  38 0006 044A     		ldr	r2, .L2+4
  39 0008 1370     		strb	r3, [r2]
 229:Src/main.c    ****   newData = 1; // Indicate new data is ready to be processed
  40              		.loc 1 229 3 is_stmt 1 view .LVU4
  41              		.loc 1 229 11 is_stmt 0 view .LVU5
  42 000a 044B     		ldr	r3, .L2+8
  43 000c 0122     		movs	r2, #1
  44 000e 1A60     		str	r2, [r3]
 230:Src/main.c    **** }
  45              		.loc 1 230 1 view .LVU6
  46              		@ sp needed
  47 0010 7047     		bx	lr
  48              	.L3:
  49 0012 C046     		.align	2
  50              	.L2:
  51 0014 00480040 		.word	1073760256
  52 0018 00000000 		.word	receivedChar
  53 001c 00000000 		.word	newData
  54              		.cfi_endproc
  55              	.LFE41:
  57              		.section	.text.transmitCharacter,"ax",%progbits
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 6


  58              		.align	1
  59              		.global	transmitCharacter
  60              		.syntax unified
  61              		.code	16
  62              		.thumb_func
  64              	transmitCharacter:
  65              	.LFB42:
 231:Src/main.c    **** 
 232:Src/main.c    **** /**
 233:Src/main.c    ****  *  Transmits a single character on the USART
 234:Src/main.c    ****  */
 235:Src/main.c    **** void transmitCharacter(char c)
 236:Src/main.c    **** {
  66              		.loc 1 236 1 is_stmt 1 view -0
  67              		.cfi_startproc
  68              		@ args = 0, pretend = 0, frame = 0
  69              		@ frame_needed = 0, uses_anonymous_args = 0
  70              		@ link register save eliminated.
  71              	.LVL0:
  72              	.L5:
 237:Src/main.c    ****   // Check and wait on the USART status flag that indicates the transmit register is empty
 238:Src/main.c    ****   while (!(USART3->ISR & USART_ISR_TXE))
 239:Src/main.c    ****   {
 240:Src/main.c    ****   }
  73              		.loc 1 240 3 view .LVU8
 238:Src/main.c    ****   {
  74              		.loc 1 238 10 discriminator 1 view .LVU9
 238:Src/main.c    ****   {
  75              		.loc 1 238 18 is_stmt 0 discriminator 1 view .LVU10
  76 0000 034B     		ldr	r3, .L7
  77 0002 DB69     		ldr	r3, [r3, #28]
 238:Src/main.c    ****   {
  78              		.loc 1 238 10 discriminator 1 view .LVU11
  79 0004 1B06     		lsls	r3, r3, #24
  80 0006 FBD5     		bpl	.L5
 241:Src/main.c    ****   // Write the character into the transmit data register
 242:Src/main.c    ****   USART3->TDR = c;
  81              		.loc 1 242 3 is_stmt 1 view .LVU12
  82              		.loc 1 242 15 is_stmt 0 view .LVU13
  83 0008 014B     		ldr	r3, .L7
  84 000a 1885     		strh	r0, [r3, #40]
 243:Src/main.c    **** }
  85              		.loc 1 243 1 view .LVU14
  86              		@ sp needed
  87 000c 7047     		bx	lr
  88              	.L8:
  89 000e C046     		.align	2
  90              	.L7:
  91 0010 00480040 		.word	1073760256
  92              		.cfi_endproc
  93              	.LFE42:
  95              		.section	.text.transmitString,"ax",%progbits
  96              		.align	1
  97              		.global	transmitString
  98              		.syntax unified
  99              		.code	16
 100              		.thumb_func
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 7


 102              	transmitString:
 103              	.LVL1:
 104              	.LFB43:
 244:Src/main.c    **** 
 245:Src/main.c    **** /**
 246:Src/main.c    ****  *  Transmits a string on the USART
 247:Src/main.c    ****  */
 248:Src/main.c    **** void transmitString(char *s)
 249:Src/main.c    **** {
 105              		.loc 1 249 1 is_stmt 1 view -0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 0
 108              		@ frame_needed = 0, uses_anonymous_args = 0
 109              		.loc 1 249 1 is_stmt 0 view .LVU16
 110 0000 70B5     		push	{r4, r5, r6, lr}
 111              	.LCFI0:
 112              		.cfi_def_cfa_offset 16
 113              		.cfi_offset 4, -16
 114              		.cfi_offset 5, -12
 115              		.cfi_offset 6, -8
 116              		.cfi_offset 14, -4
 117 0002 0500     		movs	r5, r0
 250:Src/main.c    ****   for (int i = 0; s[i] != '\0'; i++)
 118              		.loc 1 250 3 is_stmt 1 view .LVU17
 119              	.LBB8:
 120              		.loc 1 250 8 view .LVU18
 121              	.LVL2:
 122              		.loc 1 250 12 is_stmt 0 view .LVU19
 123 0004 0024     		movs	r4, #0
 124              		.loc 1 250 3 view .LVU20
 125 0006 02E0     		b	.L10
 126              	.LVL3:
 127              	.L11:
 251:Src/main.c    ****   {
 252:Src/main.c    ****     transmitCharacter(s[i]);
 128              		.loc 1 252 5 is_stmt 1 view .LVU21
 129 0008 FFF7FEFF 		bl	transmitCharacter
 130              	.LVL4:
 250:Src/main.c    ****   for (int i = 0; s[i] != '\0'; i++)
 131              		.loc 1 250 34 discriminator 3 view .LVU22
 132 000c 0134     		adds	r4, r4, #1
 133              	.LVL5:
 134              	.L10:
 250:Src/main.c    ****   for (int i = 0; s[i] != '\0'; i++)
 135              		.loc 1 250 24 discriminator 1 view .LVU23
 250:Src/main.c    ****   for (int i = 0; s[i] != '\0'; i++)
 136              		.loc 1 250 20 is_stmt 0 discriminator 1 view .LVU24
 137 000e 285D     		ldrb	r0, [r5, r4]
 250:Src/main.c    ****   for (int i = 0; s[i] != '\0'; i++)
 138              		.loc 1 250 24 discriminator 1 view .LVU25
 139 0010 0028     		cmp	r0, #0
 140 0012 F9D1     		bne	.L11
 141              	.LBE8:
 253:Src/main.c    ****   }
 254:Src/main.c    **** }
 142              		.loc 1 254 1 view .LVU26
 143              		@ sp needed
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 8


 144              	.LVL6:
 145              	.LVL7:
 146              		.loc 1 254 1 view .LVU27
 147 0014 70BD     		pop	{r4, r5, r6, pc}
 148              		.cfi_endproc
 149              	.LFE43:
 151              		.section	.text._Error_Handler,"ax",%progbits
 152              		.align	1
 153              		.global	_Error_Handler
 154              		.syntax unified
 155              		.code	16
 156              		.thumb_func
 158              	_Error_Handler:
 159              	.LFB45:
 255:Src/main.c    **** 
 256:Src/main.c    **** /** System Clock Configuration
 257:Src/main.c    ****  */
 258:Src/main.c    **** void SystemClock_Config(void)
 259:Src/main.c    **** {
 260:Src/main.c    **** 
 261:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct;
 262:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct;
 263:Src/main.c    **** 
 264:Src/main.c    ****   /**Initializes the CPU, AHB and APB busses clocks
 265:Src/main.c    ****    */
 266:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 267:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 268:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 16;
 269:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 270:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 271:Src/main.c    ****   {
 272:Src/main.c    ****     _Error_Handler(__FILE__, __LINE__);
 273:Src/main.c    ****   }
 274:Src/main.c    **** 
 275:Src/main.c    ****   /**Initializes the CPU, AHB and APB busses clocks
 276:Src/main.c    ****    */
 277:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1;
 278:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 279:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 280:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 281:Src/main.c    **** 
 282:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 283:Src/main.c    ****   {
 284:Src/main.c    ****     _Error_Handler(__FILE__, __LINE__);
 285:Src/main.c    ****   }
 286:Src/main.c    **** 
 287:Src/main.c    ****   /**Configure the Systick interrupt time
 288:Src/main.c    ****    */
 289:Src/main.c    ****   HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 290:Src/main.c    **** 
 291:Src/main.c    ****   /**Configure the Systick
 292:Src/main.c    ****    */
 293:Src/main.c    ****   HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 294:Src/main.c    **** 
 295:Src/main.c    ****   /* SysTick_IRQn interrupt configuration */
 296:Src/main.c    ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 297:Src/main.c    **** }
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 9


 298:Src/main.c    **** 
 299:Src/main.c    **** /* USER CODE BEGIN 4 */
 300:Src/main.c    **** 
 301:Src/main.c    **** /* USER CODE END 4 */
 302:Src/main.c    **** 
 303:Src/main.c    **** /**
 304:Src/main.c    ****  * @brief  This function is executed in case of error occurrence.
 305:Src/main.c    ****  * @param  None
 306:Src/main.c    ****  * @retval None
 307:Src/main.c    ****  */
 308:Src/main.c    **** void _Error_Handler(char *file, int line)
 309:Src/main.c    **** {
 160              		.loc 1 309 1 is_stmt 1 view -0
 161              		.cfi_startproc
 162              		@ Volatile: function does not return.
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165              		@ link register save eliminated.
 166              	.LVL8:
 167              	.L13:
 310:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
 311:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
 312:Src/main.c    ****   while (1)
 168              		.loc 1 312 3 view .LVU29
 313:Src/main.c    ****   {
 314:Src/main.c    ****   }
 169              		.loc 1 314 3 view .LVU30
 312:Src/main.c    ****   {
 170              		.loc 1 312 9 view .LVU31
 171 0000 FEE7     		b	.L13
 172              		.cfi_endproc
 173              	.LFE45:
 175              		.section	.rodata.SystemClock_Config.str1.4,"aMS",%progbits,1
 176              		.align	2
 177              	.LC2:
 178 0000 5372632F 		.ascii	"Src/main.c\000"
 178      6D61696E 
 178      2E6300
 179              		.global	__aeabi_uidiv
 180              		.section	.text.SystemClock_Config,"ax",%progbits
 181              		.align	1
 182              		.global	SystemClock_Config
 183              		.syntax unified
 184              		.code	16
 185              		.thumb_func
 187              	SystemClock_Config:
 188              	.LFB44:
 259:Src/main.c    **** 
 189              		.loc 1 259 1 view -0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 72
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193 0000 00B5     		push	{lr}
 194              	.LCFI1:
 195              		.cfi_def_cfa_offset 4
 196              		.cfi_offset 14, -4
 197 0002 93B0     		sub	sp, sp, #76
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 10


 198              	.LCFI2:
 199              		.cfi_def_cfa_offset 80
 261:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct;
 200              		.loc 1 261 3 view .LVU33
 262:Src/main.c    **** 
 201              		.loc 1 262 3 view .LVU34
 266:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 202              		.loc 1 266 3 view .LVU35
 266:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 203              		.loc 1 266 36 is_stmt 0 view .LVU36
 204 0004 0223     		movs	r3, #2
 205 0006 0593     		str	r3, [sp, #20]
 267:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 16;
 206              		.loc 1 267 3 is_stmt 1 view .LVU37
 267:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 16;
 207              		.loc 1 267 30 is_stmt 0 view .LVU38
 208 0008 013B     		subs	r3, r3, #1
 209 000a 0893     		str	r3, [sp, #32]
 268:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 210              		.loc 1 268 3 is_stmt 1 view .LVU39
 268:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 211              		.loc 1 268 41 is_stmt 0 view .LVU40
 212 000c 0F33     		adds	r3, r3, #15
 213 000e 0993     		str	r3, [sp, #36]
 269:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 214              		.loc 1 269 3 is_stmt 1 view .LVU41
 269:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 215              		.loc 1 269 34 is_stmt 0 view .LVU42
 216 0010 0023     		movs	r3, #0
 217 0012 0E93     		str	r3, [sp, #56]
 270:Src/main.c    ****   {
 218              		.loc 1 270 3 is_stmt 1 view .LVU43
 270:Src/main.c    ****   {
 219              		.loc 1 270 7 is_stmt 0 view .LVU44
 220 0014 05A8     		add	r0, sp, #20
 221 0016 FFF7FEFF 		bl	HAL_RCC_OscConfig
 222              	.LVL9:
 270:Src/main.c    ****   {
 223              		.loc 1 270 6 discriminator 1 view .LVU45
 224 001a 0028     		cmp	r0, #0
 225 001c 1ED1     		bne	.L17
 277:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 226              		.loc 1 277 3 is_stmt 1 view .LVU46
 277:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 227              		.loc 1 277 31 is_stmt 0 view .LVU47
 228 001e 0723     		movs	r3, #7
 229 0020 0193     		str	r3, [sp, #4]
 278:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 230              		.loc 1 278 3 is_stmt 1 view .LVU48
 278:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 231              		.loc 1 278 34 is_stmt 0 view .LVU49
 232 0022 0023     		movs	r3, #0
 233 0024 0293     		str	r3, [sp, #8]
 279:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 234              		.loc 1 279 3 is_stmt 1 view .LVU50
 279:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 235              		.loc 1 279 35 is_stmt 0 view .LVU51
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 11


 236 0026 0393     		str	r3, [sp, #12]
 280:Src/main.c    **** 
 237              		.loc 1 280 3 is_stmt 1 view .LVU52
 280:Src/main.c    **** 
 238              		.loc 1 280 36 is_stmt 0 view .LVU53
 239 0028 0493     		str	r3, [sp, #16]
 282:Src/main.c    ****   {
 240              		.loc 1 282 3 is_stmt 1 view .LVU54
 282:Src/main.c    ****   {
 241              		.loc 1 282 7 is_stmt 0 view .LVU55
 242 002a 0021     		movs	r1, #0
 243 002c 01A8     		add	r0, sp, #4
 244 002e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 245              	.LVL10:
 282:Src/main.c    ****   {
 246              		.loc 1 282 6 discriminator 1 view .LVU56
 247 0032 0028     		cmp	r0, #0
 248 0034 17D1     		bne	.L18
 289:Src/main.c    **** 
 249              		.loc 1 289 3 is_stmt 1 view .LVU57
 289:Src/main.c    **** 
 250              		.loc 1 289 22 is_stmt 0 view .LVU58
 251 0036 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 252              	.LVL11:
 289:Src/main.c    **** 
 253              		.loc 1 289 3 discriminator 1 view .LVU59
 254 003a FA21     		movs	r1, #250
 255 003c 8900     		lsls	r1, r1, #2
 256 003e FFF7FEFF 		bl	__aeabi_uidiv
 257              	.LVL12:
 258 0042 FFF7FEFF 		bl	HAL_SYSTICK_Config
 259              	.LVL13:
 293:Src/main.c    **** 
 260              		.loc 1 293 3 is_stmt 1 view .LVU60
 261 0046 0420     		movs	r0, #4
 262 0048 FFF7FEFF 		bl	HAL_SYSTICK_CLKSourceConfig
 263              	.LVL14:
 296:Src/main.c    **** }
 264              		.loc 1 296 3 view .LVU61
 265 004c 0120     		movs	r0, #1
 266 004e 0022     		movs	r2, #0
 267 0050 0021     		movs	r1, #0
 268 0052 4042     		rsbs	r0, r0, #0
 269 0054 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 270              	.LVL15:
 297:Src/main.c    **** 
 271              		.loc 1 297 1 is_stmt 0 view .LVU62
 272 0058 13B0     		add	sp, sp, #76
 273              		@ sp needed
 274 005a 00BD     		pop	{pc}
 275              	.L17:
 272:Src/main.c    ****   }
 276              		.loc 1 272 5 is_stmt 1 view .LVU63
 277 005c 8821     		movs	r1, #136
 278 005e 0448     		ldr	r0, .L19
 279 0060 4900     		lsls	r1, r1, #1
 280 0062 FFF7FEFF 		bl	_Error_Handler
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 12


 281              	.LVL16:
 282              	.L18:
 284:Src/main.c    ****   }
 283              		.loc 1 284 5 view .LVU64
 284 0066 8E21     		movs	r1, #142
 285 0068 0148     		ldr	r0, .L19
 286 006a 4900     		lsls	r1, r1, #1
 287 006c FFF7FEFF 		bl	_Error_Handler
 288              	.LVL17:
 289              	.L20:
 290              		.align	2
 291              	.L19:
 292 0070 00000000 		.word	.LC2
 293              		.cfi_endproc
 294              	.LFE44:
 296              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 297              		.align	2
 298              	.LC7:
 299 0000 4572726F 		.ascii	"Error: Wrong character input, needs to be r, b, g, "
 299      723A2057 
 299      726F6E67 
 299      20636861 
 299      72616374 
 300 0033 6F72206F 		.ascii	"or o\000"
 300      00
 301              		.align	2
 302              	.LC9:
 303 0038 4572726F 		.ascii	"Error: Input needs to a number between 0-2\000"
 303      723A2049 
 303      6E707574 
 303      206E6565 
 303      64732074 
 304              		.section	.text.main,"ax",%progbits
 305              		.align	1
 306              		.global	main
 307              		.syntax unified
 308              		.code	16
 309              		.thumb_func
 311              	main:
 312              	.LFB40:
  84:Src/main.c    ****   HAL_Init();           // Reset of all peripherals, init the Flash and Systick
 313              		.loc 1 84 1 view -0
 314              		.cfi_startproc
 315              		@ args = 0, pretend = 0, frame = 24
 316              		@ frame_needed = 0, uses_anonymous_args = 0
 317 0000 70B5     		push	{r4, r5, r6, lr}
 318              	.LCFI3:
 319              		.cfi_def_cfa_offset 16
 320              		.cfi_offset 4, -16
 321              		.cfi_offset 5, -12
 322              		.cfi_offset 6, -8
 323              		.cfi_offset 14, -4
 324 0002 86B0     		sub	sp, sp, #24
 325              	.LCFI4:
 326              		.cfi_def_cfa_offset 40
  85:Src/main.c    ****   SystemClock_Config(); // Configure the system clock
 327              		.loc 1 85 3 view .LVU66
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 13


 328 0004 FFF7FEFF 		bl	HAL_Init
 329              	.LVL18:
  86:Src/main.c    **** 
 330              		.loc 1 86 3 view .LVU67
 331 0008 FFF7FEFF 		bl	SystemClock_Config
 332              	.LVL19:
  88:Src/main.c    ****   // Set up a configuration struct to pass to the initialization function
 333              		.loc 1 88 3 view .LVU68
 334              	.LBB9:
  88:Src/main.c    ****   // Set up a configuration struct to pass to the initialization function
 335              		.loc 1 88 3 view .LVU69
  88:Src/main.c    ****   // Set up a configuration struct to pass to the initialization function
 336              		.loc 1 88 3 view .LVU70
 337 000c 7D4D     		ldr	r5, .L35
 338 000e 6B69     		ldr	r3, [r5, #20]
 339 0010 8022     		movs	r2, #128
 340 0012 1203     		lsls	r2, r2, #12
 341 0014 1343     		orrs	r3, r2
 342 0016 6B61     		str	r3, [r5, #20]
  88:Src/main.c    ****   // Set up a configuration struct to pass to the initialization function
 343              		.loc 1 88 3 view .LVU71
 344 0018 6B69     		ldr	r3, [r5, #20]
 345 001a 1340     		ands	r3, r2
 346 001c 0093     		str	r3, [sp]
  88:Src/main.c    ****   // Set up a configuration struct to pass to the initialization function
 347              		.loc 1 88 3 view .LVU72
 348 001e 009B     		ldr	r3, [sp]
 349              	.LBE9:
  88:Src/main.c    ****   // Set up a configuration struct to pass to the initialization function
 350              		.loc 1 88 3 view .LVU73
  90:Src/main.c    ****                               GPIO_MODE_OUTPUT_PP,
 351              		.loc 1 90 3 view .LVU74
  90:Src/main.c    ****                               GPIO_MODE_OUTPUT_PP,
 352              		.loc 1 90 20 is_stmt 0 view .LVU75
 353 0020 1422     		movs	r2, #20
 354 0022 0021     		movs	r1, #0
 355 0024 01A8     		add	r0, sp, #4
 356 0026 FFF7FEFF 		bl	memset
 357              	.LVL20:
 358 002a FC23     		movs	r3, #252
 359 002c 9B00     		lsls	r3, r3, #2
 360 002e 0193     		str	r3, [sp, #4]
 361 0030 0126     		movs	r6, #1
 362 0032 0296     		str	r6, [sp, #8]
  94:Src/main.c    ****                                   // HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET); // Start P
 363              		.loc 1 94 3 is_stmt 1 view .LVU76
 364 0034 744C     		ldr	r4, .L35+4
 365 0036 01A9     		add	r1, sp, #4
 366 0038 2000     		movs	r0, r4
 367 003a FFF7FEFF 		bl	HAL_GPIO_Init
 368              	.LVL21:
 102:Src/main.c    ****   GPIOC->MODER &= ~(1 << 9);  // clear PC4 bit
 369              		.loc 1 102 3 view .LVU77
 102:Src/main.c    ****   GPIOC->MODER &= ~(1 << 9);  // clear PC4 bit
 370              		.loc 1 102 8 is_stmt 0 view .LVU78
 371 003e 2368     		ldr	r3, [r4]
 102:Src/main.c    ****   GPIOC->MODER &= ~(1 << 9);  // clear PC4 bit
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 14


 372              		.loc 1 102 16 view .LVU79
 373 0040 724A     		ldr	r2, .L35+8
 374 0042 1340     		ands	r3, r2
 375 0044 2360     		str	r3, [r4]
 103:Src/main.c    ****   GPIOC->MODER |= (1 << 9);   // set to alternate (10)
 376              		.loc 1 103 3 is_stmt 1 view .LVU80
 103:Src/main.c    ****   GPIOC->MODER |= (1 << 9);   // set to alternate (10)
 377              		.loc 1 103 8 is_stmt 0 view .LVU81
 378 0046 2368     		ldr	r3, [r4]
 103:Src/main.c    ****   GPIOC->MODER |= (1 << 9);   // set to alternate (10)
 379              		.loc 1 103 16 view .LVU82
 380 0048 714A     		ldr	r2, .L35+12
 381 004a 1340     		ands	r3, r2
 382 004c 2360     		str	r3, [r4]
 104:Src/main.c    ****   GPIOC->MODER &= ~(1 << 10); // clear PC5 bit
 383              		.loc 1 104 3 is_stmt 1 view .LVU83
 104:Src/main.c    ****   GPIOC->MODER &= ~(1 << 10); // clear PC5 bit
 384              		.loc 1 104 8 is_stmt 0 view .LVU84
 385 004e 2268     		ldr	r2, [r4]
 104:Src/main.c    ****   GPIOC->MODER &= ~(1 << 10); // clear PC5 bit
 386              		.loc 1 104 16 view .LVU85
 387 0050 8023     		movs	r3, #128
 388 0052 9B00     		lsls	r3, r3, #2
 389 0054 1343     		orrs	r3, r2
 390 0056 2360     		str	r3, [r4]
 105:Src/main.c    ****   GPIOC->MODER &= ~(1 << 11); // clear PC5 bit
 391              		.loc 1 105 3 is_stmt 1 view .LVU86
 105:Src/main.c    ****   GPIOC->MODER &= ~(1 << 11); // clear PC5 bit
 392              		.loc 1 105 8 is_stmt 0 view .LVU87
 393 0058 2368     		ldr	r3, [r4]
 105:Src/main.c    ****   GPIOC->MODER &= ~(1 << 11); // clear PC5 bit
 394              		.loc 1 105 16 view .LVU88
 395 005a 6E4A     		ldr	r2, .L35+16
 396 005c 1340     		ands	r3, r2
 397 005e 2360     		str	r3, [r4]
 106:Src/main.c    ****   GPIOC->MODER |= (1 << 11);  // set to alternate (10)
 398              		.loc 1 106 3 is_stmt 1 view .LVU89
 106:Src/main.c    ****   GPIOC->MODER |= (1 << 11);  // set to alternate (10)
 399              		.loc 1 106 8 is_stmt 0 view .LVU90
 400 0060 2368     		ldr	r3, [r4]
 106:Src/main.c    ****   GPIOC->MODER |= (1 << 11);  // set to alternate (10)
 401              		.loc 1 106 16 view .LVU91
 402 0062 6D4A     		ldr	r2, .L35+20
 403 0064 1340     		ands	r3, r2
 404 0066 2360     		str	r3, [r4]
 107:Src/main.c    ****   // Assign AF1 to PC4 and PC5 -- 0001
 405              		.loc 1 107 3 is_stmt 1 view .LVU92
 107:Src/main.c    ****   // Assign AF1 to PC4 and PC5 -- 0001
 406              		.loc 1 107 8 is_stmt 0 view .LVU93
 407 0068 2268     		ldr	r2, [r4]
 107:Src/main.c    ****   // Assign AF1 to PC4 and PC5 -- 0001
 408              		.loc 1 107 16 view .LVU94
 409 006a 8023     		movs	r3, #128
 410 006c 1B01     		lsls	r3, r3, #4
 411 006e 1343     		orrs	r3, r2
 412 0070 2360     		str	r3, [r4]
 109:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 17); // AFSEL4 bit 17 (clear)
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 15


 413              		.loc 1 109 3 is_stmt 1 view .LVU95
 109:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 17); // AFSEL4 bit 17 (clear)
 414              		.loc 1 109 13 is_stmt 0 view .LVU96
 415 0072 226A     		ldr	r2, [r4, #32]
 109:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 17); // AFSEL4 bit 17 (clear)
 416              		.loc 1 109 17 view .LVU97
 417 0074 8023     		movs	r3, #128
 418 0076 5B02     		lsls	r3, r3, #9
 419 0078 1343     		orrs	r3, r2
 420 007a 2362     		str	r3, [r4, #32]
 110:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 18); // AFSEL4 bit 18 (clear)
 421              		.loc 1 110 3 is_stmt 1 view .LVU98
 110:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 18); // AFSEL4 bit 18 (clear)
 422              		.loc 1 110 13 is_stmt 0 view .LVU99
 423 007c 236A     		ldr	r3, [r4, #32]
 110:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 18); // AFSEL4 bit 18 (clear)
 424              		.loc 1 110 17 view .LVU100
 425 007e 674A     		ldr	r2, .L35+24
 426 0080 1340     		ands	r3, r2
 427 0082 2362     		str	r3, [r4, #32]
 111:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 19); // AFSEL4 bit 19 (clear)
 428              		.loc 1 111 3 is_stmt 1 view .LVU101
 111:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 19); // AFSEL4 bit 19 (clear)
 429              		.loc 1 111 13 is_stmt 0 view .LVU102
 430 0084 236A     		ldr	r3, [r4, #32]
 111:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 19); // AFSEL4 bit 19 (clear)
 431              		.loc 1 111 17 view .LVU103
 432 0086 664A     		ldr	r2, .L35+28
 433 0088 1340     		ands	r3, r2
 434 008a 2362     		str	r3, [r4, #32]
 112:Src/main.c    ****   GPIOC->AFR[0] |= (1 << 20);  // AFSEL5 bit 20
 435              		.loc 1 112 3 is_stmt 1 view .LVU104
 112:Src/main.c    ****   GPIOC->AFR[0] |= (1 << 20);  // AFSEL5 bit 20
 436              		.loc 1 112 13 is_stmt 0 view .LVU105
 437 008c 236A     		ldr	r3, [r4, #32]
 112:Src/main.c    ****   GPIOC->AFR[0] |= (1 << 20);  // AFSEL5 bit 20
 438              		.loc 1 112 17 view .LVU106
 439 008e 654A     		ldr	r2, .L35+32
 440 0090 1340     		ands	r3, r2
 441 0092 2362     		str	r3, [r4, #32]
 113:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 21); // AFSEL5 bit 21 (clear)
 442              		.loc 1 113 3 is_stmt 1 view .LVU107
 113:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 21); // AFSEL5 bit 21 (clear)
 443              		.loc 1 113 13 is_stmt 0 view .LVU108
 444 0094 226A     		ldr	r2, [r4, #32]
 113:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 21); // AFSEL5 bit 21 (clear)
 445              		.loc 1 113 17 view .LVU109
 446 0096 8023     		movs	r3, #128
 447 0098 5B03     		lsls	r3, r3, #13
 448 009a 1343     		orrs	r3, r2
 449 009c 2362     		str	r3, [r4, #32]
 114:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 22); // AFSEL5 bit 22 (clear)
 450              		.loc 1 114 3 is_stmt 1 view .LVU110
 114:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 22); // AFSEL5 bit 22 (clear)
 451              		.loc 1 114 13 is_stmt 0 view .LVU111
 452 009e 236A     		ldr	r3, [r4, #32]
 114:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 22); // AFSEL5 bit 22 (clear)
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 16


 453              		.loc 1 114 17 view .LVU112
 454 00a0 614A     		ldr	r2, .L35+36
 455 00a2 1340     		ands	r3, r2
 456 00a4 2362     		str	r3, [r4, #32]
 115:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 23); // AFSEL5 bit 23 (clear)
 457              		.loc 1 115 3 is_stmt 1 view .LVU113
 115:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 23); // AFSEL5 bit 23 (clear)
 458              		.loc 1 115 13 is_stmt 0 view .LVU114
 459 00a6 236A     		ldr	r3, [r4, #32]
 115:Src/main.c    ****   GPIOC->AFR[0] &= ~(1 << 23); // AFSEL5 bit 23 (clear)
 460              		.loc 1 115 17 view .LVU115
 461 00a8 604A     		ldr	r2, .L35+40
 462 00aa 1340     		ands	r3, r2
 463 00ac 2362     		str	r3, [r4, #32]
 116:Src/main.c    **** 
 464              		.loc 1 116 3 is_stmt 1 view .LVU116
 116:Src/main.c    **** 
 465              		.loc 1 116 13 is_stmt 0 view .LVU117
 466 00ae 236A     		ldr	r3, [r4, #32]
 116:Src/main.c    **** 
 467              		.loc 1 116 17 view .LVU118
 468 00b0 5F4A     		ldr	r2, .L35+44
 469 00b2 1340     		ands	r3, r2
 470 00b4 2362     		str	r3, [r4, #32]
 120:Src/main.c    ****   // Set the Baud rate for communication to be 9600 bits/second.
 471              		.loc 1 120 3 is_stmt 1 view .LVU119
 120:Src/main.c    ****   // Set the Baud rate for communication to be 9600 bits/second.
 472              		.loc 1 120 16 is_stmt 0 view .LVU120
 473 00b6 8023     		movs	r3, #128
 474 00b8 DB02     		lsls	r3, r3, #11
 475 00ba EB61     		str	r3, [r5, #28]
 122:Src/main.c    ****   // Enable transmitter and receiver hardware
 476              		.loc 1 122 3 is_stmt 1 view .LVU121
 122:Src/main.c    ****   // Enable transmitter and receiver hardware
 477              		.loc 1 122 17 is_stmt 0 view .LVU122
 478 00bc FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 479              	.LVL22:
 122:Src/main.c    ****   // Enable transmitter and receiver hardware
 480              		.loc 1 122 39 discriminator 1 view .LVU123
 481 00c0 9621     		movs	r1, #150
 482 00c2 8901     		lsls	r1, r1, #6
 483 00c4 FFF7FEFF 		bl	__aeabi_uidiv
 484              	.LVL23:
 122:Src/main.c    ****   // Enable transmitter and receiver hardware
 485              		.loc 1 122 15 discriminator 1 view .LVU124
 486 00c8 5A4B     		ldr	r3, .L35+48
 487 00ca D860     		str	r0, [r3, #12]
 124:Src/main.c    ****   USART3->CR1 |= (1 << 2); // Enable receiver
 488              		.loc 1 124 3 is_stmt 1 view .LVU125
 124:Src/main.c    ****   USART3->CR1 |= (1 << 2); // Enable receiver
 489              		.loc 1 124 9 is_stmt 0 view .LVU126
 490 00cc 1A68     		ldr	r2, [r3]
 124:Src/main.c    ****   USART3->CR1 |= (1 << 2); // Enable receiver
 491              		.loc 1 124 15 view .LVU127
 492 00ce 0821     		movs	r1, #8
 493 00d0 0A43     		orrs	r2, r1
 494 00d2 1A60     		str	r2, [r3]
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 17


 125:Src/main.c    ****   USART3->CR1 |= (1 << 5); // Enable RXNE interrupt
 495              		.loc 1 125 3 is_stmt 1 view .LVU128
 125:Src/main.c    ****   USART3->CR1 |= (1 << 5); // Enable RXNE interrupt
 496              		.loc 1 125 9 is_stmt 0 view .LVU129
 497 00d4 1A68     		ldr	r2, [r3]
 125:Src/main.c    ****   USART3->CR1 |= (1 << 5); // Enable RXNE interrupt
 498              		.loc 1 125 15 view .LVU130
 499 00d6 0439     		subs	r1, r1, #4
 500 00d8 0A43     		orrs	r2, r1
 501 00da 1A60     		str	r2, [r3]
 126:Src/main.c    ****   USART3->CR1 |= (1 << 0); // Enable USART
 502              		.loc 1 126 3 is_stmt 1 view .LVU131
 126:Src/main.c    ****   USART3->CR1 |= (1 << 0); // Enable USART
 503              		.loc 1 126 9 is_stmt 0 view .LVU132
 504 00dc 1A68     		ldr	r2, [r3]
 126:Src/main.c    ****   USART3->CR1 |= (1 << 0); // Enable USART
 505              		.loc 1 126 15 view .LVU133
 506 00de 1C31     		adds	r1, r1, #28
 507 00e0 0A43     		orrs	r2, r1
 508 00e2 1A60     		str	r2, [r3]
 127:Src/main.c    ****   // **** Initialize the USART **** //
 509              		.loc 1 127 3 is_stmt 1 view .LVU134
 127:Src/main.c    ****   // **** Initialize the USART **** //
 510              		.loc 1 127 9 is_stmt 0 view .LVU135
 511 00e4 1A68     		ldr	r2, [r3]
 127:Src/main.c    ****   // **** Initialize the USART **** //
 512              		.loc 1 127 15 view .LVU136
 513 00e6 3243     		orrs	r2, r6
 514 00e8 1A60     		str	r2, [r3]
 132:Src/main.c    ****   // Set the priority for the interrupt to 0
 515              		.loc 1 132 3 is_stmt 1 view .LVU137
 516              	.LVL24:
 517              	.LBB10:
 518              	.LBI10:
 519              		.file 2 "Drivers/CMSIS/Include/core_cm0.h"
   1:Drivers/CMSIS/Include/core_cm0.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm0.h ****  * @file     core_cm0.h
   3:Drivers/CMSIS/Include/core_cm0.h ****  * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm0.h ****  * @version  V5.0.5
   5:Drivers/CMSIS/Include/core_cm0.h ****  * @date     28. May 2018
   6:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm0.h **** /*
   8:Drivers/CMSIS/Include/core_cm0.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm0.h ****  *
  10:Drivers/CMSIS/Include/core_cm0.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm0.h ****  *
  12:Drivers/CMSIS/Include/core_cm0.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm0.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm0.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm0.h ****  *
  16:Drivers/CMSIS/Include/core_cm0.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm0.h ****  *
  18:Drivers/CMSIS/Include/core_cm0.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm0.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm0.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm0.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm0.h ****  * limitations under the License.
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 18


  23:Drivers/CMSIS/Include/core_cm0.h ****  */
  24:Drivers/CMSIS/Include/core_cm0.h **** 
  25:Drivers/CMSIS/Include/core_cm0.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm0.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm0.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm0.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm0.h **** #endif
  30:Drivers/CMSIS/Include/core_cm0.h **** 
  31:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CORE_CM0_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm0.h **** #define __CORE_CM0_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm0.h **** 
  34:Drivers/CMSIS/Include/core_cm0.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm0.h **** 
  36:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm0.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm0.h **** #endif
  39:Drivers/CMSIS/Include/core_cm0.h **** 
  40:Drivers/CMSIS/Include/core_cm0.h **** /**
  41:Drivers/CMSIS/Include/core_cm0.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm0.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm0.h **** 
  44:Drivers/CMSIS/Include/core_cm0.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm0.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm0.h **** 
  47:Drivers/CMSIS/Include/core_cm0.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm0.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm0.h **** 
  50:Drivers/CMSIS/Include/core_cm0.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm0.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm0.h ****  */
  53:Drivers/CMSIS/Include/core_cm0.h **** 
  54:Drivers/CMSIS/Include/core_cm0.h **** 
  55:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm0.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm0.h **** /**
  59:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup Cortex_M0
  60:Drivers/CMSIS/Include/core_cm0.h ****   @{
  61:Drivers/CMSIS/Include/core_cm0.h ****  */
  62:Drivers/CMSIS/Include/core_cm0.h **** 
  63:Drivers/CMSIS/Include/core_cm0.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm0.h ****  
  65:Drivers/CMSIS/Include/core_cm0.h **** /*  CMSIS CM0 definitions */
  66:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm0.h **** #define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm0.h ****                                     __CM0_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm0.h **** 
  71:Drivers/CMSIS/Include/core_cm0.h **** #define __CORTEX_M                (0U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm0.h **** 
  73:Drivers/CMSIS/Include/core_cm0.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm0.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/Include/core_cm0.h **** */
  76:Drivers/CMSIS/Include/core_cm0.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/Include/core_cm0.h **** 
  78:Drivers/CMSIS/Include/core_cm0.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __TARGET_FPU_VFP
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 19


  80:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  82:Drivers/CMSIS/Include/core_cm0.h **** 
  83:Drivers/CMSIS/Include/core_cm0.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm0.h **** 
  88:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/Include/core_cm0.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  92:Drivers/CMSIS/Include/core_cm0.h **** 
  93:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/Include/core_cm0.h ****   #endif
  97:Drivers/CMSIS/Include/core_cm0.h **** 
  98:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 102:Drivers/CMSIS/Include/core_cm0.h **** 
 103:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/Include/core_cm0.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 107:Drivers/CMSIS/Include/core_cm0.h **** 
 108:Drivers/CMSIS/Include/core_cm0.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/Include/core_cm0.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/Include/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 112:Drivers/CMSIS/Include/core_cm0.h **** 
 113:Drivers/CMSIS/Include/core_cm0.h **** #endif
 114:Drivers/CMSIS/Include/core_cm0.h **** 
 115:Drivers/CMSIS/Include/core_cm0.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/Include/core_cm0.h **** 
 117:Drivers/CMSIS/Include/core_cm0.h **** 
 118:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/Include/core_cm0.h **** }
 120:Drivers/CMSIS/Include/core_cm0.h **** #endif
 121:Drivers/CMSIS/Include/core_cm0.h **** 
 122:Drivers/CMSIS/Include/core_cm0.h **** #endif /* __CORE_CM0_H_GENERIC */
 123:Drivers/CMSIS/Include/core_cm0.h **** 
 124:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/Include/core_cm0.h **** 
 126:Drivers/CMSIS/Include/core_cm0.h **** #ifndef __CORE_CM0_H_DEPENDANT
 127:Drivers/CMSIS/Include/core_cm0.h **** #define __CORE_CM0_H_DEPENDANT
 128:Drivers/CMSIS/Include/core_cm0.h **** 
 129:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/Include/core_cm0.h ****  extern "C" {
 131:Drivers/CMSIS/Include/core_cm0.h **** #endif
 132:Drivers/CMSIS/Include/core_cm0.h **** 
 133:Drivers/CMSIS/Include/core_cm0.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/Include/core_cm0.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __CM0_REV
 136:Drivers/CMSIS/Include/core_cm0.h ****     #define __CM0_REV               0x0000U
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 20


 137:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__CM0_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 139:Drivers/CMSIS/Include/core_cm0.h **** 
 140:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __NVIC_PRIO_BITS
 141:Drivers/CMSIS/Include/core_cm0.h ****     #define __NVIC_PRIO_BITS          2U
 142:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 143:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 144:Drivers/CMSIS/Include/core_cm0.h **** 
 145:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef __Vendor_SysTickConfig
 146:Drivers/CMSIS/Include/core_cm0.h ****     #define __Vendor_SysTickConfig    0U
 147:Drivers/CMSIS/Include/core_cm0.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 148:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 149:Drivers/CMSIS/Include/core_cm0.h **** #endif
 150:Drivers/CMSIS/Include/core_cm0.h **** 
 151:Drivers/CMSIS/Include/core_cm0.h **** /* IO definitions (access restrictions to peripheral registers) */
 152:Drivers/CMSIS/Include/core_cm0.h **** /**
 153:Drivers/CMSIS/Include/core_cm0.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 154:Drivers/CMSIS/Include/core_cm0.h **** 
 155:Drivers/CMSIS/Include/core_cm0.h ****     <strong>IO Type Qualifiers</strong> are used
 156:Drivers/CMSIS/Include/core_cm0.h ****     \li to specify the access to peripheral variables.
 157:Drivers/CMSIS/Include/core_cm0.h ****     \li for automatic generation of peripheral register debug information.
 158:Drivers/CMSIS/Include/core_cm0.h **** */
 159:Drivers/CMSIS/Include/core_cm0.h **** #ifdef __cplusplus
 160:Drivers/CMSIS/Include/core_cm0.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 161:Drivers/CMSIS/Include/core_cm0.h **** #else
 162:Drivers/CMSIS/Include/core_cm0.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 163:Drivers/CMSIS/Include/core_cm0.h **** #endif
 164:Drivers/CMSIS/Include/core_cm0.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 165:Drivers/CMSIS/Include/core_cm0.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 166:Drivers/CMSIS/Include/core_cm0.h **** 
 167:Drivers/CMSIS/Include/core_cm0.h **** /* following defines should be used for structure members */
 168:Drivers/CMSIS/Include/core_cm0.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 169:Drivers/CMSIS/Include/core_cm0.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 170:Drivers/CMSIS/Include/core_cm0.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 171:Drivers/CMSIS/Include/core_cm0.h **** 
 172:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group Cortex_M0 */
 173:Drivers/CMSIS/Include/core_cm0.h **** 
 174:Drivers/CMSIS/Include/core_cm0.h **** 
 175:Drivers/CMSIS/Include/core_cm0.h **** 
 176:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
 177:Drivers/CMSIS/Include/core_cm0.h ****  *                 Register Abstraction
 178:Drivers/CMSIS/Include/core_cm0.h ****   Core Register contain:
 179:Drivers/CMSIS/Include/core_cm0.h ****   - Core Register
 180:Drivers/CMSIS/Include/core_cm0.h ****   - Core NVIC Register
 181:Drivers/CMSIS/Include/core_cm0.h ****   - Core SCB Register
 182:Drivers/CMSIS/Include/core_cm0.h ****   - Core SysTick Register
 183:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
 184:Drivers/CMSIS/Include/core_cm0.h **** /**
 185:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 186:Drivers/CMSIS/Include/core_cm0.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 187:Drivers/CMSIS/Include/core_cm0.h **** */
 188:Drivers/CMSIS/Include/core_cm0.h **** 
 189:Drivers/CMSIS/Include/core_cm0.h **** /**
 190:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 191:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 192:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Core Register type definitions.
 193:Drivers/CMSIS/Include/core_cm0.h ****   @{
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 21


 194:Drivers/CMSIS/Include/core_cm0.h ****  */
 195:Drivers/CMSIS/Include/core_cm0.h **** 
 196:Drivers/CMSIS/Include/core_cm0.h **** /**
 197:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 198:Drivers/CMSIS/Include/core_cm0.h ****  */
 199:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 200:Drivers/CMSIS/Include/core_cm0.h **** {
 201:Drivers/CMSIS/Include/core_cm0.h ****   struct
 202:Drivers/CMSIS/Include/core_cm0.h ****   {
 203:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 204:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 205:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 206:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 207:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 208:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 209:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 210:Drivers/CMSIS/Include/core_cm0.h **** } APSR_Type;
 211:Drivers/CMSIS/Include/core_cm0.h **** 
 212:Drivers/CMSIS/Include/core_cm0.h **** /* APSR Register Definitions */
 213:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 214:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 215:Drivers/CMSIS/Include/core_cm0.h **** 
 216:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 217:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 218:Drivers/CMSIS/Include/core_cm0.h **** 
 219:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 220:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 221:Drivers/CMSIS/Include/core_cm0.h **** 
 222:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 223:Drivers/CMSIS/Include/core_cm0.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 224:Drivers/CMSIS/Include/core_cm0.h **** 
 225:Drivers/CMSIS/Include/core_cm0.h **** 
 226:Drivers/CMSIS/Include/core_cm0.h **** /**
 227:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 228:Drivers/CMSIS/Include/core_cm0.h ****  */
 229:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 230:Drivers/CMSIS/Include/core_cm0.h **** {
 231:Drivers/CMSIS/Include/core_cm0.h ****   struct
 232:Drivers/CMSIS/Include/core_cm0.h ****   {
 233:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 234:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 235:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 236:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 237:Drivers/CMSIS/Include/core_cm0.h **** } IPSR_Type;
 238:Drivers/CMSIS/Include/core_cm0.h **** 
 239:Drivers/CMSIS/Include/core_cm0.h **** /* IPSR Register Definitions */
 240:Drivers/CMSIS/Include/core_cm0.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 241:Drivers/CMSIS/Include/core_cm0.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 242:Drivers/CMSIS/Include/core_cm0.h **** 
 243:Drivers/CMSIS/Include/core_cm0.h **** 
 244:Drivers/CMSIS/Include/core_cm0.h **** /**
 245:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 246:Drivers/CMSIS/Include/core_cm0.h ****  */
 247:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 248:Drivers/CMSIS/Include/core_cm0.h **** {
 249:Drivers/CMSIS/Include/core_cm0.h ****   struct
 250:Drivers/CMSIS/Include/core_cm0.h ****   {
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 22


 251:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 252:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 253:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 254:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 255:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 256:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 257:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 258:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 259:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 260:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 261:Drivers/CMSIS/Include/core_cm0.h **** } xPSR_Type;
 262:Drivers/CMSIS/Include/core_cm0.h **** 
 263:Drivers/CMSIS/Include/core_cm0.h **** /* xPSR Register Definitions */
 264:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 265:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 266:Drivers/CMSIS/Include/core_cm0.h **** 
 267:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 268:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 269:Drivers/CMSIS/Include/core_cm0.h **** 
 270:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 271:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 272:Drivers/CMSIS/Include/core_cm0.h **** 
 273:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 274:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 275:Drivers/CMSIS/Include/core_cm0.h **** 
 276:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 277:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 278:Drivers/CMSIS/Include/core_cm0.h **** 
 279:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 280:Drivers/CMSIS/Include/core_cm0.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 281:Drivers/CMSIS/Include/core_cm0.h **** 
 282:Drivers/CMSIS/Include/core_cm0.h **** 
 283:Drivers/CMSIS/Include/core_cm0.h **** /**
 284:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Union type to access the Control Registers (CONTROL).
 285:Drivers/CMSIS/Include/core_cm0.h ****  */
 286:Drivers/CMSIS/Include/core_cm0.h **** typedef union
 287:Drivers/CMSIS/Include/core_cm0.h **** {
 288:Drivers/CMSIS/Include/core_cm0.h ****   struct
 289:Drivers/CMSIS/Include/core_cm0.h ****   {
 290:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
 291:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 292:Drivers/CMSIS/Include/core_cm0.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 293:Drivers/CMSIS/Include/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 294:Drivers/CMSIS/Include/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 295:Drivers/CMSIS/Include/core_cm0.h **** } CONTROL_Type;
 296:Drivers/CMSIS/Include/core_cm0.h **** 
 297:Drivers/CMSIS/Include/core_cm0.h **** /* CONTROL Register Definitions */
 298:Drivers/CMSIS/Include/core_cm0.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 299:Drivers/CMSIS/Include/core_cm0.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 300:Drivers/CMSIS/Include/core_cm0.h **** 
 301:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_CORE */
 302:Drivers/CMSIS/Include/core_cm0.h **** 
 303:Drivers/CMSIS/Include/core_cm0.h **** 
 304:Drivers/CMSIS/Include/core_cm0.h **** /**
 305:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 306:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 307:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Type definitions for the NVIC Registers
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 23


 308:Drivers/CMSIS/Include/core_cm0.h ****   @{
 309:Drivers/CMSIS/Include/core_cm0.h ****  */
 310:Drivers/CMSIS/Include/core_cm0.h **** 
 311:Drivers/CMSIS/Include/core_cm0.h **** /**
 312:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 313:Drivers/CMSIS/Include/core_cm0.h ****  */
 314:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 315:Drivers/CMSIS/Include/core_cm0.h **** {
 316:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 317:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED0[31U];
 318:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 319:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RSERVED1[31U];
 320:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 321:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED2[31U];
 322:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 323:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED3[31U];
 324:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED4[64U];
 325:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 326:Drivers/CMSIS/Include/core_cm0.h **** }  NVIC_Type;
 327:Drivers/CMSIS/Include/core_cm0.h **** 
 328:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_NVIC */
 329:Drivers/CMSIS/Include/core_cm0.h **** 
 330:Drivers/CMSIS/Include/core_cm0.h **** 
 331:Drivers/CMSIS/Include/core_cm0.h **** /**
 332:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 333:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 334:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Type definitions for the System Control Block Registers
 335:Drivers/CMSIS/Include/core_cm0.h ****   @{
 336:Drivers/CMSIS/Include/core_cm0.h ****  */
 337:Drivers/CMSIS/Include/core_cm0.h **** 
 338:Drivers/CMSIS/Include/core_cm0.h **** /**
 339:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the System Control Block (SCB).
 340:Drivers/CMSIS/Include/core_cm0.h ****  */
 341:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 342:Drivers/CMSIS/Include/core_cm0.h **** {
 343:Drivers/CMSIS/Include/core_cm0.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 344:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 345:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED0;
 346:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 347:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 348:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 349:Drivers/CMSIS/Include/core_cm0.h ****         uint32_t RESERVED1;
 350:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 351:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 352:Drivers/CMSIS/Include/core_cm0.h **** } SCB_Type;
 353:Drivers/CMSIS/Include/core_cm0.h **** 
 354:Drivers/CMSIS/Include/core_cm0.h **** /* SCB CPUID Register Definitions */
 355:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 356:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 357:Drivers/CMSIS/Include/core_cm0.h **** 
 358:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 359:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 360:Drivers/CMSIS/Include/core_cm0.h **** 
 361:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 362:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 363:Drivers/CMSIS/Include/core_cm0.h **** 
 364:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 24


 365:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 366:Drivers/CMSIS/Include/core_cm0.h **** 
 367:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 368:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 369:Drivers/CMSIS/Include/core_cm0.h **** 
 370:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Interrupt Control State Register Definitions */
 371:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 372:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 373:Drivers/CMSIS/Include/core_cm0.h **** 
 374:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 375:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 376:Drivers/CMSIS/Include/core_cm0.h **** 
 377:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 378:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 379:Drivers/CMSIS/Include/core_cm0.h **** 
 380:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 381:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 382:Drivers/CMSIS/Include/core_cm0.h **** 
 383:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 384:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 385:Drivers/CMSIS/Include/core_cm0.h **** 
 386:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 387:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 388:Drivers/CMSIS/Include/core_cm0.h **** 
 389:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 390:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 391:Drivers/CMSIS/Include/core_cm0.h **** 
 392:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 393:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 394:Drivers/CMSIS/Include/core_cm0.h **** 
 395:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 396:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 397:Drivers/CMSIS/Include/core_cm0.h **** 
 398:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 399:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 400:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 401:Drivers/CMSIS/Include/core_cm0.h **** 
 402:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 403:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 404:Drivers/CMSIS/Include/core_cm0.h **** 
 405:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 406:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 407:Drivers/CMSIS/Include/core_cm0.h **** 
 408:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 409:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 410:Drivers/CMSIS/Include/core_cm0.h **** 
 411:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 412:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 413:Drivers/CMSIS/Include/core_cm0.h **** 
 414:Drivers/CMSIS/Include/core_cm0.h **** /* SCB System Control Register Definitions */
 415:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 416:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 417:Drivers/CMSIS/Include/core_cm0.h **** 
 418:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 419:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 420:Drivers/CMSIS/Include/core_cm0.h **** 
 421:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 25


 422:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 423:Drivers/CMSIS/Include/core_cm0.h **** 
 424:Drivers/CMSIS/Include/core_cm0.h **** /* SCB Configuration Control Register Definitions */
 425:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 426:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 427:Drivers/CMSIS/Include/core_cm0.h **** 
 428:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 429:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 430:Drivers/CMSIS/Include/core_cm0.h **** 
 431:Drivers/CMSIS/Include/core_cm0.h **** /* SCB System Handler Control and State Register Definitions */
 432:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 433:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 434:Drivers/CMSIS/Include/core_cm0.h **** 
 435:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_SCB */
 436:Drivers/CMSIS/Include/core_cm0.h **** 
 437:Drivers/CMSIS/Include/core_cm0.h **** 
 438:Drivers/CMSIS/Include/core_cm0.h **** /**
 439:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 440:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 441:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Type definitions for the System Timer Registers.
 442:Drivers/CMSIS/Include/core_cm0.h ****   @{
 443:Drivers/CMSIS/Include/core_cm0.h ****  */
 444:Drivers/CMSIS/Include/core_cm0.h **** 
 445:Drivers/CMSIS/Include/core_cm0.h **** /**
 446:Drivers/CMSIS/Include/core_cm0.h ****   \brief  Structure type to access the System Timer (SysTick).
 447:Drivers/CMSIS/Include/core_cm0.h ****  */
 448:Drivers/CMSIS/Include/core_cm0.h **** typedef struct
 449:Drivers/CMSIS/Include/core_cm0.h **** {
 450:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 451:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 452:Drivers/CMSIS/Include/core_cm0.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 453:Drivers/CMSIS/Include/core_cm0.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 454:Drivers/CMSIS/Include/core_cm0.h **** } SysTick_Type;
 455:Drivers/CMSIS/Include/core_cm0.h **** 
 456:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Control / Status Register Definitions */
 457:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 458:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 459:Drivers/CMSIS/Include/core_cm0.h **** 
 460:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 461:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 462:Drivers/CMSIS/Include/core_cm0.h **** 
 463:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 464:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 465:Drivers/CMSIS/Include/core_cm0.h **** 
 466:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 467:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 468:Drivers/CMSIS/Include/core_cm0.h **** 
 469:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Reload Register Definitions */
 470:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 471:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 472:Drivers/CMSIS/Include/core_cm0.h **** 
 473:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Current Register Definitions */
 474:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 475:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 476:Drivers/CMSIS/Include/core_cm0.h **** 
 477:Drivers/CMSIS/Include/core_cm0.h **** /* SysTick Calibration Register Definitions */
 478:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 26


 479:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 480:Drivers/CMSIS/Include/core_cm0.h **** 
 481:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 482:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 483:Drivers/CMSIS/Include/core_cm0.h **** 
 484:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 485:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 486:Drivers/CMSIS/Include/core_cm0.h **** 
 487:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_SysTick */
 488:Drivers/CMSIS/Include/core_cm0.h **** 
 489:Drivers/CMSIS/Include/core_cm0.h **** 
 490:Drivers/CMSIS/Include/core_cm0.h **** /**
 491:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_core_register
 492:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 493:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ove
 494:Drivers/CMSIS/Include/core_cm0.h ****             Therefore they are not covered by the Cortex-M0 header file.
 495:Drivers/CMSIS/Include/core_cm0.h ****   @{
 496:Drivers/CMSIS/Include/core_cm0.h ****  */
 497:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_CoreDebug */
 498:Drivers/CMSIS/Include/core_cm0.h **** 
 499:Drivers/CMSIS/Include/core_cm0.h **** 
 500:Drivers/CMSIS/Include/core_cm0.h **** /**
 501:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 502:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 503:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 504:Drivers/CMSIS/Include/core_cm0.h ****   @{
 505:Drivers/CMSIS/Include/core_cm0.h ****  */
 506:Drivers/CMSIS/Include/core_cm0.h **** 
 507:Drivers/CMSIS/Include/core_cm0.h **** /**
 508:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 509:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] field  Name of the register bit field.
 510:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
 511:Drivers/CMSIS/Include/core_cm0.h ****   \return           Masked and shifted value.
 512:Drivers/CMSIS/Include/core_cm0.h **** */
 513:Drivers/CMSIS/Include/core_cm0.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
 514:Drivers/CMSIS/Include/core_cm0.h **** 
 515:Drivers/CMSIS/Include/core_cm0.h **** /**
 516:Drivers/CMSIS/Include/core_cm0.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 517:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] field  Name of the register bit field.
 518:Drivers/CMSIS/Include/core_cm0.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
 519:Drivers/CMSIS/Include/core_cm0.h ****   \return           Masked and shifted bit field value.
 520:Drivers/CMSIS/Include/core_cm0.h **** */
 521:Drivers/CMSIS/Include/core_cm0.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
 522:Drivers/CMSIS/Include/core_cm0.h **** 
 523:Drivers/CMSIS/Include/core_cm0.h **** /*@} end of group CMSIS_core_bitfield */
 524:Drivers/CMSIS/Include/core_cm0.h **** 
 525:Drivers/CMSIS/Include/core_cm0.h **** 
 526:Drivers/CMSIS/Include/core_cm0.h **** /**
 527:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup    CMSIS_core_register
 528:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup   CMSIS_core_base     Core Definitions
 529:Drivers/CMSIS/Include/core_cm0.h ****   \brief      Definitions for base addresses, unions, and structures.
 530:Drivers/CMSIS/Include/core_cm0.h ****   @{
 531:Drivers/CMSIS/Include/core_cm0.h ****  */
 532:Drivers/CMSIS/Include/core_cm0.h **** 
 533:Drivers/CMSIS/Include/core_cm0.h **** /* Memory mapping of Core Hardware */
 534:Drivers/CMSIS/Include/core_cm0.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 535:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 27


 536:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 537:Drivers/CMSIS/Include/core_cm0.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 538:Drivers/CMSIS/Include/core_cm0.h **** 
 539:Drivers/CMSIS/Include/core_cm0.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 540:Drivers/CMSIS/Include/core_cm0.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 541:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 542:Drivers/CMSIS/Include/core_cm0.h **** 
 543:Drivers/CMSIS/Include/core_cm0.h **** 
 544:Drivers/CMSIS/Include/core_cm0.h **** /*@} */
 545:Drivers/CMSIS/Include/core_cm0.h **** 
 546:Drivers/CMSIS/Include/core_cm0.h **** 
 547:Drivers/CMSIS/Include/core_cm0.h **** 
 548:Drivers/CMSIS/Include/core_cm0.h **** /*******************************************************************************
 549:Drivers/CMSIS/Include/core_cm0.h ****  *                Hardware Abstraction Layer
 550:Drivers/CMSIS/Include/core_cm0.h ****   Core Function Interface contains:
 551:Drivers/CMSIS/Include/core_cm0.h ****   - Core NVIC Functions
 552:Drivers/CMSIS/Include/core_cm0.h ****   - Core SysTick Functions
 553:Drivers/CMSIS/Include/core_cm0.h ****   - Core Register Access Functions
 554:Drivers/CMSIS/Include/core_cm0.h ****  ******************************************************************************/
 555:Drivers/CMSIS/Include/core_cm0.h **** /**
 556:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 557:Drivers/CMSIS/Include/core_cm0.h **** */
 558:Drivers/CMSIS/Include/core_cm0.h **** 
 559:Drivers/CMSIS/Include/core_cm0.h **** 
 560:Drivers/CMSIS/Include/core_cm0.h **** 
 561:Drivers/CMSIS/Include/core_cm0.h **** /* ##########################   NVIC functions  #################################### */
 562:Drivers/CMSIS/Include/core_cm0.h **** /**
 563:Drivers/CMSIS/Include/core_cm0.h ****   \ingroup  CMSIS_Core_FunctionInterface
 564:Drivers/CMSIS/Include/core_cm0.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 565:Drivers/CMSIS/Include/core_cm0.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 566:Drivers/CMSIS/Include/core_cm0.h ****   @{
 567:Drivers/CMSIS/Include/core_cm0.h ****  */
 568:Drivers/CMSIS/Include/core_cm0.h **** 
 569:Drivers/CMSIS/Include/core_cm0.h **** #ifdef CMSIS_NVIC_VIRTUAL
 570:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
 571:Drivers/CMSIS/Include/core_cm0.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
 572:Drivers/CMSIS/Include/core_cm0.h ****   #endif
 573:Drivers/CMSIS/Include/core_cm0.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
 574:Drivers/CMSIS/Include/core_cm0.h **** #else
 575:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
 576:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
 577:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
 578:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
 579:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
 580:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
 581:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
 582:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
 583:Drivers/CMSIS/Include/core_cm0.h **** /*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0 */
 584:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
 585:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
 586:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
 587:Drivers/CMSIS/Include/core_cm0.h **** #endif /* CMSIS_NVIC_VIRTUAL */
 588:Drivers/CMSIS/Include/core_cm0.h **** 
 589:Drivers/CMSIS/Include/core_cm0.h **** #ifdef CMSIS_VECTAB_VIRTUAL
 590:Drivers/CMSIS/Include/core_cm0.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 591:Drivers/CMSIS/Include/core_cm0.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
 592:Drivers/CMSIS/Include/core_cm0.h ****   #endif
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 28


 593:Drivers/CMSIS/Include/core_cm0.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 594:Drivers/CMSIS/Include/core_cm0.h **** #else
 595:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_SetVector              __NVIC_SetVector
 596:Drivers/CMSIS/Include/core_cm0.h ****   #define NVIC_GetVector              __NVIC_GetVector
 597:Drivers/CMSIS/Include/core_cm0.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
 598:Drivers/CMSIS/Include/core_cm0.h **** 
 599:Drivers/CMSIS/Include/core_cm0.h **** #define NVIC_USER_IRQ_OFFSET          16
 600:Drivers/CMSIS/Include/core_cm0.h **** 
 601:Drivers/CMSIS/Include/core_cm0.h **** 
 602:Drivers/CMSIS/Include/core_cm0.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
 603:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
 604:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
 605:Drivers/CMSIS/Include/core_cm0.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
 606:Drivers/CMSIS/Include/core_cm0.h **** 
 607:Drivers/CMSIS/Include/core_cm0.h **** 
 608:Drivers/CMSIS/Include/core_cm0.h **** /* Interrupt Priorities are WORD accessible only under Armv6-M                  */
 609:Drivers/CMSIS/Include/core_cm0.h **** /* The following MACROS handle generation of the register offset and byte masks */
 610:Drivers/CMSIS/Include/core_cm0.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 611:Drivers/CMSIS/Include/core_cm0.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 612:Drivers/CMSIS/Include/core_cm0.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 613:Drivers/CMSIS/Include/core_cm0.h **** 
 614:Drivers/CMSIS/Include/core_cm0.h **** #define __NVIC_SetPriorityGrouping(X) (void)(X)
 615:Drivers/CMSIS/Include/core_cm0.h **** #define __NVIC_GetPriorityGrouping()  (0U)
 616:Drivers/CMSIS/Include/core_cm0.h **** 
 617:Drivers/CMSIS/Include/core_cm0.h **** /**
 618:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Enable Interrupt
 619:Drivers/CMSIS/Include/core_cm0.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
 620:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 621:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 622:Drivers/CMSIS/Include/core_cm0.h ****  */
 623:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 520              		.loc 2 623 22 view .LVU138
 521              	.LBB11:
 624:Drivers/CMSIS/Include/core_cm0.h **** {
 625:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 522              		.loc 2 625 3 view .LVU139
 626:Drivers/CMSIS/Include/core_cm0.h ****   {
 627:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 523              		.loc 2 627 5 view .LVU140
 524              		.loc 2 627 20 is_stmt 0 view .LVU141
 525 00ea 534B     		ldr	r3, .L35+52
 526 00ec 8022     		movs	r2, #128
 527 00ee 9205     		lsls	r2, r2, #22
 528 00f0 1A60     		str	r2, [r3]
 529              	.LVL25:
 530              		.loc 2 627 20 view .LVU142
 531              	.LBE11:
 532              	.LBE10:
 134:Src/main.c    ****   // transmitString("CMD? \0");
 533              		.loc 1 134 3 is_stmt 1 view .LVU143
 534              	.LBB12:
 535              	.LBI12:
 628:Drivers/CMSIS/Include/core_cm0.h ****   }
 629:Drivers/CMSIS/Include/core_cm0.h **** }
 630:Drivers/CMSIS/Include/core_cm0.h **** 
 631:Drivers/CMSIS/Include/core_cm0.h **** 
 632:Drivers/CMSIS/Include/core_cm0.h **** /**
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 29


 633:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Get Interrupt Enable status
 634:Drivers/CMSIS/Include/core_cm0.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
 635:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 636:Drivers/CMSIS/Include/core_cm0.h ****   \return             0  Interrupt is not enabled.
 637:Drivers/CMSIS/Include/core_cm0.h ****   \return             1  Interrupt is enabled.
 638:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 639:Drivers/CMSIS/Include/core_cm0.h ****  */
 640:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
 641:Drivers/CMSIS/Include/core_cm0.h **** {
 642:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 643:Drivers/CMSIS/Include/core_cm0.h ****   {
 644:Drivers/CMSIS/Include/core_cm0.h ****     return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 645:Drivers/CMSIS/Include/core_cm0.h ****   }
 646:Drivers/CMSIS/Include/core_cm0.h ****   else
 647:Drivers/CMSIS/Include/core_cm0.h ****   {
 648:Drivers/CMSIS/Include/core_cm0.h ****     return(0U);
 649:Drivers/CMSIS/Include/core_cm0.h ****   }
 650:Drivers/CMSIS/Include/core_cm0.h **** }
 651:Drivers/CMSIS/Include/core_cm0.h **** 
 652:Drivers/CMSIS/Include/core_cm0.h **** 
 653:Drivers/CMSIS/Include/core_cm0.h **** /**
 654:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Disable Interrupt
 655:Drivers/CMSIS/Include/core_cm0.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
 656:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 657:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 658:Drivers/CMSIS/Include/core_cm0.h ****  */
 659:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 660:Drivers/CMSIS/Include/core_cm0.h **** {
 661:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 662:Drivers/CMSIS/Include/core_cm0.h ****   {
 663:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 664:Drivers/CMSIS/Include/core_cm0.h ****     __DSB();
 665:Drivers/CMSIS/Include/core_cm0.h ****     __ISB();
 666:Drivers/CMSIS/Include/core_cm0.h ****   }
 667:Drivers/CMSIS/Include/core_cm0.h **** }
 668:Drivers/CMSIS/Include/core_cm0.h **** 
 669:Drivers/CMSIS/Include/core_cm0.h **** 
 670:Drivers/CMSIS/Include/core_cm0.h **** /**
 671:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Get Pending Interrupt
 672:Drivers/CMSIS/Include/core_cm0.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
 673:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 674:Drivers/CMSIS/Include/core_cm0.h ****   \return             0  Interrupt status is not pending.
 675:Drivers/CMSIS/Include/core_cm0.h ****   \return             1  Interrupt status is pending.
 676:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 677:Drivers/CMSIS/Include/core_cm0.h ****  */
 678:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
 679:Drivers/CMSIS/Include/core_cm0.h **** {
 680:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 681:Drivers/CMSIS/Include/core_cm0.h ****   {
 682:Drivers/CMSIS/Include/core_cm0.h ****     return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)
 683:Drivers/CMSIS/Include/core_cm0.h ****   }
 684:Drivers/CMSIS/Include/core_cm0.h ****   else
 685:Drivers/CMSIS/Include/core_cm0.h ****   {
 686:Drivers/CMSIS/Include/core_cm0.h ****     return(0U);
 687:Drivers/CMSIS/Include/core_cm0.h ****   }
 688:Drivers/CMSIS/Include/core_cm0.h **** }
 689:Drivers/CMSIS/Include/core_cm0.h **** 
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 30


 690:Drivers/CMSIS/Include/core_cm0.h **** 
 691:Drivers/CMSIS/Include/core_cm0.h **** /**
 692:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Set Pending Interrupt
 693:Drivers/CMSIS/Include/core_cm0.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
 694:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 695:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 696:Drivers/CMSIS/Include/core_cm0.h ****  */
 697:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
 698:Drivers/CMSIS/Include/core_cm0.h **** {
 699:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 700:Drivers/CMSIS/Include/core_cm0.h ****   {
 701:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 702:Drivers/CMSIS/Include/core_cm0.h ****   }
 703:Drivers/CMSIS/Include/core_cm0.h **** }
 704:Drivers/CMSIS/Include/core_cm0.h **** 
 705:Drivers/CMSIS/Include/core_cm0.h **** 
 706:Drivers/CMSIS/Include/core_cm0.h **** /**
 707:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Clear Pending Interrupt
 708:Drivers/CMSIS/Include/core_cm0.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
 709:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Device specific interrupt number.
 710:Drivers/CMSIS/Include/core_cm0.h ****   \note    IRQn must not be negative.
 711:Drivers/CMSIS/Include/core_cm0.h ****  */
 712:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 713:Drivers/CMSIS/Include/core_cm0.h **** {
 714:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 715:Drivers/CMSIS/Include/core_cm0.h ****   {
 716:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 717:Drivers/CMSIS/Include/core_cm0.h ****   }
 718:Drivers/CMSIS/Include/core_cm0.h **** }
 719:Drivers/CMSIS/Include/core_cm0.h **** 
 720:Drivers/CMSIS/Include/core_cm0.h **** 
 721:Drivers/CMSIS/Include/core_cm0.h **** /**
 722:Drivers/CMSIS/Include/core_cm0.h ****   \brief   Set Interrupt Priority
 723:Drivers/CMSIS/Include/core_cm0.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
 724:Drivers/CMSIS/Include/core_cm0.h ****            The interrupt number can be positive to specify a device specific interrupt,
 725:Drivers/CMSIS/Include/core_cm0.h ****            or negative to specify a processor exception.
 726:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]      IRQn  Interrupt number.
 727:Drivers/CMSIS/Include/core_cm0.h ****   \param [in]  priority  Priority to set.
 728:Drivers/CMSIS/Include/core_cm0.h ****   \note    The priority cannot be set for every processor exception.
 729:Drivers/CMSIS/Include/core_cm0.h ****  */
 730:Drivers/CMSIS/Include/core_cm0.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 536              		.loc 2 730 22 view .LVU144
 537              	.LBB13:
 731:Drivers/CMSIS/Include/core_cm0.h **** {
 732:Drivers/CMSIS/Include/core_cm0.h ****   if ((int32_t)(IRQn) >= 0)
 538              		.loc 2 732 3 view .LVU145
 733:Drivers/CMSIS/Include/core_cm0.h ****   {
 734:Drivers/CMSIS/Include/core_cm0.h ****     NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))
 539              		.loc 2 734 5 view .LVU146
 540              		.loc 2 734 52 is_stmt 0 view .LVU147
 541 00f2 C721     		movs	r1, #199
 542 00f4 8900     		lsls	r1, r1, #2
 543 00f6 5A58     		ldr	r2, [r3, r1]
 544              		.loc 2 734 33 view .LVU148
 545 00f8 5048     		ldr	r0, .L35+56
 546 00fa 0240     		ands	r2, r0
 547              		.loc 2 734 30 view .LVU149
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 31


 548 00fc 5A50     		str	r2, [r3, r1]
 549              	.LVL26:
 550              		.loc 2 734 30 view .LVU150
 551 00fe 40E0     		b	.L22
 552              	.LVL27:
 553              	.L25:
 554              		.loc 2 734 30 view .LVU151
 555              	.LBE13:
 556              	.LBE12:
 557              	.LBB14:
 145:Src/main.c    ****         {
 558              		.loc 1 145 9 view .LVU152
 559 0100 722A     		cmp	r2, #114
 560 0102 17D1     		bne	.L28
 148:Src/main.c    ****           transmitCharacter('r');
 561              		.loc 1 148 11 is_stmt 1 view .LVU153
 562              	.LVL28:
 149:Src/main.c    ****           count++;
 563              		.loc 1 149 11 view .LVU154
 564 0104 7220     		movs	r0, #114
 565 0106 FFF7FEFF 		bl	transmitCharacter
 566              	.LVL29:
 150:Src/main.c    ****           break;
 567              		.loc 1 150 11 view .LVU155
 150:Src/main.c    ****           break;
 568              		.loc 1 150 16 is_stmt 0 view .LVU156
 569 010a 4D4A     		ldr	r2, .L35+60
 570 010c 1368     		ldr	r3, [r2]
 571 010e 0133     		adds	r3, r3, #1
 572 0110 1360     		str	r3, [r2]
 151:Src/main.c    ****         case 'b':
 573              		.loc 1 151 11 is_stmt 1 view .LVU157
 574 0112 33E0     		b	.L29
 575              	.LVL30:
 576              	.L26:
 153:Src/main.c    ****           transmitCharacter('b');
 577              		.loc 1 153 11 view .LVU158
 154:Src/main.c    ****           count++;
 578              		.loc 1 154 11 view .LVU159
 579 0114 6220     		movs	r0, #98
 580 0116 FFF7FEFF 		bl	transmitCharacter
 581              	.LVL31:
 155:Src/main.c    ****           break;
 582              		.loc 1 155 11 view .LVU160
 155:Src/main.c    ****           break;
 583              		.loc 1 155 16 is_stmt 0 view .LVU161
 584 011a 494A     		ldr	r2, .L35+60
 585 011c 1368     		ldr	r3, [r2]
 586 011e 0133     		adds	r3, r3, #1
 587 0120 1360     		str	r3, [r2]
 156:Src/main.c    ****         case 'o':
 588              		.loc 1 156 11 is_stmt 1 view .LVU162
 589 0122 2BE0     		b	.L29
 590              	.LVL32:
 591              	.L24:
 158:Src/main.c    ****           transmitCharacter('o');
 592              		.loc 1 158 11 view .LVU163
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 32


 159:Src/main.c    ****           count++;
 593              		.loc 1 159 11 view .LVU164
 594 0124 6F20     		movs	r0, #111
 595 0126 FFF7FEFF 		bl	transmitCharacter
 596              	.LVL33:
 160:Src/main.c    ****           break;
 597              		.loc 1 160 11 view .LVU165
 160:Src/main.c    ****           break;
 598              		.loc 1 160 16 is_stmt 0 view .LVU166
 599 012a 454A     		ldr	r2, .L35+60
 600 012c 1368     		ldr	r3, [r2]
 601 012e 0133     		adds	r3, r3, #1
 602 0130 1360     		str	r3, [r2]
 161:Src/main.c    ****         case 'g':
 603              		.loc 1 161 11 is_stmt 1 view .LVU167
 604 0132 23E0     		b	.L29
 605              	.LVL34:
 606              	.L28:
 168:Src/main.c    ****           transmitCharacter(receivedChar);
 607              		.loc 1 168 11 view .LVU168
 608 0134 4348     		ldr	r0, .L35+64
 609 0136 FFF7FEFF 		bl	transmitString
 610              	.LVL35:
 169:Src/main.c    ****           count = 0;
 611              		.loc 1 169 11 view .LVU169
 612 013a 434B     		ldr	r3, .L35+68
 613 013c 1878     		ldrb	r0, [r3]
 614 013e C0B2     		uxtb	r0, r0
 615 0140 FFF7FEFF 		bl	transmitCharacter
 616              	.LVL36:
 170:Src/main.c    ****           break;
 617              		.loc 1 170 11 view .LVU170
 170:Src/main.c    ****           break;
 618              		.loc 1 170 17 is_stmt 0 view .LVU171
 619 0144 3E4B     		ldr	r3, .L35+60
 620 0146 0022     		movs	r2, #0
 621 0148 1A60     		str	r2, [r3]
 171:Src/main.c    ****         }
 622              		.loc 1 171 11 is_stmt 1 view .LVU172
 623 014a 17E0     		b	.L29
 624              	.L23:
 174:Src/main.c    ****       {
 625              		.loc 1 174 12 view .LVU173
 174:Src/main.c    ****       {
 626              		.loc 1 174 22 is_stmt 0 view .LVU174
 627 014c 3C4B     		ldr	r3, .L35+60
 628 014e 1B68     		ldr	r3, [r3]
 174:Src/main.c    ****       {
 629              		.loc 1 174 15 view .LVU175
 630 0150 012B     		cmp	r3, #1
 631 0152 54D1     		bne	.L30
 176:Src/main.c    ****         {
 632              		.loc 1 176 9 is_stmt 1 view .LVU176
 633 0154 3C4B     		ldr	r3, .L35+68
 634 0156 1B78     		ldrb	r3, [r3]
 635 0158 DAB2     		uxtb	r2, r3
 636 015a 312B     		cmp	r3, #49
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 33


 637 015c 2CD0     		beq	.L31
 638 015e 322A     		cmp	r2, #50
 639 0160 36D0     		beq	.L32
 640 0162 302A     		cmp	r2, #48
 641 0164 3FD1     		bne	.L33
 179:Src/main.c    ****           transmitCharacter('0');
 642              		.loc 1 179 11 view .LVU177
 643 0166 0022     		movs	r2, #0
 644 0168 0021     		movs	r1, #0
 645 016a 2748     		ldr	r0, .L35+4
 646 016c FFF7FEFF 		bl	HAL_GPIO_WritePin
 647              	.LVL37:
 180:Src/main.c    ****           count = 0;
 648              		.loc 1 180 11 view .LVU178
 649 0170 3020     		movs	r0, #48
 650 0172 FFF7FEFF 		bl	transmitCharacter
 651              	.LVL38:
 181:Src/main.c    ****           break;
 652              		.loc 1 181 11 view .LVU179
 181:Src/main.c    ****           break;
 653              		.loc 1 181 17 is_stmt 0 view .LVU180
 654 0176 324B     		ldr	r3, .L35+60
 655 0178 0022     		movs	r2, #0
 656 017a 1A60     		str	r2, [r3]
 182:Src/main.c    ****         case '1':
 657              		.loc 1 182 11 is_stmt 1 view .LVU181
 658              	.LVL39:
 659              	.L29:
 204:Src/main.c    ****     }
 660              		.loc 1 204 7 view .LVU182
 204:Src/main.c    ****     }
 661              		.loc 1 204 15 is_stmt 0 view .LVU183
 662 017c 334B     		ldr	r3, .L35+72
 663 017e 0022     		movs	r2, #0
 664 0180 1A60     		str	r2, [r3]
 665              	.L22:
 666              	.LBE14:
 137:Src/main.c    ****   {
 667              		.loc 1 137 3 is_stmt 1 view .LVU184
 140:Src/main.c    ****     {
 668              		.loc 1 140 5 view .LVU185
 140:Src/main.c    ****     {
 669              		.loc 1 140 18 is_stmt 0 view .LVU186
 670 0182 324B     		ldr	r3, .L35+72
 671 0184 1B68     		ldr	r3, [r3]
 140:Src/main.c    ****     {
 672              		.loc 1 140 8 view .LVU187
 673 0186 012B     		cmp	r3, #1
 674 0188 FBD1     		bne	.L22
 675              	.LBB15:
 142:Src/main.c    ****       if (count == 0)
 676              		.loc 1 142 7 is_stmt 1 view .LVU188
 677              	.LVL40:
 143:Src/main.c    ****       {
 678              		.loc 1 143 7 view .LVU189
 143:Src/main.c    ****       {
 679              		.loc 1 143 17 is_stmt 0 view .LVU190
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 34


 680 018a 2D4B     		ldr	r3, .L35+60
 681 018c 1B68     		ldr	r3, [r3]
 143:Src/main.c    ****       {
 682              		.loc 1 143 10 view .LVU191
 683 018e 002B     		cmp	r3, #0
 684 0190 DCD1     		bne	.L23
 145:Src/main.c    ****         {
 685              		.loc 1 145 9 is_stmt 1 view .LVU192
 686 0192 2D4B     		ldr	r3, .L35+68
 687 0194 1B78     		ldrb	r3, [r3]
 688 0196 DAB2     		uxtb	r2, r3
 689 0198 6F2B     		cmp	r3, #111
 690 019a C3D0     		beq	.L24
 691 019c 6F2A     		cmp	r2, #111
 692 019e AFD8     		bhi	.L25
 693 01a0 622A     		cmp	r2, #98
 694 01a2 B7D0     		beq	.L26
 695 01a4 672A     		cmp	r2, #103
 696 01a6 C5D1     		bne	.L28
 163:Src/main.c    ****           transmitCharacter('g');
 697              		.loc 1 163 11 view .LVU193
 698              	.LVL41:
 164:Src/main.c    ****           count++;
 699              		.loc 1 164 11 view .LVU194
 700 01a8 6720     		movs	r0, #103
 701 01aa FFF7FEFF 		bl	transmitCharacter
 702              	.LVL42:
 165:Src/main.c    ****           break;
 703              		.loc 1 165 11 view .LVU195
 165:Src/main.c    ****           break;
 704              		.loc 1 165 16 is_stmt 0 view .LVU196
 705 01ae 244A     		ldr	r2, .L35+60
 706 01b0 1368     		ldr	r3, [r2]
 707 01b2 0133     		adds	r3, r3, #1
 708 01b4 1360     		str	r3, [r2]
 166:Src/main.c    ****         default:
 709              		.loc 1 166 11 is_stmt 1 view .LVU197
 710 01b6 E1E7     		b	.L29
 711              	.LVL43:
 712              	.L31:
 184:Src/main.c    ****           transmitCharacter('1');
 713              		.loc 1 184 11 view .LVU198
 714 01b8 0122     		movs	r2, #1
 715 01ba 0021     		movs	r1, #0
 716 01bc 1248     		ldr	r0, .L35+4
 717 01be FFF7FEFF 		bl	HAL_GPIO_WritePin
 718              	.LVL44:
 185:Src/main.c    ****           count = 0;
 719              		.loc 1 185 11 view .LVU199
 720 01c2 3120     		movs	r0, #49
 721 01c4 FFF7FEFF 		bl	transmitCharacter
 722              	.LVL45:
 186:Src/main.c    ****           break;
 723              		.loc 1 186 11 view .LVU200
 186:Src/main.c    ****           break;
 724              		.loc 1 186 17 is_stmt 0 view .LVU201
 725 01c8 1D4B     		ldr	r3, .L35+60
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 35


 726 01ca 0022     		movs	r2, #0
 727 01cc 1A60     		str	r2, [r3]
 187:Src/main.c    ****         case '2':
 728              		.loc 1 187 11 is_stmt 1 view .LVU202
 729 01ce D5E7     		b	.L29
 730              	.L32:
 189:Src/main.c    ****           transmitCharacter('2');
 731              		.loc 1 189 11 view .LVU203
 732 01d0 0021     		movs	r1, #0
 733 01d2 0D48     		ldr	r0, .L35+4
 734 01d4 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 735              	.LVL46:
 190:Src/main.c    ****           count = 0;
 736              		.loc 1 190 11 view .LVU204
 737 01d8 3220     		movs	r0, #50
 738 01da FFF7FEFF 		bl	transmitCharacter
 739              	.LVL47:
 191:Src/main.c    ****           break;
 740              		.loc 1 191 11 view .LVU205
 191:Src/main.c    ****           break;
 741              		.loc 1 191 17 is_stmt 0 view .LVU206
 742 01de 184B     		ldr	r3, .L35+60
 743 01e0 0022     		movs	r2, #0
 744 01e2 1A60     		str	r2, [r3]
 192:Src/main.c    ****         default:
 745              		.loc 1 192 11 is_stmt 1 view .LVU207
 746 01e4 CAE7     		b	.L29
 747              	.L33:
 194:Src/main.c    ****           transmitCharacter(receivedChar);
 748              		.loc 1 194 11 view .LVU208
 749 01e6 1A48     		ldr	r0, .L35+76
 750 01e8 FFF7FEFF 		bl	transmitString
 751              	.LVL48:
 195:Src/main.c    ****           count = 0;
 752              		.loc 1 195 11 view .LVU209
 753 01ec 164B     		ldr	r3, .L35+68
 754 01ee 1878     		ldrb	r0, [r3]
 755 01f0 C0B2     		uxtb	r0, r0
 756 01f2 FFF7FEFF 		bl	transmitCharacter
 757              	.LVL49:
 196:Src/main.c    ****           break;
 758              		.loc 1 196 11 view .LVU210
 196:Src/main.c    ****           break;
 759              		.loc 1 196 17 is_stmt 0 view .LVU211
 760 01f6 124B     		ldr	r3, .L35+60
 761 01f8 0022     		movs	r2, #0
 762 01fa 1A60     		str	r2, [r3]
 197:Src/main.c    ****         }
 763              		.loc 1 197 11 is_stmt 1 view .LVU212
 764 01fc BEE7     		b	.L29
 765              	.L30:
 201:Src/main.c    ****         newData = 0;
 766              		.loc 1 201 9 view .LVU213
 767              	.LBE15:
 220:Src/main.c    **** 
 768              		.loc 1 220 1 is_stmt 0 view .LVU214
 769 01fe 0020     		movs	r0, #0
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 36


 770 0200 06B0     		add	sp, sp, #24
 771              		@ sp needed
 772 0202 70BD     		pop	{r4, r5, r6, pc}
 773              	.L36:
 774              		.align	2
 775              	.L35:
 776 0204 00100240 		.word	1073876992
 777 0208 00080048 		.word	1207961600
 778 020c FFFEFFFF 		.word	-257
 779 0210 FFFDFFFF 		.word	-513
 780 0214 FFFBFFFF 		.word	-1025
 781 0218 FFF7FFFF 		.word	-2049
 782 021c FFFFFDFF 		.word	-131073
 783 0220 FFFFFBFF 		.word	-262145
 784 0224 FFFFF7FF 		.word	-524289
 785 0228 FFFFDFFF 		.word	-2097153
 786 022c FFFFBFFF 		.word	-4194305
 787 0230 FFFF7FFF 		.word	-8388609
 788 0234 00480040 		.word	1073760256
 789 0238 00E100E0 		.word	-536813312
 790 023c FF00FFFF 		.word	-65281
 791 0240 00000000 		.word	count
 792 0244 00000000 		.word	.LC7
 793 0248 00000000 		.word	receivedChar
 794 024c 00000000 		.word	newData
 795 0250 38000000 		.word	.LC9
 796              		.cfi_endproc
 797              	.LFE40:
 799              		.global	count
 800              		.section	.bss.count,"aw",%nobits
 801              		.align	2
 804              	count:
 805 0000 00000000 		.space	4
 806              		.global	newData
 807              		.section	.bss.newData,"aw",%nobits
 808              		.align	2
 811              	newData:
 812 0000 00000000 		.space	4
 813              		.global	receivedChar
 814              		.section	.bss.receivedChar,"aw",%nobits
 817              	receivedChar:
 818 0000 00       		.space	1
 819              		.text
 820              	.Letext0:
 821              		.file 3 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 822              		.file 4 "/Applications/ArmGNUToolchain/13.2.Rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 823              		.file 5 "/Applications/ArmGNUToolchain/13.2.Rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 824              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 825              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 826              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 827              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 828              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 829              		.file 11 "<built-in>"
ARM GAS  /var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s 			page 37


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:19     .text.USART3_4_IRQHandler:00000000 $t
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:25     .text.USART3_4_IRQHandler:00000000 USART3_4_IRQHandler
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:51     .text.USART3_4_IRQHandler:00000014 $d
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:817    .bss.receivedChar:00000000 receivedChar
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:811    .bss.newData:00000000 newData
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:58     .text.transmitCharacter:00000000 $t
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:64     .text.transmitCharacter:00000000 transmitCharacter
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:91     .text.transmitCharacter:00000010 $d
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:96     .text.transmitString:00000000 $t
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:102    .text.transmitString:00000000 transmitString
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:152    .text._Error_Handler:00000000 $t
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:158    .text._Error_Handler:00000000 _Error_Handler
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:176    .rodata.SystemClock_Config.str1.4:00000000 $d
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:181    .text.SystemClock_Config:00000000 $t
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:187    .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:292    .text.SystemClock_Config:00000070 $d
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:297    .rodata.main.str1.4:00000000 $d
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:305    .text.main:00000000 $t
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:311    .text.main:00000000 main
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:776    .text.main:00000204 $d
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:804    .bss.count:00000000 count
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:801    .bss.count:00000000 $d
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:808    .bss.newData:00000000 $d
/var/folders/5r/xb8hq6p128d37tsfvtb6dnd00000gn/T//ccwM2kta.s:818    .bss.receivedChar:00000000 $d

UNDEFINED SYMBOLS
__aeabi_uidiv
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCC_GetHCLKFreq
HAL_SYSTICK_Config
HAL_SYSTICK_CLKSourceConfig
HAL_NVIC_SetPriority
HAL_Init
memset
HAL_GPIO_Init
HAL_GPIO_WritePin
HAL_GPIO_TogglePin
