This folder contain one bit full adder design using **{System}Verilog**
