Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Fri Jan 17 23:26:09 2020
| Host         : eric-VivoBook-ASUSLaptop-X412FL-X412FL running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file lcd_timing_summary_routed.rpt -pb lcd_timing_summary_routed.pb -rpx lcd_timing_summary_routed.rpx -warn_on_violation
| Design       : lcd
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: num_s_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: num_s_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: num_s_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: num_s_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.225        0.000                      0                  147        0.156        0.000                      0                  147        9.500        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
sys_clk_i  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_i           0.225        0.000                      0                  133        0.156        0.000                      0                  133        9.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_i          sys_clk_i               16.300        0.000                      0                   14        0.692        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_i
  To Clock:  sys_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 cnt_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        19.798ns  (logic 7.243ns (36.585%)  route 12.555ns (63.415%))
  Logic Levels:           28  (CARRY4=10 LUT3=4 LUT4=3 LUT5=2 LUT6=9)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 24.904 - 20.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.572     5.136    sys_clk_i_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  cnt_s_reg[3]/Q
                         net (fo=44, routed)          1.112     6.704    cnt_s_reg[3]
    SLICE_X52Y47         LUT3 (Prop_lut3_I0_O)        0.153     6.857 r  num_s[0]_i_231/O
                         net (fo=2, routed)           0.515     7.372    num_s[0]_i_231_n_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I3_O)        0.331     7.703 r  num_s[0]_i_235/O
                         net (fo=1, routed)           0.000     7.703    num_s[0]_i_235_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.253 r  num_s_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000     8.253    num_s_reg[0]_i_193_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.367 r  num_s_reg[0]_i_143/CO[3]
                         net (fo=1, routed)           0.000     8.367    num_s_reg[0]_i_143_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.481 r  num_s_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.001     8.481    num_s_reg[0]_i_93_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.815 r  num_s_reg[2]_i_50/O[1]
                         net (fo=3, routed)           1.008     9.823    num_s_reg[2]_i_50_n_6
    SLICE_X52Y49         LUT3 (Prop_lut3_I1_O)        0.331    10.154 f  num_s[0]_i_91/O
                         net (fo=2, routed)           0.443    10.598    num_s[0]_i_91_n_0
    SLICE_X52Y48         LUT5 (Prop_lut5_I3_O)        0.348    10.946 r  num_s[0]_i_36/O
                         net (fo=2, routed)           0.767    11.712    num_s[0]_i_36_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.836 r  num_s[0]_i_40/O
                         net (fo=1, routed)           0.000    11.836    num_s[0]_i_40_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.234 r  num_s_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.234    num_s_reg[0]_i_11_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.348 r  num_s_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.348    num_s_reg[2]_i_12_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.587 r  num_s_reg[3]_i_76/O[2]
                         net (fo=10, routed)          1.173    13.761    num_s_reg[3]_i_76_n_5
    SLICE_X57Y55         LUT3 (Prop_lut3_I0_O)        0.330    14.091 r  num_s[0]_i_63/O
                         net (fo=2, routed)           0.860    14.951    num_s[0]_i_63_n_0
    SLICE_X57Y55         LUT4 (Prop_lut4_I0_O)        0.332    15.283 r  num_s[0]_i_67/O
                         net (fo=1, routed)           0.000    15.283    num_s[0]_i_67_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.681 r  num_s_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.681    num_s_reg[0]_i_23_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.015 r  num_s_reg[0]_i_9/O[1]
                         net (fo=3, routed)           0.808    16.823    num_s_reg[0]_i_9_n_6
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.303    17.126 r  num_s[0]_i_32/O
                         net (fo=1, routed)           0.000    17.126    num_s[0]_i_32_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    17.618 r  num_s_reg[0]_i_10/CO[1]
                         net (fo=15, routed)          0.699    18.316    num_s_reg[0]_i_10_n_2
    SLICE_X58Y57         LUT3 (Prop_lut3_I0_O)        0.332    18.648 r  num_s[2]_i_11/O
                         net (fo=13, routed)          0.473    19.121    num_s[2]_i_11_n_0
    SLICE_X58Y58         LUT5 (Prop_lut5_I3_O)        0.124    19.245 r  num_s[3]_i_177/O
                         net (fo=2, routed)           0.650    19.895    num_s[3]_i_177_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I2_O)        0.124    20.019 r  num_s[3]_i_115/O
                         net (fo=3, routed)           0.809    20.828    num_s[3]_i_115_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I2_O)        0.124    20.952 r  num_s[3]_i_102/O
                         net (fo=1, routed)           0.658    21.610    num_s[3]_i_102_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I2_O)        0.124    21.734 r  num_s[3]_i_72/O
                         net (fo=3, routed)           0.305    22.040    num_s[3]_i_72_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.124    22.164 r  num_s[3]_i_50/O
                         net (fo=3, routed)           0.336    22.499    num_s[3]_i_50_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I2_O)        0.124    22.623 r  num_s[3]_i_51/O
                         net (fo=1, routed)           0.597    23.221    num_s[3]_i_51_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I0_O)        0.124    23.345 r  num_s[3]_i_29/O
                         net (fo=3, routed)           0.754    24.098    num_s[3]_i_29_n_0
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124    24.222 f  num_s[2]_i_4/O
                         net (fo=1, routed)           0.587    24.809    num_s[2]_i_4_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I3_O)        0.124    24.933 r  num_s[2]_i_1/O
                         net (fo=1, routed)           0.000    24.933    num_s[2]_i_1_n_0
    SLICE_X61Y47         FDCE                                         r  num_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.519    24.904    sys_clk_i_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  num_s_reg[2]/C
                         clock pessimism              0.259    25.163    
                         clock uncertainty           -0.035    25.127    
    SLICE_X61Y47         FDCE (Setup_fdce_C_D)        0.031    25.158    num_s_reg[2]
  -------------------------------------------------------------------
                         required time                         25.158    
                         arrival time                         -24.933    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 cnt_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        19.550ns  (logic 7.798ns (39.887%)  route 11.752ns (60.113%))
  Logic Levels:           29  (CARRY4=11 LUT3=5 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.572     5.136    sys_clk_i_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  cnt_s_reg[3]/Q
                         net (fo=44, routed)          1.242     6.833    cnt_s_reg[3]
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.153     6.986 r  num_s[0]_i_97/O
                         net (fo=2, routed)           0.708     7.694    num_s[0]_i_97_n_0
    SLICE_X52Y52         LUT4 (Prop_lut4_I3_O)        0.331     8.025 r  num_s[0]_i_101/O
                         net (fo=1, routed)           0.000     8.025    num_s[0]_i_101_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.401 r  num_s_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.401    num_s_reg[0]_i_43_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.518 r  num_s_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.518    num_s_reg[0]_i_12_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.635 r  num_s_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.635    num_s_reg[0]_i_6_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  num_s_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.752    num_s_reg[2]_i_35_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.075 r  num_s_reg[2]_i_86/O[1]
                         net (fo=14, routed)          0.936    10.011    num_s_reg[2]_i_86_n_6
    SLICE_X50Y55         LUT3 (Prop_lut3_I1_O)        0.335    10.346 r  num_s[2]_i_174/O
                         net (fo=2, routed)           0.708    11.054    num_s[2]_i_174_n_0
    SLICE_X50Y55         LUT4 (Prop_lut4_I3_O)        0.331    11.385 r  num_s[2]_i_178/O
                         net (fo=1, routed)           0.000    11.385    num_s[2]_i_178_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.761 r  num_s_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    11.761    num_s_reg[2]_i_157_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.980 r  num_s_reg[2]_i_132/O[0]
                         net (fo=2, routed)           0.656    12.636    num_s_reg[2]_i_132_n_7
    SLICE_X48Y56         LUT3 (Prop_lut3_I1_O)        0.324    12.960 r  num_s[2]_i_124/O
                         net (fo=2, routed)           0.641    13.601    num_s[2]_i_124_n_0
    SLICE_X48Y56         LUT4 (Prop_lut4_I3_O)        0.327    13.928 r  num_s[2]_i_128/O
                         net (fo=1, routed)           0.000    13.928    num_s[2]_i_128_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.329 r  num_s_reg[2]_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.329    num_s_reg[2]_i_76_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.663 r  num_s_reg[2]_i_43/O[1]
                         net (fo=3, routed)           0.589    15.252    num_s_reg[2]_i_43_n_6
    SLICE_X49Y55         LUT4 (Prop_lut4_I2_O)        0.303    15.555 r  num_s[2]_i_74/O
                         net (fo=1, routed)           0.000    15.555    num_s[2]_i_74_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.105 r  num_s_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.105    num_s_reg[2]_i_40_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.376 f  num_s_reg[2]_i_18/CO[0]
                         net (fo=7, routed)           0.592    16.968    num_s_reg[2]_i_18_n_3
    SLICE_X51Y56         LUT5 (Prop_lut5_I2_O)        0.367    17.335 r  num_s[2]_i_140/O
                         net (fo=3, routed)           0.431    17.767    num_s[2]_i_140_n_0
    SLICE_X53Y56         LUT5 (Prop_lut5_I4_O)        0.326    18.093 r  num_s[2]_i_112/O
                         net (fo=2, routed)           0.408    18.501    num_s[2]_i_112_n_0
    SLICE_X51Y57         LUT3 (Prop_lut3_I2_O)        0.124    18.625 f  num_s[2]_i_111/O
                         net (fo=1, routed)           0.403    19.028    num_s[2]_i_111_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I3_O)        0.124    19.152 r  num_s[2]_i_57/O
                         net (fo=4, routed)           0.873    20.025    num_s[2]_i_57_n_0
    SLICE_X53Y55         LUT3 (Prop_lut3_I1_O)        0.150    20.175 f  num_s[2]_i_55/O
                         net (fo=1, routed)           0.688    20.863    num_s[2]_i_55_n_0
    SLICE_X53Y55         LUT6 (Prop_lut6_I5_O)        0.326    21.189 r  num_s[2]_i_33/O
                         net (fo=3, routed)           0.504    21.692    num_s[2]_i_33_n_0
    SLICE_X53Y54         LUT6 (Prop_lut6_I0_O)        0.124    21.816 r  num_s[2]_i_15/O
                         net (fo=2, routed)           0.462    22.279    num_s[2]_i_15_n_0
    SLICE_X53Y53         LUT6 (Prop_lut6_I0_O)        0.124    22.403 f  num_s[3]_i_61/O
                         net (fo=1, routed)           1.214    23.617    num_s[3]_i_61_n_0
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.124    23.741 f  num_s[3]_i_33/O
                         net (fo=1, routed)           0.149    23.890    num_s[3]_i_33_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.124    24.014 r  num_s[3]_i_11/O
                         net (fo=1, routed)           0.548    24.562    num_s[3]_i_11_n_0
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.124    24.686 r  num_s[3]_i_2/O
                         net (fo=1, routed)           0.000    24.686    num_s[3]_i_2_n_0
    SLICE_X60Y46         FDCE                                         r  num_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.518    24.903    sys_clk_i_IBUF_BUFG
    SLICE_X60Y46         FDCE                                         r  num_s_reg[3]/C
                         clock pessimism              0.259    25.162    
                         clock uncertainty           -0.035    25.126    
    SLICE_X60Y46         FDCE (Setup_fdce_C_D)        0.077    25.203    num_s_reg[3]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -24.686    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 cnt_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        19.360ns  (logic 7.243ns (37.411%)  route 12.117ns (62.589%))
  Logic Levels:           28  (CARRY4=10 LUT3=4 LUT4=3 LUT5=3 LUT6=8)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 24.904 - 20.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.572     5.136    sys_clk_i_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  cnt_s_reg[3]/Q
                         net (fo=44, routed)          1.112     6.704    cnt_s_reg[3]
    SLICE_X52Y47         LUT3 (Prop_lut3_I0_O)        0.153     6.857 r  num_s[0]_i_231/O
                         net (fo=2, routed)           0.515     7.372    num_s[0]_i_231_n_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I3_O)        0.331     7.703 r  num_s[0]_i_235/O
                         net (fo=1, routed)           0.000     7.703    num_s[0]_i_235_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.253 r  num_s_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000     8.253    num_s_reg[0]_i_193_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.367 r  num_s_reg[0]_i_143/CO[3]
                         net (fo=1, routed)           0.000     8.367    num_s_reg[0]_i_143_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.481 r  num_s_reg[0]_i_93/CO[3]
                         net (fo=1, routed)           0.001     8.481    num_s_reg[0]_i_93_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.815 r  num_s_reg[2]_i_50/O[1]
                         net (fo=3, routed)           1.008     9.823    num_s_reg[2]_i_50_n_6
    SLICE_X52Y49         LUT3 (Prop_lut3_I1_O)        0.331    10.154 f  num_s[0]_i_91/O
                         net (fo=2, routed)           0.443    10.598    num_s[0]_i_91_n_0
    SLICE_X52Y48         LUT5 (Prop_lut5_I3_O)        0.348    10.946 r  num_s[0]_i_36/O
                         net (fo=2, routed)           0.767    11.712    num_s[0]_i_36_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.836 r  num_s[0]_i_40/O
                         net (fo=1, routed)           0.000    11.836    num_s[0]_i_40_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.234 r  num_s_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.234    num_s_reg[0]_i_11_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.348 r  num_s_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    12.348    num_s_reg[2]_i_12_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.587 r  num_s_reg[3]_i_76/O[2]
                         net (fo=10, routed)          1.173    13.761    num_s_reg[3]_i_76_n_5
    SLICE_X57Y55         LUT3 (Prop_lut3_I0_O)        0.330    14.091 r  num_s[0]_i_63/O
                         net (fo=2, routed)           0.860    14.951    num_s[0]_i_63_n_0
    SLICE_X57Y55         LUT4 (Prop_lut4_I0_O)        0.332    15.283 r  num_s[0]_i_67/O
                         net (fo=1, routed)           0.000    15.283    num_s[0]_i_67_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.681 r  num_s_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.681    num_s_reg[0]_i_23_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.015 r  num_s_reg[0]_i_9/O[1]
                         net (fo=3, routed)           0.808    16.823    num_s_reg[0]_i_9_n_6
    SLICE_X56Y56         LUT4 (Prop_lut4_I1_O)        0.303    17.126 r  num_s[0]_i_32/O
                         net (fo=1, routed)           0.000    17.126    num_s[0]_i_32_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    17.618 r  num_s_reg[0]_i_10/CO[1]
                         net (fo=15, routed)          0.699    18.316    num_s_reg[0]_i_10_n_2
    SLICE_X58Y57         LUT3 (Prop_lut3_I0_O)        0.332    18.648 r  num_s[2]_i_11/O
                         net (fo=13, routed)          0.473    19.121    num_s[2]_i_11_n_0
    SLICE_X58Y58         LUT5 (Prop_lut5_I3_O)        0.124    19.245 r  num_s[3]_i_177/O
                         net (fo=2, routed)           0.650    19.895    num_s[3]_i_177_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I2_O)        0.124    20.019 r  num_s[3]_i_115/O
                         net (fo=3, routed)           0.809    20.828    num_s[3]_i_115_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I2_O)        0.124    20.952 r  num_s[3]_i_102/O
                         net (fo=1, routed)           0.658    21.610    num_s[3]_i_102_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I2_O)        0.124    21.734 r  num_s[3]_i_72/O
                         net (fo=3, routed)           0.305    22.040    num_s[3]_i_72_n_0
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.124    22.164 r  num_s[3]_i_50/O
                         net (fo=3, routed)           0.336    22.499    num_s[3]_i_50_n_0
    SLICE_X63Y54         LUT6 (Prop_lut6_I2_O)        0.124    22.623 r  num_s[3]_i_51/O
                         net (fo=1, routed)           0.597    23.221    num_s[3]_i_51_n_0
    SLICE_X60Y54         LUT6 (Prop_lut6_I0_O)        0.124    23.345 r  num_s[3]_i_29/O
                         net (fo=3, routed)           0.454    23.799    num_s[3]_i_29_n_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.124    23.923 f  num_s[1]_i_4/O
                         net (fo=1, routed)           0.449    24.372    num_s[1]_i_4_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I3_O)        0.124    24.496 r  num_s[1]_i_1/O
                         net (fo=1, routed)           0.000    24.496    num_s[1]_i_1_n_0
    SLICE_X61Y47         FDCE                                         r  num_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.519    24.904    sys_clk_i_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  num_s_reg[1]/C
                         clock pessimism              0.259    25.163    
                         clock uncertainty           -0.035    25.127    
    SLICE_X61Y47         FDCE (Setup_fdce_C_D)        0.029    25.156    num_s_reg[1]
  -------------------------------------------------------------------
                         required time                         25.156    
                         arrival time                         -24.496    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 cnt_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        14.620ns  (logic 6.578ns (44.994%)  route 8.042ns (55.006%))
  Logic Levels:           21  (CARRY4=11 LUT3=4 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 24.904 - 20.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.572     5.136    sys_clk_i_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.456     5.592 r  cnt_s_reg[3]/Q
                         net (fo=44, routed)          1.242     6.833    cnt_s_reg[3]
    SLICE_X52Y52         LUT3 (Prop_lut3_I0_O)        0.153     6.986 r  num_s[0]_i_97/O
                         net (fo=2, routed)           0.708     7.694    num_s[0]_i_97_n_0
    SLICE_X52Y52         LUT4 (Prop_lut4_I3_O)        0.331     8.025 r  num_s[0]_i_101/O
                         net (fo=1, routed)           0.000     8.025    num_s[0]_i_101_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.401 r  num_s_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.401    num_s_reg[0]_i_43_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.518 r  num_s_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.518    num_s_reg[0]_i_12_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.635 r  num_s_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.635    num_s_reg[0]_i_6_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  num_s_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.752    num_s_reg[2]_i_35_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.075 r  num_s_reg[2]_i_86/O[1]
                         net (fo=14, routed)          0.936    10.011    num_s_reg[2]_i_86_n_6
    SLICE_X50Y55         LUT3 (Prop_lut3_I1_O)        0.335    10.346 r  num_s[2]_i_174/O
                         net (fo=2, routed)           0.708    11.054    num_s[2]_i_174_n_0
    SLICE_X50Y55         LUT4 (Prop_lut4_I3_O)        0.331    11.385 r  num_s[2]_i_178/O
                         net (fo=1, routed)           0.000    11.385    num_s[2]_i_178_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.761 r  num_s_reg[2]_i_157/CO[3]
                         net (fo=1, routed)           0.000    11.761    num_s_reg[2]_i_157_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.980 r  num_s_reg[2]_i_132/O[0]
                         net (fo=2, routed)           0.656    12.636    num_s_reg[2]_i_132_n_7
    SLICE_X48Y56         LUT3 (Prop_lut3_I1_O)        0.324    12.960 r  num_s[2]_i_124/O
                         net (fo=2, routed)           0.641    13.601    num_s[2]_i_124_n_0
    SLICE_X48Y56         LUT4 (Prop_lut4_I3_O)        0.327    13.928 r  num_s[2]_i_128/O
                         net (fo=1, routed)           0.000    13.928    num_s[2]_i_128_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.329 r  num_s_reg[2]_i_76/CO[3]
                         net (fo=1, routed)           0.000    14.329    num_s_reg[2]_i_76_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.663 r  num_s_reg[2]_i_43/O[1]
                         net (fo=3, routed)           0.589    15.252    num_s_reg[2]_i_43_n_6
    SLICE_X49Y55         LUT4 (Prop_lut4_I2_O)        0.303    15.555 r  num_s[2]_i_74/O
                         net (fo=1, routed)           0.000    15.555    num_s[2]_i_74_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.105 r  num_s_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.105    num_s_reg[2]_i_40_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.376 f  num_s_reg[2]_i_18/CO[0]
                         net (fo=7, routed)           0.735    17.111    num_s_reg[2]_i_18_n_3
    SLICE_X51Y54         LUT3 (Prop_lut3_I0_O)        0.367    17.478 r  num_s[0]_i_5/O
                         net (fo=6, routed)           0.823    18.301    num_s[0]_i_5_n_0
    SLICE_X58Y52         LUT5 (Prop_lut5_I0_O)        0.326    18.627 r  num_s[0]_i_2/O
                         net (fo=1, routed)           1.004    19.632    num_s[0]_i_2_n_0
    SLICE_X58Y47         LUT6 (Prop_lut6_I0_O)        0.124    19.756 r  num_s[0]_i_1/O
                         net (fo=1, routed)           0.000    19.756    num_s[0]_i_1_n_0
    SLICE_X58Y47         FDCE                                         r  num_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.519    24.904    sys_clk_i_IBUF_BUFG
    SLICE_X58Y47         FDCE                                         r  num_s_reg[0]/C
                         clock pessimism              0.259    25.163    
                         clock uncertainty           -0.035    25.127    
    SLICE_X58Y47         FDCE (Setup_fdce_C_D)        0.029    25.156    num_s_reg[0]
  -------------------------------------------------------------------
                         required time                         25.156    
                         arrival time                         -19.756    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             10.272ns  (required time - arrival time)
  Source:                 lcd_cnt_s_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_s_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        9.415ns  (logic 2.010ns (21.349%)  route 7.405ns (78.651%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.627     5.190    sys_clk_i_IBUF_BUFG
    SLICE_X63Y51         FDCE                                         r  lcd_cnt_s_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.456     5.646 f  lcd_cnt_s_reg[16]/Q
                         net (fo=2, routed)           0.825     6.472    lcd_cnt_s_reg[16]
    SLICE_X64Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.596 f  sel_o[5]_i_10/O
                         net (fo=1, routed)           0.832     7.427    sel_o[5]_i_10_n_0
    SLICE_X64Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.551 r  sel_o[5]_i_3/O
                         net (fo=5, routed)           1.260     8.812    sel_o[5]_i_3_n_0
    SLICE_X64Y47         LUT2 (Prop_lut2_I0_O)        0.146     8.958 r  sel_o[5]_i_5/O
                         net (fo=18, routed)          0.969     9.927    sel_o[5]_i_5_n_0
    SLICE_X61Y49         LUT3 (Prop_lut3_I2_O)        0.354    10.281 f  num_s[3]_i_24/O
                         net (fo=9, routed)           1.127    11.408    num_s[3]_i_24_n_0
    SLICE_X60Y48         LUT5 (Prop_lut5_I1_O)        0.354    11.762 f  sel_o[2]_i_2/O
                         net (fo=2, routed)           0.869    12.631    sel_o[2]_i_2_n_0
    SLICE_X61Y48         LUT6 (Prop_lut6_I5_O)        0.328    12.959 r  num_s[3]_i_5/O
                         net (fo=1, routed)           0.649    13.608    num_s[3]_i_5_n_0
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.124    13.732 r  num_s[3]_i_1/O
                         net (fo=4, routed)           0.874    14.605    num_s
    SLICE_X60Y46         FDCE                                         r  num_s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.518    24.903    sys_clk_i_IBUF_BUFG
    SLICE_X60Y46         FDCE                                         r  num_s_reg[3]/C
                         clock pessimism              0.179    25.082    
                         clock uncertainty           -0.035    25.046    
    SLICE_X60Y46         FDCE (Setup_fdce_C_CE)      -0.169    24.877    num_s_reg[3]
  -------------------------------------------------------------------
                         required time                         24.877    
                         arrival time                         -14.605    
  -------------------------------------------------------------------
                         slack                                 10.272    

Slack (MET) :             10.540ns  (required time - arrival time)
  Source:                 lcd_cnt_s_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_s_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 2.010ns (22.059%)  route 7.102ns (77.941%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 24.904 - 20.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.627     5.190    sys_clk_i_IBUF_BUFG
    SLICE_X63Y51         FDCE                                         r  lcd_cnt_s_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.456     5.646 f  lcd_cnt_s_reg[16]/Q
                         net (fo=2, routed)           0.825     6.472    lcd_cnt_s_reg[16]
    SLICE_X64Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.596 f  sel_o[5]_i_10/O
                         net (fo=1, routed)           0.832     7.427    sel_o[5]_i_10_n_0
    SLICE_X64Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.551 r  sel_o[5]_i_3/O
                         net (fo=5, routed)           1.260     8.812    sel_o[5]_i_3_n_0
    SLICE_X64Y47         LUT2 (Prop_lut2_I0_O)        0.146     8.958 r  sel_o[5]_i_5/O
                         net (fo=18, routed)          0.969     9.927    sel_o[5]_i_5_n_0
    SLICE_X61Y49         LUT3 (Prop_lut3_I2_O)        0.354    10.281 f  num_s[3]_i_24/O
                         net (fo=9, routed)           1.127    11.408    num_s[3]_i_24_n_0
    SLICE_X60Y48         LUT5 (Prop_lut5_I1_O)        0.354    11.762 f  sel_o[2]_i_2/O
                         net (fo=2, routed)           0.869    12.631    sel_o[2]_i_2_n_0
    SLICE_X61Y48         LUT6 (Prop_lut6_I5_O)        0.328    12.959 r  num_s[3]_i_5/O
                         net (fo=1, routed)           0.649    13.608    num_s[3]_i_5_n_0
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.124    13.732 r  num_s[3]_i_1/O
                         net (fo=4, routed)           0.571    14.302    num_s
    SLICE_X58Y47         FDCE                                         r  num_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.519    24.904    sys_clk_i_IBUF_BUFG
    SLICE_X58Y47         FDCE                                         r  num_s_reg[0]/C
                         clock pessimism              0.179    25.083    
                         clock uncertainty           -0.035    25.047    
    SLICE_X58Y47         FDCE (Setup_fdce_C_CE)      -0.205    24.842    num_s_reg[0]
  -------------------------------------------------------------------
                         required time                         24.842    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                 10.540    

Slack (MET) :             10.672ns  (required time - arrival time)
  Source:                 lcd_cnt_s_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_s_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 2.010ns (22.382%)  route 6.970ns (77.618%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 24.904 - 20.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.627     5.190    sys_clk_i_IBUF_BUFG
    SLICE_X63Y51         FDCE                                         r  lcd_cnt_s_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.456     5.646 f  lcd_cnt_s_reg[16]/Q
                         net (fo=2, routed)           0.825     6.472    lcd_cnt_s_reg[16]
    SLICE_X64Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.596 f  sel_o[5]_i_10/O
                         net (fo=1, routed)           0.832     7.427    sel_o[5]_i_10_n_0
    SLICE_X64Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.551 r  sel_o[5]_i_3/O
                         net (fo=5, routed)           1.260     8.812    sel_o[5]_i_3_n_0
    SLICE_X64Y47         LUT2 (Prop_lut2_I0_O)        0.146     8.958 r  sel_o[5]_i_5/O
                         net (fo=18, routed)          0.969     9.927    sel_o[5]_i_5_n_0
    SLICE_X61Y49         LUT3 (Prop_lut3_I2_O)        0.354    10.281 f  num_s[3]_i_24/O
                         net (fo=9, routed)           1.127    11.408    num_s[3]_i_24_n_0
    SLICE_X60Y48         LUT5 (Prop_lut5_I1_O)        0.354    11.762 f  sel_o[2]_i_2/O
                         net (fo=2, routed)           0.869    12.631    sel_o[2]_i_2_n_0
    SLICE_X61Y48         LUT6 (Prop_lut6_I5_O)        0.328    12.959 r  num_s[3]_i_5/O
                         net (fo=1, routed)           0.649    13.608    num_s[3]_i_5_n_0
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.124    13.732 r  num_s[3]_i_1/O
                         net (fo=4, routed)           0.439    14.171    num_s
    SLICE_X61Y47         FDCE                                         r  num_s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.519    24.904    sys_clk_i_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  num_s_reg[1]/C
                         clock pessimism              0.179    25.083    
                         clock uncertainty           -0.035    25.047    
    SLICE_X61Y47         FDCE (Setup_fdce_C_CE)      -0.205    24.842    num_s_reg[1]
  -------------------------------------------------------------------
                         required time                         24.842    
                         arrival time                         -14.171    
  -------------------------------------------------------------------
                         slack                                 10.672    

Slack (MET) :             10.672ns  (required time - arrival time)
  Source:                 lcd_cnt_s_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            num_s_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 2.010ns (22.382%)  route 6.970ns (77.618%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 24.904 - 20.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.627     5.190    sys_clk_i_IBUF_BUFG
    SLICE_X63Y51         FDCE                                         r  lcd_cnt_s_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.456     5.646 f  lcd_cnt_s_reg[16]/Q
                         net (fo=2, routed)           0.825     6.472    lcd_cnt_s_reg[16]
    SLICE_X64Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.596 f  sel_o[5]_i_10/O
                         net (fo=1, routed)           0.832     7.427    sel_o[5]_i_10_n_0
    SLICE_X64Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.551 r  sel_o[5]_i_3/O
                         net (fo=5, routed)           1.260     8.812    sel_o[5]_i_3_n_0
    SLICE_X64Y47         LUT2 (Prop_lut2_I0_O)        0.146     8.958 r  sel_o[5]_i_5/O
                         net (fo=18, routed)          0.969     9.927    sel_o[5]_i_5_n_0
    SLICE_X61Y49         LUT3 (Prop_lut3_I2_O)        0.354    10.281 f  num_s[3]_i_24/O
                         net (fo=9, routed)           1.127    11.408    num_s[3]_i_24_n_0
    SLICE_X60Y48         LUT5 (Prop_lut5_I1_O)        0.354    11.762 f  sel_o[2]_i_2/O
                         net (fo=2, routed)           0.869    12.631    sel_o[2]_i_2_n_0
    SLICE_X61Y48         LUT6 (Prop_lut6_I5_O)        0.328    12.959 r  num_s[3]_i_5/O
                         net (fo=1, routed)           0.649    13.608    num_s[3]_i_5_n_0
    SLICE_X60Y47         LUT4 (Prop_lut4_I2_O)        0.124    13.732 r  num_s[3]_i_1/O
                         net (fo=4, routed)           0.439    14.171    num_s
    SLICE_X61Y47         FDCE                                         r  num_s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.519    24.904    sys_clk_i_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  num_s_reg[2]/C
                         clock pessimism              0.179    25.083    
                         clock uncertainty           -0.035    25.047    
    SLICE_X61Y47         FDCE (Setup_fdce_C_CE)      -0.205    24.842    num_s_reg[2]
  -------------------------------------------------------------------
                         required time                         24.842    
                         arrival time                         -14.171    
  -------------------------------------------------------------------
                         slack                                 10.672    

Slack (MET) :             12.289ns  (required time - arrival time)
  Source:                 lcd_cnt_s_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sel_o_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        7.597ns  (logic 1.886ns (24.827%)  route 5.711ns (75.173%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 24.904 - 20.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.627     5.190    sys_clk_i_IBUF_BUFG
    SLICE_X63Y51         FDCE                                         r  lcd_cnt_s_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.456     5.646 r  lcd_cnt_s_reg[16]/Q
                         net (fo=2, routed)           0.825     6.472    lcd_cnt_s_reg[16]
    SLICE_X64Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.596 r  sel_o[5]_i_10/O
                         net (fo=1, routed)           0.832     7.427    sel_o[5]_i_10_n_0
    SLICE_X64Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.551 f  sel_o[5]_i_3/O
                         net (fo=5, routed)           1.260     8.812    sel_o[5]_i_3_n_0
    SLICE_X64Y47         LUT2 (Prop_lut2_I0_O)        0.146     8.958 f  sel_o[5]_i_5/O
                         net (fo=18, routed)          0.969     9.927    sel_o[5]_i_5_n_0
    SLICE_X61Y49         LUT3 (Prop_lut3_I2_O)        0.354    10.281 r  num_s[3]_i_24/O
                         net (fo=9, routed)           1.127    11.408    num_s[3]_i_24_n_0
    SLICE_X60Y48         LUT5 (Prop_lut5_I1_O)        0.354    11.762 r  sel_o[2]_i_2/O
                         net (fo=2, routed)           0.697    12.459    sel_o[2]_i_2_n_0
    SLICE_X61Y49         LUT3 (Prop_lut3_I2_O)        0.328    12.787 r  sel_o[2]_i_1/O
                         net (fo=1, routed)           0.000    12.787    sel_o[2]_i_1_n_0
    SLICE_X61Y49         FDPE                                         r  sel_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.519    24.904    sys_clk_i_IBUF_BUFG
    SLICE_X61Y49         FDPE                                         r  sel_o_reg[2]/C
                         clock pessimism              0.179    25.083    
                         clock uncertainty           -0.035    25.047    
    SLICE_X61Y49         FDPE (Setup_fdpe_C_D)        0.029    25.076    sel_o_reg[2]
  -------------------------------------------------------------------
                         required time                         25.076    
                         arrival time                         -12.787    
  -------------------------------------------------------------------
                         slack                                 12.289    

Slack (MET) :             13.053ns  (required time - arrival time)
  Source:                 lcd_cnt_s_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_cnt_s_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 2.892ns (41.625%)  route 4.056ns (58.375%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 24.893 - 20.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.627     5.190    sys_clk_i_IBUF_BUFG
    SLICE_X63Y51         FDCE                                         r  lcd_cnt_s_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.456     5.646 f  lcd_cnt_s_reg[16]/Q
                         net (fo=2, routed)           0.825     6.472    lcd_cnt_s_reg[16]
    SLICE_X64Y50         LUT5 (Prop_lut5_I2_O)        0.124     6.596 f  sel_o[5]_i_10/O
                         net (fo=1, routed)           0.832     7.427    sel_o[5]_i_10_n_0
    SLICE_X64Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.551 r  sel_o[5]_i_3/O
                         net (fo=5, routed)           0.885     8.437    sel_o[5]_i_3_n_0
    SLICE_X64Y47         LUT2 (Prop_lut2_I1_O)        0.117     8.554 f  num_s[3]_i_30/O
                         net (fo=6, routed)           0.642     9.196    num_s[3]_i_30_n_0
    SLICE_X64Y48         LUT5 (Prop_lut5_I4_O)        0.373     9.569 r  sel_o[5]_i_6/O
                         net (fo=15, routed)          0.871    10.439    sel_o[5]_i_6_n_0
    SLICE_X63Y47         LUT5 (Prop_lut5_I1_O)        0.355    10.794 r  lcd_cnt_s[0]_i_5/O
                         net (fo=1, routed)           0.000    10.794    lcd_cnt_s[0]_i_5_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.344 r  lcd_cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.344    lcd_cnt_s_reg[0]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.458 r  lcd_cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.458    lcd_cnt_s_reg[4]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.572 r  lcd_cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.573    lcd_cnt_s_reg[8]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.687 r  lcd_cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.687    lcd_cnt_s_reg[12]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.801 r  lcd_cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.801    lcd_cnt_s_reg[16]_i_1_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.915 r  lcd_cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.915    lcd_cnt_s_reg[20]_i_1_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.138 r  lcd_cnt_s_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.138    lcd_cnt_s_reg[24]_i_1_n_7
    SLICE_X63Y53         FDCE                                         r  lcd_cnt_s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.509    24.893    sys_clk_i_IBUF_BUFG
    SLICE_X63Y53         FDCE                                         r  lcd_cnt_s_reg[24]/C
                         clock pessimism              0.272    25.164    
                         clock uncertainty           -0.035    25.129    
    SLICE_X63Y53         FDCE (Setup_fdce_C_D)        0.062    25.191    lcd_cnt_s_reg[24]
  -------------------------------------------------------------------
                         required time                         25.191    
                         arrival time                         -12.138    
  -------------------------------------------------------------------
                         slack                                 13.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 discrete_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            toggle_inc_dec_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.211%)  route 0.128ns (40.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.567     1.490    sys_clk_i_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  discrete_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  discrete_s_reg/Q
                         net (fo=2, routed)           0.128     1.759    discrete_s
    SLICE_X50Y48         LUT5 (Prop_lut5_I1_O)        0.045     1.804 r  toggle_inc_dec_i_1/O
                         net (fo=1, routed)           0.000     1.804    toggle_inc_dec_i_1_n_0
    SLICE_X50Y48         FDCE                                         r  toggle_inc_dec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.838     2.007    sys_clk_i_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  toggle_inc_dec_reg/C
                         clock pessimism             -0.480     1.527    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.121     1.648    toggle_inc_dec_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 toggle_inc_dec_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.417ns (78.045%)  route 0.117ns (21.955%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.567     1.490    sys_clk_i_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  toggle_inc_dec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  toggle_inc_dec_reg/Q
                         net (fo=39, routed)          0.117     1.771    toggle_inc_dec_reg_n_0
    SLICE_X51Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.816 r  cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     1.816    cnt_s[0]_i_6_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.931 r  cnt_s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.931    cnt_s_reg[0]_i_2_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.970 r  cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    cnt_s_reg[4]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.025 r  cnt_s_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.025    cnt_s_reg[8]_i_1_n_7
    SLICE_X51Y50         FDCE                                         r  cnt_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.835     2.005    sys_clk_i_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  cnt_s_reg[8]/C
                         clock pessimism             -0.246     1.759    
    SLICE_X51Y50         FDCE (Hold_fdce_C_D)         0.105     1.864    cnt_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 toggle_inc_dec_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.274ns (50.543%)  route 0.268ns (49.457%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.567     1.490    sys_clk_i_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  toggle_inc_dec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  toggle_inc_dec_reg/Q
                         net (fo=39, routed)          0.268     1.922    toggle_inc_dec_reg_n_0
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.967 r  cnt_s[8]_i_4/O
                         net (fo=1, routed)           0.000     1.967    cnt_s[8]_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.032 r  cnt_s_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.032    cnt_s_reg[8]_i_1_n_6
    SLICE_X51Y50         FDCE                                         r  cnt_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.835     2.005    sys_clk_i_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  cnt_s_reg[9]/C
                         clock pessimism             -0.246     1.759    
    SLICE_X51Y50         FDCE (Hold_fdce_C_D)         0.105     1.864    cnt_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 toggle_inc_dec_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.428ns (78.488%)  route 0.117ns (21.512%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.567     1.490    sys_clk_i_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  toggle_inc_dec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  toggle_inc_dec_reg/Q
                         net (fo=39, routed)          0.117     1.771    toggle_inc_dec_reg_n_0
    SLICE_X51Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.816 r  cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     1.816    cnt_s[0]_i_6_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.931 r  cnt_s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.931    cnt_s_reg[0]_i_2_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.970 r  cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    cnt_s_reg[4]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.036 r  cnt_s_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.036    cnt_s_reg[8]_i_1_n_5
    SLICE_X51Y50         FDCE                                         r  cnt_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.835     2.005    sys_clk_i_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  cnt_s_reg[10]/C
                         clock pessimism             -0.246     1.759    
    SLICE_X51Y50         FDCE (Hold_fdce_C_D)         0.105     1.864    cnt_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 lcd_cnt_s_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_cnt_s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.355ns (64.667%)  route 0.194ns (35.333%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.596     1.519    sys_clk_i_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  lcd_cnt_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.141     1.660 r  lcd_cnt_s_reg[11]/Q
                         net (fo=9, routed)           0.193     1.853    lcd_cnt_s_reg[11]
    SLICE_X63Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.898 r  lcd_cnt_s[8]_i_2/O
                         net (fo=1, routed)           0.000     1.898    lcd_cnt_s[8]_i_2_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.013 r  lcd_cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.014    lcd_cnt_s_reg[8]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.068 r  lcd_cnt_s_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.068    lcd_cnt_s_reg[12]_i_1_n_7
    SLICE_X63Y50         FDCE                                         r  lcd_cnt_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.864     2.034    sys_clk_i_IBUF_BUFG
    SLICE_X63Y50         FDCE                                         r  lcd_cnt_s_reg[12]/C
                         clock pessimism             -0.246     1.788    
    SLICE_X63Y50         FDCE (Hold_fdce_C_D)         0.105     1.893    lcd_cnt_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 lcd_cnt_s_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_cnt_s_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.366ns (65.361%)  route 0.194ns (34.639%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.596     1.519    sys_clk_i_IBUF_BUFG
    SLICE_X63Y49         FDCE                                         r  lcd_cnt_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDCE (Prop_fdce_C_Q)         0.141     1.660 r  lcd_cnt_s_reg[11]/Q
                         net (fo=9, routed)           0.193     1.853    lcd_cnt_s_reg[11]
    SLICE_X63Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.898 r  lcd_cnt_s[8]_i_2/O
                         net (fo=1, routed)           0.000     1.898    lcd_cnt_s[8]_i_2_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.013 r  lcd_cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.014    lcd_cnt_s_reg[8]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.079 r  lcd_cnt_s_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.079    lcd_cnt_s_reg[12]_i_1_n_5
    SLICE_X63Y50         FDCE                                         r  lcd_cnt_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.864     2.034    sys_clk_i_IBUF_BUFG
    SLICE_X63Y50         FDCE                                         r  lcd_cnt_s_reg[14]/C
                         clock pessimism             -0.246     1.788    
    SLICE_X63Y50         FDCE (Hold_fdce_C_D)         0.105     1.893    lcd_cnt_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 toggle_inc_dec_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.453ns (79.431%)  route 0.117ns (20.569%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.567     1.490    sys_clk_i_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  toggle_inc_dec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  toggle_inc_dec_reg/Q
                         net (fo=39, routed)          0.117     1.771    toggle_inc_dec_reg_n_0
    SLICE_X51Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.816 r  cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     1.816    cnt_s[0]_i_6_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.931 r  cnt_s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.931    cnt_s_reg[0]_i_2_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.970 r  cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    cnt_s_reg[4]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.061 r  cnt_s_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.061    cnt_s_reg[8]_i_1_n_4
    SLICE_X51Y50         FDCE                                         r  cnt_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.835     2.005    sys_clk_i_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  cnt_s_reg[11]/C
                         clock pessimism             -0.246     1.759    
    SLICE_X51Y50         FDCE (Hold_fdce_C_D)         0.105     1.864    cnt_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 toggle_inc_dec_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.456ns (79.538%)  route 0.117ns (20.462%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.567     1.490    sys_clk_i_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  toggle_inc_dec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  toggle_inc_dec_reg/Q
                         net (fo=39, routed)          0.117     1.771    toggle_inc_dec_reg_n_0
    SLICE_X51Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.816 r  cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     1.816    cnt_s[0]_i_6_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.931 r  cnt_s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.931    cnt_s_reg[0]_i_2_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.970 r  cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    cnt_s_reg[4]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.010 r  cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.010    cnt_s_reg[8]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.064 r  cnt_s_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.064    cnt_s_reg[12]_i_1_n_7
    SLICE_X51Y51         FDCE                                         r  cnt_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.835     2.005    sys_clk_i_IBUF_BUFG
    SLICE_X51Y51         FDCE                                         r  cnt_s_reg[12]/C
                         clock pessimism             -0.246     1.759    
    SLICE_X51Y51         FDCE (Hold_fdce_C_D)         0.105     1.864    cnt_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 toggle_inc_dec_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.288ns (49.486%)  route 0.294ns (50.514%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.567     1.490    sys_clk_i_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  toggle_inc_dec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  toggle_inc_dec_reg/Q
                         net (fo=39, routed)          0.294     1.948    toggle_inc_dec_reg_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.072 r  cnt_s_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.072    cnt_s_reg[12]_i_1_n_6
    SLICE_X51Y51         FDCE                                         r  cnt_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.835     2.005    sys_clk_i_IBUF_BUFG
    SLICE_X51Y51         FDCE                                         r  cnt_s_reg[13]/C
                         clock pessimism             -0.246     1.759    
    SLICE_X51Y51         FDCE (Hold_fdce_C_D)         0.105     1.864    cnt_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 toggle_inc_dec_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_s_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.467ns (79.923%)  route 0.117ns (20.077%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.567     1.490    sys_clk_i_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  toggle_inc_dec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  toggle_inc_dec_reg/Q
                         net (fo=39, routed)          0.117     1.771    toggle_inc_dec_reg_n_0
    SLICE_X51Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.816 r  cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     1.816    cnt_s[0]_i_6_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.931 r  cnt_s_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.931    cnt_s_reg[0]_i_2_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.970 r  cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    cnt_s_reg[4]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.010 r  cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.010    cnt_s_reg[8]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.075 r  cnt_s_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.075    cnt_s_reg[12]_i_1_n_5
    SLICE_X51Y51         FDCE                                         r  cnt_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.835     2.005    sys_clk_i_IBUF_BUFG
    SLICE_X51Y51         FDCE                                         r  cnt_s_reg[14]/C
                         clock pessimism             -0.246     1.759    
    SLICE_X51Y51         FDCE (Hold_fdce_C_D)         0.105     1.864    cnt_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_i
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X51Y48   cnt_s_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X60Y43   digit_o_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X61Y44   digit_o_reg[0]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X59Y45   digit_o_reg[1]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X58Y45   digit_o_reg[1]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X63Y45   digit_o_reg[2]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X63Y46   digit_o_reg[2]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y43   digit_o_reg[3]_C/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X63Y50   lcd_cnt_s_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X60Y43   digit_o_reg[0]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X61Y44   digit_o_reg[0]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X59Y45   digit_o_reg[1]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X58Y45   digit_o_reg[1]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X63Y45   digit_o_reg[2]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X63Y46   digit_o_reg[2]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y43   digit_o_reg[3]_C/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X63Y47   lcd_cnt_s_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X63Y49   lcd_cnt_s_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y60   sec_s_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X51Y50   cnt_s_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X51Y50   cnt_s_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X51Y51   cnt_s_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X51Y51   cnt_s_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X51Y51   cnt_s_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X51Y51   cnt_s_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X51Y52   cnt_s_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X51Y52   cnt_s_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X51Y52   cnt_s_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X51Y52   cnt_s_reg[19]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_i
  To Clock:  sys_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       16.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.692ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.300ns  (required time - arrival time)
  Source:                 num_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[5]_C/CLR
                            (recovery check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.608ns (20.094%)  route 2.418ns (79.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.638     5.202    sys_clk_i_IBUF_BUFG
    SLICE_X58Y47         FDCE                                         r  num_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.456     5.658 r  num_s_reg[0]/Q
                         net (fo=28, routed)          2.011     7.669    num[0]
    SLICE_X59Y44         LUT5 (Prop_lut5_I1_O)        0.152     7.821 f  digit_o_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.407     8.228    digit_o_reg[5]_LDC_i_2_n_0
    SLICE_X59Y44         FDCE                                         f  digit_o_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.518    24.903    sys_clk_i_IBUF_BUFG
    SLICE_X59Y44         FDCE                                         r  digit_o_reg[5]_C/C
                         clock pessimism              0.273    25.176    
                         clock uncertainty           -0.035    25.140    
    SLICE_X59Y44         FDCE (Recov_fdce_C_CLR)     -0.613    24.527    digit_o_reg[5]_C
  -------------------------------------------------------------------
                         required time                         24.527    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                 16.300    

Slack (MET) :             16.512ns  (required time - arrival time)
  Source:                 num_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[6]_C/CLR
                            (recovery check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.608ns (21.710%)  route 2.193ns (78.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 24.904 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.638     5.202    sys_clk_i_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  num_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDCE (Prop_fdce_C_Q)         0.456     5.658 r  num_s_reg[2]/Q
                         net (fo=28, routed)          1.636     7.294    num[2]
    SLICE_X62Y45         LUT5 (Prop_lut5_I2_O)        0.152     7.446 f  digit_o_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.556     8.002    digit_o_reg[6]_LDC_i_2_n_0
    SLICE_X62Y45         FDCE                                         f  digit_o_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.519    24.904    sys_clk_i_IBUF_BUFG
    SLICE_X62Y45         FDCE                                         r  digit_o_reg[6]_C/C
                         clock pessimism              0.259    25.163    
                         clock uncertainty           -0.035    25.127    
    SLICE_X62Y45         FDCE (Recov_fdce_C_CLR)     -0.613    24.514    digit_o_reg[6]_C
  -------------------------------------------------------------------
                         required time                         24.514    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                 16.512    

Slack (MET) :             16.573ns  (required time - arrival time)
  Source:                 num_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[3]_P/PRE
                            (recovery check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.580ns (19.375%)  route 2.414ns (80.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 24.904 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.638     5.202    sys_clk_i_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  num_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDCE (Prop_fdce_C_Q)         0.456     5.658 r  num_s_reg[2]/Q
                         net (fo=28, routed)          1.485     7.143    num[2]
    SLICE_X62Y44         LUT5 (Prop_lut5_I3_O)        0.124     7.267 f  digit_o_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.929     8.195    digit_o_reg[3]_LDC_i_1_n_0
    SLICE_X63Y44         FDPE                                         f  digit_o_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.519    24.904    sys_clk_i_IBUF_BUFG
    SLICE_X63Y44         FDPE                                         r  digit_o_reg[3]_P/C
                         clock pessimism              0.259    25.163    
                         clock uncertainty           -0.035    25.127    
    SLICE_X63Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    24.768    digit_o_reg[3]_P
  -------------------------------------------------------------------
                         required time                         24.768    
                         arrival time                          -8.195    
  -------------------------------------------------------------------
                         slack                                 16.573    

Slack (MET) :             16.576ns  (required time - arrival time)
  Source:                 num_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.580ns (19.313%)  route 2.423ns (80.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.638     5.202    sys_clk_i_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  num_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDCE (Prop_fdce_C_Q)         0.456     5.658 f  num_s_reg[2]/Q
                         net (fo=28, routed)          1.469     7.126    num[2]
    SLICE_X58Y45         LUT5 (Prop_lut5_I3_O)        0.124     7.250 f  digit_o_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.954     8.205    digit_o_reg[1]_LDC_i_1_n_0
    SLICE_X58Y45         FDPE                                         f  digit_o_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.518    24.903    sys_clk_i_IBUF_BUFG
    SLICE_X58Y45         FDPE                                         r  digit_o_reg[1]_P/C
                         clock pessimism              0.273    25.176    
                         clock uncertainty           -0.035    25.140    
    SLICE_X58Y45         FDPE (Recov_fdpe_C_PRE)     -0.359    24.781    digit_o_reg[1]_P
  -------------------------------------------------------------------
                         required time                         24.781    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                 16.576    

Slack (MET) :             16.627ns  (required time - arrival time)
  Source:                 num_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[5]_P/PRE
                            (recovery check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.580ns (19.643%)  route 2.373ns (80.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.638     5.202    sys_clk_i_IBUF_BUFG
    SLICE_X58Y47         FDCE                                         r  num_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.456     5.658 f  num_s_reg[0]/Q
                         net (fo=28, routed)          2.011     7.669    num[0]
    SLICE_X59Y44         LUT5 (Prop_lut5_I0_O)        0.124     7.793 f  digit_o_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.362     8.155    digit_o_reg[5]_LDC_i_1_n_0
    SLICE_X58Y43         FDPE                                         f  digit_o_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.518    24.903    sys_clk_i_IBUF_BUFG
    SLICE_X58Y43         FDPE                                         r  digit_o_reg[5]_P/C
                         clock pessimism              0.273    25.176    
                         clock uncertainty           -0.035    25.140    
    SLICE_X58Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    24.781    digit_o_reg[5]_P
  -------------------------------------------------------------------
                         required time                         24.781    
                         arrival time                          -8.155    
  -------------------------------------------------------------------
                         slack                                 16.627    

Slack (MET) :             16.648ns  (required time - arrival time)
  Source:                 num_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[2]_C/CLR
                            (recovery check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.580ns (20.193%)  route 2.292ns (79.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 24.904 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.638     5.202    sys_clk_i_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  num_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDCE (Prop_fdce_C_Q)         0.456     5.658 f  num_s_reg[2]/Q
                         net (fo=28, routed)          1.636     7.294    num[2]
    SLICE_X62Y45         LUT5 (Prop_lut5_I1_O)        0.124     7.418 f  digit_o_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.656     8.074    digit_o_reg[2]_LDC_i_2_n_0
    SLICE_X63Y45         FDCE                                         f  digit_o_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.519    24.904    sys_clk_i_IBUF_BUFG
    SLICE_X63Y45         FDCE                                         r  digit_o_reg[2]_C/C
                         clock pessimism              0.259    25.163    
                         clock uncertainty           -0.035    25.127    
    SLICE_X63Y45         FDCE (Recov_fdce_C_CLR)     -0.405    24.722    digit_o_reg[2]_C
  -------------------------------------------------------------------
                         required time                         24.722    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                 16.648    

Slack (MET) :             16.648ns  (required time - arrival time)
  Source:                 num_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[1]_C/CLR
                            (recovery check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.608ns (22.711%)  route 2.069ns (77.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.638     5.202    sys_clk_i_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  num_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDCE (Prop_fdce_C_Q)         0.456     5.658 r  num_s_reg[2]/Q
                         net (fo=28, routed)          1.469     7.126    num[2]
    SLICE_X58Y45         LUT5 (Prop_lut5_I4_O)        0.152     7.278 f  digit_o_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.600     7.879    digit_o_reg[1]_LDC_i_2_n_0
    SLICE_X59Y45         FDCE                                         f  digit_o_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.518    24.903    sys_clk_i_IBUF_BUFG
    SLICE_X59Y45         FDCE                                         r  digit_o_reg[1]_C/C
                         clock pessimism              0.273    25.176    
                         clock uncertainty           -0.035    25.140    
    SLICE_X59Y45         FDCE (Recov_fdce_C_CLR)     -0.613    24.527    digit_o_reg[1]_C
  -------------------------------------------------------------------
                         required time                         24.527    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                 16.648    

Slack (MET) :             16.673ns  (required time - arrival time)
  Source:                 num_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[6]_P/PRE
                            (recovery check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.670ns (24.732%)  route 2.039ns (75.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.637     5.201    sys_clk_i_IBUF_BUFG
    SLICE_X60Y46         FDCE                                         r  num_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDCE (Prop_fdce_C_Q)         0.518     5.719 r  num_s_reg[3]/Q
                         net (fo=28, routed)          1.507     7.225    num[3]
    SLICE_X62Y46         LUT5 (Prop_lut5_I2_O)        0.152     7.377 f  digit_o_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.532     7.910    digit_o_reg[6]_LDC_i_1_n_0
    SLICE_X61Y46         FDPE                                         f  digit_o_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.518    24.903    sys_clk_i_IBUF_BUFG
    SLICE_X61Y46         FDPE                                         r  digit_o_reg[6]_P/C
                         clock pessimism              0.276    25.179    
                         clock uncertainty           -0.035    25.143    
    SLICE_X61Y46         FDPE (Recov_fdpe_C_PRE)     -0.561    24.582    digit_o_reg[6]_P
  -------------------------------------------------------------------
                         required time                         24.582    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                 16.673    

Slack (MET) :             16.678ns  (required time - arrival time)
  Source:                 num_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.580ns (19.990%)  route 2.321ns (80.010%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 24.903 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.638     5.202    sys_clk_i_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  num_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDCE (Prop_fdce_C_Q)         0.456     5.658 r  num_s_reg[1]/Q
                         net (fo=28, routed)          1.392     7.049    num[1]
    SLICE_X60Y44         LUT5 (Prop_lut5_I3_O)        0.124     7.173 f  digit_o_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.930     8.103    digit_o_reg[0]_LDC_i_1_n_0
    SLICE_X61Y44         FDPE                                         f  digit_o_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.518    24.903    sys_clk_i_IBUF_BUFG
    SLICE_X61Y44         FDPE                                         r  digit_o_reg[0]_P/C
                         clock pessimism              0.273    25.176    
                         clock uncertainty           -0.035    25.140    
    SLICE_X61Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    24.781    digit_o_reg[0]_P
  -------------------------------------------------------------------
                         required time                         24.781    
                         arrival time                          -8.103    
  -------------------------------------------------------------------
                         slack                                 16.678    

Slack (MET) :             16.729ns  (required time - arrival time)
  Source:                 num_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[3]_C/CLR
                            (recovery check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_i rise@20.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.606ns (23.402%)  route 1.984ns (76.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 24.904 - 20.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.638     5.202    sys_clk_i_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  num_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDCE (Prop_fdce_C_Q)         0.456     5.658 r  num_s_reg[2]/Q
                         net (fo=28, routed)          1.485     7.143    num[2]
    SLICE_X62Y44         LUT5 (Prop_lut5_I4_O)        0.150     7.293 f  digit_o_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.499     7.791    digit_o_reg[3]_LDC_i_2_n_0
    SLICE_X62Y43         FDCE                                         f  digit_o_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                     20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.519    24.904    sys_clk_i_IBUF_BUFG
    SLICE_X62Y43         FDCE                                         r  digit_o_reg[3]_C/C
                         clock pessimism              0.259    25.163    
                         clock uncertainty           -0.035    25.127    
    SLICE_X62Y43         FDCE (Recov_fdce_C_CLR)     -0.607    24.520    digit_o_reg[3]_C
  -------------------------------------------------------------------
                         required time                         24.520    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                 16.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 num_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[5]_P/PRE
                            (removal check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.112%)  route 0.404ns (65.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.517    sys_clk_i_IBUF_BUFG
    SLICE_X60Y46         FDCE                                         r  num_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDCE (Prop_fdce_C_Q)         0.164     1.681 r  num_s_reg[3]/Q
                         net (fo=28, routed)          0.274     1.955    num[3]
    SLICE_X59Y44         LUT5 (Prop_lut5_I1_O)        0.045     2.000 f  digit_o_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.130     2.130    digit_o_reg[5]_LDC_i_1_n_0
    SLICE_X58Y43         FDPE                                         f  digit_o_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.864     2.033    sys_clk_i_IBUF_BUFG
    SLICE_X58Y43         FDPE                                         r  digit_o_reg[5]_P/C
                         clock pessimism             -0.500     1.533    
    SLICE_X58Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     1.438    digit_o_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 num_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[4]_P/PRE
                            (removal check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.047%)  route 0.454ns (70.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.518    sys_clk_i_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  num_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  num_s_reg[2]/Q
                         net (fo=28, routed)          0.238     1.897    num[2]
    SLICE_X60Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.942 f  digit_o_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.216     2.159    digit_o_reg[4]_LDC_i_1_n_0
    SLICE_X61Y45         FDPE                                         f  digit_o_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.864     2.033    sys_clk_i_IBUF_BUFG
    SLICE_X61Y45         FDPE                                         r  digit_o_reg[4]_P/C
                         clock pessimism             -0.500     1.533    
    SLICE_X61Y45         FDPE (Remov_fdpe_C_PRE)     -0.095     1.438    digit_o_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 num_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[1]_C/CLR
                            (removal check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.190ns (32.556%)  route 0.394ns (67.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.518    sys_clk_i_IBUF_BUFG
    SLICE_X58Y47         FDCE                                         r  num_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  num_s_reg[0]/Q
                         net (fo=28, routed)          0.190     1.849    num[0]
    SLICE_X58Y45         LUT5 (Prop_lut5_I1_O)        0.049     1.898 f  digit_o_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.203     2.102    digit_o_reg[1]_LDC_i_2_n_0
    SLICE_X59Y45         FDCE                                         f  digit_o_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.864     2.033    sys_clk_i_IBUF_BUFG
    SLICE_X59Y45         FDCE                                         r  digit_o_reg[1]_C/C
                         clock pessimism             -0.500     1.533    
    SLICE_X59Y45         FDCE (Remov_fdce_C_CLR)     -0.159     1.374    digit_o_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 num_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[4]_C/CLR
                            (removal check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.188ns (30.243%)  route 0.434ns (69.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.518    sys_clk_i_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  num_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  num_s_reg[2]/Q
                         net (fo=28, routed)          0.238     1.897    num[2]
    SLICE_X60Y45         LUT5 (Prop_lut5_I3_O)        0.047     1.944 f  digit_o_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.196     2.140    digit_o_reg[4]_LDC_i_2_n_0
    SLICE_X60Y45         FDCE                                         f  digit_o_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.864     2.033    sys_clk_i_IBUF_BUFG
    SLICE_X60Y45         FDCE                                         r  digit_o_reg[4]_C/C
                         clock pessimism             -0.500     1.533    
    SLICE_X60Y45         FDCE (Remov_fdce_C_CLR)     -0.140     1.393    digit_o_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 num_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[5]_C/CLR
                            (removal check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.213ns (34.043%)  route 0.413ns (65.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.517    sys_clk_i_IBUF_BUFG
    SLICE_X60Y46         FDCE                                         r  num_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDCE (Prop_fdce_C_Q)         0.164     1.681 f  num_s_reg[3]/Q
                         net (fo=28, routed)          0.274     1.955    num[3]
    SLICE_X59Y44         LUT5 (Prop_lut5_I2_O)        0.049     2.004 f  digit_o_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.139     2.143    digit_o_reg[5]_LDC_i_2_n_0
    SLICE_X59Y44         FDCE                                         f  digit_o_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.864     2.033    sys_clk_i_IBUF_BUFG
    SLICE_X59Y44         FDCE                                         r  digit_o_reg[5]_C/C
                         clock pessimism             -0.500     1.533    
    SLICE_X59Y44         FDCE (Remov_fdce_C_CLR)     -0.159     1.374    digit_o_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 num_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.186ns (25.053%)  route 0.556ns (74.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.518    sys_clk_i_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  num_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  num_s_reg[1]/Q
                         net (fo=28, routed)          0.318     1.977    num[1]
    SLICE_X62Y46         LUT5 (Prop_lut5_I2_O)        0.045     2.022 f  digit_o_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.239     2.261    digit_o_reg[2]_LDC_i_1_n_0
    SLICE_X63Y46         FDPE                                         f  digit_o_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     2.035    sys_clk_i_IBUF_BUFG
    SLICE_X63Y46         FDPE                                         r  digit_o_reg[2]_P/C
                         clock pessimism             -0.480     1.555    
    SLICE_X63Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.460    digit_o_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 num_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.187ns (26.872%)  route 0.509ns (73.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.518    sys_clk_i_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  num_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  num_s_reg[2]/Q
                         net (fo=28, routed)          0.321     1.980    num[2]
    SLICE_X60Y44         LUT5 (Prop_lut5_I1_O)        0.046     2.026 f  digit_o_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.188     2.214    digit_o_reg[0]_LDC_i_2_n_0
    SLICE_X60Y43         FDCE                                         f  digit_o_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.864     2.033    sys_clk_i_IBUF_BUFG
    SLICE_X60Y43         FDCE                                         r  digit_o_reg[0]_C/C
                         clock pessimism             -0.500     1.533    
    SLICE_X60Y43         FDCE (Remov_fdce_C_CLR)     -0.133     1.400    digit_o_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 num_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[6]_P/PRE
                            (removal check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.185ns (26.498%)  route 0.513ns (73.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.518    sys_clk_i_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  num_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  num_s_reg[1]/Q
                         net (fo=28, routed)          0.318     1.977    num[1]
    SLICE_X62Y46         LUT5 (Prop_lut5_I0_O)        0.044     2.021 f  digit_o_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.195     2.216    digit_o_reg[6]_LDC_i_1_n_0
    SLICE_X61Y46         FDPE                                         f  digit_o_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.864     2.033    sys_clk_i_IBUF_BUFG
    SLICE_X61Y46         FDPE                                         r  digit_o_reg[6]_P/C
                         clock pessimism             -0.500     1.533    
    SLICE_X61Y46         FDPE (Remov_fdpe_C_PRE)     -0.157     1.376    digit_o_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 num_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[2]_C/CLR
                            (removal check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.209ns (25.731%)  route 0.603ns (74.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.517    sys_clk_i_IBUF_BUFG
    SLICE_X60Y46         FDCE                                         r  num_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDCE (Prop_fdce_C_Q)         0.164     1.681 f  num_s_reg[3]/Q
                         net (fo=28, routed)          0.356     2.037    num[3]
    SLICE_X62Y45         LUT5 (Prop_lut5_I4_O)        0.045     2.082 f  digit_o_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.247     2.329    digit_o_reg[2]_LDC_i_2_n_0
    SLICE_X63Y45         FDCE                                         f  digit_o_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     2.035    sys_clk_i_IBUF_BUFG
    SLICE_X63Y45         FDCE                                         r  digit_o_reg[2]_C/C
                         clock pessimism             -0.480     1.555    
    SLICE_X63Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.463    digit_o_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 num_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digit_o_reg[3]_C/CLR
                            (removal check against rising-edge clock sys_clk_i  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_i rise@0.000ns - sys_clk_i rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.185ns (24.550%)  route 0.569ns (75.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.518    sys_clk_i_IBUF_BUFG
    SLICE_X61Y47         FDCE                                         r  num_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  num_s_reg[1]/Q
                         net (fo=28, routed)          0.376     2.035    num[1]
    SLICE_X62Y44         LUT5 (Prop_lut5_I1_O)        0.044     2.079 f  digit_o_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.193     2.272    digit_o_reg[3]_LDC_i_2_n_0
    SLICE_X62Y43         FDCE                                         f  digit_o_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_i rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     2.035    sys_clk_i_IBUF_BUFG
    SLICE_X62Y43         FDCE                                         r  digit_o_reg[3]_C/C
                         clock pessimism             -0.480     1.555    
    SLICE_X62Y43         FDCE (Remov_fdce_C_CLR)     -0.154     1.401    digit_o_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.871    





