\subsection{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11 Entity Reference}
\label{classpll__reconfig__module__pllrcfg__ok11}\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}


Inheritance diagram for pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=183pt]{d5/de9/classpll__reconfig__module__pllrcfg__ok11__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=183pt]{de/dec/classpll__reconfig__module__pllrcfg__ok11__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf R\+TL} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf altera\+\_\+mf} 
\item 
{\bf cycloneive} 
\item 
{\bf lpm} 
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf  all }   
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf busy}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf clock}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf counter\+\_\+param}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf counter\+\_\+type}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+in}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+out}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+areset}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+areset\+\_\+in}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+configupdate}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+scanclk}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+scanclkena}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+scandata}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+scandataout}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+scandone}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+param}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf reconfig}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+rom\+\_\+address}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf rom\+\_\+address\+\_\+out}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rom\+\_\+data\+\_\+in}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+from\+\_\+rom}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+param}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+rom\+\_\+ena}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 53} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.



\subsubsection{Member Data Documentation}
\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}! all @{ all }}
\index{ all @{ all }!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{ all }]{\setlength{\rightskip}{0pt plus 5cm}{\bf  all }\hspace{0.3cm}{\ttfamily [Package]}}\label{classpll__reconfig__module__pllrcfg__ok11_a470a86ce8776f637b0483eabf2d92ad2}


Definition at line {\bf 41} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!altera\+\_\+mf@{altera\+\_\+mf}}
\index{altera\+\_\+mf@{altera\+\_\+mf}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{altera\+\_\+mf}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+mf}\hspace{0.3cm}{\ttfamily [Library]}}\label{classpll__reconfig__module__pllrcfg__ok11_ad57cd8d31a38ff87ac163fb47757ffbf}


Definition at line {\bf 40} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!busy@{busy}}
\index{busy@{busy}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf busy} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_ad00d3b3638efbd4051f6c990536e8b02}


Definition at line {\bf 56} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!clock@{clock}}
\index{clock@{clock}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{clock}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clock} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_a94e37f4a694983c46ed8002169815d5c}


Definition at line {\bf 57} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!counter\+\_\+param@{counter\+\_\+param}}
\index{counter\+\_\+param@{counter\+\_\+param}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{counter\+\_\+param}]{\setlength{\rightskip}{0pt plus 5cm}{\bf counter\+\_\+param} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_a4babc0c90a0040a25180dba9b1b4f291}


Definition at line {\bf 58} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!counter\+\_\+type@{counter\+\_\+type}}
\index{counter\+\_\+type@{counter\+\_\+type}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{counter\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf counter\+\_\+type} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_a5b309929ee064d477e8919af988369bb}


Definition at line {\bf 59} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!cycloneive@{cycloneive}}
\index{cycloneive@{cycloneive}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{cycloneive}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cycloneive}\hspace{0.3cm}{\ttfamily [Library]}}\label{classpll__reconfig__module__pllrcfg__ok11_a7f53c9b6b07d28abeafb9014dc59e105}


Definition at line {\bf 43} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!data\+\_\+in@{data\+\_\+in}}
\index{data\+\_\+in@{data\+\_\+in}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{data\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+in} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_ab4b224a29a93ba4aea5eae62f26d3eda}


Definition at line {\bf 60} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!data\+\_\+out@{data\+\_\+out}}
\index{data\+\_\+out@{data\+\_\+out}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{data\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+out} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_a924035a325fa1dfcd6f71102ca9b22de}


Definition at line {\bf 61} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!ieee@{ieee}}
\index{ieee@{ieee}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classpll__reconfig__module__pllrcfg__ok11_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 50} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!lpm@{lpm}}
\index{lpm@{lpm}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{lpm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lpm}\hspace{0.3cm}{\ttfamily [Library]}}\label{classpll__reconfig__module__pllrcfg__ok11_ad199d1d41d7313661bf2028e50b8f485}


Definition at line {\bf 46} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!pll\+\_\+areset@{pll\+\_\+areset}}
\index{pll\+\_\+areset@{pll\+\_\+areset}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{pll\+\_\+areset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+areset} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_a70abf2efbe0dac03c01035ec3a08efee}


Definition at line {\bf 62} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!pll\+\_\+areset\+\_\+in@{pll\+\_\+areset\+\_\+in}}
\index{pll\+\_\+areset\+\_\+in@{pll\+\_\+areset\+\_\+in}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{pll\+\_\+areset\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+areset\+\_\+in} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_a192b25a0a6e02e77075aa1047d8d8e4d}


Definition at line {\bf 63} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!pll\+\_\+configupdate@{pll\+\_\+configupdate}}
\index{pll\+\_\+configupdate@{pll\+\_\+configupdate}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{pll\+\_\+configupdate}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+configupdate} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_aa924cc33e6648ffdee82ea0bcc449c1b}


Definition at line {\bf 64} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!pll\+\_\+scanclk@{pll\+\_\+scanclk}}
\index{pll\+\_\+scanclk@{pll\+\_\+scanclk}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{pll\+\_\+scanclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+scanclk} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_aeed63d6ce24382f56138b83101f2ba1f}


Definition at line {\bf 65} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!pll\+\_\+scanclkena@{pll\+\_\+scanclkena}}
\index{pll\+\_\+scanclkena@{pll\+\_\+scanclkena}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{pll\+\_\+scanclkena}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+scanclkena} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_ab779c1590344c99e8cc7c83ff05756f1}


Definition at line {\bf 66} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!pll\+\_\+scandata@{pll\+\_\+scandata}}
\index{pll\+\_\+scandata@{pll\+\_\+scandata}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{pll\+\_\+scandata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+scandata} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_a6e92cf4c22ed4b2b3e0e197f61b8f650}


Definition at line {\bf 67} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!pll\+\_\+scandataout@{pll\+\_\+scandataout}}
\index{pll\+\_\+scandataout@{pll\+\_\+scandataout}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{pll\+\_\+scandataout}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+scandataout} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_a20ca1e25e5237ca546fb7cde518c9cf8}


Definition at line {\bf 68} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!pll\+\_\+scandone@{pll\+\_\+scandone}}
\index{pll\+\_\+scandone@{pll\+\_\+scandone}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{pll\+\_\+scandone}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+scandone} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_a0b9fffb0464a0c0cfbdb3d15785c6dc8}


Definition at line {\bf 69} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!read\+\_\+param@{read\+\_\+param}}
\index{read\+\_\+param@{read\+\_\+param}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{read\+\_\+param}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+param} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_a382c687923505322579619524de4adb2}


Definition at line {\bf 70} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!reconfig@{reconfig}}
\index{reconfig@{reconfig}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{reconfig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reconfig} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_ae06dd862f210e5e8450f800154433133}


Definition at line {\bf 71} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!reset@{reset}}
\index{reset@{reset}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{reset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_a199d3fe4aaa6850d129b06faf6c246d9}


Definition at line {\bf 72} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!reset\+\_\+rom\+\_\+address@{reset\+\_\+rom\+\_\+address}}
\index{reset\+\_\+rom\+\_\+address@{reset\+\_\+rom\+\_\+address}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{reset\+\_\+rom\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+rom\+\_\+address} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_a9fa8048c65abbe0cf9e6469e2627b91a}


Definition at line {\bf 73} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!rom\+\_\+address\+\_\+out@{rom\+\_\+address\+\_\+out}}
\index{rom\+\_\+address\+\_\+out@{rom\+\_\+address\+\_\+out}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{rom\+\_\+address\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rom\+\_\+address\+\_\+out} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_ae2a649e904de3573bb3df0d50d77b03e}


Definition at line {\bf 74} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!rom\+\_\+data\+\_\+in@{rom\+\_\+data\+\_\+in}}
\index{rom\+\_\+data\+\_\+in@{rom\+\_\+data\+\_\+in}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{rom\+\_\+data\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rom\+\_\+data\+\_\+in} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_aa056dea6083980e1b72eb717550a291d}


Definition at line {\bf 75} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpll__reconfig__module__pllrcfg__ok11_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 51} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!write\+\_\+from\+\_\+rom@{write\+\_\+from\+\_\+rom}}
\index{write\+\_\+from\+\_\+rom@{write\+\_\+from\+\_\+rom}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{write\+\_\+from\+\_\+rom}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+from\+\_\+rom} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_a3a117e5372127e30390dddee9408218d}


Definition at line {\bf 76} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!write\+\_\+param@{write\+\_\+param}}
\index{write\+\_\+param@{write\+\_\+param}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{write\+\_\+param}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+param} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_aa316ad0fe4ec16021497963563a373c0}


Definition at line {\bf 77} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}!write\+\_\+rom\+\_\+ena@{write\+\_\+rom\+\_\+ena}}
\index{write\+\_\+rom\+\_\+ena@{write\+\_\+rom\+\_\+ena}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11}}
\paragraph[{write\+\_\+rom\+\_\+ena}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+rom\+\_\+ena} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpll__reconfig__module__pllrcfg__ok11_a1cb01f4ddb502de49ab2503974ce6437}


Definition at line {\bf 79} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/pll\+\_\+reconfig\+\_\+module/{\bf pll\+\_\+reconfig\+\_\+module.\+vhd}\end{DoxyCompactItemize}
