vendor_name = ModelSim
source_file = 1, D:/004_Escola/UA/Disciplinas/LSD/Quartus/Aula2/Parte2/Mux2_1.vhd
source_file = 1, D:/004_Escola/UA/Disciplinas/LSD/Quartus/Aula2/Parte2/Mux2_1_Sim1.vwf
source_file = 1, D:/004_Escola/UA/Disciplinas/LSD/Quartus/Aula2/Parte2/Mux2_1Demo.bdf
source_file = 1, D:/004_Escola/UA/Disciplinas/LSD/Quartus/Aula2/Parte2/Mux4_1.vhd
source_file = 1, D:/004_Escola/UA/Disciplinas/LSD/Quartus/Aula2/Parte2/Mux4_1Demo.bdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/004_Escola/UA/Disciplinas/LSD/Quartus/Aula2/Parte2/db/Mux2_1Demo.cbx.xml
design_name = hard_block
design_name = Mux4_1Demo
instance = comp, \LEDG[0]~output\, LEDG[0]~output, Mux4_1Demo, 1
instance = comp, \SW[1]~input\, SW[1]~input, Mux4_1Demo, 1
instance = comp, \SW[2]~input\, SW[2]~input, Mux4_1Demo, 1
instance = comp, \SW[0]~input\, SW[0]~input, Mux4_1Demo, 1
instance = comp, \SW[5]~input\, SW[5]~input, Mux4_1Demo, 1
instance = comp, \SW[4]~input\, SW[4]~input, Mux4_1Demo, 1
instance = comp, \inst|dataOut~0\, inst|dataOut~0, Mux4_1Demo, 1
instance = comp, \SW[3]~input\, SW[3]~input, Mux4_1Demo, 1
instance = comp, \inst|dataOut~1\, inst|dataOut~1, Mux4_1Demo, 1
