# pipeline-risc-cpu
Design and VHDL implementation of RISC CPU with 5 stages pipeline 
