head	1.16;
access;
symbols
	binutils-2_24-branch:1.16.0.2
	binutils-2_24-branchpoint:1.16
	binutils-2_21_1:1.13
	binutils-2_23_2:1.15
	binutils-2_23_1:1.15
	binutils-2_23:1.15
	binutils-2_23-branch:1.15.0.2
	binutils-2_23-branchpoint:1.15
	binutils-2_22_branch:1.14.0.4
	binutils-2_22:1.14
	binutils-2_22-branch:1.14.0.2
	binutils-2_22-branchpoint:1.14
	binutils-2_21:1.13
	binutils-2_21-branch:1.13.0.2
	binutils-2_21-branchpoint:1.13
	binutils-2_20_1:1.12
	binutils-2_20:1.12
	binutils-arc-20081103-branch:1.11.0.8
	binutils-arc-20081103-branchpoint:1.11
	binutils-2_20-branch:1.12.0.2
	binutils-2_20-branchpoint:1.12
	dje-cgen-play1-branch:1.11.0.6
	dje-cgen-play1-branchpoint:1.11
	arc-20081103-branch:1.11.0.4
	arc-20081103-branchpoint:1.11
	binutils-2_19_1:1.11
	binutils-2_19:1.11
	binutils-2_19-branch:1.11.0.2
	binutils-2_19-branchpoint:1.11
	binutils-2_18:1.10
	binutils-2_18-branch:1.10.0.6
	binutils-2_18-branchpoint:1.10
	binutils-csl-coldfire-4_1-32:1.10
	binutils-csl-sourcerygxx-4_1-32:1.10
	binutils-csl-innovasic-fido-3_4_4-33:1.10
	binutils-csl-sourcerygxx-3_4_4-32:1.9
	binutils-csl-coldfire-4_1-30:1.10
	binutils-csl-sourcerygxx-4_1-30:1.10
	binutils-csl-coldfire-4_1-28:1.10
	binutils-csl-sourcerygxx-4_1-29:1.10
	binutils-csl-sourcerygxx-4_1-28:1.10
	binutils-csl-arm-2006q3-27:1.10
	binutils-csl-sourcerygxx-4_1-27:1.10
	binutils-csl-arm-2006q3-26:1.10
	binutils-csl-sourcerygxx-4_1-26:1.10
	binutils-csl-sourcerygxx-4_1-25:1.10
	binutils-csl-sourcerygxx-4_1-24:1.10
	binutils-csl-sourcerygxx-4_1-23:1.10
	binutils-csl-sourcerygxx-4_1-21:1.10
	binutils-csl-arm-2006q3-21:1.10
	binutils-csl-sourcerygxx-4_1-22:1.10
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.10
	binutils-csl-sourcerygxx-4_1-20:1.10
	binutils-csl-arm-2006q3-19:1.10
	binutils-csl-sourcerygxx-4_1-19:1.10
	binutils-csl-sourcerygxx-4_1-18:1.10
	binutils-csl-renesas-4_1-9:1.10
	binutils-csl-sourcerygxx-3_4_4-25:1.9
	binutils-csl-renesas-4_1-8:1.10
	binutils-csl-renesas-4_1-7:1.10
	binutils-csl-renesas-4_1-6:1.10
	binutils-csl-sourcerygxx-4_1-17:1.10
	binutils-csl-sourcerygxx-4_1-14:1.10
	binutils-csl-sourcerygxx-4_1-15:1.10
	binutils-csl-sourcerygxx-4_1-13:1.10
	binutils-2_17:1.10
	binutils-csl-sourcerygxx-4_1-12:1.10
	binutils-csl-sourcerygxx-3_4_4-21:1.10
	binutils-csl-wrs-linux-3_4_4-24:1.9
	binutils-csl-wrs-linux-3_4_4-23:1.9
	binutils-csl-sourcerygxx-4_1-9:1.10
	binutils-csl-sourcerygxx-4_1-8:1.10
	binutils-csl-sourcerygxx-4_1-7:1.10
	binutils-csl-arm-2006q1-6:1.10
	binutils-csl-sourcerygxx-4_1-6:1.10
	binutils-csl-wrs-linux-3_4_4-22:1.9
	binutils-csl-coldfire-4_1-11:1.10
	binutils-csl-sourcerygxx-3_4_4-19:1.10
	binutils-csl-coldfire-4_1-10:1.10
	binutils-csl-sourcerygxx-4_1-5:1.10
	binutils-csl-sourcerygxx-4_1-4:1.10
	binutils-csl-wrs-linux-3_4_4-21:1.9
	binutils-csl-morpho-4_1-4:1.10
	binutils-csl-sourcerygxx-3_4_4-17:1.10
	binutils-csl-wrs-linux-3_4_4-20:1.9
	binutils-2_17-branch:1.10.0.4
	binutils-2_17-branchpoint:1.10
	binutils-csl-2_17-branch:1.10.0.2
	binutils-csl-2_17-branchpoint:1.10
	binutils-csl-gxxpro-3_4-branch:1.9.0.6
	binutils-csl-gxxpro-3_4-branchpoint:1.9
	binutils-2_16_1:1.9
	binutils-csl-arm-2005q1b:1.9
	binutils-2_16:1.9
	binutils-csl-arm-2005q1a:1.9
	binutils-csl-arm-2005q1-branch:1.9.0.4
	binutils-csl-arm-2005q1-branchpoint:1.9
	binutils-2_16-branch:1.9.0.2
	binutils-2_16-branchpoint:1.9
	csl-arm-2004-q3d:1.8
	csl-arm-2004-q3:1.8
	binutils-2_15:1.7.6.1
	binutils-2_15-branchpoint:1.7
	csl-arm-2004-q1a:1.8
	csl-arm-2004-q1:1.8
	binutils-2_15-branch:1.7.0.6
	cagney_bfdfile-20040213-branch:1.7.0.4
	cagney_bfdfile-20040213-branchpoint:1.7
	cagney_bigcore-20040122-branch:1.7.0.2
	cagney_bigcore-20040122-branchpoint:1.7
	csl-arm-2003-q4:1.6
	binutils-2_14:1.5
	binutils-2_14-branch:1.5.0.2
	binutils-2_14-branchpoint:1.5
	binutils-2_13_2_1:1.3
	binutils-2_13_2:1.3
	binutils-2_13_1:1.3
	binutils-2_13:1.3
	binutils-2_13-branchpoint:1.3
	binutils-2_13-branch:1.3.0.4
	binutils-2_12_1:1.3
	binutils-2_12:1.3
	binutils-2_12-branch:1.3.0.2
	binutils-2_12-branchpoint:1.3
	cygnus_cvs_20020108_pre:1.3
	binutils-2_11_2:1.1.1.1.4.1
	binutils-2_11_1:1.1.1.1.4.1
	binutils-2_11:1.1.1.1
	x86_64versiong3:1.1.1.1
	binutils-2_11-branch:1.1.1.1.0.4
	binutils-2_10_1:1.1.1.1
	binutils-2_10:1.1.1.1
	binutils-2_10-branch:1.1.1.1.0.2
	binutils-2_10-branchpoint:1.1.1.1
	binutils_latest_snapshot:1.16
	repo-unification-2000-02-06:1.1.1.1
	binu_ss_19990721:1.1.1.1
	binu_ss_19990602:1.1.1.1
	binu_ss_19990502:1.1.1.1
	cygnus:1.1.1;
locks; strict;
comment	@# @;


1.16
date	2013.01.10.19.51.55;	author hjl;	state Exp;
branches;
next	1.15;

1.15
date	2012.03.21.08.58.40;	author tschwinge;	state Exp;
branches;
next	1.14;

1.14
date	2011.01.18.13.37.39;	author nickc;	state Exp;
branches;
next	1.13;

1.13
date	2010.05.25.14.12.40;	author nickc;	state Exp;
branches;
next	1.12;

1.12
date	2009.09.02.07.24.21;	author amodra;	state Exp;
branches;
next	1.11;

1.11
date	2008.08.06.15.42.15;	author dj;	state Exp;
branches;
next	1.10;

1.10
date	2005.10.06.11.44.06;	author nickc;	state Exp;
branches;
next	1.9;

1.9
date	2005.03.03.01.29.54;	author amodra;	state Exp;
branches;
next	1.8;

1.8
date	2004.04.02.01.39.30;	author kkojima;	state Exp;
branches;
next	1.7;

1.7
date	2004.01.02.17.32.12;	author nickc;	state Exp;
branches
	1.7.6.1;
next	1.6;

1.6
date	2003.12.05.01.59.55;	author msnyder;	state Exp;
branches;
next	1.5;

1.5
date	2003.04.23.21.09.04;	author amylaar;	state Exp;
branches;
next	1.4;

1.4
date	2003.04.15.08.51.53;	author nickc;	state Exp;
branches;
next	1.3;

1.3
date	2001.10.31.09.50.08;	author nickc;	state Exp;
branches;
next	1.2;

1.2
date	2001.03.08.23.24.26;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	99.05.03.07.28.45;	author rth;	state Exp;
branches
	1.1.1.1;
next	;

1.7.6.1
date	2004.04.09.18.28.12;	author drow;	state Exp;
branches;
next	;

1.1.1.1
date	99.05.03.07.28.45;	author rth;	state Exp;
branches
	1.1.1.1.4.1;
next	;

1.1.1.1.4.1
date	2001.06.07.03.15.36;	author amodra;	state Exp;
branches;
next	;


desc
@@


1.16
log
@Remove trailing white spaces on gas

	* app.c: Remove trailing white spaces.
	* as.c: Likewise.
	* as.h: Likewise.
	* cond.c: Likewise.
	* dw2gencfi.c: Likewise.
	* dwarf2dbg.h: Likewise.
	* ecoff.c: Likewise.
	* input-file.c: Likewise.
	* itbl-lex.h: Likewise.
	* output-file.c: Likewise.
	* read.c: Likewise.
	* sb.c: Likewise.
	* subsegs.c: Likewise.
	* symbols.c: Likewise.
	* write.c: Likewise.
	* config/tc-i386.c: Likewise.
	* doc/Makefile.am: Likewise.
	* doc/Makefile.in: Likewise.
	* doc/c-aarch64.texi: Likewise.
	* doc/c-alpha.texi: Likewise.
	* doc/c-arc.texi: Likewise.
	* doc/c-arm.texi: Likewise.
	* doc/c-avr.texi: Likewise.
	* doc/c-bfin.texi: Likewise.
	* doc/c-cr16.texi: Likewise.
	* doc/c-d10v.texi: Likewise.
	* doc/c-d30v.texi: Likewise.
	* doc/c-h8300.texi: Likewise.
	* doc/c-hppa.texi: Likewise.
	* doc/c-i370.texi: Likewise.
	* doc/c-i386.texi: Likewise.
	* doc/c-i860.texi: Likewise.
	* doc/c-m32c.texi: Likewise.
	* doc/c-m32r.texi: Likewise.
	* doc/c-m68hc11.texi: Likewise.
	* doc/c-m68k.texi: Likewise.
	* doc/c-microblaze.texi: Likewise.
	* doc/c-mips.texi: Likewise.
	* doc/c-msp430.texi: Likewise.
	* doc/c-mt.texi: Likewise.
	* doc/c-s390.texi: Likewise.
	* doc/c-score.texi: Likewise.
	* doc/c-sh.texi: Likewise.
	* doc/c-sh64.texi: Likewise.
	* doc/c-tic54x.texi: Likewise.
	* doc/c-tic6x.texi: Likewise.
	* doc/c-v850.texi: Likewise.
	* doc/c-xc16x.texi: Likewise.
	* doc/c-xgate.texi: Likewise.
	* doc/c-xtensa.texi: Likewise.
	* doc/c-z80.texi: Likewise.
	* doc/internals.texi: Likewise.
@
text
@@@c Copyright 1991, 1992, 1993, 1994, 1995, 1997, 2001, 2003, 2004,
@@c 2005, 2008, 2010, 2011, 2012  Free Software Foundation, Inc.
@@c This is part of the GAS manual.
@@c For copying conditions, see the file as.texinfo.
@@page
@@node SH-Dependent
@@chapter Renesas / SuperH SH Dependent Features

@@cindex SH support
@@menu
* SH Options::              Options
* SH Syntax::               Syntax
* SH Floating Point::       Floating Point
* SH Directives::           SH Machine Directives
* SH Opcodes::              Opcodes
@@end menu

@@node SH Options
@@section Options

@@cindex SH options
@@cindex options, SH
@@code{@@value{AS}} has following command-line options for the Renesas
(formerly Hitachi) / SuperH SH family.

@@table @@code
@@kindex --little
@@kindex --big
@@kindex --relax
@@kindex --small
@@kindex --dsp
@@kindex --renesas
@@kindex --allow-reg-prefix

@@item --little
Generate little endian code.

@@item --big
Generate big endian code.

@@item --relax
Alter jump instructions for long displacements.

@@item --small
Align sections to 4 byte boundaries, not 16.

@@item --dsp
Enable sh-dsp insns, and disable sh3e / sh4 insns.

@@item --renesas
Disable optimization with section symbol for compatibility with
Renesas assembler.

@@item --allow-reg-prefix
Allow '$' as a register name prefix.

@@kindex --fdpic
@@item --fdpic
Generate an FDPIC object file.

@@item --isa=sh4 | sh4a
Specify the sh4 or sh4a instruction set.
@@item --isa=dsp
Enable sh-dsp insns, and disable sh3e / sh4 insns.
@@item --isa=fp
Enable sh2e, sh3e, sh4, and sh4a insn sets.
@@item --isa=all
Enable sh1, sh2, sh2e, sh3, sh3e, sh4, sh4a, and sh-dsp insn sets.

@@item -h-tick-hex
Support H'00 style hex constants in addition to 0x00 style.

@@end table

@@node SH Syntax
@@section Syntax

@@menu
* SH-Chars::                Special Characters
* SH-Regs::                 Register Names
* SH-Addressing::           Addressing Modes
@@end menu

@@node SH-Chars
@@subsection Special Characters

@@cindex line comment character, SH
@@cindex SH line comment character
@@samp{!} is the line comment character.

@@cindex line separator, SH
@@cindex statement separator, SH
@@cindex SH line separator
You can use @@samp{;} instead of a newline to separate statements.

If a @@samp{#} appears as the first character of a line then the whole
line is treated as a comment, but in this case the line could also be
a logical line number directive (@@pxref{Comments}) or a preprocessor
control command (@@pxref{Preprocessing}).

@@cindex symbol names, @@samp{$} in
@@cindex @@code{$} in symbol names
Since @@samp{$} has no special meaning, you may use it in symbol names.

@@node SH-Regs
@@subsection Register Names

@@cindex SH registers
@@cindex registers, SH
You can use the predefined symbols @@samp{r0}, @@samp{r1}, @@samp{r2},
@@samp{r3}, @@samp{r4}, @@samp{r5}, @@samp{r6}, @@samp{r7}, @@samp{r8},
@@samp{r9}, @@samp{r10}, @@samp{r11}, @@samp{r12}, @@samp{r13}, @@samp{r14},
and @@samp{r15} to refer to the SH registers.

The SH also has these control registers:

@@table @@code
@@item pr
procedure register (holds return address)

@@item pc
program counter

@@item mach
@@itemx macl
high and low multiply accumulator registers

@@item sr
status register

@@item gbr
global base register

@@item vbr
vector base register (for interrupt vectors)
@@end table

@@node SH-Addressing
@@subsection Addressing Modes

@@cindex addressing modes, SH
@@cindex SH addressing modes
@@code{@@value{AS}} understands the following addressing modes for the SH.
@@code{R@@var{n}} in the following refers to any of the numbered
registers, but @@emph{not} the control registers.

@@table @@code
@@item R@@var{n}
Register direct

@@item @@@@R@@var{n}
Register indirect

@@item @@@@-R@@var{n}
Register indirect with pre-decrement

@@item @@@@R@@var{n}+
Register indirect with post-increment

@@item @@@@(@@var{disp}, R@@var{n})
Register indirect with displacement

@@item @@@@(R0, R@@var{n})
Register indexed

@@item @@@@(@@var{disp}, GBR)
@@code{GBR} offset

@@item @@@@(R0, GBR)
GBR indexed

@@item @@var{addr}
@@itemx @@@@(@@var{disp}, PC)
PC relative address (for branch or for addressing memory).  The
@@code{@@value{AS}} implementation allows you to use the simpler form
@@var{addr} anywhere a PC relative address is called for; the alternate
form is supported for compatibility with other assemblers.

@@item #@@var{imm}
Immediate data
@@end table

@@node SH Floating Point
@@section Floating Point

@@cindex floating point, SH (@@sc{ieee})
@@cindex SH floating point (@@sc{ieee})
SH2E, SH3E and SH4 groups have on-chip floating-point unit (FPU). Other
SH groups can use @@code{.float} directive to generate @@sc{ieee}
floating-point numbers.

SH2E and SH3E support single-precision floating point calculations as
well as entirely PCAPI compatible emulation of double-precision
floating point calculations. SH2E and SH3E instructions are a subset of
the floating point calculations conforming to the IEEE754 standard.

In addition to single-precision and double-precision floating-point
operation capability, the on-chip FPU of SH4 has a 128-bit graphic
engine that enables 32-bit floating-point data to be processed 128
bits at a time. It also supports 4 * 4 array operations and inner
product operations. Also, a superscalar architecture is employed that
enables simultaneous execution of two instructions (including FPU
instructions), providing performance of up to twice that of
conventional architectures at the same frequency.

@@node SH Directives
@@section SH Machine Directives

@@cindex SH machine directives
@@cindex machine directives, SH
@@cindex @@code{uaword} directive, SH
@@cindex @@code{ualong} directive, SH
@@cindex @@code{uaquad} directive, SH

@@table @@code
@@item uaword
@@itemx ualong
@@itemx uaquad
@@code{@@value{AS}} will issue a warning when a misaligned @@code{.word},
@@code{.long}, or @@code{.quad} directive is used.  You may use
@@code{.uaword}, @@code{.ualong}, or @@code{.uaquad} to indicate that the
value is intentionally misaligned.
@@end table

@@node SH Opcodes
@@section Opcodes

@@cindex SH opcode summary
@@cindex opcode summary, SH
@@cindex mnemonics, SH
@@cindex instruction summary, SH
For detailed information on the SH machine instruction set, see
@@cite{SH-Microcomputer User's Manual} (Renesas) or
@@cite{SH-4 32-bit CPU Core Architecture} (SuperH) and
@@cite{SuperH (SH) 64-Bit RISC Series} (SuperH).

@@code{@@value{AS}} implements all the standard SH opcodes.  No additional
pseudo-instructions are needed on this family.  Note, however, that
because @@code{@@value{AS}} supports a simpler form of PC-relative
addressing, you may simply write (for example)

@@example
mov.l  bar,r0
@@end example

@@noindent
where other assemblers might require an explicit displacement to
@@code{bar} from the program counter:

@@example
mov.l  @@@@(@@var{disp}, PC)
@@end example

@@ifset SMALL
@@c this table, due to the multi-col faking and hardcoded order, looks silly
@@c except in smallbook.  See comments below "@@set SMALL" near top of this file.

Here is a summary of SH opcodes:

@@page
@@smallexample
@@i{Legend:}
Rn        @@r{a numbered register}
Rm        @@r{another numbered register}
#imm      @@r{immediate data}
disp      @@r{displacement}
disp8     @@r{8-bit displacement}
disp12    @@r{12-bit displacement}

add #imm,Rn                    lds.l @@@@Rn+,PR
add Rm,Rn                      mac.w @@@@Rm+,@@@@Rn+
addc Rm,Rn                     mov #imm,Rn
addv Rm,Rn                     mov Rm,Rn
and #imm,R0                    mov.b Rm,@@@@(R0,Rn)
and Rm,Rn                      mov.b Rm,@@@@-Rn
and.b #imm,@@@@(R0,GBR)           mov.b Rm,@@@@Rn
bf disp8                       mov.b @@@@(disp,Rm),R0
bra disp12                     mov.b @@@@(disp,GBR),R0
bsr disp12                     mov.b @@@@(R0,Rm),Rn
bt disp8                       mov.b @@@@Rm+,Rn
clrmac                         mov.b @@@@Rm,Rn
clrt                           mov.b R0,@@@@(disp,Rm)
cmp/eq #imm,R0                 mov.b R0,@@@@(disp,GBR)
cmp/eq Rm,Rn                   mov.l Rm,@@@@(disp,Rn)
cmp/ge Rm,Rn                   mov.l Rm,@@@@(R0,Rn)
cmp/gt Rm,Rn                   mov.l Rm,@@@@-Rn
cmp/hi Rm,Rn                   mov.l Rm,@@@@Rn
cmp/hs Rm,Rn                   mov.l @@@@(disp,Rn),Rm
cmp/pl Rn                      mov.l @@@@(disp,GBR),R0
cmp/pz Rn                      mov.l @@@@(disp,PC),Rn
cmp/str Rm,Rn                  mov.l @@@@(R0,Rm),Rn
div0s Rm,Rn                    mov.l @@@@Rm+,Rn
div0u                          mov.l @@@@Rm,Rn
div1 Rm,Rn                     mov.l R0,@@@@(disp,GBR)
exts.b Rm,Rn                   mov.w Rm,@@@@(R0,Rn)
exts.w Rm,Rn                   mov.w Rm,@@@@-Rn
extu.b Rm,Rn                   mov.w Rm,@@@@Rn
extu.w Rm,Rn                   mov.w @@@@(disp,Rm),R0
jmp @@@@Rn                        mov.w @@@@(disp,GBR),R0
jsr @@@@Rn                        mov.w @@@@(disp,PC),Rn
ldc Rn,GBR                     mov.w @@@@(R0,Rm),Rn
ldc Rn,SR                      mov.w @@@@Rm+,Rn
ldc Rn,VBR                     mov.w @@@@Rm,Rn
ldc.l @@@@Rn+,GBR                 mov.w R0,@@@@(disp,Rm)
ldc.l @@@@Rn+,SR                  mov.w R0,@@@@(disp,GBR)
ldc.l @@@@Rn+,VBR                 mova @@@@(disp,PC),R0
lds Rn,MACH                    movt Rn
lds Rn,MACL                    muls Rm,Rn
lds Rn,PR                      mulu Rm,Rn
lds.l @@@@Rn+,MACH                neg Rm,Rn
lds.l @@@@Rn+,MACL                negc Rm,Rn
@@page
nop                            stc VBR,Rn
not Rm,Rn                      stc.l GBR,@@@@-Rn
or #imm,R0                     stc.l SR,@@@@-Rn
or Rm,Rn                       stc.l VBR,@@@@-Rn
or.b #imm,@@@@(R0,GBR)            sts MACH,Rn
rotcl Rn                       sts MACL,Rn
rotcr Rn                       sts PR,Rn
rotl Rn                        sts.l MACH,@@@@-Rn
rotr Rn                        sts.l MACL,@@@@-Rn
rte                            sts.l PR,@@@@-Rn
rts                            sub Rm,Rn
sett                           subc Rm,Rn
shal Rn                        subv Rm,Rn
shar Rn                        swap.b Rm,Rn
shll Rn                        swap.w Rm,Rn
shll16 Rn                      tas.b @@@@Rn
shll2 Rn                       trapa #imm
shll8 Rn                       tst #imm,R0
shlr Rn                        tst Rm,Rn
shlr16 Rn                      tst.b #imm,@@@@(R0,GBR)
shlr2 Rn                       xor #imm,R0
shlr8 Rn                       xor Rm,Rn
sleep                          xor.b #imm,@@@@(R0,GBR)
stc GBR,Rn                     xtrct Rm,Rn
stc SR,Rn
@@end smallexample
@@end ifset

@@ifset Renesas-all
@@ifclear GENERIC
@@raisesections
@@end ifclear
@@end ifset

@


1.15
log
@gas/
	[SH] Support the .uaquad and .8byte directives also for non-sh64
	configurations.

	* config/tc-sh.c (sh_cons_fix_new, md_apply_fix) [!HAVE_SH64]: Handle
	BFD_RELOC_64.
	* doc/c-sh64.texi (SH64 Machine Directives): Move .uaquad
	description...
	* doc/c-sh.texi (SH Machine Directives): ... here.
@
text
@d189 2
a190 2
SH groups can use @@code{.float} directive to generate @@sc{ieee} 
floating-point numbers. 
d192 2
a193 2
SH2E and SH3E support single-precision floating point calculations as 
well as entirely PCAPI compatible emulation of double-precision 
d197 7
a203 7
In addition to single-precision and double-precision floating-point 
operation capability, the on-chip FPU of SH4 has a 128-bit graphic 
engine that enables 32-bit floating-point data to be processed 128 
bits at a time. It also supports 4 * 4 array operations and inner 
product operations. Also, a superscalar architecture is employed that 
enables simultaneous execution of two instructions (including FPU 
instructions), providing performance of up to twice that of 
d270 42
a311 42
add #imm,Rn                    lds.l @@@@Rn+,PR              
add Rm,Rn                      mac.w @@@@Rm+,@@@@Rn+           
addc Rm,Rn                     mov #imm,Rn                 
addv Rm,Rn                     mov Rm,Rn                   
and #imm,R0                    mov.b Rm,@@@@(R0,Rn)          
and Rm,Rn                      mov.b Rm,@@@@-Rn              
and.b #imm,@@@@(R0,GBR)           mov.b Rm,@@@@Rn               
bf disp8                       mov.b @@@@(disp,Rm),R0        
bra disp12                     mov.b @@@@(disp,GBR),R0       
bsr disp12                     mov.b @@@@(R0,Rm),Rn          
bt disp8                       mov.b @@@@Rm+,Rn              
clrmac                         mov.b @@@@Rm,Rn               
clrt                           mov.b R0,@@@@(disp,Rm)        
cmp/eq #imm,R0                 mov.b R0,@@@@(disp,GBR)       
cmp/eq Rm,Rn                   mov.l Rm,@@@@(disp,Rn)        
cmp/ge Rm,Rn                   mov.l Rm,@@@@(R0,Rn)          
cmp/gt Rm,Rn                   mov.l Rm,@@@@-Rn              
cmp/hi Rm,Rn                   mov.l Rm,@@@@Rn               
cmp/hs Rm,Rn                   mov.l @@@@(disp,Rn),Rm        
cmp/pl Rn                      mov.l @@@@(disp,GBR),R0       
cmp/pz Rn                      mov.l @@@@(disp,PC),Rn        
cmp/str Rm,Rn                  mov.l @@@@(R0,Rm),Rn          
div0s Rm,Rn                    mov.l @@@@Rm+,Rn              
div0u                          mov.l @@@@Rm,Rn               
div1 Rm,Rn                     mov.l R0,@@@@(disp,GBR)       
exts.b Rm,Rn                   mov.w Rm,@@@@(R0,Rn)          
exts.w Rm,Rn                   mov.w Rm,@@@@-Rn              
extu.b Rm,Rn                   mov.w Rm,@@@@Rn               
extu.w Rm,Rn                   mov.w @@@@(disp,Rm),R0        
jmp @@@@Rn                        mov.w @@@@(disp,GBR),R0       
jsr @@@@Rn                        mov.w @@@@(disp,PC),Rn        
ldc Rn,GBR                     mov.w @@@@(R0,Rm),Rn          
ldc Rn,SR                      mov.w @@@@Rm+,Rn              
ldc Rn,VBR                     mov.w @@@@Rm,Rn               
ldc.l @@@@Rn+,GBR                 mov.w R0,@@@@(disp,Rm)        
ldc.l @@@@Rn+,SR                  mov.w R0,@@@@(disp,GBR)       
ldc.l @@@@Rn+,VBR                 mova @@@@(disp,PC),R0         
lds Rn,MACH                    movt Rn                     
lds Rn,MACL                    muls Rm,Rn                  
lds Rn,PR                      mulu Rm,Rn                  
lds.l @@@@Rn+,MACH                neg Rm,Rn                   
lds.l @@@@Rn+,MACL                negc Rm,Rn                  
d313 24
a336 24
nop                            stc VBR,Rn                
not Rm,Rn                      stc.l GBR,@@@@-Rn           
or #imm,R0                     stc.l SR,@@@@-Rn            
or Rm,Rn                       stc.l VBR,@@@@-Rn           
or.b #imm,@@@@(R0,GBR)            sts MACH,Rn               
rotcl Rn                       sts MACL,Rn               
rotcr Rn                       sts PR,Rn                 
rotl Rn                        sts.l MACH,@@@@-Rn          
rotr Rn                        sts.l MACL,@@@@-Rn          
rte                            sts.l PR,@@@@-Rn            
rts                            sub Rm,Rn                 
sett                           subc Rm,Rn                
shal Rn                        subv Rm,Rn                
shar Rn                        swap.b Rm,Rn              
shll Rn                        swap.w Rm,Rn              
shll16 Rn                      tas.b @@@@Rn                
shll2 Rn                       trapa #imm                
shll8 Rn                       tst #imm,R0               
shlr Rn                        tst Rm,Rn                 
shlr16 Rn                      tst.b #imm,@@@@(R0,GBR)     
shlr2 Rn                       xor #imm,R0               
shlr8 Rn                       xor Rm,Rn                 
sleep                          xor.b #imm,@@@@(R0,GBR)     
stc GBR,Rn                     xtrct Rm,Rn               
@


1.14
log
@	PR gas/12390
	* doc/all.texi: Add NS32K
	* doc/as.texinfo: Remove target specific details of which
	characters act as comment initiators and statement separators into
	individual target specific files.
	* doc/c-alpha.texi (Alpha-Chars): Document special behaviour of
	the hash character at the start of a line.
	* doc/c-arm.texi (ARM-Chars): Likewise.
	* doc/c-avr.texi (AVR-Chars): Likewise.
	* doc/c-d10v.texi (D10V-Chars): Likewise.
	* doc/c-d30v.texi (D30V-Chars):	Likewise.
	* doc/c-mmix.texi (MMIX-Chars): Likewise.
	* doc/c-s390.texi (s390 characters): Likewise.
	* doc/c-sh.texi (SH-Chars): Likewise.
	* doc/c-sh64.texi (SH64-Chars): Likewise.
	* doc/c-sparc.texi (SPARC-Chars): Likewise.
	* doc/c-tic6x.texi (TIC6X Syntax): Likewise.
	* doc/c-xtensa.texi (Xtensa Syntax): Likewise.
	* doc/c-z80.texi (Z80-Chars): Likewise.
	* doc/c-z8k.texi (Z8000-Chars): Likewise.
	* doc/c-pdp11.texi (PDP11-Syntax): Document line separator character.
	* doc/c-arc.texi (ARC-Chars): Fill in this subsection.
	* doc/c-bfin.texi (Blackfin Syntax): Document line comment and
	line separator characters.
	* doc/c-cr16.texi (CR16 Syntax): Likewise.
	* doc/c-i386.texi (i386-Chars): Likewise.
	* doc/c-i860.texi (i860-Chars):	Likewise.
	* doc/c-i960.texi (i960-Chars):	Likewise.
	* doc/c-ip2k.texi (IP2K-Chars):	Likewise.
	* doc/c-lm32.texi (LM32-Chars):	likewise.
	* doc/c-m32c.texi (M32C-Chars): Likewise.
	* doc/c-m68hc11.texi (M68HC11-syntax): Likewise.
	* doc/c-m68k.texi (M68K-Chars): Likewise.
	* doc/c-microblaze.texi (MicroBlaze-Chars): Likewise.
	* doc/c-msp430.texi (MSP430-Chars): Likewise.
	* doc/c-mt.texi (MT-Chars): Likewise.
	* doc/c-ns32k.texi (NS32K-Chars): Likewise.
	* doc/c-pj.texi (PJ-Chars): Likewise.
	* doc/c-ppc.texi (PowerPC-Chars): Likewise.
	* doc/c-rx.texi (RX-Chars): Likewise.
	* doc/c-score.texi (SCORE-Chars): Likewise.
	* doc/c-tic54x.texi (TIC54X-Chars): Likewise.
	* doc/c-v850.texi (V850-Chars): Likewise.
	* doc/c-vax.texi (VAX-Chars): Likewise.
	* doc/c-xc16x.texi (xc16x-Chars): Likewise.
@
text
@d2 1
a2 1
@@c 2005, 2008, 2010, 2011  Free Software Foundation, Inc.
d213 1
d218 5
a222 3
@@code{@@value{AS}} will issue a warning when a misaligned @@code{.word} or
@@code{.long} directive is used.  You may use @@code{.uaword} or
@@code{.ualong} to indicate that the value is intentionally misaligned.
@


1.13
log
@2010-05-21  Daniel Jacobowitz  <dan@@codesourcery.com>
            Joseph Myers  <joseph@@codesourcery.com>
            Andrew Stubbs  <ams@@codesourcery.com>

        bfd/
        * config.bfd (sh-*-uclinux* | sh[12]-*-uclinux*): Add
        bfd_elf32_shl_vec, and FDPIC vectors to targ_selvecs.
        * configure.in: Handle FDPIC vectors.
        * elf32-sh-relocs.h: Add FDPIC and movi20 relocations.
        * elf32-sh.c (DEFAULT_STACK_SIZE): Define.
        (SYMBOL_FUNCDESC_LOCAL): Define.  Use it instead of
        SYMBOL_REFERENCES_LOCAL for function descriptors.
        (fdpic_object_p): New.
        (sh_reloc_map): Add FDPIC and movi20 relocations.
        (sh_elf_info_to_howto, sh_elf_relocate_section): Handle new invalid
        range.
        (struct elf_sh_plt_info): Add got20 and short_plt.  Update all
        definitions.
        (FDPIC_PLT_ENTRY_SIZE, FDPIC_PLT_LAZY_OFFSET): Define.
        (fdpic_sh_plt_entry_be, fdpic_sh_plt_entry_le, fdpic_sh_plts): New.
        (FDPIC_SH2A_PLT_ENTRY_SIZE, FDPIC_SH2A_PLT_LAZY_OFFSET): Define.
        (fdpic_sh2a_plt_entry_be, fdpic_sh2a_plt_entry_le)
        (fdpic_sh2a_short_plt_be, fdpic_sh2a_short_plt_le, fdpic_sh2a_plts):
        New.
        (get_plt_info): Handle FDPIC.
        (MAX_SHORT_PLT): Define.
        (get_plt_index, get_plt_offset): Handle short_plt.
        (union gotref): New.
        (struct elf_sh_link_hash_entry): Add funcdesc, rename tls_type to
        got_type and adjust all uses.  Add GOT_FUNCDESC.
        (struct sh_elf_obj_tdata): Add local_funcdesc.  Rename
        local_got_tls_type to local_got_type.
        (sh_elf_local_got_type): Renamed from sh_elf_local_got_tls_type.  All
        users changed.
        (sh_elf_local_funcdesc): Define.
        (struct elf_sh_link_hash_table): Add sfuncdesc, srelfuncdesc, fdpic_p,
        and srofixup.
        (sh_elf_link_hash_newfunc): Initialize new fields.
        (sh_elf_link_hash_table_create): Set fdpic_p.
        (sh_elf_omit_section_dynsym): New.
        (create_got_section): Create .got.funcdesc, .rela.got.funcdesc
        and .rofixup.
        (allocate_dynrelocs): Allocate local function descriptors and space
        for R_SH_FUNCDESC-related relocations, and for rofixups.
        Handle GOT_FUNCDESC.  Create fixups.  Handle GOT entries which
        require function descriptors.
        (sh_elf_always_size_sections): Handle PT_GNU_STACK and __stacksize.
        (sh_elf_modify_program_headers): New.
        (sh_elf_size_dynamic_sections): Allocate function descriptors for
        local symbols.  Allocate .got.funcdesc contents.  Allocate rofixups.
        Handle local GOT entries of type GOT_FUNCDESC.  Create fixups for
        local GOT entries.  Ensure that FDPIC libraries always have a PLTGOT
        entry in the .dynamic section.
        (sh_elf_add_dyn_reloc, sh_elf_got_offset, sh_elf_initialize_funcdesc)
        (sh_elf_add_rofixup, sh_elf_osec_to_segment)
        (sh_elf_osec_readonly_p, install_movi20_field): New functions.
        (sh_elf_relocate_section): Handle new relocations, R_SH_FUNCDESC,
        R_SH_GOTFUNCDESC and R_SH_GOTOFFFUNCDESC.  Use sh_elf_got_offset
        and .got.plt throughout to find _GLOBAL_OFFSET_TABLE_.  Add rofixup
        read-only section warnings.  Handle undefined weak symbols.  Generate
        fixups for R_SH_DIR32 and GOT entries.  Check for cross-segment
        relocations and clear EF_SH_PIC.  Handle 20-bit relocations.
        Always generate R_SH_DIR32 for FDPIC instead of R_SH_RELATIVE.
        (sh_elf_gc_sweep_hook): Handle R_SH_FUNCDESC, R_SH_GOTOFF20,
        R_SH_GOTFUNCDESC, R_SH_GOTFUNCDESC20, and R_SH_GOTOFFFUNCDESC.
        Handle 20-bit relocations.
        (sh_elf_copy_indirect_symbol): Copy function descriptor reference
        counts.
        (sh_elf_check_relocs): Handle new relocations.  Make symbols
        dynamic for FDPIC relocs.  Account for rofixups.  Error for FDPIC
        symbol mismatches.  Allocate a GOT for R_SH_DIR32. Allocate fixups
        for R_SH_DIR32.
        (sh_elf_copy_private_data): Copy PT_GNU_STACK size.
        (sh_elf_merge_private_data): Copy initial flags.  Do not clobber
        non-mach flags.  Set EF_SH_PIC for FDPIC.  Reject FDPIC mismatches.
        (sh_elf_finish_dynamic_symbol): Do not handle got_funcdesc entries
        here.  Rename sgot to sgotplt and srel to srelplt.  Handle short_plt,
        FDPIC descriptors, and got20.  Create R_SH_FUNCDESC_VALUE for FDPIC.
        Use install_movi20_field.  Rename srel to srelgot.  Always generate
        R_SH_DIR32 for FDPIC instead of R_SH_RELATIVE.
        (sh_elf_finish_dynamic_sections): Fill in the GOT pointer in rofixup.
        Do not fill in reserved GOT entries for FDPIC.  Correct DT_PLTGOT.
        Rename sgot to sgotplt.  Assert that the right number of rofixups
        and dynamic relocations were allocated.
        (sh_elf_use_relative_eh_frame, sh_elf_encode_eh_address): New.
        (elf_backend_omit_section_dynsym): Use sh_elf_omit_section_dynsym.
        (elf_backend_can_make_relative_eh_frame)
        (elf_backend_can_make_lsda_relative_eh_frame)
        (elf_backend_encode_eh_address): Define.
        (TARGET_BIG_SYM, TARGET_BIG_NAME, TARGET_LITTLE_SYM)
        (TARGET_LITTLE_NAME, elf_backend_modify_program_headers, elf32_bed):
        Redefine for FDPIC vector.
        * reloc.c: Add SH FDPIC and movi20 relocations.
        * targets.c (_bfd_target_vector): Add FDPIC vectors.
        * configure, bfd-in2.h, libbfd.h: Regenerated.

        binutils/
        * readelf.c (get_machine_flags): Handle EF_SH_PIC and EF_SH_FDPIC.

        gas/
        * config/tc-sh.c (sh_fdpic): New.
        (sh_check_fixup): Handle relocations on movi20.
        (parse_exp): Do not reject PIC operators here.
        (build_Mytes): Check for unhandled PIC operators here.  Use
        sh_check_fixup for movi20.
        (enum options): Add OPTION_FDPIC.
        (md_longopts, md_parse_option, md_show_usage): Add --fdpic.
        (sh_fix_adjustable, md_apply_fix): Handle FDPIC and movi20 relocations.
        (sh_elf_final_processing): Handle --fdpic.
        (sh_uclinux_target_format): New.
        (sh_parse_name): Handle FDPIC relocation operators.
        * config/tc-sh.h (TARGET_FORMAT): Define specially for TE_UCLINUX.
        (sh_uclinux_target_format): Declare for TE_UCLINUX.
        * configure.tgt (sh-*-uclinux* | sh[12]-*-uclinux*): Set
        em=uclinux.
        * doc/c-sh.texi (SH Options): Document --fdpic.

        gas/testsuite/
        * gas/sh/basic.exp: Run new tests.  Handle uClinux like Linux.
        * gas/sh/fdpic.d: New file.
        * gas/sh/fdpic.s: New file.
        * gas/sh/reg-prefix.d: Force big-endian.
        * gas/sh/sh2a-pic.d: New file.
        * gas/sh/sh2a-pic.s: New file.
        * lib/gas-defs.exp (is_elf_format): Include sh*-*-uclinux*.

        include/elf/
        * sh.h (EF_SH_PIC, EF_SH_FDPIC): Define.
        (R_SH_FIRST_INVALID_RELOC_6, R_SH_LAST_INVALID_RELOC_6): New.  Adjust
        other invalid ranges.
        (R_SH_GOT20, R_SH_GOTOFF20, R_SH_GOTFUNCDESC, R_SH_GOTFUNCDESC20)
        (R_SH_GOTOFFFUNCDESC, R_SH_GOTOFFFUNCDESC20, R_SH_FUNCDESC)
        (R_SH_FUNCDESC_VALUE): New.

        ld/
        * Makefile.am (ALL_EMULATIONS): Add eshelf_fd.o and eshlelf_fd.o.
        (eshelf_fd.c, eshlelf_fd.c): New rules.
        * Makefile.in: Regenerate.
        * configure.tgt (sh-*-uclinux*): Add shelf_fd and shlelf_fd
        emulations.
        * emulparams/shelf_fd.sh: New file.
        * emulparams/shlelf_fd.sh: New file.
        * emulparams/shlelf_linux.sh: Update comment.

        ld/testsuite/
        * ld-sh/sh.exp: Handle uClinux like Linux.
        * lib/ld-lib.exp (is_elf_format): Include sh*-*-uclinux*.
        * ld-sh/fdpic-funcdesc-shared.d: New file.
        * ld-sh/fdpic-funcdesc-shared.s: New file.
        * ld-sh/fdpic-funcdesc-static.d: New file.
        * ld-sh/fdpic-funcdesc-static.s: New file.
        * ld-sh/fdpic-gotfuncdesc-shared.d: New file.
        * ld-sh/fdpic-gotfuncdesc-shared.s: New file.
        * ld-sh/fdpic-gotfuncdesc-static.d: New file.
        * ld-sh/fdpic-gotfuncdesc-static.s: New file.
        * ld-sh/fdpic-gotfuncdesci20-shared.d: New file.
        * ld-sh/fdpic-gotfuncdesci20-shared.s: New file.
        * ld-sh/fdpic-gotfuncdesci20-static.d: New file.
        * ld-sh/fdpic-gotfuncdesci20-static.s: New file.
        * ld-sh/fdpic-goti20-shared.d: New file.
        * ld-sh/fdpic-goti20-shared.s: New file.
        * ld-sh/fdpic-goti20-static.d: New file.
        * ld-sh/fdpic-goti20-static.s: New file.
        * ld-sh/fdpic-gotofffuncdesc-shared.d: New file.
        * ld-sh/fdpic-gotofffuncdesc-shared.s: New file.
        * ld-sh/fdpic-gotofffuncdesc-static.d: New file.
        * ld-sh/fdpic-gotofffuncdesc-static.s: New file.
        * ld-sh/fdpic-gotofffuncdesci20-shared.d: New file.
        * ld-sh/fdpic-gotofffuncdesci20-shared.s: New file.
        * ld-sh/fdpic-gotofffuncdesci20-static.d: New file.
        * ld-sh/fdpic-gotofffuncdesci20-static.s: New file.
        * ld-sh/fdpic-gotoffi20-shared.d: New file.
        * ld-sh/fdpic-gotoffi20-shared.s: New file.
        * ld-sh/fdpic-gotoffi20-static.d: New file.
        * ld-sh/fdpic-gotoffi20-static.s: New file.
        * ld-sh/fdpic-plt-be.d: New file.
        * ld-sh/fdpic-plt-le.d: New file.
        * ld-sh/fdpic-plt.s: New file.
        * ld-sh/fdpic-plti20-be.d: New file.
        * ld-sh/fdpic-plti20-le.d: New file.
        * ld-sh/fdpic-stack-default.d: New file.
        * ld-sh/fdpic-stack-size.d: New file.
        * ld-sh/fdpic-stack.s: New file.
@
text
@d2 1
a2 1
@@c 2005, 2008, 2010  Free Software Foundation, Inc.
d96 5
@


1.12
log
@update copyright dates
@
text
@d1 2
a2 2
@@c Copyright 1991, 1992, 1993, 1994, 1995, 1997, 2001, 2003, 2004, 2005, 2008
@@c Free Software Foundation, Inc.
d57 4
@


1.11
log
@* NEWS: Mention these changes.

* config/tc-h8300.h (H_TICK_HEX): Define.
* config/tc-h8300.c (OPTION_H_TICK_HEX): New.
(md_longopts): Add "-h-tick-hex".
(md_parse_option): Support it.
* doc/c-h8300.texi (H8/300 Options): Document it.
* doc/as.texinfo (Overview): Likewise.

* config/tc-sh.h (H_TICK_HEX): Define.
* config/tc-sh.c (OPTION_H_TICK_HEX): New.
(md_longopts): Add "-h-tick-hex".
(md_parse_option): Support it.
* doc/c-sh.texi (SH Options): Document it.
* doc/c-sh64.texi (SH64 Options): Document it.
* doc/as.texinfo (Overview): Likewise.
@
text
@d1 1
a1 1
@@c Copyright 1991, 1992, 1993, 1994, 1995, 1997, 2001, 2003, 2004, 2005
@


1.10
log
@* config/tc-sh.c (allow_dollar_register_prefix): New variable.
  (parse_reg_without_prefix): New function.
  (parse_reg): Check for '$' register prefix if --allow-reg-prefix is set.
  (option md_longopts): Add allow-reg-prefix option.
* doc/c-sh.texi: Document --allow-reg-prefix option.
* NEWS: Mention the new switch.

* gas/sh/basic.exp:  Run reg-prefix test.
* gas/sh/reg-prefix.s: New
* gas/sh/reg-prefix.d: New
@
text
@d66 3
@


1.9
log
@update copyright dates
@
text
@d1 1
a1 1
@@c Copyright 1991, 1992, 1993, 1994, 1995, 1997, 2001, 2003, 2004
d27 7
a33 6
@@kindex -little
@@kindex -big
@@kindex -relax
@@kindex -small
@@kindex -dsp
@@kindex -renesas
d35 1
a35 1
@@item -little
d38 1
a38 1
@@item -big
d41 1
a41 1
@@item -relax
d44 1
a44 1
@@item -small
d47 1
a47 1
@@item -dsp
d50 1
a50 1
@@item -renesas
d54 4
a57 1
@@item -isa=sh4 | sh4a
d59 1
a59 1
@@item -isa=dsp
d61 1
a61 1
@@item -isa=fp
d63 1
a63 1
@@item -isa=all
@


1.8
log
@[gas]
	2004-04-01  Asgari Jinia  <asgarij@@kpitcummins.com>
		    Dhananjay Deshpande <dhananjayd@@kpitcummins.com>
	* config/tc-sh.c (dont_adjust_reloc_32): New variable.
	(sh_fix_adjustable): Avoid adjusting BFD_RELOC_32 when
	dont_adjust_reloc_32 is set.
	(md_longopts): Add option -renesas.
	(md_parse_option, md_show_usage): Likewise.
	* doc/c-sh.texi: Likewise.
[gas/testsuite]
	2004-04-01  Asgari Jinia  <asgarij@@kpitcummins.com>
	* gas/sh/renesas-1.s, gas/sh/renesas-1.d: New test for -renesas
	option.
	* gas/sh/basic.exp: Run the new test.
@
text
@d1 1
a1 1
@@c Copyright 1991, 1992, 1993, 1994, 1995, 1997, 2001, 2004
@


1.7
log
@Update description of FP behaviour
@
text
@d32 1
d48 4
@


1.7.6.1
log
@Merge to 2.15 branch.
@
text
@a31 1
@@kindex -renesas
a46 4

@@item -renesas
Disable optimization with section symbol for compatibility with
Renesas assembler.
@


1.6
log
@2003-12-03  Alexandre Oliva  <aoliva@@redhat.com>

	* config/tc-sh.c: Add support for sh4a and no-fpu variants,
	with appropriate additions to md_show_usage.
	* testsuite/gas/sh/basic.exp: Call tests for sh4a.
	* testsuite/gas/sh/{err-sh4a-fp.s, err-sh4a.s,
	err-sh4al-dsp.s, sh4a-dsp.d, sh4a-dsp.s, sh4a-fp.d,
	sh4a-fp.s, sh4a.d, sh4a.s, sh4al-dsp.d, sh4al-dsp.s:
	New files, tests for sh4a and related variants.
	* doc/c-sh.texi: Document new -isa options.
	* doc/c-sh64.texi: Ditto.
	* NEWS: Mention new support for sh4a.
@
text
@d1 1
a1 1
@@c Copyright 1991, 1992, 1993, 1994, 1995, 1997, 2001
d167 17
a183 3
The SH family has no hardware floating point, but the @@code{.float}
directive generates @@sc{ieee} floating-point numbers for compatibility
with other development tools.
@


1.5
log
@bfd:
        * archures.c (enum bfd_architecture): Amend comment to refer to SuperH.
        * cpu-sh.c: Likewise.
        * elf32-sh.c: Likewise.
        * reloc.c (bfd_reloc_code_real): Likewise.
        * elf32-sh64-com.c: Change comment to refer to SuperH.
        * elf32-sh64.c: Likewise.
        * elf64-sh64.c: Likewise.
        * bfd-in2.h (enum bfd_architecture): Regenerate.
binutils:
        * readelf.c (get_machine_name) <EM_SH>: Amend return value
        to refer to SuperH.
gas:
        * config/tc-sh.c: Amend comment to refer to SuperH.
        * config/tc-sh.h: Likewise.
        (LISTING_HEADER): Amend to refer to SuperH.
        * config/tc-sh64.c: Change comment to refer to SuperH.
        * config/tc-sh64.h (LISTING_HEADER): Change to refer to SuperH.
        * doc/as.texinfo [SH, GENERIC]: Amend / Change to refer to SuperH.
        * doc/c-sh.texi: Amend to refer to SuperH.
        Add SuperH architecture documentation references.
        * doc/c-sh64.texi: Change to refer to SuperH.
include/elf:
        * common.h (EM_SH): Amend comment to refer to SuperH.
ld/testsuite:
        * ld-sh/sh64/crange3-cmpct.rd (Machine): Change to refer to SuperH.
        * ld-sh/sh64/crange3-media.rd (Machine): Likewise.
@
text
@d48 9
@


1.4
log
@Replace occurrances of 'Hitachi' with 'Renesas'.
@
text
@d7 1
a7 1
@@chapter Renesas SH Dependent Features
d24 1
a24 1
(formerly Hitachi) SH family.
d186 3
a188 1
@@cite{SH-Microcomputer User's Manual} (Renesas).
@


1.3
log
@Supports sh3/sh4/sh3eb/sh4eb-unknown-linux-gnu targets
@
text
@d7 1
a7 1
@@chapter Hitachi SH Dependent Features
d23 2
a24 2
@@code{@@value{AS}} has following command-line options for the Hitachi
SH family.
d186 1
a186 1
@@cite{SH-Microcomputer User's Manual} (Hitachi Micro Systems, Inc.).
d292 1
a292 1
@@ifset Hitachi-all
@


1.2
log
@Fix copyright notices
@
text
@d1 1
a1 1
@@c Copyright 1991, 1992, 1993, 1994, 1995, 1997
d21 3
a23 3
@@cindex SH options (none)
@@cindex options, SH (none)
@@code{@@value{AS}} has no additional command-line options for the Hitachi
d25 24
@


1.1
log
@Initial revision
@
text
@d1 2
a2 1
@@c Copyright (C) 1991, 92, 93, 94, 95, 1997 Free Software Foundation, Inc.
@


1.1.1.1
log
@19990502 sourceware import
@
text
@@


1.1.1.1.4.1
log
@Update copyright notices.
@
text
@d1 1
a1 2
@@c Copyright 1991, 1992, 1993, 1994, 1995, 1997
@@c Free Software Foundation, Inc.
@


