#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x558be07920d0 .scope module, "testbed" "testbed" 2 291;
 .timescale 0 0;
v0x558be07bdf00_0 .var "clk", 0 0;
v0x558be07be050_0 .net "debigPinALU", 26 0, L_0x558be07bf5f0;  1 drivers
v0x558be07be110_0 .net "debugPin", 63 0, L_0x558be07bf2a0;  1 drivers
v0x558be07be1b0_0 .net "debugPinCU", 15 0, L_0x558be07bf500;  1 drivers
v0x558be07be2a0_0 .net "debugPin_InstructionRegister", 31 0, L_0x558be07be6b0;  1 drivers
v0x558be07be400_0 .net "debugPin_PC", 31 0, L_0x558be07be600;  1 drivers
v0x558be07be510_0 .var "reset", 0 0;
S_0x558be07917e0 .scope module, "myProcessor" "processor" 2 301, 2 238 0, S_0x558be07920d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 27 "debigPinALU"
    .port_info 1 /OUTPUT 64 "debugPin"
    .port_info 2 /OUTPUT 16 "debugPinCU"
    .port_info 3 /OUTPUT 32 "debugPin_InstructionRegister"
    .port_info 4 /OUTPUT 32 "debugPin_PC"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "reset"
L_0x558be07bf3b0 .functor BUFZ 8, v0x558be07bc360_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558be07bf420 .functor BUFZ 8, v0x558be07ba830_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558be07bf490 .functor BUFZ 8, v0x558be07b77d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x558be07bc540_0 .net "DATA1", 7 0, v0x558be07ba830_0;  1 drivers
v0x558be07bc620_0 .net "DATA2", 7 0, v0x558be07ba130_0;  1 drivers
v0x558be07bc730_0 .net "IN", 7 0, v0x558be07b77d0_0;  1 drivers
v0x558be07bc820_0 .net "INaddr", 2 0, L_0x558be07bec70;  1 drivers
v0x558be07bc930_0 .net "OUT1", 7 0, L_0x558be07bf0a0;  1 drivers
v0x558be07bca40_0 .net "OUT1addr", 2 0, L_0x558be07be980;  1 drivers
v0x558be07bcb50_0 .net "OUT2", 7 0, v0x558be07bc360_0;  1 drivers
v0x558be07bcc10_0 .net "OUT2addr", 2 0, L_0x558be07beb40;  1 drivers
v0x558be07bcd20_0 .net "SELECT", 2 0, L_0x558be07bedb0;  1 drivers
v0x558be07bce70_0 .net "TwosComplementOutput", 7 0, L_0x558be07bf310;  1 drivers
v0x558be07bcf30_0 .net *"_s11", 7 0, L_0x558be07bf490;  1 drivers
o0x7f187a5bbee8 .functor BUFZ 3, C4<zzz>; HiZ drive
; Elide local net with no drivers, v0x558be07bd010_0 name=_s14
v0x558be07bd0f0_0 .net *"_s3", 7 0, L_0x558be07bf3b0;  1 drivers
v0x558be07bd1d0_0 .net *"_s7", 7 0, L_0x558be07bf420;  1 drivers
v0x558be07bd2b0_0 .net "addSumMUXControlSignal", 0 0, L_0x558be07bf000;  1 drivers
v0x558be07bd3a0_0 .net "clk", 0 0, v0x558be07bdf00_0;  1 drivers
v0x558be07bd440_0 .net "debigPinALU", 26 0, L_0x558be07bf5f0;  alias, 1 drivers
v0x558be07bd5f0_0 .net "debugPin", 63 0, L_0x558be07bf2a0;  alias, 1 drivers
v0x558be07bd690_0 .net "debugPinCU", 15 0, L_0x558be07bf500;  alias, 1 drivers
v0x558be07bd730_0 .net "debugPin_InstructionRegister", 31 0, L_0x558be07be6b0;  alias, 1 drivers
v0x558be07bd7d0_0 .net "debugPin_PC", 31 0, L_0x558be07be600;  alias, 1 drivers
v0x558be07bd870_0 .net "imValue", 7 0, L_0x558be07bed10;  1 drivers
v0x558be07bd960_0 .net "imValueMUXControlSignal", 0 0, L_0x558be07beab0;  1 drivers
v0x558be07bda50_0 .net "instruction", 31 0, v0x558be07b9940_0;  1 drivers
v0x558be07bdb40_0 .net "instructionAddress", 31 0, v0x558be07b8dc0_0;  1 drivers
v0x558be07bdc50_0 .net "reset", 0 0, v0x558be07be510_0;  1 drivers
v0x558be07bdcf0_0 .net "tempp", 7 0, v0x558be07baf20_0;  1 drivers
L_0x558be07bf5f0 .concat [ 8 8 8 3], L_0x558be07bf3b0, L_0x558be07bf420, L_0x558be07bf490, o0x7f187a5bbee8;
S_0x558be0791160 .scope module, "myAlu" "alu" 2 280, 2 3 0, S_0x558be07917e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Result"
    .port_info 1 /INPUT 8 "DATA1"
    .port_info 2 /INPUT 8 "DATA2"
    .port_info 3 /INPUT 3 "Select"
v0x558be0797a40_0 .net "DATA1", 7 0, v0x558be07ba830_0;  alias, 1 drivers
v0x558be07b76f0_0 .net "DATA2", 7 0, v0x558be07ba130_0;  alias, 1 drivers
v0x558be07b77d0_0 .var "Result", 7 0;
v0x558be07b78c0_0 .net "Select", 2 0, L_0x558be07bedb0;  alias, 1 drivers
E_0x558be0790810 .event edge, v0x558be07b78c0_0, v0x558be07b76f0_0, v0x558be0797a40_0;
S_0x558be07b7a50 .scope module, "myCU" "CU" 2 262, 2 151 0, S_0x558be07917e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "debugPinCU"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /OUTPUT 3 "OUT1addr"
    .port_info 3 /OUTPUT 3 "OUT2addr"
    .port_info 4 /OUTPUT 3 "INaddr"
    .port_info 5 /OUTPUT 3 "SELECT"
    .port_info 6 /OUTPUT 8 "imValue"
    .port_info 7 /OUTPUT 1 "imValueMUXControlSignal"
    .port_info 8 /OUTPUT 1 "addSumMUXControlSignal"
L_0x558be07be760 .functor BUFZ 3, L_0x558be07bedb0, C4<000>, C4<000>, C4<000>;
L_0x558be07be880 .functor BUFZ 3, L_0x558be07be980, C4<000>, C4<000>, C4<000>;
L_0x558be07be910 .functor BUFZ 3, L_0x558be07beb40, C4<000>, C4<000>, C4<000>;
L_0x558be07beab0 .functor NOT 1, L_0x558be07bef60, C4<0>, C4<0>, C4<0>;
v0x558be07b7d70_0 .net "INaddr", 2 0, L_0x558be07bec70;  alias, 1 drivers
v0x558be07b7e50_0 .net "OUT1addr", 2 0, L_0x558be07be980;  alias, 1 drivers
v0x558be07b7f30_0 .net "OUT2addr", 2 0, L_0x558be07beb40;  alias, 1 drivers
v0x558be07b7ff0_0 .net "SELECT", 2 0, L_0x558be07bedb0;  alias, 1 drivers
v0x558be07b80e0_0 .net *"_s11", 2 0, L_0x558be07be910;  1 drivers
v0x558be07b81f0_0 .net *"_s23", 0 0, L_0x558be07bef60;  1 drivers
v0x558be07b82d0_0 .net *"_s3", 2 0, L_0x558be07be760;  1 drivers
o0x7f187a5bb2b8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x558be07b83b0_0 name=_s30
v0x558be07b8490_0 .net *"_s7", 2 0, L_0x558be07be880;  1 drivers
v0x558be07b8600_0 .net "addSumMUXControlSignal", 0 0, L_0x558be07bf000;  alias, 1 drivers
v0x558be07b86c0_0 .net "debugPinCU", 15 0, L_0x558be07bf500;  alias, 1 drivers
v0x558be07b87a0_0 .net "imValue", 7 0, L_0x558be07bed10;  alias, 1 drivers
v0x558be07b8880_0 .net "imValueMUXControlSignal", 0 0, L_0x558be07beab0;  alias, 1 drivers
v0x558be07b8940_0 .net "instruction", 31 0, v0x558be07b9940_0;  alias, 1 drivers
L_0x558be07be980 .part v0x558be07b9940_0, 0, 3;
L_0x558be07beb40 .part v0x558be07b9940_0, 8, 3;
L_0x558be07bec70 .part v0x558be07b9940_0, 16, 3;
L_0x558be07bed10 .part v0x558be07b9940_0, 0, 8;
L_0x558be07bedb0 .part v0x558be07b9940_0, 25, 3;
L_0x558be07bef60 .part v0x558be07b9940_0, 24, 1;
L_0x558be07bf000 .part v0x558be07b9940_0, 24, 1;
L_0x558be07bf500 .concat [ 3 3 3 7], L_0x558be07be760, L_0x558be07be880, L_0x558be07be910, o0x7f187a5bb2b8;
S_0x558be07b8b40 .scope module, "myCounter" "counter" 2 250, 2 66 0, S_0x558be07917e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "debugPin_PC"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 32 "Read_addr"
L_0x558be07be600 .functor BUFZ 32, v0x558be07b8dc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558be07b8dc0_0 .var "Read_addr", 31 0;
v0x558be07b8ec0_0 .net "clk", 0 0, v0x558be07bdf00_0;  alias, 1 drivers
v0x558be07b8f80_0 .net "debugPin_PC", 31 0, L_0x558be07be600;  alias, 1 drivers
v0x558be07b9070_0 .net "reset", 0 0, v0x558be07be510_0;  alias, 1 drivers
E_0x558be07b8d60 .event negedge, v0x558be07b8ec0_0;
S_0x558be07b91e0 .scope module, "myInstruction_reg" "Instruction_reg" 2 251, 2 85 0, S_0x558be07917e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "debugPin_InstructionRegister"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "Read_Addr"
    .port_info 3 /OUTPUT 32 "instruction"
L_0x558be07be6b0 .functor BUFZ 32, v0x558be07b9940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558be07b94a0_0 .net "Read_Addr", 31 0, v0x558be07b8dc0_0;  alias, 1 drivers
v0x558be07b95b0_0 .net "clk", 0 0, v0x558be07bdf00_0;  alias, 1 drivers
v0x558be07b9680_0 .net "debugPin_InstructionRegister", 31 0, L_0x558be07be6b0;  alias, 1 drivers
v0x558be07b9750_0 .var/i "i", 31 0;
v0x558be07b9810_0 .var/i "ins", 31 0;
v0x558be07b9940_0 .var "instruction", 31 0;
v0x558be07b9a00_0 .var "instructionMemory", 255 0;
E_0x558be07b9420 .event posedge, v0x558be07b8ec0_0;
S_0x558be07b9b70 .scope module, "myMUX_addSub" "MUX" 2 278, 2 191 0, S_0x558be07917e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 1 "control"
v0x558be07b9e80_0 .net "a", 7 0, v0x558be07bc360_0;  alias, 1 drivers
v0x558be07b9f80_0 .net "b", 7 0, L_0x558be07bf310;  alias, 1 drivers
v0x558be07ba060_0 .net "control", 0 0, L_0x558be07bf000;  alias, 1 drivers
v0x558be07ba130_0 .var "out", 7 0;
E_0x558be07b9e00 .event edge, v0x558be07b8600_0, v0x558be07b9f80_0, v0x558be07b9e80_0;
S_0x558be07ba270 .scope module, "myMUX_addSub2" "MUX_ThreeBitControl" 2 279, 2 207 0, S_0x558be07917e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 3 "control"
v0x558be07ba530_0 .net "a", 7 0, v0x558be07baf20_0;  alias, 1 drivers
v0x558be07ba630_0 .net "b", 7 0, L_0x558be07bf0a0;  alias, 1 drivers
v0x558be07ba710_0 .net "control", 2 0, L_0x558be07bedb0;  alias, 1 drivers
v0x558be07ba830_0 .var "out", 7 0;
E_0x558be07ba4b0 .event edge, v0x558be07b78c0_0, v0x558be07ba630_0, v0x558be07ba530_0;
S_0x558be07ba980 .scope module, "myMUX_intermediateValue" "MUX" 2 277, 2 191 0, S_0x558be07917e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 1 "control"
v0x558be07bac40_0 .net "a", 7 0, L_0x558be07bf0a0;  alias, 1 drivers
v0x558be07bad50_0 .net "b", 7 0, L_0x558be07bed10;  alias, 1 drivers
v0x558be07bae20_0 .net "control", 0 0, L_0x558be07beab0;  alias, 1 drivers
v0x558be07baf20_0 .var "out", 7 0;
E_0x558be07babc0 .event edge, v0x558be07b8880_0, v0x558be07b87a0_0, v0x558be07ba630_0;
S_0x558be07bb040 .scope module, "myTwosComplement" "TwosComplement" 2 275, 2 225 0, S_0x558be07917e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "in"
L_0x7f187a572018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x558be07bb270_0 .net *"_s0", 7 0, L_0x7f187a572018;  1 drivers
v0x558be07bb370_0 .net "in", 7 0, v0x558be07bc360_0;  alias, 1 drivers
v0x558be07bb430_0 .net "out", 7 0, L_0x558be07bf310;  alias, 1 drivers
L_0x558be07bf310 .arith/sub 8, L_0x7f187a572018, v0x558be07bc360_0;
S_0x558be07bb550 .scope module, "myregfile8x8a" "regfile8x8a" 2 268, 2 25 0, S_0x558be07917e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "debugPin"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 3 "INaddr"
    .port_info 3 /INPUT 8 "IN"
    .port_info 4 /INPUT 3 "OUT1addr"
    .port_info 5 /OUTPUT 8 "OUT1"
    .port_info 6 /INPUT 3 "OUT2addr"
    .port_info 7 /OUTPUT 8 "OUT2"
L_0x558be07bf0a0 .functor BUFZ 8, v0x558be07bc280_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x558be07bf2a0 .functor BUFZ 64, v0x558be07bc1a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x558be07bb8e0_0 .net "IN", 7 0, v0x558be07b77d0_0;  alias, 1 drivers
v0x558be07bb9f0_0 .net "INaddr", 2 0, L_0x558be07bec70;  alias, 1 drivers
v0x558be07bbac0_0 .net "OUT1", 7 0, L_0x558be07bf0a0;  alias, 1 drivers
v0x558be07bbbe0_0 .net "OUT1addr", 2 0, L_0x558be07be980;  alias, 1 drivers
v0x558be07bbc80_0 .net "OUT2", 7 0, v0x558be07bc360_0;  alias, 1 drivers
v0x558be07bbdc0_0 .net "OUT2addr", 2 0, L_0x558be07beb40;  alias, 1 drivers
v0x558be07bbe80_0 .net "clk", 0 0, v0x558be07bdf00_0;  alias, 1 drivers
v0x558be07bbf70_0 .net "debugPin", 63 0, L_0x558be07bf2a0;  alias, 1 drivers
v0x558be07bc030_0 .var/i "i", 31 0;
v0x558be07bc1a0_0 .var "memory", 63 0;
v0x558be07bc280_0 .var "outReg1", 7 0;
v0x558be07bc360_0 .var "outReg2", 7 0;
E_0x558be07bb880 .event edge, v0x558be07b7f30_0, v0x558be07b7e50_0;
    .scope S_0x558be07b8b40;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558be07b8dc0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x558be07b8b40;
T_1 ;
    %wait E_0x558be07b8d60;
    %load/vec4 v0x558be07b8dc0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x558be07b8dc0_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558be07b91e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558be07b9810_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x558be07b9810_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x558be07b9810_0;
    %store/vec4 v0x558be07b9a00_0, 4, 1;
    %load/vec4 v0x558be07b9810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558be07b9810_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 4;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 3;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 3;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 4;
    %pushi/vec4 6, 0, 3;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 3;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 3;
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 4;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 3;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 3;
    %pushi/vec4 187, 0, 8;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 8;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 4;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 3;
    %pushi/vec4 6, 0, 3;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 3;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 8;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 152, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 4;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 3;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 136, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 3;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 3;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 184, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 4;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 3;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 168, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 3;
    %pushi/vec4 6, 0, 3;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 3;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 216, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 4;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 3;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 200, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 3;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 3;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 248, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 4;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 3;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 232, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 3;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558be07b9a00_0, 4, 3;
    %end;
    .thread T_2;
    .scope S_0x558be07b91e0;
T_3 ;
    %wait E_0x558be07b9420;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558be07b9750_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x558be07b9750_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x558be07b9a00_0;
    %load/vec4 v0x558be07b94a0_0;
    %muli 8, 0, 32;
    %load/vec4 v0x558be07b9750_0;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x558be07b9750_0;
    %store/vec4 v0x558be07b9940_0, 4, 1;
    %load/vec4 v0x558be07b9750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558be07b9750_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x558be07bb550;
T_4 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x558be07bc1a0_0, 0, 64;
    %end;
    .thread T_4;
    .scope S_0x558be07bb550;
T_5 ;
    %wait E_0x558be07bb880;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558be07bc030_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x558be07bc030_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x558be07bc1a0_0;
    %load/vec4 v0x558be07bbbe0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x558be07bc030_0;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x558be07bc030_0;
    %store/vec4 v0x558be07bc280_0, 4, 1;
    %load/vec4 v0x558be07bc1a0_0;
    %load/vec4 v0x558be07bbdc0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x558be07bc030_0;
    %add;
    %part/u 1;
    %ix/getv/s 4, v0x558be07bc030_0;
    %store/vec4 v0x558be07bc360_0, 4, 1;
    %load/vec4 v0x558be07bc030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558be07bc030_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x558be07bb550;
T_6 ;
    %wait E_0x558be07b8d60;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558be07bc030_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x558be07bc030_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x558be07bb8e0_0;
    %load/vec4 v0x558be07bc030_0;
    %part/s 1;
    %load/vec4 v0x558be07bb9f0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %load/vec4 v0x558be07bc030_0;
    %add;
    %ix/vec4 4;
    %store/vec4 v0x558be07bc1a0_0, 4, 1;
    %load/vec4 v0x558be07bc030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558be07bc030_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x558be07ba980;
T_7 ;
    %wait E_0x558be07babc0;
    %load/vec4 v0x558be07bae20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x558be07bac40_0;
    %store/vec4 v0x558be07baf20_0, 0, 8;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x558be07bad50_0;
    %store/vec4 v0x558be07baf20_0, 0, 8;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x558be07b9b70;
T_8 ;
    %wait E_0x558be07b9e00;
    %load/vec4 v0x558be07ba060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x558be07b9e80_0;
    %store/vec4 v0x558be07ba130_0, 0, 8;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x558be07b9f80_0;
    %store/vec4 v0x558be07ba130_0, 0, 8;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x558be07ba270;
T_9 ;
    %wait E_0x558be07ba4b0;
    %load/vec4 v0x558be07ba710_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x558be07ba530_0;
    %store/vec4 v0x558be07ba830_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x558be07ba630_0;
    %store/vec4 v0x558be07ba830_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x558be0791160;
T_10 ;
    %wait E_0x558be0790810;
    %load/vec4 v0x558be07b78c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x558be0797a40_0;
    %store/vec4 v0x558be07b77d0_0, 0, 8;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x558be0797a40_0;
    %load/vec4 v0x558be07b76f0_0;
    %add;
    %store/vec4 v0x558be07b77d0_0, 0, 8;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x558be0797a40_0;
    %load/vec4 v0x558be07b76f0_0;
    %and;
    %store/vec4 v0x558be07b77d0_0, 0, 8;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x558be0797a40_0;
    %load/vec4 v0x558be07b76f0_0;
    %or;
    %store/vec4 v0x558be07b77d0_0, 0, 8;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x558be07920d0;
T_11 ;
    %vpi_call 2 306 "$monitor", "reg0 =%d, reg1 =%d, reg2 =%d, reg3 =%d, reg4 =%d, reg5 =%d, reg6 =%d, reg7 =%d,", &PV<v0x558be07be110_0, 0, 8>, &PV<v0x558be07be110_0, 8, 8>, &PV<v0x558be07be110_0, 16, 8>, &PV<v0x558be07be110_0, 24, 8>, &PV<v0x558be07be110_0, 32, 8>, &PV<v0x558be07be110_0, 40, 8>, &PV<v0x558be07be110_0, 48, 8>, &PV<v0x558be07be110_0, 56, 8> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558be07be510_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558be07bdf00_0, 0, 1;
    %vpi_call 2 343 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Processor.v";
