TimeQuest Timing Analyzer report for SANDBOX
Thu Jan 11 14:48:48 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0'
 14. Slow 1200mV 85C Model Setup: 'ClockIn'
 15. Slow 1200mV 85C Model Hold: 'PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0'
 16. Slow 1200mV 85C Model Hold: 'ClockIn'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0'
 25. Slow 1200mV 0C Model Setup: 'ClockIn'
 26. Slow 1200mV 0C Model Hold: 'PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0'
 27. Slow 1200mV 0C Model Hold: 'ClockIn'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0'
 35. Fast 1200mV 0C Model Setup: 'ClockIn'
 36. Fast 1200mV 0C Model Hold: 'PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0'
 37. Fast 1200mV 0C Model Hold: 'ClockIn'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Output Ports
 52. Unconstrained Output Ports
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; SANDBOX                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.23        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  41.9%      ;
;     Processor 3            ;  40.9%      ;
;     Processor 4            ;  40.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; SANDBOX.out.sdc ; OK     ; Thu Jan 11 14:48:42 2018 ;
+-----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                   ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------+
; ClockIn                                                                                                      ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ClockIn }                                                                                                      ;
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 } ;
+--------------------------------------------------------------------------------------------------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                ;
+-----------+-----------------+--------------------------------------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                                                   ; Note ;
+-----------+-----------------+--------------------------------------------------------------------------------------------------------------+------+
; 1.98 MHz  ; 1.98 MHz        ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ;      ;
; 35.17 MHz ; 35.17 MHz       ; ClockIn                                                                                                      ;      ;
+-----------+-----------------+--------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                        ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+---------+---------------+
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -12.115 ; -2631.920     ;
; ClockIn                                                                                                      ; -4.218  ; -1061.219     ;
+--------------------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -4.358 ; -260.038      ;
; ClockIn                                                                                                      ; -0.706 ; -4.918        ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                     ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.816 ; -804.233      ;
; ClockIn                                                                                                      ; 8.670  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                              ;
+---------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                          ; To Node                                                            ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -12.115 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[2]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.057     ; 8.553      ;
; -11.929 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.256     ; 8.168      ;
; -11.927 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[1]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.056     ; 8.366      ;
; -11.900 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.257     ; 8.138      ;
; -11.884 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[0]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.056     ; 8.323      ;
; -11.845 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.347     ; 7.993      ;
; -11.843 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.044     ; 10.294     ;
; -11.825 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.359     ; 8.961      ;
; -11.824 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.349     ; 7.970      ;
; -11.803 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.252     ; 8.046      ;
; -11.764 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.281     ; 8.978      ;
; -11.753 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.343     ; 7.905      ;
; -11.716 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.311     ; 8.900      ;
; -11.712 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.706     ; 8.501      ;
; -11.631 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.363     ; 8.763      ;
; -11.601 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.626     ; 8.470      ;
; -11.561 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.624     ; 8.432      ;
; -11.560 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:25:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.777     ; 8.278      ;
; -11.466 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.973     ; 7.988      ;
; -11.445 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.057     ; 7.883      ;
; -11.445 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.706     ; 8.234      ;
; -11.443 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.252     ; 7.686      ;
; -11.442 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[3]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.252     ; 7.685      ;
; -11.436 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.592     ; 8.339      ;
; -11.414 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.066     ; 9.843      ;
; -11.402 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.257     ; 7.640      ;
; -11.375 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.968     ; 7.902      ;
; -11.373 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.163     ; 7.705      ;
; -11.361 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.363     ; 8.493      ;
; -11.347 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.778     ; 8.064      ;
; -11.345 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.973     ; 7.867      ;
; -11.342 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.292     ; 9.545      ;
; -11.341 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[1]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.959     ; 9.877      ;
; -11.332 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.168     ; 7.659      ;
; -11.330 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.706     ; 8.119      ;
; -11.326 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.864     ; 7.957      ;
; -11.324 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.059     ; 7.760      ;
; -11.308 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:25:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.780     ; 8.023      ;
; -11.304 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.978     ; 7.821      ;
; -11.292 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.177     ; 9.610      ;
; -11.283 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.064     ; 7.714      ;
; -11.276 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.281     ; 8.490      ;
; -11.275 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.624     ; 8.146      ;
; -11.268 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.623     ; 8.140      ;
; -11.266 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.005     ; 8.756      ;
; -11.244 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[4]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.252     ; 7.487      ;
; -11.242 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.005     ; 8.732      ;
; -11.232 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.433     ; 9.294      ;
; -11.227 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.988     ; 7.734      ;
; -11.225 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.183     ; 7.537      ;
; -11.219 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[5]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.252     ; 7.462      ;
; -11.215 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.309     ; 8.401      ;
; -11.209 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[2]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.948     ; 9.756      ;
; -11.205 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.183     ; 7.517      ;
; -11.202 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.433     ; 9.264      ;
; -11.198 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.534     ; 8.159      ;
; -11.190 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[5]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.623     ; 8.062      ;
; -11.188 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.619     ; 8.064      ;
; -11.186 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.814     ; 7.867      ;
; -11.184 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.188     ; 7.491      ;
; -11.183 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.065     ; 7.613      ;
; -11.176 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.370     ; 8.301      ;
; -11.170 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.344     ; 8.321      ;
; -11.163 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:25:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.770     ; 7.888      ;
; -11.162 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.344     ; 7.313      ;
; -11.160 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.344     ; 7.311      ;
; -11.159 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[3]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.344     ; 7.310      ;
; -11.150 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.978     ; 7.667      ;
; -11.149 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.430     ; 8.214      ;
; -11.148 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.005     ; 8.638      ;
; -11.148 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.695     ; 7.948      ;
; -11.146 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.890     ; 7.751      ;
; -11.145 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.819     ; 7.821      ;
; -11.124 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.063     ; 7.556      ;
; -11.123 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[1]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.256     ; 7.362      ;
; -11.122 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[1]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.863     ; 7.754      ;
; -11.121 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[1]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[1]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.056     ; 7.560      ;
; -11.121 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.469     ; 9.147      ;
; -11.116 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.694     ; 7.917      ;
; -11.114 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.889     ; 7.720      ;
; -11.105 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.895     ; 7.705      ;
; -11.092 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.255     ; 7.332      ;
; -11.090 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.255     ; 7.330      ;
; -11.090 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.433     ; 9.152      ;
; -11.087 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[7]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.938     ; 7.644      ;
; -11.080 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[7]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.133     ; 7.442      ;
; -11.080 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.187     ; 7.388      ;
; -11.078 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[1]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.987     ; 7.586      ;
; -11.073 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[0]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.257     ; 7.311      ;
; -11.073 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.894     ; 7.674      ;
; -11.066 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[7]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.057     ; 7.504      ;
; -11.064 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.065     ; 7.494      ;
; -11.062 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.065     ; 7.492      ;
; -11.059 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[7]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.252     ; 7.302      ;
; -11.055 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.163     ; 7.387      ;
; -11.053 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[0]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.777     ; 7.771      ;
; -11.052 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.689     ; 7.858      ;
; -11.050 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[0]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -4.138     ; 7.407      ;
; -11.050 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.554     ; 7.991      ;
; -11.045 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.884     ; 7.656      ;
+---------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClockIn'                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.218 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.515      ; 14.728     ;
; -3.405 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; 0.480      ; 13.880     ;
; -3.404 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.803      ; 14.202     ;
; -3.399 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.648      ; 14.042     ;
; -3.331 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; 0.515      ; 13.841     ;
; -3.293 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[3] ; ClockIn      ; ClockIn     ; 10.000       ; 0.694      ; 13.982     ;
; -3.250 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.239      ; 13.484     ;
; -3.224 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.313      ; 13.532     ;
; -3.219 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.302      ; 13.516     ;
; -3.154 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.239      ; 13.388     ;
; -3.140 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.755      ; 13.890     ;
; -3.135 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.245      ; 13.375     ;
; -3.125 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.480      ; 13.600     ;
; -3.105 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.805      ; 13.905     ;
; -3.088 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.493      ; 13.576     ;
; -3.084 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.480      ; 13.559     ;
; -3.075 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.480      ; 13.550     ;
; -3.069 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.615      ; 13.679     ;
; -3.067 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[3] ; ClockIn      ; ClockIn     ; 10.000       ; 0.515      ; 13.577     ;
; -3.067 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 1.232      ; 14.294     ;
; -3.043 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.609      ; 13.647     ;
; -3.039 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.493      ; 13.527     ;
; -3.030 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.510      ; 13.535     ;
; -3.023 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.510      ; 13.528     ;
; -2.994 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.313      ; 13.302     ;
; -2.988 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.245      ; 13.228     ;
; -2.968 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.755      ; 13.718     ;
; -2.968 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.493      ; 13.456     ;
; -2.964 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.694      ; 13.653     ;
; -2.954 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.515      ; 13.464     ;
; -2.953 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.313      ; 13.261     ;
; -2.947 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.897      ; 13.839     ;
; -2.924 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.610      ; 13.529     ;
; -2.919 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[3] ; ClockIn      ; ClockIn     ; 10.000       ; 0.615      ; 13.529     ;
; -2.912 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.510      ; 13.417     ;
; -2.909 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.923      ; 13.827     ;
; -2.909 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[5] ; ClockIn      ; ClockIn     ; 10.000       ; 0.515      ; 13.419     ;
; -2.907 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.984      ; 13.886     ;
; -2.906 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.805      ; 13.706     ;
; -2.901 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.610      ; 13.506     ;
; -2.889 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.805      ; 13.689     ;
; -2.889 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[2]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.245      ; 13.129     ;
; -2.877 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; 0.302      ; 13.174     ;
; -2.867 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.731      ; 13.593     ;
; -2.858 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.515      ; 13.368     ;
; -2.856 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.245      ; 13.096     ;
; -2.850 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[2]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.493      ; 13.338     ;
; -2.847 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; 0.239      ; 13.081     ;
; -2.847 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[0] ; ClockIn      ; ClockIn     ; 10.000       ; 0.515      ; 13.357     ;
; -2.840 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 1.003      ; 13.838     ;
; -2.838 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.828      ; 13.661     ;
; -2.828 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.610      ; 13.433     ;
; -2.828 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.626      ; 13.449     ;
; -2.823 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[3] ; ClockIn      ; ClockIn     ; 10.000       ; 0.626      ; 13.444     ;
; -2.823 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[0] ; ClockIn      ; ClockIn     ; 10.000       ; 0.615      ; 13.433     ;
; -2.811 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.239      ; 13.045     ;
; -2.805 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[0]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.493      ; 13.293     ;
; -2.799 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.723      ; 13.517     ;
; -2.798 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[0]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.648      ; 13.441     ;
; -2.796 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.693      ; 13.484     ;
; -2.787 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[0] ; ClockIn      ; ClockIn     ; 10.000       ; 0.313      ; 13.095     ;
; -2.780 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.626      ; 13.401     ;
; -2.775 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.615      ; 13.385     ;
; -2.767 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.245      ; 13.007     ;
; -2.766 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.239      ; 13.000     ;
; -2.766 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.694      ; 13.455     ;
; -2.763 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; 0.313      ; 13.071     ;
; -2.762 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.493      ; 13.250     ;
; -2.758 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.609      ; 13.362     ;
; -2.748 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.755      ; 13.498     ;
; -2.748 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.515      ; 13.258     ;
; -2.742 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; 0.626      ; 13.363     ;
; -2.742 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.797      ; 13.534     ;
; -2.741 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.869      ; 13.605     ;
; -2.731 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[3] ; ClockIn      ; ClockIn     ; 10.000       ; 0.239      ; 12.965     ;
; -2.728 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[0] ; ClockIn      ; ClockIn     ; 10.000       ; 0.626      ; 13.349     ;
; -2.724 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.510      ; 13.229     ;
; -2.722 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; 0.873      ; 13.590     ;
; -2.721 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[0]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.245      ; 12.961     ;
; -2.710 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[0] ; ClockIn      ; ClockIn     ; 10.000       ; 0.805      ; 13.510     ;
; -2.710 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[0] ; ClockIn      ; ClockIn     ; 10.000       ; 0.510      ; 13.215     ;
; -2.709 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.887      ; 13.591     ;
; -2.702 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[0] ; ClockIn      ; ClockIn     ; 10.000       ; 0.239      ; 12.936     ;
; -2.700 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.803      ; 13.498     ;
; -2.699 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[0] ; ClockIn      ; ClockIn     ; 10.000       ; 0.302      ; 12.996     ;
; -2.691 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.245      ; 12.931     ;
; -2.691 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.615      ; 13.301     ;
; -2.691 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.493      ; 13.179     ;
; -2.689 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[3] ; ClockIn      ; ClockIn     ; 10.000       ; 0.510      ; 13.194     ;
; -2.689 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.615      ; 13.299     ;
; -2.687 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.480      ; 13.162     ;
; -2.686 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; 0.510      ; 13.191     ;
; -2.683 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 1.001      ; 13.679     ;
; -2.683 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.864      ; 13.542     ;
; -2.683 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.693      ; 13.371     ;
; -2.679 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.805      ; 13.479     ;
; -2.673 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.313      ; 12.981     ;
; -2.670 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[5] ; ClockIn      ; ClockIn     ; 10.000       ; 0.805      ; 13.470     ;
; -2.668 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.510      ; 13.173     ;
; -2.666 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:60:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 1.079      ; 13.740     ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                            ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.358 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.423      ; 4.448      ;
; -4.041 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.298     ; 6.640      ;
; -4.040 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.298     ; 6.641      ;
; -3.941 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.238      ; 4.680      ;
; -3.878 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.423      ; 4.448      ;
; -3.772 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.703      ; 6.314      ;
; -3.561 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.298     ; 6.640      ;
; -3.560 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.298     ; 6.641      ;
; -3.479 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.289     ; 7.193      ;
; -3.468 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.272     ; 7.187      ;
; -3.466 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.782      ; 5.699      ;
; -3.465 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.782      ; 5.700      ;
; -3.461 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.238      ; 4.680      ;
; -3.293 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.257      ; 6.347      ;
; -3.293 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.257      ; 6.347      ;
; -3.290 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.257      ; 6.350      ;
; -3.192 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.538      ; 6.729      ;
; -3.077 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.248      ; 6.554      ;
; -3.069 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.954      ; 6.268      ;
; -3.067 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.954      ; 6.270      ;
; -3.004 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.209      ; 4.588      ;
; -2.999 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 10.289     ; 7.193      ;
; -2.911 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.699      ; 7.171      ;
; -2.908 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.257      ; 6.732      ;
; -2.893 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.257      ; 6.747      ;
; -2.813 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.257      ; 6.347      ;
; -2.813 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.257      ; 6.347      ;
; -2.810 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.257      ; 6.350      ;
; -2.712 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.538      ; 6.729      ;
; -2.698 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.255      ; 6.940      ;
; -2.597 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.248      ; 6.554      ;
; -2.590 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[1]                                           ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; ClockIn                                                                                                      ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.629      ; 4.226      ;
; -2.590 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.779      ; 6.572      ;
; -2.508 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.245      ; 7.120      ;
; -2.496 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.778      ; 6.665      ;
; -2.480 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.954      ; 6.857      ;
; -2.459 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.777      ; 6.701      ;
; -2.428 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.257      ; 6.732      ;
; -2.420 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.602      ; 7.565      ;
; -2.413 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.257      ; 6.747      ;
; -2.404 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.774      ; 6.753      ;
; -2.318 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 10.293     ; 8.358      ;
; -2.300 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1]                                           ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; ClockIn                                                                                                      ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.942      ; 4.829      ;
; -2.248 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.538      ; 5.673      ;
; -2.240 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.606      ; 6.749      ;
; -2.238 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.606      ; 6.751      ;
; -2.232 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.409      ; 5.560      ;
; -2.218 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.255      ; 6.940      ;
; -2.212 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.559      ; 6.730      ;
; -2.185 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.924      ; 7.122      ;
; -2.185 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.924      ; 7.122      ;
; -2.185 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.924      ; 7.122      ;
; -2.184 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.924      ; 7.123      ;
; -2.183 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.924      ; 7.124      ;
; -2.183 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.924      ; 7.124      ;
; -2.175 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1]                                           ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; ClockIn                                                                                                      ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.702      ; 4.714      ;
; -2.169 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.409      ; 5.623      ;
; -2.162 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.409      ; 5.630      ;
; -2.162 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.924      ; 7.145      ;
; -2.159 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.409      ; 5.633      ;
; -2.153 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.409      ; 5.639      ;
; -2.153 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.409      ; 5.639      ;
; -2.149 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]                                            ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; ClockIn                                                                                                      ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.212      ; 5.250      ;
; -2.147 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.178      ; 7.414      ;
; -2.145 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.606      ; 6.844      ;
; -2.144 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.178      ; 7.417      ;
; -2.144 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.178      ; 7.417      ;
; -2.144 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.606      ; 6.845      ;
; -2.144 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.178      ; 7.417      ;
; -2.104 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.836      ; 6.115      ;
; -2.098 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.557      ; 5.842      ;
; -2.098 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.557      ; 5.842      ;
; -2.097 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.557      ; 5.843      ;
; -2.087 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.409      ; 5.705      ;
; -2.081 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[1]                                           ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; ClockIn                                                                                                      ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.734      ; 4.840      ;
; -2.080 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.409      ; 5.712      ;
; -2.079 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.579      ; 5.883      ;
; -2.078 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.579      ; 5.884      ;
; -2.076 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.579      ; 5.886      ;
; -2.075 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.579      ; 5.887      ;
; -2.074 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.579      ; 5.888      ;
; -2.074 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.579      ; 5.888      ;
; -2.071 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.579      ; 5.891      ;
; -2.052 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.178      ; 7.509      ;
; -2.049 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.178      ; 7.512      ;
; -2.028 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.245      ; 7.120      ;
; -2.016 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[1]                                           ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; ClockIn                                                                                                      ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.947      ; 5.118      ;
; -2.001 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.579      ; 5.961      ;
; -1.998 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.781      ; 7.166      ;
; -1.956 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.836      ; 6.263      ;
; -1.929 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.781      ; 7.235      ;
; -1.906 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]                                            ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; ClockIn                                                                                                      ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.848      ; 5.129      ;
; -1.898 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.836      ; 6.321      ;
; -1.896 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.557      ; 6.044      ;
; -1.893 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.557      ; 6.047      ;
; -1.888 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.836      ; 6.331      ;
; -1.886 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.836      ; 6.333      ;
; -1.882 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.836      ; 6.337      ;
; -1.880 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.836      ; 6.339      ;
; -1.880 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.836      ; 6.339      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClockIn'                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                            ; Launch Clock                                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.706 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 4.741      ; 4.448      ;
; -0.506 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 6.440      ; 6.347      ;
; -0.506 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 6.440      ; 6.347      ;
; -0.503 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 6.440      ; 6.350      ;
; -0.449 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 6.304      ; 6.268      ;
; -0.447 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 6.304      ; 6.270      ;
; -0.417 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 6.318      ; 6.314      ;
; -0.290 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 6.431      ; 6.554      ;
; -0.280 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.566      ; 5.699      ;
; -0.279 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.566      ; 5.700      ;
; -0.206 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 4.741      ; 4.448      ;
; -0.153 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 6.380      ; 6.640      ;
; -0.152 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 6.380      ; 6.641      ;
; -0.121 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 6.440      ; 6.732      ;
; -0.106 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 6.440      ; 6.747      ;
; -0.006 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 6.440      ; 6.347      ;
; -0.006 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 6.440      ; 6.347      ;
; -0.003 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 4.178      ; 4.588      ;
; -0.003 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 6.440      ; 6.350      ;
; 0.051  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 6.304      ; 6.268      ;
; 0.053  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 6.304      ; 6.270      ;
; 0.083  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 6.318      ; 6.314      ;
; 0.087  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 4.180      ; 4.680      ;
; 0.089  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 6.438      ; 6.940      ;
; 0.136  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 6.304      ; 6.853      ;
; 0.210  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 6.431      ; 6.554      ;
; 0.220  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.566      ; 5.699      ;
; 0.221  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.566      ; 5.700      ;
; 0.279  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 6.428      ; 7.120      ;
; 0.347  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 6.380      ; 6.640      ;
; 0.348  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 6.380      ; 6.641      ;
; 0.379  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 6.440      ; 6.732      ;
; 0.394  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 6.440      ; 6.747      ;
; 0.409  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 6.371      ; 7.193      ;
; 0.444  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 6.314      ; 7.171      ;
; 0.497  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 4.178      ; 4.588      ;
; 0.556  ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.076      ; 0.789      ;
; 0.572  ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 0.790      ;
; 0.573  ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 0.791      ;
; 0.574  ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 0.792      ;
; 0.576  ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 0.794      ;
; 0.587  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 4.180      ; 4.680      ;
; 0.589  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 6.438      ; 6.940      ;
; 0.595  ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 0.813      ;
; 0.596  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.563      ; 6.572      ;
; 0.640  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 6.304      ; 6.857      ;
; 0.690  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.562      ; 6.665      ;
; 0.698  ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.076      ; 0.931      ;
; 0.727  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.561      ; 6.701      ;
; 0.779  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 6.428      ; 7.120      ;
; 0.782  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.558      ; 6.753      ;
; 0.848  ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 1.066      ;
; 0.860  ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 1.078      ;
; 0.862  ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 1.080      ;
; 0.863  ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 1.081      ;
; 0.865  ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 1.083      ;
; 0.882  ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 1.100      ;
; 0.909  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 6.371      ; 7.193      ;
; 0.944  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 6.314      ; 7.171      ;
; 0.958  ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 1.176      ;
; 0.964  ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 1.182      ;
; 0.968  ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.076      ; 1.201      ;
; 0.972  ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 1.190      ;
; 0.974  ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 1.192      ;
; 0.975  ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 1.193      ;
; 1.084  ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 1.302      ;
; 1.096  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.563      ; 6.572      ;
; 1.172  ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; -0.265     ; 1.064      ;
; 1.188  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.565      ; 7.166      ;
; 1.190  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.562      ; 6.665      ;
; 1.227  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.920      ; 5.560      ;
; 1.227  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.561      ; 6.701      ;
; 1.239  ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 1.457      ;
; 1.257  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.565      ; 7.235      ;
; 1.258  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.894      ; 7.565      ;
; 1.273  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 4.156      ; 5.842      ;
; 1.273  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 4.156      ; 5.842      ;
; 1.274  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 4.156      ; 5.843      ;
; 1.282  ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; -0.265     ; 1.174      ;
; 1.282  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.558      ; 6.753      ;
; 1.284  ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; -0.265     ; 1.176      ;
; 1.289  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.920      ; 5.622      ;
; 1.297  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.920      ; 5.630      ;
; 1.299  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.920      ; 5.632      ;
; 1.301  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.920      ; 5.634      ;
; 1.304  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.920      ; 5.637      ;
; 1.308  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.008      ; 6.729      ;
; 1.311  ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; -0.265     ; 1.203      ;
; 1.343  ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 1.561      ;
; 1.351  ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 1.569      ;
; 1.358  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[1]                                           ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 2.711      ; 4.226      ;
; 1.372  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.920      ; 5.705      ;
; 1.378  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.882      ; 5.673      ;
; 1.379  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.920      ; 5.712      ;
; 1.394  ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; -0.265     ; 1.286      ;
; 1.396  ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; -0.265     ; 1.288      ;
; 1.421  ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; -0.265     ; 1.313      ;
; 1.423  ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; -0.265     ; 1.315      ;
; 1.455  ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.061      ; 1.673      ;
; 1.475  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 4.156      ; 6.044      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                 ;
+-----------+-----------------+--------------------------------------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                                                   ; Note ;
+-----------+-----------------+--------------------------------------------------------------------------------------------------------------+------+
; 2.19 MHz  ; 2.19 MHz        ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ;      ;
; 39.32 MHz ; 39.32 MHz       ; ClockIn                                                                                                      ;      ;
+-----------+-----------------+--------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                        ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+---------+---------------+
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -10.899 ; -2351.644     ;
; ClockIn                                                                                                      ; -2.717  ; -442.833      ;
+--------------------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -4.031 ; -229.867      ;
; ClockIn                                                                                                      ; -0.732 ; -4.810        ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                      ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.821 ; -721.306      ;
; ClockIn                                                                                                      ; 8.805  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                               ;
+---------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                          ; To Node                                                            ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -10.899 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[2]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.717     ; 7.677      ;
; -10.716 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.881     ; 7.330      ;
; -10.716 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[1]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.717     ; 7.494      ;
; -10.685 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[0]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.716     ; 7.464      ;
; -10.674 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.882     ; 7.287      ;
; -10.655 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.973     ; 7.177      ;
; -10.642 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.974     ; 7.163      ;
; -10.627 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.903     ; 9.219      ;
; -10.612 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.877     ; 7.230      ;
; -10.610 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.044     ; 8.061      ;
; -10.588 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.055     ; 8.028      ;
; -10.560 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.969     ; 7.086      ;
; -10.479 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.378     ; 7.596      ;
; -10.475 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.008     ; 7.962      ;
; -10.408 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.060     ; 7.843      ;
; -10.376 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.291     ; 7.580      ;
; -10.369 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:25:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.434     ; 7.430      ;
; -10.340 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.290     ; 7.545      ;
; -10.325 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.350     ; 7.470      ;
; -10.310 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.717     ; 7.088      ;
; -10.278 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.629     ; 7.144      ;
; -10.267 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.877     ; 6.885      ;
; -10.251 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.882     ; 6.864      ;
; -10.248 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.903     ; 8.840      ;
; -10.235 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[3]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.877     ; 6.853      ;
; -10.232 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.378     ; 7.349      ;
; -10.229 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.628     ; 7.096      ;
; -10.203 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.469     ; 7.229      ;
; -10.198 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.788     ; 6.905      ;
; -10.187 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.132     ; 8.550      ;
; -10.180 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[1]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.812     ; 8.863      ;
; -10.171 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.377     ; 7.289      ;
; -10.170 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.793     ; 6.872      ;
; -10.165 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.060     ; 7.600      ;
; -10.158 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.524     ; 7.129      ;
; -10.156 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.629     ; 7.022      ;
; -10.156 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.044     ; 7.607      ;
; -10.150 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:25:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.436     ; 7.209      ;
; -10.144 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.634     ; 7.005      ;
; -10.134 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.784     ; 7.845      ;
; -10.132 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.252     ; 8.375      ;
; -10.111 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.684     ; 6.922      ;
; -10.110 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.023     ; 8.582      ;
; -10.108 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[4]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.877     ; 6.726      ;
; -10.108 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.290     ; 7.313      ;
; -10.107 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.290     ; 7.312      ;
; -10.101 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.784     ; 7.812      ;
; -10.099 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.689     ; 6.905      ;
; -10.088 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.651     ; 6.932      ;
; -10.081 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.143     ; 7.433      ;
; -10.073 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.811     ; 6.757      ;
; -10.069 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.252     ; 8.312      ;
; -10.067 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.316     ; 7.246      ;
; -10.060 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.006     ; 7.549      ;
; -10.055 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[5]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.877     ; 6.673      ;
; -10.049 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[2]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.810     ; 8.734      ;
; -10.041 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.811     ; 6.725      ;
; -10.038 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.201     ; 7.332      ;
; -10.037 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.784     ; 7.748      ;
; -10.031 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.722     ; 6.804      ;
; -10.029 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.816     ; 6.708      ;
; -10.020 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.476     ; 7.039      ;
; -10.020 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.970     ; 6.545      ;
; -10.016 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.970     ; 6.541      ;
; -10.015 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.390     ; 7.120      ;
; -10.008 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.481     ; 7.022      ;
; -10.000 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.394     ; 7.101      ;
; -9.998  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[5]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.290     ; 7.203      ;
; -9.996  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.042     ; 7.449      ;
; -9.990  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.550     ; 6.935      ;
; -9.988  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[3]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.970     ; 6.513      ;
; -9.985  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.288     ; 8.192      ;
; -9.972  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.554     ; 6.913      ;
; -9.969  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:25:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.427     ; 7.037      ;
; -9.956  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.555     ; 6.896      ;
; -9.953  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.634     ; 6.814      ;
; -9.951  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.881     ; 6.565      ;
; -9.951  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.097     ; 7.349      ;
; -9.942  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[7]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.717     ; 6.720      ;
; -9.941  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.559     ; 6.877      ;
; -9.939  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[1]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[1]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.717     ; 6.717      ;
; -9.935  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.881     ; 6.549      ;
; -9.932  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.527     ; 6.900      ;
; -9.927  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[7]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.593     ; 6.829      ;
; -9.925  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[1]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.881     ; 6.539      ;
; -9.925  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[1]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.524     ; 6.896      ;
; -9.922  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.811     ; 6.606      ;
; -9.920  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[7]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.877     ; 6.538      ;
; -9.914  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.252     ; 8.157      ;
; -9.911  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.688     ; 6.718      ;
; -9.910  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[0]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.882     ; 6.523      ;
; -9.909  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.722     ; 6.682      ;
; -9.909  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.722     ; 6.682      ;
; -9.906  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[7]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.753     ; 6.648      ;
; -9.906  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[0]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.468     ; 6.933      ;
; -9.905  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[1]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.651     ; 6.749      ;
; -9.903  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[0]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.468     ; 6.930      ;
; -9.900  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.093     ; 7.302      ;
; -9.899  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.366     ; 7.028      ;
; -9.897  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -3.341     ; 7.051      ;
+---------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClockIn'                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.717 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.456      ; 13.168     ;
; -2.103 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.719      ; 12.817     ;
; -2.009 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; 0.431      ; 12.435     ;
; -1.985 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.569      ; 12.549     ;
; -1.950 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[3] ; ClockIn      ; ClockIn     ; 10.000       ; 0.627      ; 12.572     ;
; -1.933 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; 0.456      ; 12.384     ;
; -1.894 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.187      ; 12.076     ;
; -1.879 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.187      ; 12.061     ;
; -1.873 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.193      ; 12.061     ;
; -1.864 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.254      ; 12.113     ;
; -1.862 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.672      ; 12.529     ;
; -1.860 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.246      ; 12.101     ;
; -1.815 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.431      ; 12.241     ;
; -1.791 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.444      ; 12.230     ;
; -1.759 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[3] ; ClockIn      ; ClockIn     ; 10.000       ; 0.456      ; 12.210     ;
; -1.749 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.254      ; 11.998     ;
; -1.737 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.431      ; 12.163     ;
; -1.720 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[2]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.193      ; 11.908     ;
; -1.712 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.733      ; 12.440     ;
; -1.710 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.444      ; 12.149     ;
; -1.703 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.444      ; 12.142     ;
; -1.694 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.627      ; 12.316     ;
; -1.687 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.559      ; 12.241     ;
; -1.685 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.456      ; 12.136     ;
; -1.670 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.540      ; 12.205     ;
; -1.666 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.431      ; 12.092     ;
; -1.656 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.455      ; 12.106     ;
; -1.653 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.877      ; 12.525     ;
; -1.651 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 1.110      ; 12.756     ;
; -1.643 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.193      ; 11.831     ;
; -1.627 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.444      ; 12.066     ;
; -1.611 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.733      ; 12.339     ;
; -1.609 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.456      ; 12.060     ;
; -1.605 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[3] ; ClockIn      ; ClockIn     ; 10.000       ; 0.559      ; 12.159     ;
; -1.605 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.672      ; 12.272     ;
; -1.603 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.187      ; 11.785     ;
; -1.594 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[5] ; ClockIn      ; ClockIn     ; 10.000       ; 0.456      ; 12.045     ;
; -1.584 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[2]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.444      ; 12.023     ;
; -1.570 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.254      ; 11.819     ;
; -1.569 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.549      ; 12.113     ;
; -1.568 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.800      ; 12.363     ;
; -1.561 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.549      ; 12.105     ;
; -1.547 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.551      ; 12.093     ;
; -1.541 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[3] ; ClockIn      ; ClockIn     ; 10.000       ; 0.551      ; 12.087     ;
; -1.540 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; 0.246      ; 11.781     ;
; -1.538 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.193      ; 11.726     ;
; -1.534 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.835      ; 12.364     ;
; -1.531 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.703      ; 12.229     ;
; -1.519 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.455      ; 11.969     ;
; -1.515 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.540      ; 12.050     ;
; -1.512 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; 0.187      ; 11.694     ;
; -1.507 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.733      ; 12.235     ;
; -1.506 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.559      ; 12.060     ;
; -1.502 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.549      ; 12.046     ;
; -1.496 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.665      ; 12.156     ;
; -1.495 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.749      ; 12.239     ;
; -1.495 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.254      ; 11.744     ;
; -1.489 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.455      ; 11.939     ;
; -1.478 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.551      ; 12.024     ;
; -1.473 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.635      ; 12.103     ;
; -1.472 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.559      ; 12.026     ;
; -1.471 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.431      ; 11.897     ;
; -1.467 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; 0.254      ; 11.716     ;
; -1.463 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[0] ; ClockIn      ; ClockIn     ; 10.000       ; 0.456      ; 11.914     ;
; -1.461 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[3] ; ClockIn      ; ClockIn     ; 10.000       ; 0.187      ; 11.643     ;
; -1.460 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.624      ; 12.079     ;
; -1.457 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.444      ; 11.896     ;
; -1.450 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.733      ; 12.178     ;
; -1.449 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.923      ; 12.367     ;
; -1.447 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.800      ; 12.242     ;
; -1.444 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.624      ; 12.063     ;
; -1.441 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.635      ; 12.071     ;
; -1.439 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.774      ; 12.208     ;
; -1.437 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.193      ; 11.625     ;
; -1.433 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[0] ; ClockIn      ; ClockIn     ; 10.000       ; 0.254      ; 11.682     ;
; -1.428 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[3] ; ClockIn      ; ClockIn     ; 10.000       ; 0.455      ; 11.878     ;
; -1.427 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.455      ; 11.877     ;
; -1.425 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.187      ; 11.607     ;
; -1.423 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.627      ; 12.045     ;
; -1.419 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.627      ; 12.041     ;
; -1.418 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[0]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.569      ; 11.982     ;
; -1.415 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.444      ; 11.854     ;
; -1.414 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[0]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.444      ; 11.853     ;
; -1.412 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.193      ; 11.600     ;
; -1.411 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.648      ; 12.054     ;
; -1.408 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; 0.551      ; 11.954     ;
; -1.408 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[0] ; ClockIn      ; ClockIn     ; 10.000       ; 0.559      ; 11.962     ;
; -1.402 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; 0.801      ; 12.198     ;
; -1.398 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.780      ; 12.173     ;
; -1.397 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[5] ; ClockIn      ; ClockIn     ; 10.000       ; 0.733      ; 12.125     ;
; -1.390 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.749      ; 12.134     ;
; -1.386 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.719      ; 12.100     ;
; -1.385 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.635      ; 12.015     ;
; -1.385 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 1.504      ; 12.884     ;
; -1.379 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[0]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.193      ; 11.567     ;
; -1.377 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[0] ; ClockIn      ; ClockIn     ; 10.000       ; 0.551      ; 11.923     ;
; -1.375 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.456      ; 11.826     ;
; -1.365 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.672      ; 12.032     ;
; -1.364 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[0] ; ClockIn      ; ClockIn     ; 10.000       ; 0.246      ; 11.605     ;
; -1.363 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[0] ; ClockIn      ; ClockIn     ; 10.000       ; 0.187      ; 11.545     ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                            ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.031 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.686      ; 4.002      ;
; -3.642 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.337      ; 6.042      ;
; -3.640 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.337      ; 6.044      ;
; -3.594 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.492      ; 4.245      ;
; -3.544 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.686      ; 4.009      ;
; -3.378 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.722      ; 5.691      ;
; -3.174 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.324      ; 6.497      ;
; -3.161 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.337      ; 6.043      ;
; -3.160 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.337      ; 6.044      ;
; -3.144 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.329      ; 6.532      ;
; -3.120 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.913      ; 5.140      ;
; -3.120 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.913      ; 5.140      ;
; -3.114 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 7.492      ; 4.245      ;
; -2.945 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.368      ; 5.770      ;
; -2.945 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.368      ; 5.770      ;
; -2.943 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.368      ; 5.772      ;
; -2.932 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.710      ; 6.125      ;
; -2.741 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.360      ; 5.966      ;
; -2.729 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.065      ; 5.683      ;
; -2.727 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.065      ; 5.685      ;
; -2.697 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.507      ; 4.157      ;
; -2.657 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 9.329      ; 6.539      ;
; -2.614 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.717      ; 6.450      ;
; -2.593 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.368      ; 6.122      ;
; -2.577 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.368      ; 6.138      ;
; -2.465 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.368      ; 5.770      ;
; -2.465 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.368      ; 5.770      ;
; -2.463 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.368      ; 5.772      ;
; -2.452 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.710      ; 6.125      ;
; -2.392 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.366      ; 6.321      ;
; -2.338 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.910      ; 5.919      ;
; -2.280 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[1]                                           ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; ClockIn                                                                                                      ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.974      ; 3.868      ;
; -2.261 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.360      ; 5.966      ;
; -2.230 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.909      ; 6.026      ;
; -2.210 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.065      ; 6.202      ;
; -2.207 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.357      ; 6.497      ;
; -2.203 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.906      ; 6.050      ;
; -2.158 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.903      ; 6.092      ;
; -2.144 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.644      ; 6.847      ;
; -2.113 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.368      ; 6.122      ;
; -2.097 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.368      ; 6.138      ;
; -2.068 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 9.333      ; 7.612      ;
; -2.042 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.774      ; 6.079      ;
; -2.039 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.774      ; 6.082      ;
; -2.035 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.835      ; 5.147      ;
; -2.029 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1]                                           ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; ClockIn                                                                                                      ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.267      ; 4.412      ;
; -2.027 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.110      ; 6.430      ;
; -2.027 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.110      ; 6.430      ;
; -2.027 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.110      ; 6.430      ;
; -2.027 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.110      ; 6.430      ;
; -2.025 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.110      ; 6.432      ;
; -2.025 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.110      ; 6.432      ;
; -2.008 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.734      ; 6.073      ;
; -2.003 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.110      ; 6.454      ;
; -1.991 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.676      ; 5.032      ;
; -1.960 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.676      ; 5.063      ;
; -1.955 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.774      ; 6.166      ;
; -1.955 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.774      ; 6.166      ;
; -1.953 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.310      ; 6.704      ;
; -1.952 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.676      ; 5.071      ;
; -1.950 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.676      ; 5.073      ;
; -1.950 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.310      ; 6.707      ;
; -1.950 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.310      ; 6.707      ;
; -1.950 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.310      ; 6.707      ;
; -1.949 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.676      ; 5.074      ;
; -1.946 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.676      ; 5.077      ;
; -1.912 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.366      ; 6.321      ;
; -1.901 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1]                                           ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; ClockIn                                                                                                      ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.051      ; 4.324      ;
; -1.890 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.310      ; 6.767      ;
; -1.886 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]                                            ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; ClockIn                                                                                                      ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.530      ; 4.818      ;
; -1.886 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.310      ; 6.771      ;
; -1.876 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.804      ; 5.275      ;
; -1.875 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.053      ; 5.525      ;
; -1.875 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.804      ; 5.276      ;
; -1.874 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.804      ; 5.277      ;
; -1.873 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.676      ; 5.150      ;
; -1.873 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.804      ; 5.278      ;
; -1.872 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.804      ; 5.279      ;
; -1.872 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.804      ; 5.279      ;
; -1.870 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.804      ; 5.281      ;
; -1.869 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.820      ; 5.298      ;
; -1.868 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.820      ; 5.299      ;
; -1.868 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.820      ; 5.299      ;
; -1.866 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.676      ; 5.157      ;
; -1.822 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[1]                                           ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; ClockIn                                                                                                      ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.088      ; 4.440      ;
; -1.804 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.911      ; 6.454      ;
; -1.788 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.804      ; 5.363      ;
; -1.762 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[1]                                           ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; ClockIn                                                                                                      ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.268      ; 4.680      ;
; -1.752 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.053      ; 5.648      ;
; -1.748 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.911      ; 6.510      ;
; -1.727 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 8.357      ; 6.497      ;
; -1.702 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.820      ; 5.465      ;
; -1.699 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 6.820      ; 5.468      ;
; -1.695 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.053      ; 5.705      ;
; -1.693 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.053      ; 5.707      ;
; -1.690 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.053      ; 5.710      ;
; -1.689 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 8.437      ; 7.095      ;
; -1.687 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.053      ; 5.713      ;
; -1.686 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.053      ; 5.714      ;
; -1.685 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 7.053      ; 5.715      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClockIn'                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                            ; Launch Clock                                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.732 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 4.357      ; 4.002      ;
; -0.468 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.861      ; 5.770      ;
; -0.468 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.861      ; 5.770      ;
; -0.466 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.861      ; 5.772      ;
; -0.439 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.753      ; 5.691      ;
; -0.427 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.733      ; 5.683      ;
; -0.426 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.733      ; 5.684      ;
; -0.290 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.053      ; 5.140      ;
; -0.290 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.053      ; 5.140      ;
; -0.264 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.853      ; 5.966      ;
; -0.225 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 4.357      ; 4.009      ;
; -0.136 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.801      ; 6.042      ;
; -0.134 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.801      ; 6.044      ;
; -0.116 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.861      ; 6.122      ;
; -0.100 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.861      ; 6.138      ;
; -0.054 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.827      ; 4.150      ;
; 0.032  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.861      ; 5.770      ;
; 0.032  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.861      ; 5.770      ;
; 0.034  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.861      ; 5.772      ;
; 0.045  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.823      ; 4.245      ;
; 0.061  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.753      ; 5.691      ;
; 0.073  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.733      ; 5.683      ;
; 0.075  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.733      ; 5.685      ;
; 0.085  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.859      ; 6.321      ;
; 0.092  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.733      ; 6.202      ;
; 0.210  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.053      ; 5.140      ;
; 0.210  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.053      ; 5.140      ;
; 0.236  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.853      ; 5.966      ;
; 0.270  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.850      ; 6.497      ;
; 0.325  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.748      ; 6.450      ;
; 0.362  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.793      ; 6.532      ;
; 0.365  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.801      ; 6.043      ;
; 0.366  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.801      ; 6.044      ;
; 0.384  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.861      ; 6.122      ;
; 0.400  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.861      ; 6.138      ;
; 0.453  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.827      ; 4.157      ;
; 0.492  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.050      ; 5.919      ;
; 0.500  ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.067      ; 0.711      ;
; 0.513  ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 0.712      ;
; 0.513  ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 0.712      ;
; 0.515  ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 0.714      ;
; 0.517  ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 0.716      ;
; 0.534  ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 0.733      ;
; 0.545  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.823      ; 4.245      ;
; 0.585  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.859      ; 6.321      ;
; 0.592  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.733      ; 6.202      ;
; 0.600  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.049      ; 6.026      ;
; 0.627  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.046      ; 6.050      ;
; 0.631  ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.067      ; 0.842      ;
; 0.672  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.043      ; 6.092      ;
; 0.760  ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 0.959      ;
; 0.762  ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 0.961      ;
; 0.766  ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 0.965      ;
; 0.769  ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 0.968      ;
; 0.770  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.850      ; 6.497      ;
; 0.773  ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 0.972      ;
; 0.783  ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 0.982      ;
; 0.825  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.748      ; 6.450      ;
; 0.849  ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 1.048      ;
; 0.858  ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 1.057      ;
; 0.862  ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 1.061      ;
; 0.865  ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.067      ; 1.076      ;
; 0.865  ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 1.064      ;
; 0.869  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.793      ; 6.539      ;
; 0.883  ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 1.082      ;
; 0.954  ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 1.153      ;
; 0.992  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.050      ; 5.919      ;
; 1.026  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.051      ; 6.454      ;
; 1.046  ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; -0.235     ; 0.955      ;
; 1.061  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.594      ; 5.032      ;
; 1.082  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.051      ; 6.510      ;
; 1.085  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.594      ; 5.056      ;
; 1.093  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.594      ; 5.064      ;
; 1.095  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.594      ; 5.066      ;
; 1.096  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.594      ; 5.067      ;
; 1.099  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.594      ; 5.070      ;
; 1.100  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.049      ; 6.026      ;
; 1.107  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.814      ; 5.298      ;
; 1.107  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.814      ; 5.298      ;
; 1.107  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.814      ; 5.298      ;
; 1.109  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 5.361      ; 6.847      ;
; 1.127  ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 1.326      ;
; 1.127  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.046      ; 6.050      ;
; 1.135  ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; -0.235     ; 1.044      ;
; 1.142  ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; -0.235     ; 1.051      ;
; 1.142  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 4.606      ; 6.125      ;
; 1.172  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.594      ; 5.143      ;
; 1.172  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 5.043      ; 6.092      ;
; 1.174  ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; -0.235     ; 1.083      ;
; 1.179  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.594      ; 5.150      ;
; 1.187  ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 1.386      ;
; 1.220  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.550      ; 5.147      ;
; 1.223  ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 1.422      ;
; 1.231  ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; -0.235     ; 1.140      ;
; 1.238  ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; -0.235     ; 1.147      ;
; 1.263  ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; -0.235     ; 1.172      ;
; 1.267  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.814      ; 5.458      ;
; 1.270  ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; -0.235     ; 1.179      ;
; 1.270  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.814      ; 5.461      ;
; 1.283  ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.055      ; 1.482      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -6.783 ; -1429.300     ;
; ClockIn                                                                                                      ; 1.808  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -2.415 ; -147.894      ;
; ClockIn                                                                                                      ; -0.703 ; -8.766        ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                      ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.332 ; -75.248       ;
; ClockIn                                                                                                      ; 8.761  ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -6.783 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[2]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.239     ; 5.031      ;
; -6.663 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[0]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.237     ; 4.913      ;
; -6.632 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.397     ; 4.722      ;
; -6.620 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.024     ; 6.083      ;
; -6.610 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.853     ; 5.244      ;
; -6.585 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.302     ; 4.770      ;
; -6.578 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[1]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.238     ; 4.827      ;
; -6.573 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.392     ; 4.668      ;
; -6.551 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.737     ; 5.301      ;
; -6.545 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.298     ; 4.734      ;
; -6.538 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.395     ; 4.630      ;
; -6.536 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.301     ; 4.722      ;
; -6.507 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.023     ; 4.971      ;
; -6.497 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.783     ; 5.201      ;
; -6.463 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:25:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.062     ; 4.888      ;
; -6.453 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.974     ; 4.966      ;
; -6.450 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.855     ; 5.082      ;
; -6.434 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.995     ; 4.926      ;
; -6.399 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.162     ; 5.724      ;
; -6.390 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.023     ; 4.854      ;
; -6.375 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.239     ; 4.623      ;
; -6.361 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.037     ; 5.811      ;
; -6.344 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:17:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.855     ; 4.976      ;
; -6.332 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.090     ; 5.729      ;
; -6.313 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.169     ; 4.631      ;
; -6.310 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.923     ; 4.874      ;
; -6.290 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.995     ; 4.782      ;
; -6.284 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.060     ; 4.711      ;
; -6.268 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:15:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.022     ; 4.733      ;
; -6.264 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.254     ; 5.497      ;
; -6.254 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:55:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.737     ; 5.004      ;
; -6.253 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.099     ; 4.641      ;
; -6.251 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.302     ; 4.436      ;
; -6.247 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.254     ; 5.480      ;
; -6.246 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[1]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -0.964     ; 5.769      ;
; -6.244 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.570     ; 5.161      ;
; -6.244 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.024     ; 5.707      ;
; -6.244 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:25:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.060     ; 4.671      ;
; -6.231 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:25:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.055     ; 4.663      ;
; -6.227 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.119     ; 4.595      ;
; -6.225 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[2]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -0.949     ; 5.763      ;
; -6.225 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.274     ; 5.438      ;
; -6.213 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.180     ; 4.520      ;
; -6.204 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[3]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.298     ; 4.393      ;
; -6.202 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.254     ; 5.435      ;
; -6.200 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.995     ; 4.692      ;
; -6.193 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[7]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.239     ; 4.441      ;
; -6.191 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.570     ; 5.108      ;
; -6.189 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.232     ; 4.444      ;
; -6.186 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.298     ; 4.375      ;
; -6.181 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.011     ; 4.657      ;
; -6.180 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.392     ; 4.275      ;
; -6.176 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.944     ; 4.719      ;
; -6.175 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.570     ; 5.092      ;
; -6.171 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[7]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.158     ; 4.500      ;
; -6.169 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.999     ; 4.657      ;
; -6.169 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.020     ; 4.636      ;
; -6.160 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.123     ; 4.524      ;
; -6.160 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[5]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.995     ; 4.652      ;
; -6.144 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.781     ; 4.850      ;
; -6.138 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.925     ; 4.700      ;
; -6.134 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[2] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.775     ; 4.846      ;
; -6.129 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.162     ; 4.454      ;
; -6.124 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.228     ; 4.383      ;
; -6.123 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.213     ; 4.397      ;
; -6.118 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.322     ; 4.283      ;
; -6.116 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.974     ; 4.629      ;
; -6.109 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.816     ; 4.780      ;
; -6.100 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[3]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.392     ; 4.195      ;
; -6.096 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.011     ; 4.572      ;
; -6.095 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.119     ; 4.463      ;
; -6.092 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:23:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.974     ; 4.605      ;
; -6.089 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:34:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.243     ; 4.333      ;
; -6.089 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.213     ; 4.363      ;
; -6.083 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[5]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.298     ; 4.272      ;
; -6.083 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.169     ; 4.401      ;
; -6.082 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.392     ; 4.177      ;
; -6.078 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:11:REGX|Q[5] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.855     ; 4.710      ;
; -6.077 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[2]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -0.718     ; 5.846      ;
; -6.076 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[4]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.242     ; 4.321      ;
; -6.073 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[2]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.060     ; 4.500      ;
; -6.072 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.955     ; 4.604      ;
; -6.072 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[0]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.058     ; 4.501      ;
; -6.071 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[0] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.036     ; 4.522      ;
; -6.069 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[7]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.302     ; 4.254      ;
; -6.069 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[0]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.058     ; 4.498      ;
; -6.068 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -0.884     ; 5.671      ;
; -6.067 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[1] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[1]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.024     ; 5.530      ;
; -6.064 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.158     ; 4.393      ;
; -6.058 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.252     ; 4.293      ;
; -6.057 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:58:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.074     ; 4.470      ;
; -6.055 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:4:REGX|Q[6]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -1.882     ; 4.660      ;
; -6.052 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.007     ; 4.532      ;
; -6.050 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[2]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[3]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.239     ; 4.298      ;
; -6.049 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[0]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[3]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.237     ; 4.299      ;
; -6.048 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:1:REGX|Q[6]  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.060     ; 4.475      ;
; -6.047 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[7]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.221     ; 4.313      ;
; -6.045 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:44:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.062     ; 4.470      ;
; -6.045 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[6] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.083     ; 4.449      ;
; -6.045 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:21:REGX|Q[3] ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[4]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.500        ; -2.298     ; 4.234      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClockIn'                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.808 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.033      ; 8.212      ;
; 2.156 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[2]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.185      ; 8.016      ;
; 2.234 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[3] ; ClockIn      ; ClockIn     ; 10.000       ; 0.135      ; 7.888      ;
; 2.242 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; 0.010      ; 7.755      ;
; 2.294 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.099      ; 7.792      ;
; 2.298 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; 0.033      ; 7.722      ;
; 2.344 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.166      ; 7.809      ;
; 2.360 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; -0.128     ; 7.499      ;
; 2.373 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 10.000       ; -0.120     ; 7.494      ;
; 2.401 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; -0.128     ; 7.458      ;
; 2.401 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.010      ; 7.596      ;
; 2.408 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; -0.092     ; 7.487      ;
; 2.411 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[3] ; ClockIn      ; ClockIn     ; 10.000       ; 0.033      ; 7.609      ;
; 2.414 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; -0.077     ; 7.496      ;
; 2.416 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:51:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.022      ; 7.593      ;
; 2.432 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.413      ; 7.968      ;
; 2.452 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.135      ; 7.670      ;
; 2.463 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.185      ; 7.709      ;
; 2.471 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.027      ; 7.543      ;
; 2.475 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; -0.077     ; 7.435      ;
; 2.477 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.185      ; 7.695      ;
; 2.478 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:39:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.297      ; 7.806      ;
; 2.481 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.010      ; 7.516      ;
; 2.482 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.010      ; 7.515      ;
; 2.488 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.033      ; 7.532      ;
; 2.496 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[3] ; ClockIn      ; ClockIn     ; 10.000       ; 0.096      ; 7.587      ;
; 2.502 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.027      ; 7.512      ;
; 2.506 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.068      ; 7.549      ;
; 2.512 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.096      ; 7.571      ;
; 2.527 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.033      ; 7.493      ;
; 2.529 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.027      ; 7.485      ;
; 2.535 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.238      ; 7.690      ;
; 2.536 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.037      ; 7.488      ;
; 2.542 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[5] ; ClockIn      ; ClockIn     ; 10.000       ; 0.033      ; 7.478      ;
; 2.549 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[3] ; ClockIn      ; ClockIn     ; 10.000       ; 0.078      ; 7.516      ;
; 2.551 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.091      ; 7.527      ;
; 2.552 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.078      ; 7.513      ;
; 2.554 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.166      ; 7.599      ;
; 2.560 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[2]  ; ClockIn      ; ClockIn     ; 10.000       ; -0.120     ; 7.307      ;
; 2.571 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.068      ; 7.484      ;
; 2.572 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:30:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; -0.092     ; 7.323      ;
; 2.575 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.185      ; 7.597      ;
; 2.577 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 10.000       ; -0.120     ; 7.290      ;
; 2.577 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[2]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.027      ; 7.437      ;
; 2.580 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.187      ; 7.594      ;
; 2.585 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.096      ; 7.498      ;
; 2.587 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[7]  ; ClockIn      ; ClockIn     ; 10.000       ; -0.120     ; 7.280      ;
; 2.588 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; -0.077     ; 7.322      ;
; 2.589 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.091      ; 7.489      ;
; 2.592 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; -0.128     ; 7.267      ;
; 2.602 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; -0.128     ; 7.257      ;
; 2.606 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:5:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.271      ; 7.652      ;
; 2.607 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.662      ; 8.042      ;
; 2.610 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.027      ; 7.404      ;
; 2.612 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:33:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.091      ; 7.466      ;
; 2.612 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; 0.037      ; 7.412      ;
; 2.613 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.129      ; 7.503      ;
; 2.614 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:41:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.168      ; 7.541      ;
; 2.618 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:63:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.236      ; 7.605      ;
; 2.625 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:61:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.238      ; 7.600      ;
; 2.625 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[3] ; ClockIn      ; ClockIn     ; 10.000       ; -0.128     ; 7.234      ;
; 2.625 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; 0.231      ; 7.593      ;
; 2.625 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[0] ; ClockIn      ; ClockIn     ; 10.000       ; 0.033      ; 7.395      ;
; 2.629 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.185      ; 7.543      ;
; 2.629 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.294      ; 7.652      ;
; 2.630 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[3] ; ClockIn      ; ClockIn     ; 10.000       ; 0.037      ; 7.394      ;
; 2.632 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[0] ; ClockIn      ; ClockIn     ; 10.000       ; 0.096      ; 7.451      ;
; 2.633 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[5] ; ClockIn      ; ClockIn     ; 10.000       ; 0.185      ; 7.539      ;
; 2.635 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.148      ; 7.500      ;
; 2.636 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:2:REGX|Q[1]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.134      ; 7.485      ;
; 2.637 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.037      ; 7.387      ;
; 2.637 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; 0.078      ; 7.428      ;
; 2.638 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.219      ; 7.568      ;
; 2.640 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[0] ; ClockIn      ; ClockIn     ; 10.000       ; 0.185      ; 7.532      ;
; 2.641 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; -0.077     ; 7.269      ;
; 2.641 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.078      ; 7.424      ;
; 2.648 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:9:REGX|Q[0]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.099      ; 7.438      ;
; 2.648 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.148      ; 7.487      ;
; 2.648 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[0]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.027      ; 7.366      ;
; 2.650 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:43:REGX|Q[0] ; ClockIn      ; ClockIn     ; 10.000       ; 0.078      ; 7.415      ;
; 2.651 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[3]  ; ClockIn      ; ClockIn     ; 10.000       ; -0.120     ; 7.216      ;
; 2.652 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.129      ; 7.464      ;
; 2.655 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.096      ; 7.428      ;
; 2.660 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:8:REGX|Q[5]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.027      ; 7.354      ;
; 2.664 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[0] ; ClockIn      ; ClockIn     ; 10.000       ; -0.077     ; 7.246      ;
; 2.667 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.135      ; 7.455      ;
; 2.669 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:53:REGX|Q[3] ; ClockIn      ; ClockIn     ; 10.000       ; 0.185      ; 7.503      ;
; 2.672 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.219      ; 7.534      ;
; 2.673 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[6] ; ClockIn      ; ClockIn     ; 10.000       ; 0.135      ; 7.449      ;
; 2.675 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:57:REGX|Q[4] ; ClockIn      ; ClockIn     ; 10.000       ; -0.128     ; 7.184      ;
; 2.677 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:46:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; -0.077     ; 7.233      ;
; 2.682 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:62:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.299      ; 7.604      ;
; 2.683 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.010      ; 7.314      ;
; 2.684 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[7] ; ClockIn      ; ClockIn     ; 10.000       ; 0.037      ; 7.340      ;
; 2.689 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:6:REGX|Q[6]  ; ClockIn      ; ClockIn     ; 10.000       ; 0.185      ; 7.483      ;
; 2.690 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[4]  ; ClockIn      ; ClockIn     ; 10.000       ; -0.120     ; 7.177      ;
; 2.692 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:37:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.523      ; 7.818      ;
; 2.692 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[2] ; ClockIn      ; ClockIn     ; 10.000       ; 0.037      ; 7.332      ;
; 2.694 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[0] ; ClockIn      ; ClockIn     ; 10.000       ; 0.037      ; 7.330      ;
; 2.696 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:32:REGX|Q[1] ; ClockIn      ; ClockIn     ; 10.000       ; 0.251      ; 7.542      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0'                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                            ; Launch Clock                                                                                                 ; Latch Clock                                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.415 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.417      ; 2.214      ;
; -2.344 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.567      ; 3.435      ;
; -2.344 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.567      ; 3.435      ;
; -2.280 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.367      ; 3.299      ;
; -2.161 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.330      ; 2.381      ;
; -2.099 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.818      ; 2.931      ;
; -2.098 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.818      ; 2.932      ;
; -2.016 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.560      ; 3.756      ;
; -2.010 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.618      ; 3.820      ;
; -1.935 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.417      ; 2.214      ;
; -1.894 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.952      ; 3.270      ;
; -1.892 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.952      ; 3.272      ;
; -1.891 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.952      ; 3.273      ;
; -1.864 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.567      ; 3.435      ;
; -1.864 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.567      ; 3.435      ;
; -1.805 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.902      ; 3.309      ;
; -1.804 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.902      ; 3.310      ;
; -1.787 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.886      ; 2.311      ;
; -1.772 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.363      ; 3.803      ;
; -1.758 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.946      ; 3.400      ;
; -1.748 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.091      ; 3.555      ;
; -1.681 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.330      ; 2.381      ;
; -1.643 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.951      ; 3.520      ;
; -1.635 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.951      ; 3.528      ;
; -1.541 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.815      ; 3.486      ;
; -1.536 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.560      ; 3.756      ;
; -1.528 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.949      ; 3.633      ;
; -1.445 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.813      ; 3.580      ;
; -1.439 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.902      ; 3.675      ;
; -1.420 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.812      ; 3.604      ;
; -1.414 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.952      ; 3.270      ;
; -1.412 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.952      ; 3.272      ;
; -1.411 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.943      ; 3.744      ;
; -1.411 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.952      ; 3.273      ;
; -1.407 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.809      ; 3.614      ;
; -1.397 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.303      ; 4.118      ;
; -1.384 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.563      ; 4.391      ;
; -1.366 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.701      ; 3.547      ;
; -1.364 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.701      ; 3.549      ;
; -1.354 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[1]                                           ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; ClockIn                                                                                                      ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.494      ; 2.254      ;
; -1.352 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.996      ; 2.856      ;
; -1.342 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:42:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.674      ; 3.544      ;
; -1.323 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.996      ; 2.885      ;
; -1.318 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.996      ; 2.890      ;
; -1.313 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.996      ; 2.895      ;
; -1.311 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.996      ; 2.897      ;
; -1.311 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.996      ; 2.897      ;
; -1.305 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.108      ; 3.015      ;
; -1.305 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.108      ; 3.015      ;
; -1.305 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.108      ; 3.015      ;
; -1.299 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.701      ; 3.614      ;
; -1.297 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:38:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.701      ; 3.616      ;
; -1.293 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.106      ; 3.025      ;
; -1.291 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.106      ; 3.027      ;
; -1.290 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.106      ; 3.028      ;
; -1.290 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.106      ; 3.028      ;
; -1.287 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.106      ; 3.031      ;
; -1.286 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.106      ; 3.032      ;
; -1.284 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.106      ; 3.034      ;
; -1.278 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.946      ; 3.400      ;
; -1.273 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.996      ; 2.935      ;
; -1.268 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 5.091      ; 3.555      ;
; -1.264 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.996      ; 2.944      ;
; -1.260 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.926      ; 2.878      ;
; -1.251 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.011      ; 3.972      ;
; -1.250 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.225      ; 3.187      ;
; -1.246 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.011      ; 3.977      ;
; -1.246 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.011      ; 3.977      ;
; -1.245 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.011      ; 3.978      ;
; -1.242 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.106      ; 3.076      ;
; -1.217 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.851      ; 3.846      ;
; -1.217 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.851      ; 3.846      ;
; -1.217 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.851      ; 3.846      ;
; -1.217 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.851      ; 3.846      ;
; -1.217 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.851      ; 3.846      ;
; -1.217 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.851      ; 3.846      ;
; -1.217 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:28:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.851      ; 3.846      ;
; -1.208 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.011      ; 4.015      ;
; -1.206 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:27:REGX|Q[1]                                           ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; ClockIn                                                                                                      ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.680      ; 2.588      ;
; -1.203 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.011      ; 4.020      ;
; -1.199 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.108      ; 3.121      ;
; -1.193 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.108      ; 3.127      ;
; -1.190 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.816      ; 3.838      ;
; -1.170 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.225      ; 3.267      ;
; -1.163 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.951      ; 3.520      ;
; -1.155 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.951      ; 3.528      ;
; -1.144 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.816      ; 3.884      ;
; -1.135 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.225      ; 3.302      ;
; -1.130 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.225      ; 3.307      ;
; -1.128 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.225      ; 3.309      ;
; -1.123 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.225      ; 3.314      ;
; -1.122 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[1]                                           ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; ClockIn                                                                                                      ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.547      ; 2.539      ;
; -1.120 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.225      ; 3.317      ;
; -1.120 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:50:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 4.225      ; 3.317      ;
; -1.112 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:12:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.268      ; 4.368      ;
; -1.097 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:7:REGX|Q[1]                                            ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; ClockIn                                                                                                      ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.833      ; 2.850      ;
; -1.069 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:31:REGX|Q[1]                                           ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; ClockIn                                                                                                      ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 3.565      ; 2.610      ;
; -1.061 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:24:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.280      ; 4.431      ;
; -1.051 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:36:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 0.000        ; 5.076      ; 4.237      ;
; -1.048 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -0.500       ; 4.949      ; 3.633      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClockIn'                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                            ; Launch Clock                                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.703 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.675      ; 2.214      ;
; -0.627 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.655      ; 3.270      ;
; -0.625 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.655      ; 3.272      ;
; -0.624 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.655      ; 3.273      ;
; -0.573 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.630      ; 3.299      ;
; -0.544 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.611      ; 3.309      ;
; -0.543 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.611      ; 3.310      ;
; -0.512 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.201      ; 2.931      ;
; -0.511 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.201      ; 2.932      ;
; -0.491 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.649      ; 3.400      ;
; -0.480 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.673      ; 3.435      ;
; -0.480 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.673      ; 3.435      ;
; -0.376 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.654      ; 3.520      ;
; -0.368 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.654      ; 3.528      ;
; -0.295 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.364      ; 2.311      ;
; -0.261 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.652      ; 3.633      ;
; -0.208 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.347      ; 2.381      ;
; -0.203 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:45:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 2.675      ; 2.214      ;
; -0.184 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.611      ; 3.669      ;
; -0.152 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.666      ; 3.756      ;
; -0.144 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.646      ; 3.744      ;
; -0.127 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.655      ; 3.270      ;
; -0.125 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.655      ; 3.272      ;
; -0.124 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.655      ; 3.273      ;
; -0.073 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.630      ; 3.299      ;
; -0.065 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.626      ; 3.803      ;
; -0.044 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.611      ; 3.309      ;
; -0.043 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.611      ; 3.310      ;
; -0.012 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.201      ; 2.931      ;
; -0.011 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.201      ; 2.932      ;
; 0.009  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.649      ; 3.400      ;
; 0.020  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.673      ; 3.435      ;
; 0.020  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.673      ; 3.435      ;
; 0.046  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.198      ; 3.486      ;
; 0.124  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.654      ; 3.520      ;
; 0.132  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.654      ; 3.528      ;
; 0.136  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.196      ; 3.574      ;
; 0.161  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.195      ; 3.598      ;
; 0.180  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.192      ; 3.614      ;
; 0.205  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:56:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 2.364      ; 2.311      ;
; 0.239  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.652      ; 3.633      ;
; 0.292  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:29:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 2.347      ; 2.381      ;
; 0.297  ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.044      ; 0.425      ;
; 0.304  ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.037      ; 0.425      ;
; 0.305  ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.037      ; 0.426      ;
; 0.306  ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.037      ; 0.427      ;
; 0.318  ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.037      ; 0.439      ;
; 0.322  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:18:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.611      ; 3.675      ;
; 0.348  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.666      ; 3.756      ;
; 0.356  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:19:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.646      ; 3.744      ;
; 0.369  ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.044      ; 0.497      ;
; 0.391  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.199      ; 3.832      ;
; 0.401  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.213      ; 2.856      ;
; 0.407  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.366      ; 3.015      ;
; 0.407  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.366      ; 3.015      ;
; 0.407  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.366      ; 3.015      ;
; 0.430  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.213      ; 2.885      ;
; 0.435  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.213      ; 2.890      ;
; 0.435  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:14:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.626      ; 3.803      ;
; 0.437  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.199      ; 3.878      ;
; 0.440  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.213      ; 2.895      ;
; 0.442  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.213      ; 2.897      ;
; 0.442  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.213      ; 2.897      ;
; 0.455  ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.037      ; 0.576      ;
; 0.463  ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.037      ; 0.584      ;
; 0.464  ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.037      ; 0.585      ;
; 0.466  ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.037      ; 0.587      ;
; 0.467  ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.037      ; 0.588      ;
; 0.469  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:3:REGX|Q[7]  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.167      ; 2.878      ;
; 0.476  ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.037      ; 0.597      ;
; 0.480  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.669      ; 4.391      ;
; 0.480  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.213      ; 2.935      ;
; 0.483  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:10:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 3.393      ; 4.118      ;
; 0.489  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:48:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.213      ; 2.944      ;
; 0.496  ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.037      ; 0.617      ;
; 0.500  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:35:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.813      ; 3.555      ;
; 0.513  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.366      ; 3.121      ;
; 0.518  ; PCV1S1:inst|DFFQ:PC_register_R|Q[0]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.044      ; 0.646      ;
; 0.518  ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.037      ; 0.639      ;
; 0.519  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:52:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.366      ; 3.127      ;
; 0.529  ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[5]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.037      ; 0.650      ;
; 0.530  ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.037      ; 0.651      ;
; 0.532  ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[6]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.037      ; 0.653      ;
; 0.546  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.198      ; 3.486      ;
; 0.570  ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:40:REGX|Q[1]                                           ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:13:REGX|Q[1] ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 1.600      ; 2.254      ;
; 0.595  ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[7]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.037      ; 0.716      ;
; 0.626  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[4] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.157      ; 3.025      ;
; 0.628  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[0] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.157      ; 3.027      ;
; 0.629  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[6] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.157      ; 3.028      ;
; 0.629  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[2] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.157      ; 3.028      ;
; 0.630  ; PCV1S1:inst|DFFQ:PC_register_R|Q[1]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[2]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; -0.140     ; 0.574      ;
; 0.632  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.157      ; 3.031      ;
; 0.633  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[5] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.157      ; 3.032      ;
; 0.635  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.157      ; 3.034      ;
; 0.642  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[1] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.196      ; 3.580      ;
; 0.645  ; PCV1S1:inst|DFFQ:PC_register_R|Q[3]                                                                          ; PCV1S1:inst|DFFQ:PC_register_R|Q[4]                                ; ClockIn                                                                                                      ; ClockIn     ; 0.000        ; 0.037      ; 0.766      ;
; 0.667  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.195      ; 3.604      ;
; 0.677  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:54:REGX|Q[3] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; 0.000        ; 2.157      ; 3.076      ;
; 0.680  ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; r_block:inst4|register_file:inst7|DFF_Rising:\GEN_REG:16:REGX|Q[7] ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn     ; -0.500       ; 3.192      ; 3.614      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                                                                                                         ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                                                                                              ; -12.115   ; -4.358   ; N/A      ; N/A     ; -0.821              ;
;  ClockIn                                                                                                      ; -4.218    ; -0.732   ; N/A      ; N/A     ; 8.670               ;
;  PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -12.115   ; -4.358   ; N/A      ; N/A     ; -0.821              ;
; Design-wide TNS                                                                                               ; -3693.139 ; -264.956 ; 0.0      ; 0.0     ; -804.233            ;
;  ClockIn                                                                                                      ; -1061.219 ; -8.766   ; N/A      ; N/A     ; 0.000               ;
;  PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; -2631.920 ; -260.038 ; N/A      ; N/A     ; -804.233            ;
+---------------------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ALUO[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALUO[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ClockIn                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ALUO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ALUO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ALUO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; PC[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; PC[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; PC[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; PC[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ALUO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; ALUO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; PC[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; PC[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; PC[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; PC[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ALUO[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ALUO[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALUO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; PC[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PC[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; PC[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                   ; To Clock                                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ClockIn                                                                                                      ; ClockIn                                                                                                      ; 491556   ; 6518512  ; 16       ; 0        ;
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn                                                                                                      ; 277824   ; 277824   ; 0        ; 0        ;
; ClockIn                                                                                                      ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 245760   ; 3259232  ; 245760   ; 3259232  ;
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 138912   ; 138912   ; 138912   ; 138912   ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                   ; To Clock                                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ClockIn                                                                                                      ; ClockIn                                                                                                      ; 491556   ; 6518512  ; 16       ; 0        ;
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; ClockIn                                                                                                      ; 277824   ; 277824   ; 0        ; 0        ;
; ClockIn                                                                                                      ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 245760   ; 3259232  ; 245760   ; 3259232  ;
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; 138912   ; 138912   ; 138912   ; 138912   ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 2328  ; 2328 ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------+---------------+
; Target                                                                                                       ; Clock                                                                                                        ; Type ; Status        ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------+---------------+
; ClockIn                                                                                                      ; ClockIn                                                                                                      ; Base ; Constrained   ;
; ID:inst5|EQ_LAT                                                                                              ;                                                                                                              ; Base ; Unconstrained ;
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 ; Base ; Constrained   ;
; PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 ;                                                                                                              ; Base ; Unconstrained ;
+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ALUO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ALUO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ALUO[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Jan 11 14:48:40 2018
Info: Command: quartus_sta SANDBOX -c SANDBOX
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'SANDBOX.out.sdc'
Warning (332174): Ignored filter at SANDBOX.out.sdc(64): ID:inst5|EQ_LAT could not be matched with a clock File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 64
Warning (332049): Ignored set_clock_uncertainty at SANDBOX.out.sdc(64): Argument -rise_to with value [get_clocks {ID:inst5|EQ_LAT}] contains zero elements File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 64
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}] -rise_to [get_clocks {ID:inst5|EQ_LAT}]  0.020   File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 64
Warning (332049): Ignored set_clock_uncertainty at SANDBOX.out.sdc(65): Argument -fall_to with value [get_clocks {ID:inst5|EQ_LAT}] contains zero elements File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 65
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}] -fall_to [get_clocks {ID:inst5|EQ_LAT}]  0.020   File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 65
Warning (332049): Ignored set_clock_uncertainty at SANDBOX.out.sdc(70): Argument -rise_to with value [get_clocks {ID:inst5|EQ_LAT}] contains zero elements File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 70
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}] -rise_to [get_clocks {ID:inst5|EQ_LAT}]  0.020   File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 70
Warning (332049): Ignored set_clock_uncertainty at SANDBOX.out.sdc(71): Argument -fall_to with value [get_clocks {ID:inst5|EQ_LAT}] contains zero elements File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 71
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0}] -fall_to [get_clocks {ID:inst5|EQ_LAT}]  0.020   File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 71
Warning (332049): Ignored set_clock_uncertainty at SANDBOX.out.sdc(74): Argument -rise_from with value [get_clocks {ID:inst5|EQ_LAT}] contains zero elements File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 74
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {ID:inst5|EQ_LAT}] -rise_to [get_clocks {ClockIn}]  0.030   File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 74
Warning (332049): Ignored set_clock_uncertainty at SANDBOX.out.sdc(75): Argument -rise_from with value [get_clocks {ID:inst5|EQ_LAT}] contains zero elements File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 75
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {ID:inst5|EQ_LAT}] -fall_to [get_clocks {ClockIn}]  0.030   File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 75
Warning (332049): Ignored set_clock_uncertainty at SANDBOX.out.sdc(76): Argument -fall_from with value [get_clocks {ID:inst5|EQ_LAT}] contains zero elements File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 76
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {ID:inst5|EQ_LAT}] -rise_to [get_clocks {ClockIn}]  0.030   File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 76
Warning (332049): Ignored set_clock_uncertainty at SANDBOX.out.sdc(77): Argument -fall_from with value [get_clocks {ID:inst5|EQ_LAT}] contains zero elements File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 77
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {ID:inst5|EQ_LAT}] -fall_to [get_clocks {ClockIn}]  0.030   File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 77
Warning (332049): Ignored set_clock_uncertainty at SANDBOX.out.sdc(80): Argument -rise_to with value [get_clocks {ID:inst5|EQ_LAT}] contains zero elements File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 80
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {ClockIn}] -rise_to [get_clocks {ID:inst5|EQ_LAT}]  0.030   File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 80
Warning (332049): Ignored set_clock_uncertainty at SANDBOX.out.sdc(81): Argument -fall_to with value [get_clocks {ID:inst5|EQ_LAT}] contains zero elements File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 81
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {ClockIn}] -fall_to [get_clocks {ID:inst5|EQ_LAT}]  0.030   File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 81
Warning (332049): Ignored set_clock_uncertainty at SANDBOX.out.sdc(86): Argument -rise_to with value [get_clocks {ID:inst5|EQ_LAT}] contains zero elements File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 86
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {ClockIn}] -rise_to [get_clocks {ID:inst5|EQ_LAT}]  0.030   File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 86
Warning (332049): Ignored set_clock_uncertainty at SANDBOX.out.sdc(87): Argument -fall_to with value [get_clocks {ID:inst5|EQ_LAT}] contains zero elements File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 87
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {ClockIn}] -fall_to [get_clocks {ID:inst5|EQ_LAT}]  0.030   File: C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.out.sdc Line: 87
Warning (332060): Node: ID:inst5|EQ_LAT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|PCOut[6] is being clocked by ID:inst5|EQ_LAT
Warning (332060): Node: PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|EQ_LAT is being clocked by PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0  to: inst2|altsyncram_component|auto_generated|ram_block1a0|portadataout[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.115
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.115           -2631.920 PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -4.218           -1061.219 ClockIn 
Info (332146): Worst-case hold slack is -4.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.358            -260.038 PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.706              -4.918 ClockIn 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.816
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.816            -804.233 PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     8.670               0.000 ClockIn 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ID:inst5|EQ_LAT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|PCOut[6] is being clocked by ID:inst5|EQ_LAT
Warning (332060): Node: PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|EQ_LAT is being clocked by PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0  to: inst2|altsyncram_component|auto_generated|ram_block1a0|portadataout[0]
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.899
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.899           -2351.644 PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -2.717            -442.833 ClockIn 
Info (332146): Worst-case hold slack is -4.031
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.031            -229.867 PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.732              -4.810 ClockIn 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.821
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.821            -721.306 PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     8.805               0.000 ClockIn 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ID:inst5|EQ_LAT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|PCOut[6] is being clocked by ID:inst5|EQ_LAT
Warning (332060): Node: PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ID:inst5|EQ_LAT is being clocked by PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a1~porta_address_reg0
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0  to: inst2|altsyncram_component|auto_generated|ram_block1a0|portadataout[0]
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.783
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.783           -1429.300 PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     1.808               0.000 ClockIn 
Info (332146): Worst-case hold slack is -2.415
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.415            -147.894 PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):    -0.703              -8.766 ClockIn 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.332
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.332             -75.248 PMemory:inst2|altsyncram:altsyncram_component|altsyncram_crs3:auto_generated|ram_block1a0~porta_address_reg0 
    Info (332119):     8.761               0.000 ClockIn 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 731 megabytes
    Info: Processing ended: Thu Jan 11 14:48:48 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:12


