<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64RegisterBankInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AArch64RegisterBankInfo.h</div></div>
</div><!--header-->
<div class="contents">
<a href="AArch64RegisterBankInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- AArch64RegisterBankInfo -----------------------------------*- C++ -*-==//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// This file declares the targeting of the RegisterBankInfo class for AArch64.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// \todo This should be generated by TableGen.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_AARCH64_AARCH64REGISTERBANKINFO_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define LLVM_LIB_TARGET_AARCH64_AARCH64REGISTERBANKINFO_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="RegisterBankInfo_8h.html">llvm/CodeGen/GlobalISel/RegisterBankInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="AArch64RegisterBankInfo_8h.html#a8bdaaf8253971d9243f96a6f2bf6eda5">   18</a></span><span class="preprocessor">#define GET_REGBANK_DECLARATIONS</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;AArch64GenRegisterBank.inc&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="keyword">class </span>TargetRegisterInfo;</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html">   25</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1AArch64GenRegisterBankInfo.html">AArch64GenRegisterBankInfo</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="keyword">protected</span>:</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9">   27</a></span>  <span class="keyword">enum</span> <a class="code hl_enumeration" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9">PartialMappingIdx</a> {</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9ada6aa4fc496e081101afcb7ca2c8a373">   28</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9ada6aa4fc496e081101afcb7ca2c8a373">PMI_None</a> = -1,</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a7d0f4c1015d1380e8813dd5b6a07d5be">   29</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a7d0f4c1015d1380e8813dd5b6a07d5be">PMI_FPR16</a> = 1,</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a57ade2e8c7009c5b3daa35e6373c2dea">   30</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a57ade2e8c7009c5b3daa35e6373c2dea">PMI_FPR32</a>,</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a0b8bca96f9b583cbfaf7448edc60ef89">   31</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a0b8bca96f9b583cbfaf7448edc60ef89">PMI_FPR64</a>,</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a74b3fe0416b1909c5f09e250e80e4443">   32</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a74b3fe0416b1909c5f09e250e80e4443">PMI_FPR128</a>,</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a9a036a733dc1c145a8f3607b799b87d8">   33</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a9a036a733dc1c145a8f3607b799b87d8">PMI_FPR256</a>,</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9aebf52e13aa4d38c631d9e5376578b4b3">   34</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9aebf52e13aa4d38c631d9e5376578b4b3">PMI_FPR512</a>,</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a3affacb0ea6b477fc5b6a5331ae1a0dc">   35</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a3affacb0ea6b477fc5b6a5331ae1a0dc">PMI_GPR32</a>,</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a15443bb0e40040577432ba71db504125">   36</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a15443bb0e40040577432ba71db504125">PMI_GPR64</a>,</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">   37</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">PMI_FirstGPR</a> = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a3affacb0ea6b477fc5b6a5331ae1a0dc">PMI_GPR32</a>,</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9abd8d169cb7433122c1b4bfbbbe835b9a">   38</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9abd8d169cb7433122c1b4bfbbbe835b9a">PMI_LastGPR</a> = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a15443bb0e40040577432ba71db504125">PMI_GPR64</a>,</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">   39</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a> = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a7d0f4c1015d1380e8813dd5b6a07d5be">PMI_FPR16</a>,</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9af741e39026b897179f21ab69f6fd83ea">   40</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9af741e39026b897179f21ab69f6fd83ea">PMI_LastFPR</a> = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9aebf52e13aa4d38c631d9e5376578b4b3">PMI_FPR512</a>,</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9ab2879f12d4bf51793e9c64d53a977f81">   41</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9ab2879f12d4bf51793e9c64d53a977f81">PMI_Min</a> = <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">PMI_FirstFPR</a>,</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>  };</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3409710ebedaf53716f1d839ac91abe2">   44</a></span>  <span class="keyword">static</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">RegisterBankInfo::PartialMapping</a> <a class="code hl_variable" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3409710ebedaf53716f1d839ac91abe2">PartMappings</a>[];</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5ea8db880449f17d7c5edc2abf2b66e0">   45</a></span>  <span class="keyword">static</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> <a class="code hl_variable" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5ea8db880449f17d7c5edc2abf2b66e0">ValMappings</a>[];</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#aa3478b64bad7e19eb25bd24a618c1784">   46</a></span>  <span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9">PartialMappingIdx</a> <a class="code hl_variable" href="classllvm_1_1AArch64GenRegisterBankInfo.html#aa3478b64bad7e19eb25bd24a618c1784">BankIDToCopyMapIdx</a>[];</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfca">   48</a></span>  <span class="keyword">enum</span> <a class="code hl_enumeration" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfca">ValueMappingIdx</a> {</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa730a5843a9f6efa5bd572374a57001cc">   49</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa730a5843a9f6efa5bd572374a57001cc">InvalidIdx</a> = 0,</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa8dc019b27373bae43af2ea9402f70486">   50</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa8dc019b27373bae43af2ea9402f70486">First3OpsIdx</a> = 1,</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaac5a293b56b4e91c760d23bd621e2cb9d">   51</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaac5a293b56b4e91c760d23bd621e2cb9d">Last3OpsIdx</a> = 22,</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa85dded0bdbea67517ba33cda7c543cae">   52</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa85dded0bdbea67517ba33cda7c543cae">DistanceBetweenRegBanks</a> = 3,</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa1e6d3663df1f326b330a5bf5ad63a640">   53</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa1e6d3663df1f326b330a5bf5ad63a640">FirstCrossRegCpyIdx</a> = 25,</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa9e6eb3f047f47123c78aa2da9829c107">   54</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa9e6eb3f047f47123c78aa2da9829c107">LastCrossRegCpyIdx</a> = 39,</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa4c2ea860c72e3eb2037d12b654f6e301">   55</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa4c2ea860c72e3eb2037d12b654f6e301">DistanceBetweenCrossRegCpy</a> = 2,</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa1e2ee27e61922a5f8d4586b97788c4a3">   56</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa1e2ee27e61922a5f8d4586b97788c4a3">FPExt16To32Idx</a> = 41,</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa29ec7d849b5818663330722608967570">   57</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa29ec7d849b5818663330722608967570">FPExt16To64Idx</a> = 43,</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa66634e722b92b1635f9c14aa89003e57">   58</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa66634e722b92b1635f9c14aa89003e57">FPExt32To64Idx</a> = 45,</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa9b4ebe30fd1f79ea25dc4309a2cae068">   59</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa9b4ebe30fd1f79ea25dc4309a2cae068">FPExt64To128Idx</a> = 47,</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    <a class="code hl_enumvalue" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaaa633b88dcc41c33fb9989f39237c1b8a">Shift64Imm</a> = 49</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaaa633b88dcc41c33fb9989f39237c1b8a">   61</a></span>  };</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#ae0544412676b94227fa1cbd691372dab">   63</a></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#ae0544412676b94227fa1cbd691372dab">checkPartialMap</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>, <span class="keywordtype">unsigned</span> ValStartIdx,</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>                              <span class="keywordtype">unsigned</span> ValLength, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RB);</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#aac204e7094869818cf50f235726a351a">   65</a></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#aac204e7094869818cf50f235726a351a">checkValueMapImpl</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>, <span class="keywordtype">unsigned</span> FirstInBank,</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>                                <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <span class="keywordtype">unsigned</span> Offset);</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5815052cc039d0e029b6aebf81614419">   67</a></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5815052cc039d0e029b6aebf81614419">checkPartialMappingIdx</a>(<a class="code hl_enumeration" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9">PartialMappingIdx</a> FirstAlias,</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>                                     <a class="code hl_enumeration" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9">PartialMappingIdx</a> LastAlias,</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>                                     <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;PartialMappingIdx&gt;</a> Order);</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a82f50f4b78cf4e28509aeefebdc986e5">   71</a></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a82f50f4b78cf4e28509aeefebdc986e5">getRegBankBaseIdxOffset</a>(<span class="keywordtype">unsigned</span> RBIdx, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"></span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">  /// Get the pointer to the ValueMapping representing the RegisterBank</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">  /// at \p RBIdx with a size of \p Size.</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">  /// The returned mapping works for instructions with the same kind of</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">  /// operands for up to 3 operands.</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">  /// \pre \p RBIdx != PartialMappingIdx::None</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> *</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3d95a6c054e4d79925414c8f3424f174">   81</a></span>  <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3d95a6c054e4d79925414c8f3424f174">getValueMapping</a>(<a class="code hl_enumeration" href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9">PartialMappingIdx</a> RBIdx, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"></span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">  /// Get the pointer to the ValueMapping of the operands of a copy</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">  /// instruction from the \p SrcBankID register bank to the \p DstBankID</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">  /// register bank with a size of \p Size.</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> *</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#ac56aba025621eeb3a6511db00cb3ad6b">   87</a></span>  <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#ac56aba025621eeb3a6511db00cb3ad6b">getCopyMapping</a>(<span class="keywordtype">unsigned</span> DstBankID, <span class="keywordtype">unsigned</span> SrcBankID, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>);</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"></span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">  /// Get the instruction mapping for G_FPEXT.</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">  /// \pre (DstSize, SrcSize) pair is one of the following:</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">  ///      (32, 16), (64, 16), (64, 32), (128, 64)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">  /// \return An InstructionMapping with statically allocated OperandsMapping.</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> *</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64GenRegisterBankInfo.html#aa2c869b663eb82158eb929290dd29f67">   96</a></span>  <a class="code hl_function" href="classllvm_1_1AArch64GenRegisterBankInfo.html#aa2c869b663eb82158eb929290dd29f67">getFPExtMapping</a>(<span class="keywordtype">unsigned</span> DstSize, <span class="keywordtype">unsigned</span> SrcSize);</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="AArch64RegisterBankInfo_8h.html#ac2766f078fe28daefc06a8f6b21d9057">   98</a></span><span class="preprocessor">#define GET_TARGET_REGBANK_CLASS</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#include &quot;AArch64GenRegisterBank.inc&quot;</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>};</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"></span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">/// This class provides the information for the target register banks.</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64RegisterBankInfo.html">  103</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a> final : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1AArch64GenRegisterBankInfo.html">AArch64GenRegisterBankInfo</a> {<span class="comment"></span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">  /// See RegisterBankInfo::applyMapping.</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"></span>  <span class="keywordtype">void</span> applyMappingImpl(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;OpdMapper) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"></span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">  /// Get an instruction mapping where all the operands map to</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">  /// the same register bank and have similar size.</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">  /// \pre MI.getNumOperands() &lt;= 3</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">  /// \return An InstructionMappings with a statically allocated</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">  /// OperandsMapping.</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  getSameKindOfOperandsMapping(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"></span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">  /// Returns true if the output of \p MI must be stored on a FPR register.</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"></span>  <span class="keywordtype">bool</span> hasFPConstraints(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"></span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">  /// Returns true if the source registers of \p MI must all be FPRs.</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"></span>  <span class="keywordtype">bool</span> onlyUsesFP(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"></span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">  /// Returns true if the destination register of \p MI must be a FPR.</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"></span>  <span class="keywordtype">bool</span> onlyDefinesFP(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <a class="code hl_class" href="classllvm_1_1AArch64RegisterBankInfo.html">AArch64RegisterBankInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AArch64RegisterBankInfo.html#ac00671458a7620360e55079d120c222d">copyCost</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>,</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>                    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  <a class="code hl_function" href="classllvm_1_1AArch64RegisterBankInfo.html#a2f9a1738400308122ba6d45fa1b3545c">getRegBankFromRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">InstructionMappings</a></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  <a class="code hl_function" href="classllvm_1_1AArch64RegisterBankInfo.html#a3f4bf9736903f31820c978bdb1b6810f">getInstrAlternativeMappings</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  <a class="code hl_function" href="classllvm_1_1AArch64RegisterBankInfo.html#ab3d2615f7c9c9159d1e883ba8dd8eab7">getInstrMapping</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>};</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>} <span class="comment">// End llvm namespace.</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a11d755651840a5529d15260aacde92f3"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a3545a9491d4dcf823feb79f6eb37e3ee"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a></div><div class="ttdeci">static GCRegistry::Add&lt; ErlangGC &gt; A(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition:</b> <a href="DeadArgumentElimination_8cpp_source.html#l00342">DeadArgumentElimination.cpp:342</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aProfile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="aRegisterBankInfo_8h_html"><div class="ttname"><a href="RegisterBankInfo_8h.html">RegisterBankInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html">llvm::AArch64GenRegisterBankInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00025">AArch64RegisterBankInfo.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9">llvm::AArch64GenRegisterBankInfo::PartialMappingIdx</a></div><div class="ttdeci">PartialMappingIdx</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00027">AArch64RegisterBankInfo.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a0b8bca96f9b583cbfaf7448edc60ef89"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a0b8bca96f9b583cbfaf7448edc60ef89">llvm::AArch64GenRegisterBankInfo::PMI_FPR64</a></div><div class="ttdeci">@ PMI_FPR64</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00031">AArch64RegisterBankInfo.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a15443bb0e40040577432ba71db504125"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a15443bb0e40040577432ba71db504125">llvm::AArch64GenRegisterBankInfo::PMI_GPR64</a></div><div class="ttdeci">@ PMI_GPR64</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00036">AArch64RegisterBankInfo.h:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a3affacb0ea6b477fc5b6a5331ae1a0dc"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a3affacb0ea6b477fc5b6a5331ae1a0dc">llvm::AArch64GenRegisterBankInfo::PMI_GPR32</a></div><div class="ttdeci">@ PMI_GPR32</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00035">AArch64RegisterBankInfo.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a5204b837734b0428ff3bc7d07c5620ad">llvm::AArch64GenRegisterBankInfo::PMI_FirstFPR</a></div><div class="ttdeci">@ PMI_FirstFPR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00039">AArch64RegisterBankInfo.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a57ade2e8c7009c5b3daa35e6373c2dea"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a57ade2e8c7009c5b3daa35e6373c2dea">llvm::AArch64GenRegisterBankInfo::PMI_FPR32</a></div><div class="ttdeci">@ PMI_FPR32</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00030">AArch64RegisterBankInfo.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a6f05aa805febfc871072ccfaeab73947">llvm::AArch64GenRegisterBankInfo::PMI_FirstGPR</a></div><div class="ttdeci">@ PMI_FirstGPR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00037">AArch64RegisterBankInfo.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a74b3fe0416b1909c5f09e250e80e4443"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a74b3fe0416b1909c5f09e250e80e4443">llvm::AArch64GenRegisterBankInfo::PMI_FPR128</a></div><div class="ttdeci">@ PMI_FPR128</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00032">AArch64RegisterBankInfo.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a7d0f4c1015d1380e8813dd5b6a07d5be"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a7d0f4c1015d1380e8813dd5b6a07d5be">llvm::AArch64GenRegisterBankInfo::PMI_FPR16</a></div><div class="ttdeci">@ PMI_FPR16</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00029">AArch64RegisterBankInfo.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9a9a036a733dc1c145a8f3607b799b87d8"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9a9a036a733dc1c145a8f3607b799b87d8">llvm::AArch64GenRegisterBankInfo::PMI_FPR256</a></div><div class="ttdeci">@ PMI_FPR256</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00033">AArch64RegisterBankInfo.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9ab2879f12d4bf51793e9c64d53a977f81"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9ab2879f12d4bf51793e9c64d53a977f81">llvm::AArch64GenRegisterBankInfo::PMI_Min</a></div><div class="ttdeci">@ PMI_Min</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00041">AArch64RegisterBankInfo.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9abd8d169cb7433122c1b4bfbbbe835b9a"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9abd8d169cb7433122c1b4bfbbbe835b9a">llvm::AArch64GenRegisterBankInfo::PMI_LastGPR</a></div><div class="ttdeci">@ PMI_LastGPR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00038">AArch64RegisterBankInfo.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9ada6aa4fc496e081101afcb7ca2c8a373"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9ada6aa4fc496e081101afcb7ca2c8a373">llvm::AArch64GenRegisterBankInfo::PMI_None</a></div><div class="ttdeci">@ PMI_None</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00028">AArch64RegisterBankInfo.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9aebf52e13aa4d38c631d9e5376578b4b3"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9aebf52e13aa4d38c631d9e5376578b4b3">llvm::AArch64GenRegisterBankInfo::PMI_FPR512</a></div><div class="ttdeci">@ PMI_FPR512</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00034">AArch64RegisterBankInfo.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a0ce0a1e8370bfd2d2f95eec99db57bd9af741e39026b897179f21ab69f6fd83ea"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a0ce0a1e8370bfd2d2f95eec99db57bd9af741e39026b897179f21ab69f6fd83ea">llvm::AArch64GenRegisterBankInfo::PMI_LastFPR</a></div><div class="ttdeci">@ PMI_LastFPR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00040">AArch64RegisterBankInfo.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a3409710ebedaf53716f1d839ac91abe2"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3409710ebedaf53716f1d839ac91abe2">llvm::AArch64GenRegisterBankInfo::PartMappings</a></div><div class="ttdeci">static RegisterBankInfo::PartialMapping PartMappings[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00044">AArch64RegisterBankInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a3d95a6c054e4d79925414c8f3424f174"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a3d95a6c054e4d79925414c8f3424f174">llvm::AArch64GenRegisterBankInfo::getValueMapping</a></div><div class="ttdeci">static const RegisterBankInfo::ValueMapping * getValueMapping(PartialMappingIdx RBIdx, unsigned Size)</div><div class="ttdoc">Get the pointer to the ValueMapping representing the RegisterBank at RBIdx with a size of Size.</div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a5815052cc039d0e029b6aebf81614419"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5815052cc039d0e029b6aebf81614419">llvm::AArch64GenRegisterBankInfo::checkPartialMappingIdx</a></div><div class="ttdeci">static bool checkPartialMappingIdx(PartialMappingIdx FirstAlias, PartialMappingIdx LastAlias, ArrayRef&lt; PartialMappingIdx &gt; Order)</div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a5bc25a8a7793e62e97276637b1f5bfca"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfca">llvm::AArch64GenRegisterBankInfo::ValueMappingIdx</a></div><div class="ttdeci">ValueMappingIdx</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00048">AArch64RegisterBankInfo.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a5bc25a8a7793e62e97276637b1f5bfcaa1e2ee27e61922a5f8d4586b97788c4a3"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa1e2ee27e61922a5f8d4586b97788c4a3">llvm::AArch64GenRegisterBankInfo::FPExt16To32Idx</a></div><div class="ttdeci">@ FPExt16To32Idx</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00056">AArch64RegisterBankInfo.h:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a5bc25a8a7793e62e97276637b1f5bfcaa1e6d3663df1f326b330a5bf5ad63a640"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa1e6d3663df1f326b330a5bf5ad63a640">llvm::AArch64GenRegisterBankInfo::FirstCrossRegCpyIdx</a></div><div class="ttdeci">@ FirstCrossRegCpyIdx</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00053">AArch64RegisterBankInfo.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a5bc25a8a7793e62e97276637b1f5bfcaa29ec7d849b5818663330722608967570"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa29ec7d849b5818663330722608967570">llvm::AArch64GenRegisterBankInfo::FPExt16To64Idx</a></div><div class="ttdeci">@ FPExt16To64Idx</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00057">AArch64RegisterBankInfo.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a5bc25a8a7793e62e97276637b1f5bfcaa4c2ea860c72e3eb2037d12b654f6e301"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa4c2ea860c72e3eb2037d12b654f6e301">llvm::AArch64GenRegisterBankInfo::DistanceBetweenCrossRegCpy</a></div><div class="ttdeci">@ DistanceBetweenCrossRegCpy</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00055">AArch64RegisterBankInfo.h:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a5bc25a8a7793e62e97276637b1f5bfcaa66634e722b92b1635f9c14aa89003e57"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa66634e722b92b1635f9c14aa89003e57">llvm::AArch64GenRegisterBankInfo::FPExt32To64Idx</a></div><div class="ttdeci">@ FPExt32To64Idx</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00058">AArch64RegisterBankInfo.h:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a5bc25a8a7793e62e97276637b1f5bfcaa730a5843a9f6efa5bd572374a57001cc"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa730a5843a9f6efa5bd572374a57001cc">llvm::AArch64GenRegisterBankInfo::InvalidIdx</a></div><div class="ttdeci">@ InvalidIdx</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00049">AArch64RegisterBankInfo.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a5bc25a8a7793e62e97276637b1f5bfcaa85dded0bdbea67517ba33cda7c543cae"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa85dded0bdbea67517ba33cda7c543cae">llvm::AArch64GenRegisterBankInfo::DistanceBetweenRegBanks</a></div><div class="ttdeci">@ DistanceBetweenRegBanks</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00052">AArch64RegisterBankInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a5bc25a8a7793e62e97276637b1f5bfcaa8dc019b27373bae43af2ea9402f70486"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa8dc019b27373bae43af2ea9402f70486">llvm::AArch64GenRegisterBankInfo::First3OpsIdx</a></div><div class="ttdeci">@ First3OpsIdx</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00050">AArch64RegisterBankInfo.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a5bc25a8a7793e62e97276637b1f5bfcaa9b4ebe30fd1f79ea25dc4309a2cae068"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa9b4ebe30fd1f79ea25dc4309a2cae068">llvm::AArch64GenRegisterBankInfo::FPExt64To128Idx</a></div><div class="ttdeci">@ FPExt64To128Idx</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00059">AArch64RegisterBankInfo.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a5bc25a8a7793e62e97276637b1f5bfcaa9e6eb3f047f47123c78aa2da9829c107"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaa9e6eb3f047f47123c78aa2da9829c107">llvm::AArch64GenRegisterBankInfo::LastCrossRegCpyIdx</a></div><div class="ttdeci">@ LastCrossRegCpyIdx</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00054">AArch64RegisterBankInfo.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a5bc25a8a7793e62e97276637b1f5bfcaaa633b88dcc41c33fb9989f39237c1b8a"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaaa633b88dcc41c33fb9989f39237c1b8a">llvm::AArch64GenRegisterBankInfo::Shift64Imm</a></div><div class="ttdeci">@ Shift64Imm</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00061">AArch64RegisterBankInfo.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a5bc25a8a7793e62e97276637b1f5bfcaac5a293b56b4e91c760d23bd621e2cb9d"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5bc25a8a7793e62e97276637b1f5bfcaac5a293b56b4e91c760d23bd621e2cb9d">llvm::AArch64GenRegisterBankInfo::Last3OpsIdx</a></div><div class="ttdeci">@ Last3OpsIdx</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00051">AArch64RegisterBankInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a5ea8db880449f17d7c5edc2abf2b66e0"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a5ea8db880449f17d7c5edc2abf2b66e0">llvm::AArch64GenRegisterBankInfo::ValMappings</a></div><div class="ttdeci">static RegisterBankInfo::ValueMapping ValMappings[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00045">AArch64RegisterBankInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_a82f50f4b78cf4e28509aeefebdc986e5"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#a82f50f4b78cf4e28509aeefebdc986e5">llvm::AArch64GenRegisterBankInfo::getRegBankBaseIdxOffset</a></div><div class="ttdeci">static unsigned getRegBankBaseIdxOffset(unsigned RBIdx, unsigned Size)</div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_aa2c869b663eb82158eb929290dd29f67"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#aa2c869b663eb82158eb929290dd29f67">llvm::AArch64GenRegisterBankInfo::getFPExtMapping</a></div><div class="ttdeci">static const RegisterBankInfo::ValueMapping * getFPExtMapping(unsigned DstSize, unsigned SrcSize)</div><div class="ttdoc">Get the instruction mapping for G_FPEXT.</div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_aa3478b64bad7e19eb25bd24a618c1784"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#aa3478b64bad7e19eb25bd24a618c1784">llvm::AArch64GenRegisterBankInfo::BankIDToCopyMapIdx</a></div><div class="ttdeci">static PartialMappingIdx BankIDToCopyMapIdx[]</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00046">AArch64RegisterBankInfo.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_aac204e7094869818cf50f235726a351a"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#aac204e7094869818cf50f235726a351a">llvm::AArch64GenRegisterBankInfo::checkValueMapImpl</a></div><div class="ttdeci">static bool checkValueMapImpl(unsigned Idx, unsigned FirstInBank, unsigned Size, unsigned Offset)</div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_ac56aba025621eeb3a6511db00cb3ad6b"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#ac56aba025621eeb3a6511db00cb3ad6b">llvm::AArch64GenRegisterBankInfo::getCopyMapping</a></div><div class="ttdeci">static const RegisterBankInfo::ValueMapping * getCopyMapping(unsigned DstBankID, unsigned SrcBankID, unsigned Size)</div><div class="ttdoc">Get the pointer to the ValueMapping of the operands of a copy instruction from the SrcBankID register...</div></div>
<div class="ttc" id="aclassllvm_1_1AArch64GenRegisterBankInfo_html_ae0544412676b94227fa1cbd691372dab"><div class="ttname"><a href="classllvm_1_1AArch64GenRegisterBankInfo.html#ae0544412676b94227fa1cbd691372dab">llvm::AArch64GenRegisterBankInfo::checkPartialMap</a></div><div class="ttdeci">static bool checkPartialMap(unsigned Idx, unsigned ValStartIdx, unsigned ValLength, const RegisterBank &amp;RB)</div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1AArch64RegisterBankInfo.html">llvm::AArch64RegisterBankInfo</a></div><div class="ttdoc">This class provides the information for the target register banks.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8h_source.html#l00103">AArch64RegisterBankInfo.h:103</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterBankInfo_html_a2f9a1738400308122ba6d45fa1b3545c"><div class="ttname"><a href="classllvm_1_1AArch64RegisterBankInfo.html#a2f9a1738400308122ba6d45fa1b3545c">llvm::AArch64RegisterBankInfo::getRegBankFromRegClass</a></div><div class="ttdeci">const RegisterBank &amp; getRegBankFromRegClass(const TargetRegisterClass &amp;RC) const override</div><div class="ttdoc">Get a register bank that covers RC.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8cpp_source.html#l00225">AArch64RegisterBankInfo.cpp:225</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterBankInfo_html_a3f4bf9736903f31820c978bdb1b6810f"><div class="ttname"><a href="classllvm_1_1AArch64RegisterBankInfo.html#a3f4bf9736903f31820c978bdb1b6810f">llvm::AArch64RegisterBankInfo::getInstrAlternativeMappings</a></div><div class="ttdeci">InstructionMappings getInstrAlternativeMappings(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Get the alternative mappings for MI.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8cpp_source.html#l00268">AArch64RegisterBankInfo.cpp:268</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterBankInfo_html_ab3d2615f7c9c9159d1e883ba8dd8eab7"><div class="ttname"><a href="classllvm_1_1AArch64RegisterBankInfo.html#ab3d2615f7c9c9159d1e883ba8dd8eab7">llvm::AArch64RegisterBankInfo::getInstrMapping</a></div><div class="ttdeci">const InstructionMapping &amp; getInstrMapping(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Get the mapping of the different operands of MI on the register bank.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8cpp_source.html#l00509">AArch64RegisterBankInfo.cpp:509</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64RegisterBankInfo_html_ac00671458a7620360e55079d120c222d"><div class="ttname"><a href="classllvm_1_1AArch64RegisterBankInfo.html#ac00671458a7620360e55079d120c222d">llvm::AArch64RegisterBankInfo::copyCost</a></div><div class="ttdeci">unsigned copyCost(const RegisterBank &amp;A, const RegisterBank &amp;B, unsigned Size) const override</div><div class="ttdoc">Get the cost of a copy from B to A, or put differently, get the cost of A = COPY B.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64RegisterBankInfo_8cpp_source.html#l00204">AArch64RegisterBankInfo.cpp:204</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1InstructionMapping_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">llvm::RegisterBankInfo::InstructionMapping</a></div><div class="ttdoc">Helper class that represents how the value of an instruction may be mapped and what is the related co...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00187">RegisterBankInfo.h:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_1_1OperandsMapper_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">llvm::RegisterBankInfo::OperandsMapper</a></div><div class="ttdoc">Helper class used to get/create the virtual registers that will be used to replace the MachineOperand...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00278">RegisterBankInfo.h:278</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBankInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></div><div class="ttdoc">Holds all the information related to register banks.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00038">RegisterBankInfo.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterBankInfo_1_1PartialMapping_html"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">llvm::RegisterBankInfo::PartialMapping</a></div><div class="ttdoc">Helper struct that represents how a value is partially mapped into a register.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00047">RegisterBankInfo.h:47</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterBankInfo_1_1ValueMapping_html"><div class="ttname"><a href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">llvm::RegisterBankInfo::ValueMapping</a></div><div class="ttdoc">Helper struct that represents how a value is mapped through different register banks.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBankInfo_8h_source.html#l00143">RegisterBankInfo.h:143</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:23:34 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
