# FPGA_devel_RFSoc_4x2_Simple_Mode_DMA_plus_FIFO_loopback_design
I Implemented from scratch the AXI DMA loopback with AXI4-Stream Data FIFO and proved the h/w design is working successfully with Vitis C code from Xylinx Standard Example at
https://github.com/Xilinx/embeddedsw/tree/master/XilinxProcessorIPLib/drivers/axidma/examples
