;-------------------------------------------------------------------------------
;Constraints File
;   Device  : Actel ProASICPlus APA
;   Board   : Actel ProASICPlus Evaluation Board
;   Project : FPGA_Actel_ProASICPlus_Evaluation_Board_Rev1_0.PRJFPG
;
;   Created 24-Jan-2005
;   Altium Limited
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=FileHeader | Id=DXP Constraints v1.0
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=PCB  | TargetId=Actel ProASICPlus Evaluation Board
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Clock - Install a jumper on JP4 to connect the 40MHz clock
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=CLK_BRD              | FPGA_PINNUM=P24
Record=Constraint | TargetKind=Port | TargetId=CLK_BRD              | FPGA_CLOCK_PIN=TRUE
Record=Constraint | TargetKind=Port | TargetId=CLK_BRD              | FPGA_CLOCK=TRUE
Record=Constraint | TargetKind=Port | TargetId=CLK_BRD              | FPGA_CLOCK_FREQUENCY=40 Mhz
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TCK       | FPGA_CLOCK=TRUE
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TCK       | FPGA_CLOCK_FREQUENCY=1 Mhz
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Switches - Install a jumper on JP5, JP6, JP7 and JP8 to connect the switches
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=SW[3..0]            | FPGA_PINNUM=P79,P69,P63,P55
Record=Constraint | TargetKind=Port | TargetId=SW0                 | FPGA_PINNUM=P55
Record=Constraint | TargetKind=Port | TargetId=SW1                 | FPGA_PINNUM=P63
Record=Constraint | TargetKind=Port | TargetId=SW2                 | FPGA_PINNUM=P69
Record=Constraint | TargetKind=Port | TargetId=SW3                 | FPGA_PINNUM=P79
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; LEDs - Install a jumper on JP? to connect the leds
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=DS[7..0]            | FPGA_PINNUM=P96,P95,P94,P93,P92,P91,P90,P87
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; NEXUS JTAG Soft-Device Chain Connections
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TCK       | FPGA_PINNUM=P153
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TDI       | FPGA_PINNUM=P155
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TDO       | FPGA_PINNUM=P149
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TMS       | FPGA_PINNUM=P151
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Header HDR1
;-------------------------------------------------------------------------------
;Record=Constraint | TargetKind=Port | TargetId=HDRA1                | FPGA_PINNUM=P1
Record=Constraint | TargetKind=Port | TargetId=HDRA2                | FPGA_PINNUM=P2
Record=Constraint | TargetKind=Port | TargetId=HDRA3                | FPGA_PINNUM=P3
Record=Constraint | TargetKind=Port | TargetId=HDRA4                | FPGA_PINNUM=P4
Record=Constraint | TargetKind=Port | TargetId=HDRA5                | FPGA_PINNUM=P5
Record=Constraint | TargetKind=Port | TargetId=HDRA6                | FPGA_PINNUM=P6
Record=Constraint | TargetKind=Port | TargetId=HDRA7                | FPGA_PINNUM=P7
Record=Constraint | TargetKind=Port | TargetId=HDRA8                | FPGA_PINNUM=P8
Record=Constraint | TargetKind=Port | TargetId=HDRA9                | FPGA_PINNUM=P9
Record=Constraint | TargetKind=Port | TargetId=HDRA10               | FPGA_PINNUM=P10
Record=Constraint | TargetKind=Port | TargetId=HDRA11               | FPGA_PINNUM=P11
Record=Constraint | TargetKind=Port | TargetId=HDRA12               | FPGA_PINNUM=P12
Record=Constraint | TargetKind=Port | TargetId=HDRA13               | FPGA_PINNUM=P13
Record=Constraint | TargetKind=Port | TargetId=HDRA14               | FPGA_PINNUM=P14
Record=Constraint | TargetKind=Port | TargetId=HDRA15               | FPGA_PINNUM=P15
;Record=Constraint | TargetKind=Port | TargetId=HDRA16               | FPGA_PINNUM=P16
;Record=Constraint | TargetKind=Port | TargetId=HDRA17               | FPGA_PINNUM=P17
Record=Constraint | TargetKind=Port | TargetId=HDRA18               | FPGA_PINNUM=P18
Record=Constraint | TargetKind=Port | TargetId=HDRA19               | FPGA_PINNUM=P19
Record=Constraint | TargetKind=Port | TargetId=HDRA20               | FPGA_PINNUM=P20
Record=Constraint | TargetKind=Port | TargetId=HDRA21               | FPGA_PINNUM=P21
;Record=Constraint | TargetKind=Port | TargetId=HDRA22               | FPGA_PINNUM=P22
Record=Constraint | TargetKind=Port | TargetId=HDRA23               | FPGA_PINNUM=P23
Record=Constraint | TargetKind=Port | TargetId=HDRA24               | FPGA_PINNUM=P24
;Record=Constraint | TargetKind=Port | TargetId=HDRA25               | FPGA_PINNUM=P25
Record=Constraint | TargetKind=Port | TargetId=HDRA26               | FPGA_PINNUM=P26
;Record=Constraint | TargetKind=Port | TargetId=HDRA27               | FPGA_PINNUM=P27
Record=Constraint | TargetKind=Port | TargetId=HDRA28               | FPGA_PINNUM=P28
;Record=Constraint | TargetKind=Port | TargetId=HDRA29               | FPGA_PINNUM=P29
Record=Constraint | TargetKind=Port | TargetId=HDRA30               | FPGA_PINNUM=P30
Record=Constraint | TargetKind=Port | TargetId=HDRA31               | FPGA_PINNUM=P31
Record=Constraint | TargetKind=Port | TargetId=HDRA32               | FPGA_PINNUM=P32
Record=Constraint | TargetKind=Port | TargetId=HDRA33               | FPGA_PINNUM=P33
Record=Constraint | TargetKind=Port | TargetId=HDRA34               | FPGA_PINNUM=P34
Record=Constraint | TargetKind=Port | TargetId=HDRA35               | FPGA_PINNUM=P35
;Record=Constraint | TargetKind=Port | TargetId=HDRA36               | FPGA_PINNUM=P36
Record=Constraint | TargetKind=Port | TargetId=HDRA37               | FPGA_PINNUM=P37
Record=Constraint | TargetKind=Port | TargetId=HDRA38               | FPGA_PINNUM=P38
Record=Constraint | TargetKind=Port | TargetId=HDRA39               | FPGA_PINNUM=P39
;Record=Constraint | TargetKind=Port | TargetId=HDRA40               | FPGA_PINNUM=P40
;Record=Constraint | TargetKind=Port | TargetId=HDRA41               | FPGA_PINNUM=P41
Record=Constraint | TargetKind=Port | TargetId=HDRA42               | FPGA_PINNUM=P42
Record=Constraint | TargetKind=Port | TargetId=HDRA43               | FPGA_PINNUM=P43
Record=Constraint | TargetKind=Port | TargetId=HDRA44               | FPGA_PINNUM=P44
Record=Constraint | TargetKind=Port | TargetId=HDRA45               | FPGA_PINNUM=P45
Record=Constraint | TargetKind=Port | TargetId=HDRA46               | FPGA_PINNUM=P46
Record=Constraint | TargetKind=Port | TargetId=HDRA47               | FPGA_PINNUM=P47
Record=Constraint | TargetKind=Port | TargetId=HDRA48               | FPGA_PINNUM=P48
Record=Constraint | TargetKind=Port | TargetId=HDRA49               | FPGA_PINNUM=P49
Record=Constraint | TargetKind=Port | TargetId=HDRA50               | FPGA_PINNUM=P50
Record=Constraint | TargetKind=Port | TargetId=HDRA51               | FPGA_PINNUM=P51
;Record=Constraint | TargetKind=Port | TargetId=HDRA52               | FPGA_PINNUM=P52
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Header HDR2
;-------------------------------------------------------------------------------
;Record=Constraint | TargetKind=Port | TargetId=HDRB1                | FPGA_PINNUM=P53
Record=Constraint | TargetKind=Port | TargetId=HDRB2                | FPGA_PINNUM=P54
Record=Constraint | TargetKind=Port | TargetId=HDRB3                | FPGA_PINNUM=P55
Record=Constraint | TargetKind=Port | TargetId=HDRB4                | FPGA_PINNUM=P56
Record=Constraint | TargetKind=Port | TargetId=HDRB5                | FPGA_PINNUM=P57
Record=Constraint | TargetKind=Port | TargetId=HDRB6                | FPGA_PINNUM=P58
Record=Constraint | TargetKind=Port | TargetId=HDRB7                | FPGA_PINNUM=P59
Record=Constraint | TargetKind=Port | TargetId=HDRB8                | FPGA_PINNUM=P60
Record=Constraint | TargetKind=Port | TargetId=HDRB9                | FPGA_PINNUM=P61
Record=Constraint | TargetKind=Port | TargetId=HDRB10               | FPGA_PINNUM=P62
Record=Constraint | TargetKind=Port | TargetId=HDRB11               | FPGA_PINNUM=P63
Record=Constraint | TargetKind=Port | TargetId=HDRB12               | FPGA_PINNUM=P64
;Record=Constraint | TargetKind=Port | TargetId=HDRB13               | FPGA_PINNUM=P65
Record=Constraint | TargetKind=Port | TargetId=HDRB14               | FPGA_PINNUM=P66
Record=Constraint | TargetKind=Port | TargetId=HDRB15               | FPGA_PINNUM=P67
Record=Constraint | TargetKind=Port | TargetId=HDRB16               | FPGA_PINNUM=P68
Record=Constraint | TargetKind=Port | TargetId=HDRB17               | FPGA_PINNUM=P69
Record=Constraint | TargetKind=Port | TargetId=HDRB18               | FPGA_PINNUM=P70
;Record=Constraint | TargetKind=Port | TargetId=HDRB19               | FPGA_PINNUM=P71
;Record=Constraint | TargetKind=Port | TargetId=HDRB20               | FPGA_PINNUM=P72
Record=Constraint | TargetKind=Port | TargetId=HDRB21               | FPGA_PINNUM=P73
Record=Constraint | TargetKind=Port | TargetId=HDRB22               | FPGA_PINNUM=P74
Record=Constraint | TargetKind=Port | TargetId=HDRB23               | FPGA_PINNUM=P75
Record=Constraint | TargetKind=Port | TargetId=HDRB24               | FPGA_PINNUM=P76
Record=Constraint | TargetKind=Port | TargetId=HDRB25               | FPGA_PINNUM=P77
Record=Constraint | TargetKind=Port | TargetId=HDRB26               | FPGA_PINNUM=P78
Record=Constraint | TargetKind=Port | TargetId=HDRB27               | FPGA_PINNUM=P79
Record=Constraint | TargetKind=Port | TargetId=HDRB28               | FPGA_PINNUM=P80
;Record=Constraint | TargetKind=Port | TargetId=HDRB29               | FPGA_PINNUM=P81
Record=Constraint | TargetKind=Port | TargetId=HDRB30               | FPGA_PINNUM=P82
Record=Constraint | TargetKind=Port | TargetId=HDRB31               | FPGA_PINNUM=P83
Record=Constraint | TargetKind=Port | TargetId=HDRB32               | FPGA_PINNUM=P84
Record=Constraint | TargetKind=Port | TargetId=HDRB33               | FPGA_PINNUM=P85
Record=Constraint | TargetKind=Port | TargetId=HDRB34               | FPGA_PINNUM=P86
Record=Constraint | TargetKind=Port | TargetId=HDRB35               | FPGA_PINNUM=P87
;Record=Constraint | TargetKind=Port | TargetId=HDRB36               | FPGA_PINNUM=P88
;Record=Constraint | TargetKind=Port | TargetId=HDRB37               | FPGA_PINNUM=P89
Record=Constraint | TargetKind=Port | TargetId=HDRB38               | FPGA_PINNUM=P90
Record=Constraint | TargetKind=Port | TargetId=HDRB39               | FPGA_PINNUM=P91
Record=Constraint | TargetKind=Port | TargetId=HDRB40               | FPGA_PINNUM=P92
Record=Constraint | TargetKind=Port | TargetId=HDRB41               | FPGA_PINNUM=P93
Record=Constraint | TargetKind=Port | TargetId=HDRB42               | FPGA_PINNUM=P94
Record=Constraint | TargetKind=Port | TargetId=HDRB43               | FPGA_PINNUM=P95
Record=Constraint | TargetKind=Port | TargetId=HDRB44               | FPGA_PINNUM=P96
;Record=Constraint | TargetKind=Port | TargetId=HDRB45               | FPGA_PINNUM=P97
Record=Constraint | TargetKind=Port | TargetId=HDRB46               | FPGA_PINNUM=P98
Record=Constraint | TargetKind=Port | TargetId=HDRB47               | FPGA_PINNUM=P99
Record=Constraint | TargetKind=Port | TargetId=HDRB48               | FPGA_PINNUM=P100
;Record=Constraint | TargetKind=Port | TargetId=HDRB49               | FPGA_PINNUM=P101
;Record=Constraint | TargetKind=Port | TargetId=HDRB50               | FPGA_PINNUM=P102
;Record=Constraint | TargetKind=Port | TargetId=HDRB51               | FPGA_PINNUM=P103
;Record=Constraint | TargetKind=Port | TargetId=HDRB52               | FPGA_PINNUM=P104
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Header HDR3
;-------------------------------------------------------------------------------
;Record=Constraint | TargetKind=Port | TargetId=HDRC1                | FPGA_PINNUM=P105
;Record=Constraint | TargetKind=Port | TargetId=HDRC2                | FPGA_PINNUM=P106
;Record=Constraint | TargetKind=Port | TargetId=HDRC3                | FPGA_PINNUM=P107
;Record=Constraint | TargetKind=Port | TargetId=HDRC4                | FPGA_PINNUM=P108
;Record=Constraint | TargetKind=Port | TargetId=HDRC5                | FPGA_PINNUM=P109
;Record=Constraint | TargetKind=Port | TargetId=HDRC6                | FPGA_PINNUM=P110
Record=Constraint | TargetKind=Port | TargetId=HDRC7                | FPGA_PINNUM=P111
Record=Constraint | TargetKind=Port | TargetId=HDRC8                | FPGA_PINNUM=P112
Record=Constraint | TargetKind=Port | TargetId=HDRC9                | FPGA_PINNUM=P113
Record=Constraint | TargetKind=Port | TargetId=HDRC10               | FPGA_PINNUM=P114
Record=Constraint | TargetKind=Port | TargetId=HDRC11               | FPGA_PINNUM=P115
Record=Constraint | TargetKind=Port | TargetId=HDRC12               | FPGA_PINNUM=P116
Record=Constraint | TargetKind=Port | TargetId=HDRC13               | FPGA_PINNUM=P117
Record=Constraint | TargetKind=Port | TargetId=HDRC14               | FPGA_PINNUM=P118
Record=Constraint | TargetKind=Port | TargetId=HDRC15               | FPGA_PINNUM=P119
Record=Constraint | TargetKind=Port | TargetId=HDRC16               | FPGA_PINNUM=P120
Record=Constraint | TargetKind=Port | TargetId=HDRC17               | FPGA_PINNUM=P121
;Record=Constraint | TargetKind=Port | TargetId=HDRC18               | FPGA_PINNUM=P122
;Record=Constraint | TargetKind=Port | TargetId=HDRC19               | FPGA_PINNUM=P123
Record=Constraint | TargetKind=Port | TargetId=HDRC20               | FPGA_PINNUM=P124
Record=Constraint | TargetKind=Port | TargetId=HDRC21               | FPGA_PINNUM=P125
;Record=Constraint | TargetKind=Port | TargetId=HDRC22               | FPGA_PINNUM=P126
Record=Constraint | TargetKind=Port | TargetId=HDRC23               | FPGA_PINNUM=P127
Record=Constraint | TargetKind=Port | TargetId=HDRC24               | FPGA_PINNUM=P128
Record=Constraint | TargetKind=Port | TargetId=HDRC25               | FPGA_PINNUM=P129
;Record=Constraint | TargetKind=Port | TargetId=HDRC26               | FPGA_PINNUM=P130
;Record=Constraint | TargetKind=Port | TargetId=HDRC27               | FPGA_PINNUM=P131
Record=Constraint | TargetKind=Port | TargetId=HDRC28               | FPGA_PINNUM=P132
;Record=Constraint | TargetKind=Port | TargetId=HDRC29               | FPGA_PINNUM=P133
Record=Constraint | TargetKind=Port | TargetId=HDRC30               | FPGA_PINNUM=P134
Record=Constraint | TargetKind=Port | TargetId=HDRC31               | FPGA_PINNUM=P135
Record=Constraint | TargetKind=Port | TargetId=HDRC32               | FPGA_PINNUM=P136
Record=Constraint | TargetKind=Port | TargetId=HDRC33               | FPGA_PINNUM=P137
;Record=Constraint | TargetKind=Port | TargetId=HDRC34               | FPGA_PINNUM=P138
Record=Constraint | TargetKind=Port | TargetId=HDRC35               | FPGA_PINNUM=P139
Record=Constraint | TargetKind=Port | TargetId=HDRC36               | FPGA_PINNUM=P140
;Record=Constraint | TargetKind=Port | TargetId=HDRC37               | FPGA_PINNUM=P141
;Record=Constraint | TargetKind=Port | TargetId=HDRC38               | FPGA_PINNUM=P142
Record=Constraint | TargetKind=Port | TargetId=HDRC39               | FPGA_PINNUM=P143
Record=Constraint | TargetKind=Port | TargetId=HDRC40               | FPGA_PINNUM=P144
Record=Constraint | TargetKind=Port | TargetId=HDRC41               | FPGA_PINNUM=P145
Record=Constraint | TargetKind=Port | TargetId=HDRC42               | FPGA_PINNUM=P146
Record=Constraint | TargetKind=Port | TargetId=HDRC43               | FPGA_PINNUM=P147
Record=Constraint | TargetKind=Port | TargetId=HDRC44               | FPGA_PINNUM=P148
Record=Constraint | TargetKind=Port | TargetId=HDRC45               | FPGA_PINNUM=P149
Record=Constraint | TargetKind=Port | TargetId=HDRC46               | FPGA_PINNUM=P150
Record=Constraint | TargetKind=Port | TargetId=HDRC47               | FPGA_PINNUM=P151
Record=Constraint | TargetKind=Port | TargetId=HDRC48               | FPGA_PINNUM=P152
Record=Constraint | TargetKind=Port | TargetId=HDRC49               | FPGA_PINNUM=P153
Record=Constraint | TargetKind=Port | TargetId=HDRC50               | FPGA_PINNUM=P154
Record=Constraint | TargetKind=Port | TargetId=HDRC51               | FPGA_PINNUM=P155
;Record=Constraint | TargetKind=Port | TargetId=HDRC52               | FPGA_PINNUM=P156
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Header HDR4
;-------------------------------------------------------------------------------
;Record=Constraint | TargetKind=Port | TargetId=HDRD1                | FPGA_PINNUM=P157
Record=Constraint | TargetKind=Port | TargetId=HDRD2                | FPGA_PINNUM=P158
Record=Constraint | TargetKind=Port | TargetId=HDRD3                | FPGA_PINNUM=P159
Record=Constraint | TargetKind=Port | TargetId=HDRD4                | FPGA_PINNUM=P160
Record=Constraint | TargetKind=Port | TargetId=HDRD5                | FPGA_PINNUM=P161
;Record=Constraint | TargetKind=Port | TargetId=HDRD6                | FPGA_PINNUM=P162
Record=Constraint | TargetKind=Port | TargetId=HDRD7                | FPGA_PINNUM=P163
Record=Constraint | TargetKind=Port | TargetId=HDRD8                | FPGA_PINNUM=P164
Record=Constraint | TargetKind=Port | TargetId=HDRD9                | FPGA_PINNUM=P165
Record=Constraint | TargetKind=Port | TargetId=HDRD10               | FPGA_PINNUM=P166
Record=Constraint | TargetKind=Port | TargetId=HDRD11               | FPGA_PINNUM=P167
Record=Constraint | TargetKind=Port | TargetId=HDRD12               | FPGA_PINNUM=P168
Record=Constraint | TargetKind=Port | TargetId=HDRD13               | FPGA_PINNUM=P169
;Record=Constraint | TargetKind=Port | TargetId=HDRD14               | FPGA_PINNUM=P170
;Record=Constraint | TargetKind=Port | TargetId=HDRD15               | FPGA_PINNUM=P171
Record=Constraint | TargetKind=Port | TargetId=HDRD16               | FPGA_PINNUM=P172
Record=Constraint | TargetKind=Port | TargetId=HDRD17               | FPGA_PINNUM=P173
Record=Constraint | TargetKind=Port | TargetId=HDRD18               | FPGA_PINNUM=P174
Record=Constraint | TargetKind=Port | TargetId=HDRD19               | FPGA_PINNUM=P175
Record=Constraint | TargetKind=Port | TargetId=HDRD20               | FPGA_PINNUM=P176
Record=Constraint | TargetKind=Port | TargetId=HDRD21               | FPGA_PINNUM=P177
;Record=Constraint | TargetKind=Port | TargetId=HDRD22               | FPGA_PINNUM=P178
Record=Constraint | TargetKind=Port | TargetId=HDRD23               | FPGA_PINNUM=P179
Record=Constraint | TargetKind=Port | TargetId=HDRD24               | FPGA_PINNUM=P180
Record=Constraint | TargetKind=Port | TargetId=HDRD25               | FPGA_PINNUM=P181
Record=Constraint | TargetKind=Port | TargetId=HDRD26               | FPGA_PINNUM=P182
Record=Constraint | TargetKind=Port | TargetId=HDRD27               | FPGA_PINNUM=P183
Record=Constraint | TargetKind=Port | TargetId=HDRD28               | FPGA_PINNUM=P184
Record=Constraint | TargetKind=Port | TargetId=HDRD29               | FPGA_PINNUM=P185
;Record=Constraint | TargetKind=Port | TargetId=HDRD30               | FPGA_PINNUM=P186
;Record=Constraint | TargetKind=Port | TargetId=HDRD31               | FPGA_PINNUM=P187
Record=Constraint | TargetKind=Port | TargetId=HDRD32               | FPGA_PINNUM=P188
Record=Constraint | TargetKind=Port | TargetId=HDRD33               | FPGA_PINNUM=P189
Record=Constraint | TargetKind=Port | TargetId=HDRD34               | FPGA_PINNUM=P190
Record=Constraint | TargetKind=Port | TargetId=HDRD35               | FPGA_PINNUM=P191
Record=Constraint | TargetKind=Port | TargetId=HDRD36               | FPGA_PINNUM=P192
Record=Constraint | TargetKind=Port | TargetId=HDRD37               | FPGA_PINNUM=P193
Record=Constraint | TargetKind=Port | TargetId=HDRD38               | FPGA_PINNUM=P194
;Record=Constraint | TargetKind=Port | TargetId=HDRD39               | FPGA_PINNUM=P195
Record=Constraint | TargetKind=Port | TargetId=HDRD40               | FPGA_PINNUM=P196
Record=Constraint | TargetKind=Port | TargetId=HDRD41               | FPGA_PINNUM=P197
Record=Constraint | TargetKind=Port | TargetId=HDRD42               | FPGA_PINNUM=P198
Record=Constraint | TargetKind=Port | TargetId=HDRD43               | FPGA_PINNUM=P199
Record=Constraint | TargetKind=Port | TargetId=HDRD44               | FPGA_PINNUM=P200
Record=Constraint | TargetKind=Port | TargetId=HDRD45               | FPGA_PINNUM=P201
Record=Constraint | TargetKind=Port | TargetId=HDRD46               | FPGA_PINNUM=P202
Record=Constraint | TargetKind=Port | TargetId=HDRD47               | FPGA_PINNUM=P203
Record=Constraint | TargetKind=Port | TargetId=HDRD48               | FPGA_PINNUM=P204
Record=Constraint | TargetKind=Port | TargetId=HDRD49               | FPGA_PINNUM=P205
Record=Constraint | TargetKind=Port | TargetId=HDRD50               | FPGA_PINNUM=P206
Record=Constraint | TargetKind=Port | TargetId=HDRD51               | FPGA_PINNUM=P207
;Record=Constraint | TargetKind=Port | TargetId=HDRD52               | FPGA_PINNUM=P208
;-------------------------------------------------------------------------------






























































































