<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Clocks</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Clock Name</TH>
<TH>Type</TH>
<TH>Period</TH>
<TH>Frequency</TH>
<TH>Rise</TH>
<TH>Fall</TH>
<TH>Duty Cycle</TH>
<TH>Divide by</TH>
<TH>Multiply by</TH>
<TH>Phase</TH>
<TH>Offset</TH>
<TH>Edge List</TH>
<TH>Edge Shift</TH>
<TH>Inverted</TH>
<TH>Master</TH>
<TH>Source</TH>
<TH>Targets</TH>
</TR>
</thead><tbody><TR >
<TD  style="color: #0000FF">amm_master_inst|altpll_qsys|sd1|pll7|clk[1]</TD>
<TD >Generated</TD>
<TD >20.000</TD>
<TD >50.0 MHz</TD>
<TD >0.000</TD>
<TD >10.000</TD>
<TD >50.00</TD>
<TD >1</TD>
<TD >1</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >false</TD>
<TD >clock_50_1</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|inclk[0]</TD>
<TD >{ amm_master_inst|altpll_qsys|sd1|pll7|clk[1] }</TD>
</TR>
</tbody><tbody><TR >
<TD  style="color: #0000FF">amm_master_inst|altpll_qsys|sd1|pll7|clk[2]</TD>
<TD >Generated</TD>
<TD >40.000</TD>
<TD >25.0 MHz</TD>
<TD >0.000</TD>
<TD >20.000</TD>
<TD >50.00</TD>
<TD >2</TD>
<TD >1</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >false</TD>
<TD >clock_50_1</TD>
<TD >amm_master_inst|altpll_qsys|sd1|pll7|inclk[0]</TD>
<TD >{ amm_master_inst|altpll_qsys|sd1|pll7|clk[2] }</TD>
</TR>
</tbody><tbody><TR >
<TD  style="color: #0000FF">amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]</TD>
<TD >Generated</TD>
<TD >0.800</TD>
<TD >1250.0 MHz</TD>
<TD >0.000</TD>
<TD >0.400</TD>
<TD >50.00</TD>
<TD >2</TD>
<TD >25</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >false</TD>
<TD >pcie_ref_clk</TD>
<TD >amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]</TD>
<TD >{ amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0] }</TD>
</TR>
</tbody><tbody><TR >
<TD  style="color: #0000FF">amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]</TD>
<TD >Generated</TD>
<TD >4.000</TD>
<TD >250.0 MHz</TD>
<TD >0.000</TD>
<TD >2.000</TD>
<TD >50.00</TD>
<TD >2</TD>
<TD >5</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >false</TD>
<TD >pcie_ref_clk</TD>
<TD >amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]</TD>
<TD >{ amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1] }</TD>
</TR>
</tbody><tbody><TR >
<TD  style="color: #0000FF">amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]</TD>
<TD >Generated</TD>
<TD >4.000</TD>
<TD >250.0 MHz</TD>
<TD >0.000</TD>
<TD >0.800</TD>
<TD >20.00</TD>
<TD >2</TD>
<TD >5</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >false</TD>
<TD >pcie_ref_clk</TD>
<TD >amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]</TD>
<TD >{ amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2] }</TD>
</TR>
</tbody><tbody><TR >
<TD  style="color: #0000FF">amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk</TD>
<TD >Generated</TD>
<TD >0.800</TD>
<TD >1250.0 MHz</TD>
<TD >0.000</TD>
<TD >0.400</TD>
<TD >50.00</TD>
<TD >2</TD>
<TD >25</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >false</TD>
<TD >pcie_ref_clk</TD>
<TD >amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]</TD>
<TD >{ amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk }</TD>
</TR>
</tbody><tbody><TR >
<TD  style="color: #0000FF">amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout</TD>
<TD >Generated</TD>
<TD >4.000</TD>
<TD >250.0 MHz</TD>
<TD >0.000</TD>
<TD >2.000</TD>
<TD >50.00</TD>
<TD >5</TD>
<TD >1</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >false</TD>
<TD >amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk</TD>
<TD >amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk</TD>
<TD >{ amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout }</TD>
</TR>
</tbody><tbody><TR >
<TD  style="color: #0000FF">amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout</TD>
<TD >Generated</TD>
<TD >4.000</TD>
<TD >250.0 MHz</TD>
<TD >0.000</TD>
<TD >2.000</TD>
<TD >50.00</TD>
<TD >1</TD>
<TD >1</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >false</TD>
<TD >amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout</TD>
<TD >amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk</TD>
<TD >{ amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout }</TD>
</TR>
</tbody><tbody><TR >
<TD  style="color: #0000FF">amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout</TD>
<TD >Generated</TD>
<TD >4.000</TD>
<TD >250.0 MHz</TD>
<TD >0.000</TD>
<TD >2.000</TD>
<TD >50.00</TD>
<TD >1</TD>
<TD >1</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >false</TD>
<TD >amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]</TD>
<TD >amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]</TD>
<TD >{ amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout }</TD>
</TR>
</tbody><tbody><TR >
<TD  style="color: #0000FF">amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout</TD>
<TD >Generated</TD>
<TD >8.000</TD>
<TD >125.0 MHz</TD>
<TD >0.000</TD>
<TD >4.000</TD>
<TD >50.00</TD>
<TD >1</TD>
<TD >1</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >false</TD>
<TD >amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0</TD>
<TD >amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0</TD>
<TD >{ amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout }</TD>
</TR>
</tbody><tbody><TR >
<TD  style="color: #0000FF">amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0</TD>
<TD >Generated</TD>
<TD >8.000</TD>
<TD >125.0 MHz</TD>
<TD >0.000</TD>
<TD >4.000</TD>
<TD >50.00</TD>
<TD >2</TD>
<TD >1</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >false</TD>
<TD >amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout</TD>
<TD >amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout</TD>
<TD >{ amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 }</TD>
</TR>
</tbody><tbody><TR >
<TD  style="color: #0000FF">clock_50_1</TD>
<TD >Base</TD>
<TD >20.000</TD>
<TD >50.0 MHz</TD>
<TD >0.000</TD>
<TD >10.000</TD>
<TD  bgcolor="#999999" style="color: #000000">&nbsp;</TD>
<TD  bgcolor="#999999" style="color: #000000">&nbsp;</TD>
<TD  bgcolor="#999999" style="color: #000000">&nbsp;</TD>
<TD  bgcolor="#999999" style="color: #000000">&nbsp;</TD>
<TD  bgcolor="#999999" style="color: #000000">&nbsp;</TD>
<TD  bgcolor="#999999" style="color: #000000">&nbsp;</TD>
<TD  bgcolor="#999999" style="color: #000000">&nbsp;</TD>
<TD  bgcolor="#999999" style="color: #000000">&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >{ CLOCK_50 }</TD>
</TR>
</tbody><tbody><TR >
<TD  style="color: #0000FF">pcie_ref_clk</TD>
<TD >Base</TD>
<TD >10.000</TD>
<TD >100.0 MHz</TD>
<TD >0.000</TD>
<TD >5.000</TD>
<TD  bgcolor="#999999" style="color: #000000">&nbsp;</TD>
<TD  bgcolor="#999999" style="color: #000000">&nbsp;</TD>
<TD  bgcolor="#999999" style="color: #000000">&nbsp;</TD>
<TD  bgcolor="#999999" style="color: #000000">&nbsp;</TD>
<TD  bgcolor="#999999" style="color: #000000">&nbsp;</TD>
<TD  bgcolor="#999999" style="color: #000000">&nbsp;</TD>
<TD  bgcolor="#999999" style="color: #000000">&nbsp;</TD>
<TD  bgcolor="#999999" style="color: #000000">&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >{ PCIE_REFCLK_P }</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
