
<header class="header" style="display: flex; align-items: center; justify-content: space-between; padding: 10px 20px;">
  <div class="profile-pic-container" style="flex-shrink: 0; padding: 3px;">
    <img src="img/croped_no_teeth.jpg" alt="Profile Picture" class="profile-pic" style="width: 150px; height: 150px; border-radius: 50%; object-fit: cover;">
  </div>
  <div class="header-titles" style="text-align: left;">
    <h1>Analog / Mixed-Signal IC Engineer</h1>
    PhD candidate at NOVA-UNL / TU Delft
  </div>
</header>

Hi! My name is Diogo Andr√©. I'm currently pursuing a PhD in Nanoelectronics under a mixed-scholarship at NOVA University of Lisbon, School of Science and Technology (Monte da Caparica, Portugal), and TU Delft, Bioelectronics Group (Delft, The Netherlands). I'm specialising in Analog / Mixed-Signal IC Design, focusing on Analog Front-Ends and ASIC Interfaces for Ultrasound Imaging Transducer Arrays. I am also a big fan of using C-lang and Python to develop my own tools for automatic layout design and custom extractors for analysing parasitic passive lumped elements and crosstalk between signal lines. Feel free to contact me!

## üìÇ Personal Info

üìÖ *Nov 19, 1998*  
üè† R. Bento Gon√ßalves 68, 2835-674 Barreiro, Portugal  
E-mail:
üìß [das.dias@campus.fct.unl.pt](mailto:das.dias@campus.fct.unl.pt) 
üìß [ddias@tudelft.nl](mailto:ddias@tudelft.nl)  
üîó [Google Scholar](https://scholar.google.com/citations?user=m17D88wAAAAJ&hl)  
üîó [GitHub](https://github.com/das-dias)  
üîó [LinkedIn](https://linkedin.com/in/das-dias)

---

## üéì Education  
### PhD in Electrical and Computers Engineering
*NOVA University of Lisbon / TU-Delft (May 2022 - Ongoing)*
**Mixed Scholarship with TU-Delft EEMCS, [MITUS Group at the Bioelectronics Department](https://mitus-lab.netlify.app/team/)**

### MSc. in Electrical and Computers Engineering  
*NOVA University of Lisbon (Sep 2019 - Dec 2021)*  
**Scholarship** 

### BSc. in Electrical and Computers Engineering  
*NOVA University of Lisbon (Sep 2016 - Jul 2019)*   

---

## üè¢ Experience  
#### CMOS Process Development Kits (PDKs)
**28 nm HPC+ RF TSMC PDK**, **130 nm UMC RF PDK**, **130 nm Skywater PDK**

#### PhD Candidate (ASICs For Ultrasound Image-Guided Neuromodulation)
*NOVA University of Lisbon, Delft University of Technology (May 2022 - Ongoing)*

#### Nyquist Data-Rate Converters (Teaching Assistant)  
*Delft University of Technology (Feb - May 2024)*  

#### Erasmus+ Traineeship Student  
*Delft University of Technology (Feb - Jun 2021)*  
- Master Thesis Dissertation  

#### Electronics II - Oscillators, Filters and Sensors (Teaching Assistant)  
*NOVA University of Lisbon (Sep - Dec 2019)*  

---

## üìö Research  

#### *A Programmable-Gain Floating Inverter Low-Noise Amplifier for Ultrasound Imaging Analog Frontends*
*CTS, LASI, NOVA University of Lisbon, MITUS Group TU-Delft (May 2025)*  
- [**IEEE ISCAS ‚Äô25 Publication**](https://doi.org/10.1109/ISCAS56072.2025.11043193)  

#### *A PVT-Robust Open-loop Gm-Ratio√ó 16 Gain Residue Amplifier for> 1 GS/s Pipelined ADCs*
*CTS, LASI, NOVA University of Lisbon (May 2024)*  
- [**IEEE ISCAS ‚Äô24 Publication**](https://doi.org/10.1109/ISCAS58744.2024.10558154)  

#### *A Parasitic Resistance Extraction Tool Leveraged by Image Processing*  
*PDEEC, NOVA University of Lisbon (Dec 2021)*  
- [**IEEE ISCAS ‚Äô22 Publication**](https://ieeexplore.ieee.org/document/9937879)  

#### *Preliminary Assessment of an Ultrasonic Level Sensor for the Calorimetric Measurement of AC Losses in Superconducting Devices*  
*CTS, NOVA University of Lisbon (Sep 2020 - Sep 2021)*  
- [**YEF-ECE ‚Äô22 Publication**](https://ieeexplore.ieee.org/document/9850039)  

#### *Ultrasound-based Cryogenic Monitoring System for Superconducting Systems*  
*CTS, NOVA University of Lisbon (Sep 2020 - Sep 2021)*  
- [**EUCAS ‚Äô21 Publication**](https://ieeexplore.ieee.org/document/9850039)  

---
## üõ†Ô∏è Technical Skills & Tools  
- *Cadence Virtuoso / Calibre / SPICE / Spectre* - **Analog / Mixed-Signal IC Design Flow**
- *Python (Cocotb) / Calibre Genus & Innovus / SystemVerilog* - **Digital IC Design Flow**
- *Cadence / Calibre / KLayout / Python (GDSTK)* - **IC Layout Design**
- *Altium / KiCAD* - **High-Density, Moderate-to-High Frequency PCB Design**
- *Fusion 3D* - **Laboratory/Experiment Equipment Development**
- *Tool Building / Scripting* - **MATLAB, Python, C, Go, Verilog, SystemVerilog**
- *Physics / Sensor Simulation & Modelling* - **COMSOL Multiphysics / KWave (Matlab) / MUST (Python)**
- *Documentation* - **MS Office, Git, LaTeX, Markdown, Google Colab**
- *Visual Documentation / Illustration* - **Blender / PowerPoint / Inkscape / Python** 
- *Operating Systems* - **(Mac) OSX, Linux(Ubuntu/CentOS), Windows OS**

---

## üèÜ Certifications  
### Artificial Intelligence Course  
*Samsung Innovation Campus at NOVA University of Lisbon (Jun - Sep 2021)*  

---

## üî¨ Projects  
### [novaad](https://github.com/das-dias/novaad)  
*Open-Source Software Contribution*  
- A Python tool for Look-up Table (LUT)-based Gm/Id Analog IC design.

### [gdsfactory/gplugins/spice](https://github.com/gdsfactory/gplugins/tree/main/gplugins/spice)  
*Open-Source Software Contribution*  
- A Python library for converting between YAML Markup language and SPICE schematic netlist description language.  
`This tool explores the use of modern computer Markup language YAML to represent schematic netlists, allowing for integrated photonic and electronic schematics to co-exist and relate to each other in a single human-readable file. YAML has also readily available Serializer/Deserializer parsers for most common programming languages (C++, C, Python, Ruby, Go, ...).`

- *Important Note:* both the base source code for the `gdsfactory/gplugins/spice` and `gdsfactory/gplugins/vlsir` tools were initially aggregated into a personal repository of mine - [`parcirc`](https://github.com/gdsfactory/gplugins/pull/77#issuecomment-1706780185).

### [gdsfactory/gplugins/vlsir](https://github.com/gdsfactory/gplugins/tree/main/gplugins/vlsir)  
*Open-Source Software Contribution*  
- A Python library for converting between Klayout's DB Netlist format and other electrical schematic file formats (SPICE, Spectre, Xyce)  
- More about the tool at: [gdsfactory.github.io/gplugins/notebooks/vlsir_netlist](https://gdsfactory.github.io/gplugins/notebooks/vlsir_netlist.html)  
`This work is supported and inspired by Dan Fritchman's VLSIR Tools work, linking the way PDK information is represented in the older, closed-source custom filesystem formats to new, open-source, supported and maintained file and binary formats that allow for a greater information compression and inter-programming language data-structure sharing and interpretation through the use of Google's Protobuf data interface protocol.` I highly encourage you to read more about [Dan Fritchman's work](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2023/EECS-2023-275.html).  

### Master Thesis Dissertation  
*NOVA University of Lisbon & Delft University of Technology (Sep 2020 - Dec 2021)*  
- **"On the Use of Image Processing for 3D Parasitic Resistance Networks Extraction in Integrated Circuits"** 

### Zero-IF FSK RF Receiver Analog Front-End  
*NOVA University of Lisbon (Sep - Dec 2020)*  
- Designed in **0.13¬µm (MM/RF) UMC technology**

### AMD Artix 6 FPGA USART, SPI, I2C Driver Implementation
*NOVA University of Lisbon (Sep - Dec 2020)*  
- VHDL Implementation, AMD (previous Xilinx) ISE compilation toolchain

### 120 dB Gain, Low-Voltage (0.9 V supply) Operational Transconductance Amplifier  
*NOVA University of Lisbon (Sep - Nov 2020)*  
- Designed in **0.13¬µm (MM/RF) UMC technology**  

### 66 dB Gain, 100 MHz GBW Fully-Differential Hybrid Telescopic-Folded Cascode Amplifier  
*NOVA University of Lisbon (Nov - Dec 2019)*  
- Designed in **0.13¬µm (MM/RF) UMC technology**  

---

## üåç Languages  
- **Portuguese:** ‚óã ‚óã ‚óã ‚óã ‚óã  
- **English:** ‚óã ‚óã ‚óã ‚óã ‚óã  
- **Spanish:** ‚óã ‚óã
- **Dutch:** ‚óã ‚óã  

---

## üé≠ Extra-Curricular Activities  
### Pedagogical Committee Representative  
*NOVA University of Lisbon (Nov 2019 - Jul 2021)*  
- Electrical and Computers Engineering Department  

### Volunteer Work ‚Äì Refood Telheiras, Lisbon  
*Sep - Dec 2019*  
- **Redistribution of food waste**  

---

## üé® Hobbies  
- Reading
- Electric Bass Guitar
- Running
- Contributing to open-source EDA-CAD software

