
*** Running vivado
    with args -log gcd.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gcd.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gcd.tcl -notrace
Command: link_design -top gcd -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 622.887 ; gain = 317.836
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.717 . Memory (MB): peak = 641.199 ; gain = 18.242

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d1f223f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1202.297 ; gain = 561.098

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d1f223f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1202.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d1f223f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1202.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13410829e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1202.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13410829e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1202.297 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 346c6af5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1202.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 346c6af5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.217 . Memory (MB): peak = 1202.297 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1202.297 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 346c6af5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 1202.297 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 346c6af5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1202.297 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 346c6af5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1202.297 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1202.297 ; gain = 579.410
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
Command: report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1202.297 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 289deffe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1202.297 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1202.297 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6ce2930a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1209.020 ; gain = 6.723

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1324d4240

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1209.020 ; gain = 6.723

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1324d4240

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1209.020 ; gain = 6.723
Phase 1 Placer Initialization | Checksum: 1324d4240

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1209.020 ; gain = 6.723

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1324d4240

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1209.020 ; gain = 6.723
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: fa575f6b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1209.020 ; gain = 6.723

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fa575f6b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1209.020 ; gain = 6.723

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c86520c6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1209.020 ; gain = 6.723

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c9331cca

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1209.020 ; gain = 6.723

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c9331cca

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1209.020 ; gain = 6.723

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ef8ebe7b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1211.035 ; gain = 8.738

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ef8ebe7b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1211.035 ; gain = 8.738

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ef8ebe7b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1211.035 ; gain = 8.738
Phase 3 Detail Placement | Checksum: ef8ebe7b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1211.035 ; gain = 8.738

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: ef8ebe7b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1211.035 ; gain = 8.738

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ef8ebe7b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1211.035 ; gain = 8.738

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ef8ebe7b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1211.035 ; gain = 8.738

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: ffa149e2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1211.035 ; gain = 8.738
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ffa149e2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1211.035 ; gain = 8.738
Ending Placer Task | Checksum: a27fa19d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1211.035 ; gain = 8.738
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1211.035 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file gcd_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1211.035 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file gcd_utilization_placed.rpt -pb gcd_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1211.035 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gcd_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1211.035 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 79e1b19f ConstDB: 0 ShapeSum: 289deffe RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e5d24a35

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1375.195 ; gain = 161.070
Post Restoration Checksum: NetGraph: 3fe6f6f2 NumContArr: a5eb5343 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e5d24a35

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1380.738 ; gain = 166.613

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e5d24a35

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1380.738 ; gain = 166.613
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 15e548829

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1388.816 ; gain = 174.691

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f7995a8f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1388.816 ; gain = 174.691

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1332bf6bc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1388.816 ; gain = 174.691
Phase 4 Rip-up And Reroute | Checksum: 1332bf6bc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1388.816 ; gain = 174.691

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1332bf6bc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1388.816 ; gain = 174.691

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1332bf6bc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1388.816 ; gain = 174.691
Phase 6 Post Hold Fix | Checksum: 1332bf6bc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1388.816 ; gain = 174.691

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.124733 %
  Global Horizontal Routing Utilization  = 0.183646 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 25.2252%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1332bf6bc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1388.816 ; gain = 174.691

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1332bf6bc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1388.816 ; gain = 174.691

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 77ddef0c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1388.816 ; gain = 174.691
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1388.816 ; gain = 174.691

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1388.816 ; gain = 177.781
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1388.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
Command: report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
Command: report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
Command: report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gcd_route_status.rpt -pb gcd_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file gcd_timing_summary_routed.rpt -pb gcd_timing_summary_routed.pb -rpx gcd_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file gcd_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file gcd_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gcd_bus_skew_routed.rpt -pb gcd_bus_skew_routed.pb -rpx gcd_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Feb  2 17:19:31 2020...

*** Running vivado
    with args -log gcd.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gcd.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gcd.tcl -notrace
Command: link_design -top gcd -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 639.910 ; gain = 333.848
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.683 . Memory (MB): peak = 651.746 ; gain = 11.836

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15afe2972

Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1213.242 ; gain = 561.496

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15afe2972

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1213.242 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15afe2972

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1213.242 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: efd2f76b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1213.242 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: efd2f76b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1213.242 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2c8cf179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1213.242 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2c8cf179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1213.242 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1213.242 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2c8cf179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1213.242 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2c8cf179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1213.242 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2c8cf179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1213.242 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1213.242 ; gain = 573.332
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
Command: report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1213.242 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 289deffe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1213.242 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1213.242 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 41c4ff73

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1221.332 ; gain = 8.090

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 91c06376

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1221.332 ; gain = 8.090

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 91c06376

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1221.332 ; gain = 8.090
Phase 1 Placer Initialization | Checksum: 91c06376

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1221.332 ; gain = 8.090

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f505aa56

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1221.332 ; gain = 8.090

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1221.332 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 117fd23f3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1221.332 ; gain = 8.090
Phase 2 Global Placement | Checksum: b7172302

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1221.332 ; gain = 8.090

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b7172302

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1221.332 ; gain = 8.090

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 159876e90

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1221.332 ; gain = 8.090

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11f84c374

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1221.332 ; gain = 8.090

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11f84c374

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1221.332 ; gain = 8.090

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 11f84c374

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1221.332 ; gain = 8.090

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 84501deb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1221.332 ; gain = 8.090

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: bcce3f77

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1221.332 ; gain = 8.090

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: d23a01ea

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1221.332 ; gain = 8.090

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: d23a01ea

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1221.332 ; gain = 8.090

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 108ba6284

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.332 ; gain = 8.090
Phase 3 Detail Placement | Checksum: 108ba6284

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.332 ; gain = 8.090

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14141b9c3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14141b9c3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1251.910 ; gain = 38.668
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.501. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1dbacc723

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1251.910 ; gain = 38.668
Phase 4.1 Post Commit Optimization | Checksum: 1dbacc723

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1251.910 ; gain = 38.668

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dbacc723

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1251.910 ; gain = 38.668

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1dbacc723

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1251.910 ; gain = 38.668

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1f9593b8c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1251.910 ; gain = 38.668
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f9593b8c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1251.910 ; gain = 38.668
Ending Placer Task | Checksum: 1378b3f2d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1251.910 ; gain = 38.668
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1251.910 ; gain = 38.668
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1259.527 ; gain = 7.617
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file gcd_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1259.527 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file gcd_utilization_placed.rpt -pb gcd_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1259.527 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gcd_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1259.527 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 4744a19d ConstDB: 0 ShapeSum: f0469d90 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ef61148d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1391.578 ; gain = 132.051
Post Restoration Checksum: NetGraph: 33d80c NumContArr: ef2d3c81 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ef61148d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1391.578 ; gain = 132.051

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ef61148d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1397.813 ; gain = 138.285

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ef61148d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1397.813 ; gain = 138.285
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16c5135b1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1413.719 ; gain = 154.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.495 | TNS=-121.942| WHS=-0.082 | THS=-0.395 |

Phase 2 Router Initialization | Checksum: 2076982b7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1413.719 ; gain = 154.191

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19e50ff0e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1413.719 ; gain = 154.191

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.334 | TNS=-125.213| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12a21d71a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1413.719 ; gain = 154.191

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.414 | TNS=-128.013| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1abd18a6d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1413.719 ; gain = 154.191
Phase 4 Rip-up And Reroute | Checksum: 1abd18a6d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1413.719 ; gain = 154.191

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c5190cb0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1413.719 ; gain = 154.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.255 | TNS=-117.948| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 22befd153

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1413.719 ; gain = 154.191

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22befd153

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1413.719 ; gain = 154.191
Phase 5 Delay and Skew Optimization | Checksum: 22befd153

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1413.719 ; gain = 154.191

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17aa365bb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1413.719 ; gain = 154.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.255 | TNS=-117.832| WHS=0.047  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 256ee1ba6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1413.719 ; gain = 154.191
Phase 6 Post Hold Fix | Checksum: 256ee1ba6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1413.719 ; gain = 154.191

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.182313 %
  Global Horizontal Routing Utilization  = 0.242398 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 18a2388b4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1413.719 ; gain = 154.191

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18a2388b4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1413.719 ; gain = 154.191

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fd9796a8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1413.719 ; gain = 154.191

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.255 | TNS=-117.832| WHS=0.047  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: fd9796a8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1413.719 ; gain = 154.191
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1413.719 ; gain = 154.191

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1413.719 ; gain = 154.191
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1413.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
Command: report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
Command: report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
Command: report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gcd_route_status.rpt -pb gcd_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file gcd_timing_summary_routed.rpt -pb gcd_timing_summary_routed.pb -rpx gcd_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file gcd_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file gcd_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gcd_bus_skew_routed.rpt -pb gcd_bus_skew_routed.pb -rpx gcd_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb  3 01:21:11 2020...

*** Running vivado
    with args -log gcd.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gcd.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gcd.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 320.516 ; gain = 90.012
Command: link_design -top gcd -part xc7vx690tffg1157-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 863.777 ; gain = 539.246
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.863 . Memory (MB): peak = 876.535 ; gain = 12.711

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 876964c8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1658.754 ; gain = 782.219

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1658.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1658.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 1658.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1658.754 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 1658.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 1658.754 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1658.754 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.285 . Memory (MB): peak = 1658.754 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1658.754 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1658.754 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1658.754 ; gain = 794.977
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
Command: report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1658.754 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1658.754 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11526995

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 1658.754 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1658.754 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fea86a1f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1696.621 ; gain = 37.867

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cd70094d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1696.621 ; gain = 37.867

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cd70094d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1696.621 ; gain = 37.867
Phase 1 Placer Initialization | Checksum: 1cd70094d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1696.621 ; gain = 37.867

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1941664ad

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1696.621 ; gain = 37.867

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1698.984 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1aee48fb4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1698.984 ; gain = 40.230
Phase 2 Global Placement | Checksum: 1a5364007

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1698.984 ; gain = 40.230

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a5364007

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1698.984 ; gain = 40.230

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10557465e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1701.961 ; gain = 43.207

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b486a102

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1701.961 ; gain = 43.207

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b486a102

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1701.961 ; gain = 43.207

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b486a102

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1701.961 ; gain = 43.207

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b486a102

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1701.988 ; gain = 43.234

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: d8c9928d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1737.145 ; gain = 78.391

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 13916df09

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1737.145 ; gain = 78.391

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 13916df09

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 1737.145 ; gain = 78.391

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 13916df09

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1737.145 ; gain = 78.391
Phase 3 Detail Placement | Checksum: 13916df09

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1737.145 ; gain = 78.391

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1684f1f74

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1684f1f74

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1793.164 ; gain = 134.410
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.224. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ee96f3ee

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1793.164 ; gain = 134.410
Phase 4.1 Post Commit Optimization | Checksum: ee96f3ee

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1793.164 ; gain = 134.410

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ee96f3ee

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1793.164 ; gain = 134.410

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ee96f3ee

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1793.164 ; gain = 134.410

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 10492bb53

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1793.164 ; gain = 134.410
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10492bb53

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1793.164 ; gain = 134.410
Ending Placer Task | Checksum: f72b2025

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1793.164 ; gain = 134.410
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1793.164 ; gain = 134.410
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1793.164 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file gcd_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1793.164 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file gcd_utilization_placed.rpt -pb gcd_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.557 . Memory (MB): peak = 1793.164 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gcd_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1793.164 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c8e5368c ConstDB: 0 ShapeSum: 2e45e999 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10ecc4aa3

Time (s): cpu = 00:01:22 ; elapsed = 00:00:59 . Memory (MB): peak = 2236.930 ; gain = 443.766
Post Restoration Checksum: NetGraph: 85e05027 NumContArr: 88ebfa7c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10ecc4aa3

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 2236.930 ; gain = 443.766

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10ecc4aa3

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 2240.977 ; gain = 447.813

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10ecc4aa3

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 2240.977 ; gain = 447.813
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10d174ae4

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2268.625 ; gain = 475.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.091 | TNS=-0.365 | WHS=-0.077 | THS=-0.669 |

Phase 2 Router Initialization | Checksum: e2116ca7

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2268.625 ; gain = 475.461

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b83c9b28

Time (s): cpu = 00:01:24 ; elapsed = 00:01:02 . Memory (MB): peak = 2268.625 ; gain = 475.461

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.073  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 195553eca

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 2268.625 ; gain = 475.461
Phase 4 Rip-up And Reroute | Checksum: 195553eca

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 2268.625 ; gain = 475.461

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 195553eca

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 2268.625 ; gain = 475.461

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 195553eca

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 2268.625 ; gain = 475.461
Phase 5 Delay and Skew Optimization | Checksum: 195553eca

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 2268.625 ; gain = 475.461

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 119832965

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 2268.625 ; gain = 475.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.166  | TNS=0.000  | WHS=0.166  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 119832965

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 2268.625 ; gain = 475.461
Phase 6 Post Hold Fix | Checksum: 119832965

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 2268.625 ; gain = 475.461

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00120441 %
  Global Horizontal Routing Utilization  = 0.00113047 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15ec17306

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 2268.625 ; gain = 475.461

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15ec17306

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 2268.625 ; gain = 475.461

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d05c6cf1

Time (s): cpu = 00:01:26 ; elapsed = 00:01:03 . Memory (MB): peak = 2268.625 ; gain = 475.461

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.166  | TNS=0.000  | WHS=0.166  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d05c6cf1

Time (s): cpu = 00:01:26 ; elapsed = 00:01:03 . Memory (MB): peak = 2268.625 ; gain = 475.461
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:26 ; elapsed = 00:01:03 . Memory (MB): peak = 2268.625 ; gain = 475.461

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:04 . Memory (MB): peak = 2268.625 ; gain = 475.461
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 2268.625 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
Command: report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
Command: report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
Command: report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gcd_route_status.rpt -pb gcd_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file gcd_timing_summary_routed.rpt -pb gcd_timing_summary_routed.pb -rpx gcd_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file gcd_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file gcd_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2268.625 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gcd_bus_skew_routed.rpt -pb gcd_bus_skew_routed.pb -rpx gcd_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 06:23:37 2020...

*** Running vivado
    with args -log gcd.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gcd.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gcd.tcl -notrace
Command: link_design -top gcd -part xc7vx690tffg1157-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 864.320 ; gain = 538.297
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.807 . Memory (MB): peak = 876.500 ; gain = 12.129

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 876964c8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.289 ; gain = 783.789

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1660.289 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1660.289 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1660.289 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1660.289 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1660.289 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1660.289 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1660.289 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1660.289 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1660.289 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1660.289 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.289 ; gain = 795.969
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
Command: report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1660.289 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11526995

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1660.289 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1660.289 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fea86a1f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1695.500 ; gain = 35.211

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1742676de

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1695.500 ; gain = 35.211

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1742676de

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1695.500 ; gain = 35.211
Phase 1 Placer Initialization | Checksum: 1742676de

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1695.500 ; gain = 35.211

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1eec460c2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1695.500 ; gain = 35.211

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1697.176 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1f92bf532

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1697.176 ; gain = 36.887
Phase 2 Global Placement | Checksum: ff11d630

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1697.176 ; gain = 36.887

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ff11d630

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1697.176 ; gain = 36.887

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e5ffc2ff

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1700.148 ; gain = 39.859

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fee6119d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1700.148 ; gain = 39.859

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fee6119d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1700.148 ; gain = 39.859

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: fee6119d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1700.148 ; gain = 39.859

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 10ae434c3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1700.168 ; gain = 39.879

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 8d95b248

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1735.016 ; gain = 74.727

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: a37c46a5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1735.016 ; gain = 74.727

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: a37c46a5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1735.016 ; gain = 74.727

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: a37c46a5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1735.016 ; gain = 74.727
Phase 3 Detail Placement | Checksum: a37c46a5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1735.016 ; gain = 74.727

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1230f090c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1230f090c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1788.746 ; gain = 128.457
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.197. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f0477d05

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1788.746 ; gain = 128.457
Phase 4.1 Post Commit Optimization | Checksum: f0477d05

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1788.746 ; gain = 128.457

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f0477d05

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1788.746 ; gain = 128.457

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f0477d05

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1788.746 ; gain = 128.457

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 10643446a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1788.746 ; gain = 128.457
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10643446a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1788.746 ; gain = 128.457
Ending Placer Task | Checksum: e5e7d30e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1788.746 ; gain = 128.457
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1788.746 ; gain = 128.457
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1788.746 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file gcd_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1788.746 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file gcd_utilization_placed.rpt -pb gcd_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.404 . Memory (MB): peak = 1788.746 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gcd_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1788.746 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b7a1e975 ConstDB: 0 ShapeSum: 2e45e999 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 42274894

Time (s): cpu = 00:01:24 ; elapsed = 00:01:00 . Memory (MB): peak = 2228.438 ; gain = 439.691
Post Restoration Checksum: NetGraph: 3298e0ce NumContArr: f8e67c6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 42274894

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 2228.438 ; gain = 439.691

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 42274894

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 2231.672 ; gain = 442.926

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 42274894

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 2231.672 ; gain = 442.926
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b84280af

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 2259.316 ; gain = 470.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.144  | TNS=0.000  | WHS=-0.102 | THS=-0.829 |

Phase 2 Router Initialization | Checksum: 1060d7a2a

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 2259.316 ; gain = 470.570

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b49ce9e6

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2259.316 ; gain = 470.570

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.180  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15d0e895d

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2259.316 ; gain = 470.570
Phase 4 Rip-up And Reroute | Checksum: 15d0e895d

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2259.316 ; gain = 470.570

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15d0e895d

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2259.316 ; gain = 470.570

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15d0e895d

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2259.316 ; gain = 470.570
Phase 5 Delay and Skew Optimization | Checksum: 15d0e895d

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2259.316 ; gain = 470.570

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 186856a52

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2259.316 ; gain = 470.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.273  | TNS=0.000  | WHS=0.176  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 186856a52

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2259.316 ; gain = 470.570
Phase 6 Post Hold Fix | Checksum: 186856a52

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2259.316 ; gain = 470.570

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00108999 %
  Global Horizontal Routing Utilization  = 0.00118945 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ca00530f

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2259.316 ; gain = 470.570

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ca00530f

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2259.316 ; gain = 470.570

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 96ee4fbe

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2259.316 ; gain = 470.570

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.273  | TNS=0.000  | WHS=0.176  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 96ee4fbe

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2259.316 ; gain = 470.570
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2259.316 ; gain = 470.570

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:04 . Memory (MB): peak = 2259.316 ; gain = 470.570
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 2259.316 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
Command: report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
Command: report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
Command: report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gcd_route_status.rpt -pb gcd_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file gcd_timing_summary_routed.rpt -pb gcd_timing_summary_routed.pb -rpx gcd_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file gcd_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file gcd_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2259.316 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gcd_bus_skew_routed.rpt -pb gcd_bus_skew_routed.pb -rpx gcd_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 06:29:06 2020...

*** Running vivado
    with args -log gcd.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gcd.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gcd.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 320.047 ; gain = 89.117
Command: link_design -top gcd -part xc7vx690tffg1157-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1

*** Running vivado
    with args -log gcd.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gcd.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gcd.tcl -notrace
Command: link_design -top gcd -part xc7vx690tffg1157-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 863.879 ; gain = 538.012
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.754 . Memory (MB): peak = 875.242 ; gain = 11.316

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 876964c8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1659.660 ; gain = 784.418

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1659.660 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1659.660 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1659.660 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1659.660 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1659.660 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1659.660 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1659.660 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1659.660 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1659.660 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1659.660 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1659.660 ; gain = 795.781
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
Command: report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1659.660 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11526995

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1659.660 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1659.660 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fea86a1f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1696.930 ; gain = 37.270

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 156145c58

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1696.930 ; gain = 37.270

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 156145c58

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1696.930 ; gain = 37.270
Phase 1 Placer Initialization | Checksum: 156145c58

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1696.930 ; gain = 37.270

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1726c5456

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1696.930 ; gain = 37.270

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1699.805 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1c5cf0564

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1699.805 ; gain = 40.145
Phase 2 Global Placement | Checksum: 1d40441d4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1699.805 ; gain = 40.145

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d40441d4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1699.805 ; gain = 40.145

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16bb58ac9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1702.773 ; gain = 43.113

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15c263177

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1702.773 ; gain = 43.113

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15c263177

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1702.773 ; gain = 43.113

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 15c263177

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1702.773 ; gain = 43.113

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b5c03a1d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1702.809 ; gain = 43.148

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: c4a4f7c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1739.582 ; gain = 79.922

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1275ef989

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1739.582 ; gain = 79.922

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1275ef989

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1739.582 ; gain = 79.922

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 6c280e29

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1739.582 ; gain = 79.922
Phase 3 Detail Placement | Checksum: 6c280e29

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1739.582 ; gain = 79.922

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 564a7182

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 564a7182

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1795.680 ; gain = 136.020
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.020. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 353da959

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1795.680 ; gain = 136.020
Phase 4.1 Post Commit Optimization | Checksum: 353da959

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1795.680 ; gain = 136.020

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 353da959

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1795.680 ; gain = 136.020

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 353da959

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1795.680 ; gain = 136.020

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 4b3970be

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1795.680 ; gain = 136.020
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 4b3970be

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1795.680 ; gain = 136.020
Ending Placer Task | Checksum: 46d0b92c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1795.680 ; gain = 136.020
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1795.680 ; gain = 136.020
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1795.680 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file gcd_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1795.680 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file gcd_utilization_placed.rpt -pb gcd_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.388 . Memory (MB): peak = 1795.680 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gcd_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1795.680 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 188acf93 ConstDB: 0 ShapeSum: 2e45e999 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1823ef048

Time (s): cpu = 00:01:27 ; elapsed = 00:01:04 . Memory (MB): peak = 2237.883 ; gain = 442.203
Post Restoration Checksum: NetGraph: de7a882e NumContArr: a3c4681a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1823ef048

Time (s): cpu = 00:01:27 ; elapsed = 00:01:05 . Memory (MB): peak = 2237.883 ; gain = 442.203

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1823ef048

Time (s): cpu = 00:01:27 ; elapsed = 00:01:05 . Memory (MB): peak = 2241.109 ; gain = 445.430

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1823ef048

Time (s): cpu = 00:01:27 ; elapsed = 00:01:05 . Memory (MB): peak = 2241.109 ; gain = 445.430
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10216b13f

Time (s): cpu = 00:01:28 ; elapsed = 00:01:06 . Memory (MB): peak = 2267.945 ; gain = 472.266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.073 | TNS=-0.214 | WHS=-0.077 | THS=-0.676 |

Phase 2 Router Initialization | Checksum: 10127582a

Time (s): cpu = 00:01:28 ; elapsed = 00:01:06 . Memory (MB): peak = 2267.945 ; gain = 472.266

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24a6d0a16

Time (s): cpu = 00:01:30 ; elapsed = 00:01:07 . Memory (MB): peak = 2267.945 ; gain = 472.266

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.055 | TNS=-0.160 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1506a4cce

Time (s): cpu = 00:01:31 ; elapsed = 00:01:07 . Memory (MB): peak = 2267.945 ; gain = 472.266

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.004  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a1a69d7f

Time (s): cpu = 00:01:31 ; elapsed = 00:01:08 . Memory (MB): peak = 2267.945 ; gain = 472.266

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.004  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 25adb747b

Time (s): cpu = 00:01:31 ; elapsed = 00:01:08 . Memory (MB): peak = 2267.945 ; gain = 472.266
Phase 4 Rip-up And Reroute | Checksum: 25adb747b

Time (s): cpu = 00:01:31 ; elapsed = 00:01:08 . Memory (MB): peak = 2267.945 ; gain = 472.266

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 25adb747b

Time (s): cpu = 00:01:31 ; elapsed = 00:01:08 . Memory (MB): peak = 2267.945 ; gain = 472.266

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 25adb747b

Time (s): cpu = 00:01:31 ; elapsed = 00:01:08 . Memory (MB): peak = 2267.945 ; gain = 472.266
Phase 5 Delay and Skew Optimization | Checksum: 25adb747b

Time (s): cpu = 00:01:31 ; elapsed = 00:01:08 . Memory (MB): peak = 2267.945 ; gain = 472.266

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a674f333

Time (s): cpu = 00:01:31 ; elapsed = 00:01:08 . Memory (MB): peak = 2267.945 ; gain = 472.266
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.072  | TNS=0.000  | WHS=0.166  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a674f333

Time (s): cpu = 00:01:31 ; elapsed = 00:01:08 . Memory (MB): peak = 2267.945 ; gain = 472.266
Phase 6 Post Hold Fix | Checksum: 1a674f333

Time (s): cpu = 00:01:31 ; elapsed = 00:01:08 . Memory (MB): peak = 2267.945 ; gain = 472.266

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0011201 %
  Global Horizontal Routing Utilization  = 0.00132707 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 230d3e38f

Time (s): cpu = 00:01:32 ; elapsed = 00:01:08 . Memory (MB): peak = 2267.945 ; gain = 472.266

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 230d3e38f

Time (s): cpu = 00:01:32 ; elapsed = 00:01:08 . Memory (MB): peak = 2267.945 ; gain = 472.266

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b00c57f9

Time (s): cpu = 00:01:32 ; elapsed = 00:01:08 . Memory (MB): peak = 2267.945 ; gain = 472.266

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.072  | TNS=0.000  | WHS=0.166  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b00c57f9

Time (s): cpu = 00:01:32 ; elapsed = 00:01:08 . Memory (MB): peak = 2267.945 ; gain = 472.266
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:32 ; elapsed = 00:01:08 . Memory (MB): peak = 2267.945 ; gain = 472.266

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:09 . Memory (MB): peak = 2267.945 ; gain = 472.266
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 2267.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
Command: report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
Command: report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
Command: report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gcd_route_status.rpt -pb gcd_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file gcd_timing_summary_routed.rpt -pb gcd_timing_summary_routed.pb -rpx gcd_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file gcd_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file gcd_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2267.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gcd_bus_skew_routed.rpt -pb gcd_bus_skew_routed.pb -rpx gcd_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 06:37:38 2020...

*** Running vivado
    with args -log gcd.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gcd.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gcd.tcl -notrace
Command: link_design -top gcd -part xc7vx690tffg1157-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 864.344 ; gain = 538.160
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.659 . Memory (MB): peak = 875.875 ; gain = 11.492

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 876964c8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1659.336 ; gain = 783.461

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1659.336 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1659.336 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1659.336 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1659.336 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1659.336 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1659.336 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1659.336 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1659.336 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1659.336 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1659.336 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1659.336 ; gain = 794.992
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
Command: report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1659.336 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1659.336 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11526995

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1659.336 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1659.336 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fea86a1f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1696.605 ; gain = 37.270

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1742676de

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1696.605 ; gain = 37.270

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1742676de

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1696.605 ; gain = 37.270
Phase 1 Placer Initialization | Checksum: 1742676de

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1696.605 ; gain = 37.270

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1eec460c2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.605 ; gain = 37.270

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1698.871 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1f92bf532

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1698.871 ; gain = 39.535
Phase 2 Global Placement | Checksum: ff11d630

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1698.871 ; gain = 39.535

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ff11d630

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1698.871 ; gain = 39.535

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e5ffc2ff

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1701.852 ; gain = 42.516

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fee6119d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1701.852 ; gain = 42.516

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fee6119d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1701.852 ; gain = 42.516

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: fee6119d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1701.852 ; gain = 42.516

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 10ae434c3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1701.875 ; gain = 42.539

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 8d95b248

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1735.754 ; gain = 76.418

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: a37c46a5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1735.754 ; gain = 76.418

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: a37c46a5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1735.754 ; gain = 76.418

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: a37c46a5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1735.754 ; gain = 76.418
Phase 3 Detail Placement | Checksum: a37c46a5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1735.754 ; gain = 76.418

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1230f090c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1230f090c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1791.996 ; gain = 132.660
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.197. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f0477d05

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1791.996 ; gain = 132.660
Phase 4.1 Post Commit Optimization | Checksum: f0477d05

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1791.996 ; gain = 132.660

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f0477d05

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1791.996 ; gain = 132.660

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f0477d05

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1791.996 ; gain = 132.660

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 10643446a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1791.996 ; gain = 132.660
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10643446a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1791.996 ; gain = 132.660
Ending Placer Task | Checksum: e5e7d30e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1791.996 ; gain = 132.660
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1791.996 ; gain = 132.660
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1791.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file gcd_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1791.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file gcd_utilization_placed.rpt -pb gcd_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.428 . Memory (MB): peak = 1791.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gcd_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1791.996 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b7a1e975 ConstDB: 0 ShapeSum: 2e45e999 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 42274894

Time (s): cpu = 00:01:30 ; elapsed = 00:01:05 . Memory (MB): peak = 2239.859 ; gain = 447.863
Post Restoration Checksum: NetGraph: 3298e0ce NumContArr: f8e67c6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 42274894

Time (s): cpu = 00:01:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2239.859 ; gain = 447.863

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 42274894

Time (s): cpu = 00:01:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2243.090 ; gain = 451.094

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 42274894

Time (s): cpu = 00:01:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2243.090 ; gain = 451.094
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b84280af

Time (s): cpu = 00:01:32 ; elapsed = 00:01:06 . Memory (MB): peak = 2268.301 ; gain = 476.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.144  | TNS=0.000  | WHS=-0.102 | THS=-0.829 |

Phase 2 Router Initialization | Checksum: 1060d7a2a

Time (s): cpu = 00:01:32 ; elapsed = 00:01:06 . Memory (MB): peak = 2268.301 ; gain = 476.305

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b49ce9e6

Time (s): cpu = 00:01:33 ; elapsed = 00:01:07 . Memory (MB): peak = 2268.301 ; gain = 476.305

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.180  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15d0e895d

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2268.301 ; gain = 476.305
Phase 4 Rip-up And Reroute | Checksum: 15d0e895d

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2268.301 ; gain = 476.305

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15d0e895d

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2268.301 ; gain = 476.305

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15d0e895d

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2268.301 ; gain = 476.305
Phase 5 Delay and Skew Optimization | Checksum: 15d0e895d

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2268.301 ; gain = 476.305

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 186856a52

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2268.301 ; gain = 476.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.273  | TNS=0.000  | WHS=0.176  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 186856a52

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2268.301 ; gain = 476.305
Phase 6 Post Hold Fix | Checksum: 186856a52

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2268.301 ; gain = 476.305

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00108999 %
  Global Horizontal Routing Utilization  = 0.00118945 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ca00530f

Time (s): cpu = 00:01:34 ; elapsed = 00:01:08 . Memory (MB): peak = 2268.301 ; gain = 476.305

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ca00530f

Time (s): cpu = 00:01:34 ; elapsed = 00:01:08 . Memory (MB): peak = 2268.301 ; gain = 476.305

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 96ee4fbe

Time (s): cpu = 00:01:34 ; elapsed = 00:01:08 . Memory (MB): peak = 2268.301 ; gain = 476.305

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.273  | TNS=0.000  | WHS=0.176  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 96ee4fbe

Time (s): cpu = 00:01:34 ; elapsed = 00:01:08 . Memory (MB): peak = 2268.301 ; gain = 476.305
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:34 ; elapsed = 00:01:08 . Memory (MB): peak = 2268.301 ; gain = 476.305

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:09 . Memory (MB): peak = 2268.301 ; gain = 476.305
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.144 . Memory (MB): peak = 2268.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
Command: report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
Command: report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
Command: report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gcd_route_status.rpt -pb gcd_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file gcd_timing_summary_routed.rpt -pb gcd_timing_summary_routed.pb -rpx gcd_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file gcd_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file gcd_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2268.301 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gcd_bus_skew_routed.rpt -pb gcd_bus_skew_routed.pb -rpx gcd_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 06:42:10 2020...

*** Running vivado
    with args -log gcd.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gcd.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gcd.tcl -notrace
Command: link_design -top gcd -part xc7vx690tffg1157-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 864.086 ; gain = 538.430
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.914 . Memory (MB): peak = 874.883 ; gain = 10.750

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 876964c8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1660.672 ; gain = 785.789

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1660.672 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1660.672 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1660.672 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1660.672 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1660.672 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1660.672 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1660.672 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1660.672 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1660.672 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 876964c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1660.672 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1660.672 ; gain = 796.586
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
Command: report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1660.672 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11526995

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1660.672 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1660.672 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fea86a1f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1695.938 ; gain = 35.266

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1742676de

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1695.938 ; gain = 35.266

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1742676de

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1695.938 ; gain = 35.266
Phase 1 Placer Initialization | Checksum: 1742676de

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1695.938 ; gain = 35.266

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1eec460c2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1695.938 ; gain = 35.266

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1700.000 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1f92bf532

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1700.000 ; gain = 39.328
Phase 2 Global Placement | Checksum: ff11d630

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1700.000 ; gain = 39.328

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ff11d630

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1700.000 ; gain = 39.328

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e5ffc2ff

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1702.980 ; gain = 42.309

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fee6119d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1702.980 ; gain = 42.309

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fee6119d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1702.980 ; gain = 42.309

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: fee6119d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1702.980 ; gain = 42.309

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 10ae434c3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1703.008 ; gain = 42.336

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 8d95b248

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1736.738 ; gain = 76.066

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: a37c46a5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1736.738 ; gain = 76.066

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: a37c46a5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1736.738 ; gain = 76.066

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: a37c46a5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1736.738 ; gain = 76.066
Phase 3 Detail Placement | Checksum: a37c46a5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1736.738 ; gain = 76.066

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1230f090c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1230f090c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1790.504 ; gain = 129.832
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.197. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f0477d05

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1790.504 ; gain = 129.832
Phase 4.1 Post Commit Optimization | Checksum: f0477d05

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1790.504 ; gain = 129.832

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f0477d05

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1790.504 ; gain = 129.832

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f0477d05

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1790.504 ; gain = 129.832

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 10643446a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1790.504 ; gain = 129.832
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10643446a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1790.504 ; gain = 129.832
Ending Placer Task | Checksum: e5e7d30e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1790.504 ; gain = 129.832
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1790.504 ; gain = 129.832
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1790.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file gcd_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1790.504 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file gcd_utilization_placed.rpt -pb gcd_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.472 . Memory (MB): peak = 1790.504 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gcd_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1790.504 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b7a1e975 ConstDB: 0 ShapeSum: 2e45e999 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 42274894

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2233.215 ; gain = 442.711
Post Restoration Checksum: NetGraph: 3298e0ce NumContArr: f8e67c6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 42274894

Time (s): cpu = 00:01:28 ; elapsed = 00:01:04 . Memory (MB): peak = 2233.215 ; gain = 442.711

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 42274894

Time (s): cpu = 00:01:28 ; elapsed = 00:01:04 . Memory (MB): peak = 2237.266 ; gain = 446.762

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 42274894

Time (s): cpu = 00:01:28 ; elapsed = 00:01:04 . Memory (MB): peak = 2237.266 ; gain = 446.762
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b84280af

Time (s): cpu = 00:01:29 ; elapsed = 00:01:05 . Memory (MB): peak = 2264.914 ; gain = 474.410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.144  | TNS=0.000  | WHS=-0.102 | THS=-0.829 |

Phase 2 Router Initialization | Checksum: 1060d7a2a

Time (s): cpu = 00:01:29 ; elapsed = 00:01:05 . Memory (MB): peak = 2264.914 ; gain = 474.410

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b49ce9e6

Time (s): cpu = 00:01:30 ; elapsed = 00:01:05 . Memory (MB): peak = 2264.914 ; gain = 474.410

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.180  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15d0e895d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:06 . Memory (MB): peak = 2264.914 ; gain = 474.410
Phase 4 Rip-up And Reroute | Checksum: 15d0e895d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:06 . Memory (MB): peak = 2264.914 ; gain = 474.410

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15d0e895d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:06 . Memory (MB): peak = 2264.914 ; gain = 474.410

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15d0e895d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:06 . Memory (MB): peak = 2264.914 ; gain = 474.410
Phase 5 Delay and Skew Optimization | Checksum: 15d0e895d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:06 . Memory (MB): peak = 2264.914 ; gain = 474.410

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 186856a52

Time (s): cpu = 00:01:31 ; elapsed = 00:01:06 . Memory (MB): peak = 2264.914 ; gain = 474.410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.273  | TNS=0.000  | WHS=0.176  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 186856a52

Time (s): cpu = 00:01:31 ; elapsed = 00:01:06 . Memory (MB): peak = 2264.914 ; gain = 474.410
Phase 6 Post Hold Fix | Checksum: 186856a52

Time (s): cpu = 00:01:31 ; elapsed = 00:01:06 . Memory (MB): peak = 2264.914 ; gain = 474.410

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00108999 %
  Global Horizontal Routing Utilization  = 0.00118945 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ca00530f

Time (s): cpu = 00:01:31 ; elapsed = 00:01:06 . Memory (MB): peak = 2264.914 ; gain = 474.410

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ca00530f

Time (s): cpu = 00:01:31 ; elapsed = 00:01:06 . Memory (MB): peak = 2264.914 ; gain = 474.410

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 96ee4fbe

Time (s): cpu = 00:01:31 ; elapsed = 00:01:06 . Memory (MB): peak = 2264.914 ; gain = 474.410

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.273  | TNS=0.000  | WHS=0.176  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 96ee4fbe

Time (s): cpu = 00:01:31 ; elapsed = 00:01:06 . Memory (MB): peak = 2264.914 ; gain = 474.410
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:31 ; elapsed = 00:01:06 . Memory (MB): peak = 2264.914 ; gain = 474.410

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:07 . Memory (MB): peak = 2264.914 ; gain = 474.410
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2264.914 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
Command: report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
Command: report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
Command: report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gcd_route_status.rpt -pb gcd_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file gcd_timing_summary_routed.rpt -pb gcd_timing_summary_routed.pb -rpx gcd_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file gcd_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file gcd_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.914 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gcd_bus_skew_routed.rpt -pb gcd_bus_skew_routed.pb -rpx gcd_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 07:19:13 2020...

*** Running vivado
    with args -log gcd.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gcd.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gcd.tcl -notrace
Command: link_design -top gcd -part xc7vx690tffg1157-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 864.246 ; gain = 539.246
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.669 . Memory (MB): peak = 876.844 ; gain = 12.551

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 103ab887f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.141 ; gain = 783.297

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 103ab887f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1660.141 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 103ab887f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1660.141 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 5c17e079

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1660.141 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 5c17e079

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1660.141 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 148cfed2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 1660.141 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 148cfed2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 1660.141 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1660.141 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 148cfed2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 1660.141 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 148cfed2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1660.141 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 148cfed2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1660.141 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.141 ; gain = 795.895
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
Command: report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1660.141 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 74efe144

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1660.141 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1660.141 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 128244c37

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1697.258 ; gain = 37.117

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1be002db9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1697.258 ; gain = 37.117

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1be002db9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1697.258 ; gain = 37.117
Phase 1 Placer Initialization | Checksum: 1be002db9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1697.258 ; gain = 37.117

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 135087a78

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1697.258 ; gain = 37.117

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1704.281 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1ed107211

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1704.281 ; gain = 44.141
Phase 2 Global Placement | Checksum: 1f5a144fe

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1704.281 ; gain = 44.141

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f5a144fe

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1704.281 ; gain = 44.141

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 289c5b831

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1707.258 ; gain = 47.117

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26e1e5a77

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1707.258 ; gain = 47.117

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 26e1e5a77

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1707.258 ; gain = 47.117

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 26e1e5a77

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1707.258 ; gain = 47.117

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 26e1e5a77

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1707.273 ; gain = 47.133

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1be309faf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1735.676 ; gain = 75.535

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 23d5a48c0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1735.676 ; gain = 75.535

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 23d5a48c0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1735.676 ; gain = 75.535

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1d84ae937

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1735.676 ; gain = 75.535
Phase 3 Detail Placement | Checksum: 1d84ae937

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1735.676 ; gain = 75.535

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a60c1827

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a60c1827

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1788.570 ; gain = 128.430
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.130. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1efecfa2a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1788.570 ; gain = 128.430
Phase 4.1 Post Commit Optimization | Checksum: 1efecfa2a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1788.570 ; gain = 128.430

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1efecfa2a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1788.570 ; gain = 128.430

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1efecfa2a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1788.570 ; gain = 128.430

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 211bb0dfe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1788.570 ; gain = 128.430
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 211bb0dfe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1788.570 ; gain = 128.430
Ending Placer Task | Checksum: 15df29e89

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1788.570 ; gain = 128.430
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1788.570 ; gain = 128.430
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1788.570 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file gcd_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1788.570 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file gcd_utilization_placed.rpt -pb gcd_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.388 . Memory (MB): peak = 1788.570 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gcd_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1788.570 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 72619621 ConstDB: 0 ShapeSum: eb910868 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15bd0f92b

Time (s): cpu = 00:01:22 ; elapsed = 00:00:59 . Memory (MB): peak = 2237.906 ; gain = 449.336
Post Restoration Checksum: NetGraph: 6a1b5a62 NumContArr: f1b59ec9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15bd0f92b

Time (s): cpu = 00:01:23 ; elapsed = 00:01:00 . Memory (MB): peak = 2237.906 ; gain = 449.336

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15bd0f92b

Time (s): cpu = 00:01:23 ; elapsed = 00:01:00 . Memory (MB): peak = 2241.141 ; gain = 452.570

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15bd0f92b

Time (s): cpu = 00:01:23 ; elapsed = 00:01:00 . Memory (MB): peak = 2241.141 ; gain = 452.570
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13c4a47d9

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2267.168 ; gain = 478.598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.131 | TNS=-1.332 | WHS=-0.074 | THS=-0.288 |

Phase 2 Router Initialization | Checksum: 1f4b285bb

Time (s): cpu = 00:01:24 ; elapsed = 00:01:01 . Memory (MB): peak = 2267.168 ; gain = 478.598

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17dceb8f9

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 2267.168 ; gain = 478.598

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.152 | TNS=-1.325 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: c7e10ac4

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 2267.168 ; gain = 478.598

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.152 | TNS=-1.325 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 19ebafaaf

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 2267.168 ; gain = 478.598
Phase 4 Rip-up And Reroute | Checksum: 19ebafaaf

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 2267.168 ; gain = 478.598

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11b8398eb

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 2267.168 ; gain = 478.598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.059 | TNS=-0.475 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 18f4a00c6

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 2267.168 ; gain = 478.598

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18f4a00c6

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 2267.168 ; gain = 478.598
Phase 5 Delay and Skew Optimization | Checksum: 18f4a00c6

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 2267.168 ; gain = 478.598

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10616a966

Time (s): cpu = 00:01:26 ; elapsed = 00:01:03 . Memory (MB): peak = 2267.168 ; gain = 478.598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.059 | TNS=-0.475 | WHS=0.189  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10616a966

Time (s): cpu = 00:01:26 ; elapsed = 00:01:03 . Memory (MB): peak = 2267.168 ; gain = 478.598
Phase 6 Post Hold Fix | Checksum: 10616a966

Time (s): cpu = 00:01:26 ; elapsed = 00:01:03 . Memory (MB): peak = 2267.168 ; gain = 478.598

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00278219 %
  Global Horizontal Routing Utilization  = 0.00241821 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 26.1261%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 19.8198%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 16.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1e4ee3825

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2267.168 ; gain = 478.598

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e4ee3825

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2267.168 ; gain = 478.598

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fff06854

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2267.168 ; gain = 478.598

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.059 | TNS=-0.475 | WHS=0.189  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1fff06854

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2267.168 ; gain = 478.598
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2267.168 ; gain = 478.598

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:04 . Memory (MB): peak = 2267.168 ; gain = 478.598
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2267.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
Command: report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
Command: report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
Command: report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gcd_route_status.rpt -pb gcd_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file gcd_timing_summary_routed.rpt -pb gcd_timing_summary_routed.pb -rpx gcd_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file gcd_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file gcd_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2267.168 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gcd_bus_skew_routed.rpt -pb gcd_bus_skew_routed.pb -rpx gcd_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 07:25:09 2020...

*** Running vivado
    with args -log gcd.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gcd.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gcd.tcl -notrace
Command: link_design -top gcd -part xc7vx690tffg1157-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 863.746 ; gain = 538.707
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.715 . Memory (MB): peak = 876.316 ; gain = 12.520

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 103ab887f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1658.762 ; gain = 782.445

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 103ab887f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1658.762 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 103ab887f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1658.762 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 5c17e079

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1658.762 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 5c17e079

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1658.762 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 148cfed2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1658.762 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 148cfed2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1658.762 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1658.762 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 148cfed2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1658.762 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 148cfed2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1658.762 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 148cfed2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1658.762 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1658.762 ; gain = 795.016
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
Command: report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1658.762 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 74efe144

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1658.762 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1658.762 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 128244c37

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1699.324 ; gain = 40.563

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15f2e39dd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1699.324 ; gain = 40.563

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15f2e39dd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1699.324 ; gain = 40.563
Phase 1 Placer Initialization | Checksum: 15f2e39dd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1699.324 ; gain = 40.563

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14665d1ea

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1699.324 ; gain = 40.563

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1706.961 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1cdc84a1e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1706.961 ; gain = 48.199
Phase 2 Global Placement | Checksum: 1e7e41498

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1706.961 ; gain = 48.199

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e7e41498

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1706.961 ; gain = 48.199

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20b72cd56

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1709.941 ; gain = 51.180

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bec09cf4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1709.941 ; gain = 51.180

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bec09cf4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1709.941 ; gain = 51.180

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1bec09cf4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1709.941 ; gain = 51.180

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1fae24906

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1709.961 ; gain = 51.199

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1d6616743

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1734.988 ; gain = 76.227

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 27b90aeff

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1734.988 ; gain = 76.227

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 27b90aeff

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 1734.988 ; gain = 76.227

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 29e4298e0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1734.988 ; gain = 76.227
Phase 3 Detail Placement | Checksum: 29e4298e0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1734.988 ; gain = 76.227

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 299d0947c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 299d0947c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1791.520 ; gain = 132.758
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.085. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19eeace87

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1791.520 ; gain = 132.758
Phase 4.1 Post Commit Optimization | Checksum: 19eeace87

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1791.520 ; gain = 132.758

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19eeace87

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1791.520 ; gain = 132.758

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19eeace87

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1791.520 ; gain = 132.758

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1c0b8e25b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1791.520 ; gain = 132.758
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c0b8e25b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1791.520 ; gain = 132.758
Ending Placer Task | Checksum: 1b80db272

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1791.520 ; gain = 132.758
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1791.520 ; gain = 132.758
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1791.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file gcd_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1791.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file gcd_utilization_placed.rpt -pb gcd_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.422 . Memory (MB): peak = 1791.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gcd_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1791.520 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cc7caa0a ConstDB: 0 ShapeSum: eb910868 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f93f4c3c

Time (s): cpu = 00:01:29 ; elapsed = 00:01:03 . Memory (MB): peak = 2237.801 ; gain = 446.281
Post Restoration Checksum: NetGraph: d29c8e61 NumContArr: 26a2bddb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f93f4c3c

Time (s): cpu = 00:01:29 ; elapsed = 00:01:04 . Memory (MB): peak = 2237.801 ; gain = 446.281

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f93f4c3c

Time (s): cpu = 00:01:29 ; elapsed = 00:01:04 . Memory (MB): peak = 2242.668 ; gain = 451.148

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f93f4c3c

Time (s): cpu = 00:01:29 ; elapsed = 00:01:04 . Memory (MB): peak = 2242.668 ; gain = 451.148
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 259195b4b

Time (s): cpu = 00:01:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2270.320 ; gain = 478.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.040  | TNS=0.000  | WHS=-0.077 | THS=-0.374 |

Phase 2 Router Initialization | Checksum: 2a554e4de

Time (s): cpu = 00:01:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2270.320 ; gain = 478.801

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a6fec383

Time (s): cpu = 00:01:32 ; elapsed = 00:01:06 . Memory (MB): peak = 2270.320 ; gain = 478.801

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.106  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 151e79c51

Time (s): cpu = 00:01:33 ; elapsed = 00:01:06 . Memory (MB): peak = 2270.320 ; gain = 478.801
Phase 4 Rip-up And Reroute | Checksum: 151e79c51

Time (s): cpu = 00:01:33 ; elapsed = 00:01:06 . Memory (MB): peak = 2270.320 ; gain = 478.801

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 151e79c51

Time (s): cpu = 00:01:33 ; elapsed = 00:01:06 . Memory (MB): peak = 2270.320 ; gain = 478.801

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 151e79c51

Time (s): cpu = 00:01:33 ; elapsed = 00:01:06 . Memory (MB): peak = 2270.320 ; gain = 478.801
Phase 5 Delay and Skew Optimization | Checksum: 151e79c51

Time (s): cpu = 00:01:33 ; elapsed = 00:01:06 . Memory (MB): peak = 2270.320 ; gain = 478.801

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d22e4952

Time (s): cpu = 00:01:33 ; elapsed = 00:01:06 . Memory (MB): peak = 2270.320 ; gain = 478.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.199  | TNS=0.000  | WHS=0.223  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d22e4952

Time (s): cpu = 00:01:33 ; elapsed = 00:01:06 . Memory (MB): peak = 2270.320 ; gain = 478.801
Phase 6 Post Hold Fix | Checksum: d22e4952

Time (s): cpu = 00:01:33 ; elapsed = 00:01:06 . Memory (MB): peak = 2270.320 ; gain = 478.801

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00318567 %
  Global Horizontal Routing Utilization  = 0.00212331 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1320a9029

Time (s): cpu = 00:01:34 ; elapsed = 00:01:06 . Memory (MB): peak = 2270.320 ; gain = 478.801

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1320a9029

Time (s): cpu = 00:01:34 ; elapsed = 00:01:06 . Memory (MB): peak = 2270.320 ; gain = 478.801

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1904c8e97

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2270.320 ; gain = 478.801

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.199  | TNS=0.000  | WHS=0.223  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1904c8e97

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2270.320 ; gain = 478.801
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2270.320 ; gain = 478.801

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:08 . Memory (MB): peak = 2270.320 ; gain = 478.801
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 2270.320 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
Command: report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
Command: report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
Command: report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gcd_route_status.rpt -pb gcd_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file gcd_timing_summary_routed.rpt -pb gcd_timing_summary_routed.pb -rpx gcd_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file gcd_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file gcd_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2270.320 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gcd_bus_skew_routed.rpt -pb gcd_bus_skew_routed.pb -rpx gcd_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 07:29:50 2020...

*** Running vivado
    with args -log gcd.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gcd.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gcd.tcl -notrace
Command: link_design -top gcd -part xc7vx690tffg1157-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 864.480 ; gain = 537.809
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.725 . Memory (MB): peak = 877.008 ; gain = 12.477

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 43430618

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1658.879 ; gain = 781.871

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 43430618

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1658.879 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 43430618

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1658.879 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b6220bac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1658.879 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b6220bac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1658.879 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 64477dda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1658.879 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 64477dda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1658.879 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1658.879 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 64477dda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1658.879 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 64477dda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1658.879 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 64477dda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1658.879 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1658.879 ; gain = 794.398
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
Command: report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1658.879 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 453c323a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1658.879 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1658.879 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 73214f67

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1696.051 ; gain = 37.172

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11230a12e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.051 ; gain = 37.172

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11230a12e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.051 ; gain = 37.172
Phase 1 Placer Initialization | Checksum: 11230a12e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.051 ; gain = 37.172

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 94839a56

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.051 ; gain = 37.172

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1707.082 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 83d2492f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1707.082 ; gain = 48.203
Phase 2 Global Placement | Checksum: 10464ac1b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1707.082 ; gain = 48.203

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10464ac1b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1707.082 ; gain = 48.203

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 7768a8d5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1710.055 ; gain = 51.176

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 980cb1f4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1710.055 ; gain = 51.176

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 980cb1f4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1710.055 ; gain = 51.176

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 980cb1f4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1710.055 ; gain = 51.176

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 11a3b4ebc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1710.082 ; gain = 51.203

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 7a8533a0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1735.137 ; gain = 76.258

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 33f34e2d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1735.137 ; gain = 76.258

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 33f34e2d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1735.137 ; gain = 76.258

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 33f34e2d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1735.137 ; gain = 76.258
Phase 3 Detail Placement | Checksum: 33f34e2d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1735.137 ; gain = 76.258

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f737d0e4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: f737d0e4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1790.715 ; gain = 131.836
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.206. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11e9cebcb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1790.715 ; gain = 131.836
Phase 4.1 Post Commit Optimization | Checksum: 11e9cebcb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1790.715 ; gain = 131.836

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11e9cebcb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1790.715 ; gain = 131.836

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11e9cebcb

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1790.715 ; gain = 131.836

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: dbe33fcc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1790.715 ; gain = 131.836
Phase 4 Post Placement Optimization and Clean-Up | Checksum: dbe33fcc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1790.715 ; gain = 131.836
Ending Placer Task | Checksum: 9a44ca5f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1790.715 ; gain = 131.836
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1790.715 ; gain = 131.836
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1790.715 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file gcd_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1790.715 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file gcd_utilization_placed.rpt -pb gcd_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.432 . Memory (MB): peak = 1790.715 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gcd_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1790.715 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 915aa454 ConstDB: 0 ShapeSum: 8ea260b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12fac029c

Time (s): cpu = 00:01:29 ; elapsed = 00:01:04 . Memory (MB): peak = 2234.535 ; gain = 443.820
Post Restoration Checksum: NetGraph: 4d2b5eec NumContArr: e280a3b0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12fac029c

Time (s): cpu = 00:01:29 ; elapsed = 00:01:04 . Memory (MB): peak = 2234.535 ; gain = 443.820

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12fac029c

Time (s): cpu = 00:01:29 ; elapsed = 00:01:04 . Memory (MB): peak = 2238.598 ; gain = 447.883

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12fac029c

Time (s): cpu = 00:01:29 ; elapsed = 00:01:04 . Memory (MB): peak = 2238.598 ; gain = 447.883
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19ca7dff4

Time (s): cpu = 00:01:30 ; elapsed = 00:01:05 . Memory (MB): peak = 2266.250 ; gain = 475.535
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.906 | TNS=-15.280| WHS=-0.101 | THS=-0.248 |

Phase 2 Router Initialization | Checksum: 1a541a94c

Time (s): cpu = 00:01:31 ; elapsed = 00:01:05 . Memory (MB): peak = 2266.250 ; gain = 475.535

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b9dab66f

Time (s): cpu = 00:01:32 ; elapsed = 00:01:06 . Memory (MB): peak = 2266.250 ; gain = 475.535

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.345 | TNS=-5.810 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1613a4a33

Time (s): cpu = 00:01:33 ; elapsed = 00:01:06 . Memory (MB): peak = 2266.250 ; gain = 475.535

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.386 | TNS=-6.184 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ac9edefd

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2266.250 ; gain = 475.535
Phase 4 Rip-up And Reroute | Checksum: 1ac9edefd

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2266.250 ; gain = 475.535

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11148942a

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2266.250 ; gain = 475.535
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.252 | TNS=-3.858 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: e38a4d2b

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2266.250 ; gain = 475.535

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e38a4d2b

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2266.250 ; gain = 475.535
Phase 5 Delay and Skew Optimization | Checksum: e38a4d2b

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2266.250 ; gain = 475.535

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: eb32d3f2

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2266.250 ; gain = 475.535
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.252 | TNS=-3.814 | WHS=0.199  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: eb32d3f2

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2266.250 ; gain = 475.535
Phase 6 Post Hold Fix | Checksum: eb32d3f2

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2266.250 ; gain = 475.535

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00641952 %
  Global Horizontal Routing Utilization  = 0.0052198 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 15.3153%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: f285f2ff

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2266.250 ; gain = 475.535

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f285f2ff

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2266.250 ; gain = 475.535

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a2a3b182

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2266.250 ; gain = 475.535

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.252 | TNS=-3.814 | WHS=0.199  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: a2a3b182

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2266.250 ; gain = 475.535
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2266.250 ; gain = 475.535

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:09 . Memory (MB): peak = 2266.250 ; gain = 475.535
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 2266.250 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
Command: report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
Command: report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
Command: report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gcd_route_status.rpt -pb gcd_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file gcd_timing_summary_routed.rpt -pb gcd_timing_summary_routed.pb -rpx gcd_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file gcd_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file gcd_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2266.250 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gcd_bus_skew_routed.rpt -pb gcd_bus_skew_routed.pb -rpx gcd_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 07:49:03 2020...

*** Running vivado
    with args -log gcd.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gcd.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gcd.tcl -notrace
Command: link_design -top gcd -part xc7vx690tffg1157-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 865.305 ; gain = 539.582
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.652 . Memory (MB): peak = 877.492 ; gain = 12.141

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 43430618

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1660.770 ; gain = 783.277

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 43430618

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1660.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 43430618

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1660.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b6220bac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1660.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b6220bac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1660.770 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 64477dda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1660.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 64477dda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1660.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1660.770 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 64477dda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1660.770 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 64477dda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1660.770 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 64477dda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1660.770 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1660.770 ; gain = 795.465
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
Command: report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1660.770 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 453c323a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1660.770 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1660.770 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 73214f67

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1694.250 ; gain = 33.480

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 7609dd5c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1694.250 ; gain = 33.480

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 7609dd5c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1694.250 ; gain = 33.480
Phase 1 Placer Initialization | Checksum: 7609dd5c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1694.250 ; gain = 33.480

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d7f9f3dd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1694.250 ; gain = 33.480

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1705.867 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 773986ca

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1705.867 ; gain = 45.098
Phase 2 Global Placement | Checksum: 14ced1735

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1705.867 ; gain = 45.098

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14ced1735

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1705.867 ; gain = 45.098

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b88b82df

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1708.840 ; gain = 48.070

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18aa61ebd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1708.840 ; gain = 48.070

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18aa61ebd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1708.840 ; gain = 48.070

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 18aa61ebd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1708.840 ; gain = 48.070

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 16ab90341

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1708.867 ; gain = 48.098

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 15de66ce0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1733.930 ; gain = 73.160

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 7a650095

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1733.930 ; gain = 73.160

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 7a650095

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1733.930 ; gain = 73.160

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1883020b9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1733.930 ; gain = 73.160
Phase 3 Detail Placement | Checksum: 1883020b9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1733.930 ; gain = 73.160

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18a89674a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18a89674a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1791.117 ; gain = 130.348
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.063. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e864ee84

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1791.117 ; gain = 130.348
Phase 4.1 Post Commit Optimization | Checksum: 1e864ee84

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1791.117 ; gain = 130.348

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e864ee84

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1791.117 ; gain = 130.348

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e864ee84

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1791.117 ; gain = 130.348

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a5ab4285

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1791.117 ; gain = 130.348
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a5ab4285

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1791.117 ; gain = 130.348
Ending Placer Task | Checksum: d4862504

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1791.117 ; gain = 130.348
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1791.117 ; gain = 130.348
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1791.117 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file gcd_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1791.117 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file gcd_utilization_placed.rpt -pb gcd_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.390 . Memory (MB): peak = 1791.117 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gcd_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1791.117 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cb9bfef9 ConstDB: 0 ShapeSum: 8ea260b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ed45573b

Time (s): cpu = 00:01:25 ; elapsed = 00:01:03 . Memory (MB): peak = 2236.656 ; gain = 445.539
Post Restoration Checksum: NetGraph: c4395e8 NumContArr: e101c153 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ed45573b

Time (s): cpu = 00:01:25 ; elapsed = 00:01:03 . Memory (MB): peak = 2236.656 ; gain = 445.539

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ed45573b

Time (s): cpu = 00:01:26 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.883 ; gain = 448.766

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ed45573b

Time (s): cpu = 00:01:26 ; elapsed = 00:01:03 . Memory (MB): peak = 2239.883 ; gain = 448.766
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fc6e74f5

Time (s): cpu = 00:01:27 ; elapsed = 00:01:04 . Memory (MB): peak = 2266.730 ; gain = 475.613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.107 | TNS=-0.415 | WHS=-0.073 | THS=-0.270 |

Phase 2 Router Initialization | Checksum: 1c46dbd67

Time (s): cpu = 00:01:27 ; elapsed = 00:01:04 . Memory (MB): peak = 2266.730 ; gain = 475.613

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1470980dd

Time (s): cpu = 00:01:28 ; elapsed = 00:01:05 . Memory (MB): peak = 2266.730 ; gain = 475.613

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.058 | TNS=-0.121 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 69730447

Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 2266.730 ; gain = 475.613

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.058 | TNS=-0.121 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e8ef89cf

Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 2266.730 ; gain = 475.613
Phase 4 Rip-up And Reroute | Checksum: e8ef89cf

Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 2266.730 ; gain = 475.613

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: fe91b3be

Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 2266.730 ; gain = 475.613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.035  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: fe91b3be

Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 2266.730 ; gain = 475.613

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fe91b3be

Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 2266.730 ; gain = 475.613
Phase 5 Delay and Skew Optimization | Checksum: fe91b3be

Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 2266.730 ; gain = 475.613

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: bd1519ad

Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 2266.730 ; gain = 475.613
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.035  | TNS=0.000  | WHS=0.189  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: bd1519ad

Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 2266.730 ; gain = 475.613
Phase 6 Post Hold Fix | Checksum: bd1519ad

Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 2266.730 ; gain = 475.613

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00660018 %
  Global Horizontal Routing Utilization  = 0.00558352 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16a427844

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 2266.730 ; gain = 475.613

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16a427844

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 2266.730 ; gain = 475.613

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 182e6e7d6

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 2266.730 ; gain = 475.613

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.035  | TNS=0.000  | WHS=0.189  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 182e6e7d6

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 2266.730 ; gain = 475.613
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 2266.730 ; gain = 475.613

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:07 . Memory (MB): peak = 2266.730 ; gain = 475.613
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 2266.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
Command: report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
Command: report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
Command: report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gcd_route_status.rpt -pb gcd_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file gcd_timing_summary_routed.rpt -pb gcd_timing_summary_routed.pb -rpx gcd_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file gcd_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file gcd_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2266.730 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gcd_bus_skew_routed.rpt -pb gcd_bus_skew_routed.pb -rpx gcd_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 08:06:47 2020...

*** Running vivado
    with args -log gcd.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gcd.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gcd.tcl -notrace
Command: link_design -top gcd -part xc7vx690tffg1157-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 865.703 ; gain = 540.211
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.715 . Memory (MB): peak = 876.988 ; gain = 11.234

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15afe2972

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1661.590 ; gain = 784.602

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15afe2972

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1661.590 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15afe2972

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1661.590 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: efd2f76b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1661.590 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: efd2f76b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1661.590 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2c8cf179

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1661.590 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2c8cf179

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1661.590 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1661.590 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2c8cf179

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1661.590 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2c8cf179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1661.590 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2c8cf179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1661.590 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1661.590 ; gain = 795.887
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
Command: report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1661.590 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 289deffe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1661.590 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1661.590 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ce30df18

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1697.234 ; gain = 35.645

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18f9dc301

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1697.234 ; gain = 35.645

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18f9dc301

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1697.234 ; gain = 35.645
Phase 1 Placer Initialization | Checksum: 18f9dc301

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1697.234 ; gain = 35.645

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a97fdebd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1697.234 ; gain = 35.645

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1708.262 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 14f962218

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1708.262 ; gain = 46.672
Phase 2 Global Placement | Checksum: 106a35710

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1708.262 ; gain = 46.672

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 106a35710

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1708.262 ; gain = 46.672

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e7dc863d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1711.238 ; gain = 49.648

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13c273198

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1711.238 ; gain = 49.648

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13c273198

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1711.238 ; gain = 49.648

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 13c273198

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1711.238 ; gain = 49.648

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 102be5684

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1711.254 ; gain = 49.664

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 170687948

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1744.344 ; gain = 82.754

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1118798ba

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1744.344 ; gain = 82.754

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1118798ba

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1744.344 ; gain = 82.754

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1118798ba

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1744.344 ; gain = 82.754
Phase 3 Detail Placement | Checksum: 1118798ba

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1744.344 ; gain = 82.754

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19efcb03f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19efcb03f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1801.609 ; gain = 140.020
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.339. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e6d1fb1f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1801.609 ; gain = 140.020
Phase 4.1 Post Commit Optimization | Checksum: 1e6d1fb1f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1801.609 ; gain = 140.020

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e6d1fb1f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1801.609 ; gain = 140.020

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e6d1fb1f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1801.609 ; gain = 140.020

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2047e6f88

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1801.609 ; gain = 140.020
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2047e6f88

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1801.609 ; gain = 140.020
Ending Placer Task | Checksum: 136c2f034

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1801.609 ; gain = 140.020
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1801.609 ; gain = 140.020
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1801.609 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file gcd_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1801.609 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file gcd_utilization_placed.rpt -pb gcd_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.417 . Memory (MB): peak = 1801.609 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gcd_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1801.609 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 467c52a4 ConstDB: 0 ShapeSum: f0469d90 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 111c654ff

Time (s): cpu = 00:01:21 ; elapsed = 00:00:58 . Memory (MB): peak = 2243.895 ; gain = 442.285
Post Restoration Checksum: NetGraph: 7db56701 NumContArr: 9410edfe Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 111c654ff

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 2243.895 ; gain = 442.285

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 111c654ff

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 2247.949 ; gain = 446.340

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 111c654ff

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 2247.949 ; gain = 446.340
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: d34cd1d0

Time (s): cpu = 00:01:23 ; elapsed = 00:01:00 . Memory (MB): peak = 2275.590 ; gain = 473.980
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.429 | TNS=-13.525| WHS=-0.073 | THS=-0.827 |

Phase 2 Router Initialization | Checksum: 155cfdf2a

Time (s): cpu = 00:01:23 ; elapsed = 00:01:00 . Memory (MB): peak = 2275.590 ; gain = 473.980

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a0b0fd56

Time (s): cpu = 00:01:25 ; elapsed = 00:01:01 . Memory (MB): peak = 2275.590 ; gain = 473.980

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.551 | TNS=-17.010| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 990cf0fe

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 2275.590 ; gain = 473.980

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.551 | TNS=-17.010| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d7f9bf9a

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2275.590 ; gain = 473.980
Phase 4 Rip-up And Reroute | Checksum: 1d7f9bf9a

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2275.590 ; gain = 473.980

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19799b9b1

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2275.590 ; gain = 473.980
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.483 | TNS=-14.214| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: d533939e

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2275.590 ; gain = 473.980

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d533939e

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2275.590 ; gain = 473.980
Phase 5 Delay and Skew Optimization | Checksum: d533939e

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2275.590 ; gain = 473.980

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 174381d23

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2275.590 ; gain = 473.980
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.483 | TNS=-14.214| WHS=0.129  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 174381d23

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2275.590 ; gain = 473.980
Phase 6 Post Hold Fix | Checksum: 174381d23

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2275.590 ; gain = 473.980

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0316821 %
  Global Horizontal Routing Utilization  = 0.0403822 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 19385fe6c

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2275.590 ; gain = 473.980

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19385fe6c

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2275.590 ; gain = 473.980

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21db20f99

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2275.590 ; gain = 473.980

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.483 | TNS=-14.214| WHS=0.129  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 21db20f99

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2275.590 ; gain = 473.980
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 2275.590 ; gain = 473.980

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:05 . Memory (MB): peak = 2275.590 ; gain = 473.980
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.141 . Memory (MB): peak = 2275.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
Command: report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
Command: report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
Command: report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gcd_route_status.rpt -pb gcd_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file gcd_timing_summary_routed.rpt -pb gcd_timing_summary_routed.pb -rpx gcd_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file gcd_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file gcd_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2275.590 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gcd_bus_skew_routed.rpt -pb gcd_bus_skew_routed.pb -rpx gcd_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 09:18:00 2020...

*** Running vivado
    with args -log gcd.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gcd.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gcd.tcl -notrace
Command: link_design -top gcd -part xc7vx690tffg1157-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 865.230 ; gain = 539.629
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.689 . Memory (MB): peak = 875.953 ; gain = 10.676

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15afe2972

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1661.598 ; gain = 785.645

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15afe2972

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1661.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15afe2972

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1661.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: efd2f76b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1661.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: efd2f76b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1661.598 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2c8cf179

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1661.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2c8cf179

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1661.598 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1661.598 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2c8cf179

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1661.598 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2c8cf179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1661.598 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2c8cf179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1661.598 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1661.598 ; gain = 796.367
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
Command: report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1661.598 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 289deffe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1661.598 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1661.598 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ce30df18

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1695.410 ; gain = 33.813

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 189b58062

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1695.410 ; gain = 33.813

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 189b58062

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1695.410 ; gain = 33.813
Phase 1 Placer Initialization | Checksum: 189b58062

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1695.410 ; gain = 33.813

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11c73972e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1695.410 ; gain = 33.813

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1706.586 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 12e618884

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1706.586 ; gain = 44.988
Phase 2 Global Placement | Checksum: 11511fded

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1706.586 ; gain = 44.988

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11511fded

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1706.586 ; gain = 44.988

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15f639b5c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1709.570 ; gain = 47.973

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1591bd053

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1709.570 ; gain = 47.973

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1591bd053

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1709.570 ; gain = 47.973

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1591bd053

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1709.570 ; gain = 47.973

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13db4c71c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1709.582 ; gain = 47.984

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 7b6ce6fc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1744.602 ; gain = 83.004

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 15669e331

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1744.602 ; gain = 83.004

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 15669e331

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1744.602 ; gain = 83.004

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: e0b8ba3c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1744.602 ; gain = 83.004
Phase 3 Detail Placement | Checksum: e0b8ba3c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1744.602 ; gain = 83.004

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 202a50232

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 202a50232

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1799.883 ; gain = 138.285
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.107. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1607b6a3c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1799.883 ; gain = 138.285
Phase 4.1 Post Commit Optimization | Checksum: 1607b6a3c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1799.883 ; gain = 138.285

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1607b6a3c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1799.883 ; gain = 138.285

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1607b6a3c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1799.883 ; gain = 138.285

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 17e27dea5

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1799.883 ; gain = 138.285
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17e27dea5

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1799.883 ; gain = 138.285
Ending Placer Task | Checksum: 162f20667

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1799.883 ; gain = 138.285
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1799.883 ; gain = 138.285
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1799.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file gcd_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1799.883 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file gcd_utilization_placed.rpt -pb gcd_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.389 . Memory (MB): peak = 1799.883 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gcd_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1799.883 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 72ab68d7 ConstDB: 0 ShapeSum: f0469d90 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1049ea1dc

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 2242.109 ; gain = 442.227
Post Restoration Checksum: NetGraph: b2050afe NumContArr: 529996de Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1049ea1dc

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 2242.109 ; gain = 442.227

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1049ea1dc

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 2245.355 ; gain = 445.473

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1049ea1dc

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 2245.355 ; gain = 445.473
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: c0fb8a31

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2273.008 ; gain = 473.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.315 | TNS=-6.903 | WHS=-0.098 | THS=-0.751 |

Phase 2 Router Initialization | Checksum: 10d460264

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2273.008 ; gain = 473.125

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17a3f9180

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 2273.008 ; gain = 473.125

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.292 | TNS=-6.142 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1655fb052

Time (s): cpu = 00:01:26 ; elapsed = 00:01:03 . Memory (MB): peak = 2273.008 ; gain = 473.125

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.292 | TNS=-6.142 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10cd6d26e

Time (s): cpu = 00:01:27 ; elapsed = 00:01:04 . Memory (MB): peak = 2273.008 ; gain = 473.125
Phase 4 Rip-up And Reroute | Checksum: 10cd6d26e

Time (s): cpu = 00:01:27 ; elapsed = 00:01:04 . Memory (MB): peak = 2273.008 ; gain = 473.125

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14c0028e2

Time (s): cpu = 00:01:27 ; elapsed = 00:01:04 . Memory (MB): peak = 2273.008 ; gain = 473.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.224 | TNS=-3.658 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1818ea65e

Time (s): cpu = 00:01:27 ; elapsed = 00:01:04 . Memory (MB): peak = 2273.008 ; gain = 473.125

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1818ea65e

Time (s): cpu = 00:01:27 ; elapsed = 00:01:04 . Memory (MB): peak = 2273.008 ; gain = 473.125
Phase 5 Delay and Skew Optimization | Checksum: 1818ea65e

Time (s): cpu = 00:01:27 ; elapsed = 00:01:04 . Memory (MB): peak = 2273.008 ; gain = 473.125

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10912ae1f

Time (s): cpu = 00:01:28 ; elapsed = 00:01:04 . Memory (MB): peak = 2273.008 ; gain = 473.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.224 | TNS=-3.658 | WHS=0.127  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10912ae1f

Time (s): cpu = 00:01:28 ; elapsed = 00:01:04 . Memory (MB): peak = 2273.008 ; gain = 473.125
Phase 6 Post Hold Fix | Checksum: 10912ae1f

Time (s): cpu = 00:01:28 ; elapsed = 00:01:04 . Memory (MB): peak = 2273.008 ; gain = 473.125

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0310498 %
  Global Horizontal Routing Utilization  = 0.0405788 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 164bdbdaf

Time (s): cpu = 00:01:28 ; elapsed = 00:01:04 . Memory (MB): peak = 2273.008 ; gain = 473.125

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 164bdbdaf

Time (s): cpu = 00:01:28 ; elapsed = 00:01:04 . Memory (MB): peak = 2273.008 ; gain = 473.125

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a37c290e

Time (s): cpu = 00:01:28 ; elapsed = 00:01:04 . Memory (MB): peak = 2273.008 ; gain = 473.125

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.224 | TNS=-3.658 | WHS=0.127  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a37c290e

Time (s): cpu = 00:01:28 ; elapsed = 00:01:04 . Memory (MB): peak = 2273.008 ; gain = 473.125
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:28 ; elapsed = 00:01:04 . Memory (MB): peak = 2273.008 ; gain = 473.125

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 2273.008 ; gain = 473.125
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.176 . Memory (MB): peak = 2273.008 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
Command: report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
Command: report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
Command: report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gcd_route_status.rpt -pb gcd_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file gcd_timing_summary_routed.rpt -pb gcd_timing_summary_routed.pb -rpx gcd_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file gcd_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file gcd_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2273.008 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gcd_bus_skew_routed.rpt -pb gcd_bus_skew_routed.pb -rpx gcd_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 09:27:31 2020...

*** Running vivado
    with args -log gcd.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gcd.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gcd.tcl -notrace
Command: link_design -top gcd -part xc7vx690tffg1157-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 865.957 ; gain = 540.492
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.679 . Memory (MB): peak = 877.563 ; gain = 11.559

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15afe2972

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1659.551 ; gain = 781.988

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15afe2972

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1659.551 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15afe2972

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1659.551 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: efd2f76b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1659.551 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: efd2f76b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1659.551 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2c8cf179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1659.551 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2c8cf179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1659.551 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1659.551 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2c8cf179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1659.551 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2c8cf179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1659.551 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2c8cf179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1659.551 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1659.551 ; gain = 793.594
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
Command: report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1659.551 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 289deffe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1659.551 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1659.551 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ce30df18

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1695.961 ; gain = 36.410

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18d50f860

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1695.961 ; gain = 36.410

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18d50f860

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1695.961 ; gain = 36.410
Phase 1 Placer Initialization | Checksum: 18d50f860

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1695.961 ; gain = 36.410

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 178409798

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1695.961 ; gain = 36.410

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1708.738 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1870c9dc6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1708.738 ; gain = 49.188
Phase 2 Global Placement | Checksum: 16fb8717e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1708.738 ; gain = 49.188

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16fb8717e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1708.738 ; gain = 49.188

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a989d144

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1711.719 ; gain = 52.168

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c705d9d1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1711.719 ; gain = 52.168

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c705d9d1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1711.719 ; gain = 52.168

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: c705d9d1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1711.719 ; gain = 52.168

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1566b2f87

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1711.734 ; gain = 52.184

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 97f3ba50

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1745.258 ; gain = 85.707

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 67b91593

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1745.258 ; gain = 85.707

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 67b91593

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1745.258 ; gain = 85.707

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1023e5c3e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1745.258 ; gain = 85.707
Phase 3 Detail Placement | Checksum: 1023e5c3e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1745.258 ; gain = 85.707

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b064a330

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b064a330

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1799.672 ; gain = 140.121
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.242. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f58c98e7

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1799.676 ; gain = 140.125
Phase 4.1 Post Commit Optimization | Checksum: 1f58c98e7

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1799.676 ; gain = 140.125

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f58c98e7

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1799.676 ; gain = 140.125

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f58c98e7

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1799.676 ; gain = 140.125

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 213390d50

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1799.676 ; gain = 140.125
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 213390d50

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1799.676 ; gain = 140.125
Ending Placer Task | Checksum: 16f98deb6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1799.676 ; gain = 140.125
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1799.676 ; gain = 140.125
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1799.676 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file gcd_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1799.676 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file gcd_utilization_placed.rpt -pb gcd_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.423 . Memory (MB): peak = 1799.676 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gcd_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1799.676 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7f524126 ConstDB: 0 ShapeSum: f0469d90 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1cbbea575

Time (s): cpu = 00:01:23 ; elapsed = 00:00:59 . Memory (MB): peak = 2245.570 ; gain = 445.895
Post Restoration Checksum: NetGraph: cfe14c7c NumContArr: fbdd58f9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1cbbea575

Time (s): cpu = 00:01:23 ; elapsed = 00:01:00 . Memory (MB): peak = 2245.570 ; gain = 445.895

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1cbbea575

Time (s): cpu = 00:01:23 ; elapsed = 00:01:00 . Memory (MB): peak = 2249.629 ; gain = 449.953

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1cbbea575

Time (s): cpu = 00:01:23 ; elapsed = 00:01:00 . Memory (MB): peak = 2249.629 ; gain = 449.953
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e52b60a3

Time (s): cpu = 00:01:25 ; elapsed = 00:01:01 . Memory (MB): peak = 2280.258 ; gain = 480.582
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.227  | TNS=0.000  | WHS=-0.074 | THS=-0.722 |

Phase 2 Router Initialization | Checksum: 14dec1f85

Time (s): cpu = 00:01:25 ; elapsed = 00:01:01 . Memory (MB): peak = 2280.258 ; gain = 480.582

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fd2f1774

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 2280.258 ; gain = 480.582

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.226  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 148556c3c

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2280.258 ; gain = 480.582
Phase 4 Rip-up And Reroute | Checksum: 148556c3c

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2280.258 ; gain = 480.582

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 148556c3c

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2280.258 ; gain = 480.582

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 148556c3c

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2280.258 ; gain = 480.582
Phase 5 Delay and Skew Optimization | Checksum: 148556c3c

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2280.258 ; gain = 480.582

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20e2e1a84

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2280.258 ; gain = 480.582
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.294  | TNS=0.000  | WHS=0.143  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20e2e1a84

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2280.258 ; gain = 480.582
Phase 6 Post Hold Fix | Checksum: 20e2e1a84

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2280.258 ; gain = 480.582

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0300983 %
  Global Horizontal Routing Utilization  = 0.0406378 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13fd4581f

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2280.258 ; gain = 480.582

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13fd4581f

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2280.258 ; gain = 480.582

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 114b246a9

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2280.258 ; gain = 480.582

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.294  | TNS=0.000  | WHS=0.143  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 114b246a9

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2280.258 ; gain = 480.582
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:28 ; elapsed = 00:01:03 . Memory (MB): peak = 2280.258 ; gain = 480.582

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:04 . Memory (MB): peak = 2280.258 ; gain = 480.582
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.164 . Memory (MB): peak = 2280.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
Command: report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
Command: report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
Command: report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gcd_route_status.rpt -pb gcd_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file gcd_timing_summary_routed.rpt -pb gcd_timing_summary_routed.pb -rpx gcd_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file gcd_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file gcd_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2280.258 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gcd_bus_skew_routed.rpt -pb gcd_bus_skew_routed.pb -rpx gcd_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 10 09:47:08 2020...

*** Running vivado
    with args -log gcd.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source gcd.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source gcd.tcl -notrace
Command: link_design -top gcd -part xc7vx690tffg1157-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 865.340 ; gain = 540.684
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.634 . Memory (MB): peak = 876.582 ; gain = 11.195

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15afe2972

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1661.348 ; gain = 784.766

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15afe2972

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1661.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15afe2972

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1661.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: efd2f76b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.235 . Memory (MB): peak = 1661.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: efd2f76b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.270 . Memory (MB): peak = 1661.348 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2c8cf179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.357 . Memory (MB): peak = 1661.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2c8cf179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.360 . Memory (MB): peak = 1661.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1661.348 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2c8cf179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.365 . Memory (MB): peak = 1661.348 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2c8cf179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1661.348 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2c8cf179

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1661.348 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1661.348 ; gain = 796.008
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
Command: report_drc -file gcd_drc_opted.rpt -pb gcd_drc_opted.pb -rpx gcd_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1661.348 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 289deffe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1661.348 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1661.348 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ce30df18

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1696.813 ; gain = 35.465

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18d50f860

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1696.813 ; gain = 35.465

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18d50f860

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1696.813 ; gain = 35.465
Phase 1 Placer Initialization | Checksum: 18d50f860

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1696.813 ; gain = 35.465

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 178409798

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1696.813 ; gain = 35.465

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1706.641 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1870c9dc6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1706.641 ; gain = 45.293
Phase 2 Global Placement | Checksum: 16fb8717e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1706.641 ; gain = 45.293

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16fb8717e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1706.641 ; gain = 45.293

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a989d144

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1709.621 ; gain = 48.273

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c705d9d1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1709.621 ; gain = 48.273

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c705d9d1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1709.621 ; gain = 48.273

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: c705d9d1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1709.621 ; gain = 48.273

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1566b2f87

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1709.645 ; gain = 48.297

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 97f3ba50

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1742.355 ; gain = 81.008

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 67b91593

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1742.355 ; gain = 81.008

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 67b91593

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1742.355 ; gain = 81.008

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1023e5c3e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1742.355 ; gain = 81.008
Phase 3 Detail Placement | Checksum: 1023e5c3e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1742.355 ; gain = 81.008

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b064a330

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b064a330

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1796.387 ; gain = 135.039
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.242. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f58c98e7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1796.391 ; gain = 135.043
Phase 4.1 Post Commit Optimization | Checksum: 1f58c98e7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1796.391 ; gain = 135.043

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f58c98e7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1796.391 ; gain = 135.043

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f58c98e7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1796.391 ; gain = 135.043

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 213390d50

Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1796.391 ; gain = 135.043
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 213390d50

Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1796.391 ; gain = 135.043
Ending Placer Task | Checksum: 16f98deb6

Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1796.391 ; gain = 135.043
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 1796.391 ; gain = 135.043
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1796.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file gcd_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1796.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file gcd_utilization_placed.rpt -pb gcd_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.391 . Memory (MB): peak = 1796.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file gcd_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1796.391 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2019.09' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7f524126 ConstDB: 0 ShapeSum: f0469d90 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1cbbea575

Time (s): cpu = 00:01:18 ; elapsed = 00:00:57 . Memory (MB): peak = 2239.684 ; gain = 443.293
Post Restoration Checksum: NetGraph: cfe14c7c NumContArr: fbdd58f9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1cbbea575

Time (s): cpu = 00:01:19 ; elapsed = 00:00:58 . Memory (MB): peak = 2239.684 ; gain = 443.293

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1cbbea575

Time (s): cpu = 00:01:19 ; elapsed = 00:00:58 . Memory (MB): peak = 2242.926 ; gain = 446.535

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1cbbea575

Time (s): cpu = 00:01:19 ; elapsed = 00:00:58 . Memory (MB): peak = 2242.926 ; gain = 446.535
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e52b60a3

Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 2272.742 ; gain = 476.352
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.227  | TNS=0.000  | WHS=-0.074 | THS=-0.722 |

Phase 2 Router Initialization | Checksum: 14dec1f85

Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 2272.742 ; gain = 476.352

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fd2f1774

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 2272.742 ; gain = 476.352

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.226  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 148556c3c

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2272.742 ; gain = 476.352
Phase 4 Rip-up And Reroute | Checksum: 148556c3c

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2272.742 ; gain = 476.352

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 148556c3c

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2272.742 ; gain = 476.352

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 148556c3c

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2272.742 ; gain = 476.352
Phase 5 Delay and Skew Optimization | Checksum: 148556c3c

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2272.742 ; gain = 476.352

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20e2e1a84

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2272.742 ; gain = 476.352
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.294  | TNS=0.000  | WHS=0.143  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20e2e1a84

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2272.742 ; gain = 476.352
Phase 6 Post Hold Fix | Checksum: 20e2e1a84

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2272.742 ; gain = 476.352

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0300983 %
  Global Horizontal Routing Utilization  = 0.0406378 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13fd4581f

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2272.742 ; gain = 476.352

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13fd4581f

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2272.742 ; gain = 476.352

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 114b246a9

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2272.742 ; gain = 476.352

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.294  | TNS=0.000  | WHS=0.143  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 114b246a9

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2272.742 ; gain = 476.352
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 2272.742 ; gain = 476.352

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 2272.742 ; gain = 476.352
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.142 . Memory (MB): peak = 2272.742 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
Command: report_drc -file gcd_drc_routed.rpt -pb gcd_drc_routed.pb -rpx gcd_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
Command: report_methodology -file gcd_methodology_drc_routed.rpt -pb gcd_methodology_drc_routed.pb -rpx gcd_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Siddhartha/Course Work/Hardware Security/gcd/gcd.runs/impl_1/gcd_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
Command: report_power -file gcd_power_routed.rpt -pb gcd_power_summary_routed.pb -rpx gcd_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file gcd_route_status.rpt -pb gcd_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file gcd_timing_summary_routed.rpt -pb gcd_timing_summary_routed.pb -rpx gcd_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file gcd_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file gcd_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2272.742 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file gcd_bus_skew_routed.rpt -pb gcd_bus_skew_routed.pb -rpx gcd_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 19:18:57 2020...
