set_property LOC SLICE_X38Y3 [get_cells -hier -regexp .*FirstCell/CARRY4_inst]

set_property MARK_DEBUG true [get_nets {i_tdc/i_tdc_core/hit_status[0]}]
set_property MARK_DEBUG true [get_nets {i_tdc/i_tdc_core/hit_status[1]}]
set_property MARK_DEBUG true [get_nets {i_tdc/i_tdc_core/fine_time[0]}]
set_property MARK_DEBUG true [get_nets {i_tdc/i_tdc_core/fine_time[1]}]

set_property MARK_DEBUG true [get_nets {i_tdc/i_tdc_core/encoder/position_out[0]}]
set_property MARK_DEBUG true [get_nets {i_tdc/i_tdc_core/encoder/position_out[1]}]
set_property MARK_DEBUG true [get_nets {i_tdc/i_tdc_core/encoder/position_out[2]}]
set_property MARK_DEBUG true [get_nets {i_tdc/i_tdc_core/encoder/position_out[3]}]
set_property MARK_DEBUG true [get_nets {i_tdc/i_tdc_core/encoder/position_out[4]}]
set_property MARK_DEBUG true [get_nets {i_tdc/i_tdc_core/encoder/position_out[5]}]
set_property MARK_DEBUG true [get_nets {i_tdc/i_tdc_core/encoder/position_out[6]}]
set_property MARK_DEBUG true [get_nets {i_tdc/i_tdc_core/tdc_state_delayed[0]}]
set_property MARK_DEBUG true [get_nets {i_tdc/i_tdc_core/tdc_state_delayed[1]}]
set_property MARK_DEBUG true [get_nets {i_tdc/i_tdc_core/tdc_state_delayed[2]}]
set_property MARK_DEBUG true [get_nets {i_tdc/i_tdc_core/tdc_state_delayed[3]}]
set_property MARK_DEBUG true [get_nets {i_tdc/i_tdc_core/fine_time_delayed[0]}]
set_property MARK_DEBUG true [get_nets {i_tdc/i_tdc_core/fine_time_delayed[1]}]


