	component soc_matrix is
		port (
			clk_clk                                          : in  std_logic                     := 'X'; -- clk
			reset_reset_n                                    : in  std_logic                     := 'X'; -- reset_n
			general_purpuose_register_0_conduit_end_1_export : out std_logic_vector(31 downto 0)         -- export
		);
	end component soc_matrix;

