Wenjing Rao  University of Illinois at Chicago   College of Engineering  Make a Gift    ACADEMICS  Future Students Undergraduate Studies Graduate Studies Courses STUDENT LIFE  Career Center Job Board ECE Support Student Organizations RESEARCH  Research Labs Research Areas Facilities Sponsors PEOPLE  Faculty   Staff ABOUT US  Our Department ABET Accreditation News Events Calendar WISEST Faculty Affiliates Argonne National Lab Lawrence Berkeley National Laboratory Polytecnico Di Torino Professional Organizations Employment Contact Us        ACADEMICS Future Students Undergraduate Studies Graduate Studies Courses STUDENT LIFE Career Center Job Board ECE Support Student Organizations RESEARCH Research Labs Research Areas Facilities Sponsors PEOPLE Faculty   Staff ABOUT US Our Department ABET Accreditation News Events Calendar WISEST Faculty Affiliates Argonne National Lab Lawrence Berkeley National Laboratory Polytecnico Di Torino Professional Organizations Employment Contact Us     Wenjing Rao  PhD  wenjing uic edu  Bio Contact Information   of Electrical   Computer Engineering SEO M C      IL       Fax               View Full Profile View Full Profile Qualifications  Ph D  Computer Science University of California  San Diego        B S  Computer Science Peking University       Research Interests  Reliability  Computer Aided Design  CAD  Novel computation paradigms in emerging nanoelectronic systems  Defect and fault tolerance for highly unreliable systems  VLSI test  Design for test  DFT  of digital systems Awards  Ph  D  Dissertation Award  Computer Science   Engineering Department  University of California  San Diego        CAL IT  Fellowship  University of California  San Diego        Guanghua Scholarship  Beijing University       Courses Offered  ECE      Computer Organization I  ECE      Computer Organization II  ECE      Computer System Design  ECE      Graduate Seminar for Research and Teaching Methods  ECE      Computer Engineering Seminar  ECE      Advanced Topics in Processors   Systems  ECE      Special Topic  Testing   Reliability of Digital Systems Publications Journal Publications An Integrated Framework Towards Defect Tolerant Logic Implementation onto Nanocrossbars Towards Future Systems with Nanoscale Devices  Overcoming the Reliability Challenge Logic Mapping in Crossbar based Nano Architectures Towards Nanoelectronics Processor Architectures Conference Proceedings IC Piracy Prevention via Design Withholding and Entanglement slides A standard cell approach for MagnetoElastic NML circuits Spare Sharing Network Enhancement for Scalable Systems Decentralized Self Balancing Systems Defect Tolerant Logic Hardening for Crossbar based Nanosystems slides Defect Tolerant Logic Implementation onto Nanocrossbars by Exploiting Mapping and Morphing Simultaneously slides On Mismatch Number Distribution of Nanocrossbar Logic Mapping slides Yield Modeling and Assessment for Nanocrossbar Systems C   Exploring the Design Space of Nanoelectronics Systems Using a Model of Consumer Resource Networks Runtime constrained Yield Model in Nanocrossbar Systems Runtime Analysis for Defect tolerant Logic Mapping on Nanoscale Crossbar Architectures Selective Hardening of NanoPLA Circuits Locality Aware Redundancy Allocation in Nanoelectronic Systems Towards Fault Tolerant Parallel Prefix Adders in Nanoelectronic Systems Fault Tolerant Approaches to Nanoelectronic Programmable Logic Arrays Logic Level Fault Tolerance Approaches Targeting Nanoelectronic PLAs Topology Aware Mapping of Logic Functions onto Nanowire Based Crossbar Architectures Fault Identification in Reconfigurable Carry Lookahead Adder Implementations Targeting Nanoelectronic Fabrics Nanofabric Topologies and Reconfiguration Algorithms to Support Dynamically Adaptive Fault Tolerance Architecture Level Fault Tolerant Computation in Nanoelectronic Processors Fault Tolerant Nanoelectronic Processor Architectures Frugal Linear Network Based Test Decompression for Drastic Test Cost Reductions Fault Tolerant Arithmetic with Applications in Nanotechnology based Systems Test Application Time and Volume Compression through Seed Overlapping Virtual Compression through Test Vector Stitching for Scan Based Designs Book Chapters       Sciences   Engineering Offices      South Morgan St M C      Chicago  IL             Sciences   Engineering Offices      South Morgan St M C      Chicago  IL                    Future Students Future Students Undergraduate Studies Undergraduate Studies Graduate Studies Graduate Studies Courses Courses Student Organizations Student Organizations Events Calendar Events Calendar Contact Us Contact Us Administrative Forms Administrative Forms Laboratory Safety Laboratory Safety Make a Gift Make a Gift CookieSettings  University of Illinois Chicago  College of Engineering 