# This is the QIP file for DSP Builder for Intel FPGAs system 'duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1'

set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/duc_model_rtl/duc_model/duc_model_DUT_safe_path_ver.sv
set_global_assignment -name VHDL_FILE ../../rtl/duc_model_rtl/duc_model/duc_model_DUT_safe_path.vhd
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/duc_model_rtl/duc_model/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1.sv
set_global_assignment -name QIP_FILE ../../rtl/duc_model_rtl/duc_model/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1_HB1_im.qip
set_global_assignment -name QIP_FILE ../../rtl/duc_model_rtl/duc_model/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1_HB1_re.qip
set_global_assignment -name QIP_FILE ../../rtl/duc_model_rtl/duc_model/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1_scale_HB1_im.qip
set_global_assignment -name QIP_FILE ../../rtl/duc_model_rtl/duc_model/duc_model_DUT_ChanFilt_DUC_DUC_l1_HB1_scale_HB1_re.qip
