m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/dev/FPGA-NES/src/simulation/modelsim
valtera_avalon_i2c
Z1 !s110 1682206899
!i10b 1
!s100 i;I80YB`l0<cOH0Mh0OXC2
I=;D7Kg@l3IOcU1D14H8=@2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1682021146
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v
Z4 L0 18
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1682206899.000000
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c.v|
!i113 1
Z7 o-vlog01compat -work toplevel_soc
Z8 !s92 -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules
Z9 tCvgOpt 0
valtera_avalon_i2c_clk_cnt
R1
!i10b 1
!s100 CAQU3PEJGHFhmUSJ9nV@02
ID;B:EB9R;dJ8EgA?T3MOX1
R2
R0
R3
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v
R4
R5
r1
!s85 0
31
R6
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_clk_cnt.v|
!i113 1
R7
R8
R9
valtera_avalon_i2c_condt_det
R1
!i10b 1
!s100 NWHS0:R1WP@@17W[f`AJI0
IQIkz1PLI?YFYWfdlU_Zhk1
R2
R0
R3
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v
R4
R5
r1
!s85 0
31
R6
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_det.v|
!i113 1
R7
R8
R9
valtera_avalon_i2c_condt_gen
R1
!i10b 1
!s100 F?IU54?<EV_ITzfFeG@`Z2
I`<NJIXcmaE<fliekLMF<?1
R2
R0
R3
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v
R4
R5
r1
!s85 0
31
R6
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_condt_gen.v|
!i113 1
R7
R8
R9
valtera_avalon_i2c_csr
R1
!i10b 1
!s100 _=XDE5_WWD1FP8Djl72V@1
I@OYDh@U66K20M`lgH>C@m0
R2
R0
R3
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v
R4
R5
r1
!s85 0
31
R6
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_csr.v|
!i113 1
R7
R8
R9
valtera_avalon_i2c_fifo
R1
!i10b 1
!s100 K6:GE0kJz4H;LzVG[N3Ao2
I4:IaTkJ?E6VDajjfm3c4R2
R2
R0
R3
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v
R4
R5
r1
!s85 0
31
R6
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_fifo.v|
!i113 1
R7
R8
R9
valtera_avalon_i2c_mstfsm
R1
!i10b 1
!s100 EoIZ@gjk[7@:RNMP??jE51
IhLd;jHR]Wd9[49EQzdVE@1
R2
R0
R3
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v
R4
R5
r1
!s85 0
31
R6
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_mstfsm.v|
!i113 1
R7
R8
R9
valtera_avalon_i2c_rxshifter
Z10 !s110 1682206900
!i10b 1
!s100 NH?j7@d_^5gIg43`l^N`W3
IAgTHVDEjDLchPKVHdzmF43
R2
R0
R3
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v
R4
R5
r1
!s85 0
31
Z11 !s108 1682206900.000000
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_rxshifter.v|
!i113 1
R7
R8
R9
valtera_avalon_i2c_spksupp
R10
!i10b 1
!s100 L4Jc3zDI^<U>:e]oA=kFJ0
I>GOcH]n@0nDmOiKeH4:_`0
R2
R0
R3
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v
R4
R5
r1
!s85 0
31
R11
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_spksupp.v|
!i113 1
R7
R8
R9
valtera_avalon_i2c_txout
R10
!i10b 1
!s100 :0U7=ZbJ=6_9QSWgb9VmM1
I@4Yk>4L;QKz83UM4Z17W:1
R2
R0
R3
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v
R4
R5
r1
!s85 0
31
R11
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txout.v|
!i113 1
R7
R8
R9
valtera_avalon_i2c_txshifter
R10
!i10b 1
!s100 ceW5>`_l>2G>TjfE>=9`60
IFVk2SgjT0Tn8l6iE[6lEe1
R2
R0
R3
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v
R4
R5
r1
!s85 0
31
R11
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_i2c_txshifter.v|
!i113 1
R7
R8
R9
valtera_avalon_sc_fifo
Z12 !s110 1682206897
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
IaT?GA[DM8o>hBd]^AnRJf1
R2
R0
Z13 w1682021162
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v
Z14 L0 21
R5
r1
!s85 0
31
Z15 !s108 1682206897.000000
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_sc_fifo.v|
!i113 1
R7
R8
R9
valtera_avalon_st_clock_crosser
Z16 !s110 1682206901
!i10b 1
!s100 YbU`iK^TYJ_9Hz`CZekjQ3
IAA_]^_IeomRV3J9DBLb?J2
R2
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
L0 22
R5
r1
!s85 0
31
Z17 !s108 1682206901.000000
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v|
!i113 1
R7
R8
R9
valtera_avalon_st_handshake_clock_crosser
R16
!i10b 1
!s100 3f<J9K;e[9FU@JKn0^PK?0
IQXP^CP>>FLR2EHkzk3HDP3
R2
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
Z18 L0 24
R5
r1
!s85 0
31
R17
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v|
!i113 1
R7
R8
R9
valtera_merlin_arb_adder
Z19 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z20 !s110 1682206902
!i10b 1
!s100 1Jn[a;@5nZmTN?DFKQNzj2
ITncED0S^hN3SCVFXYhNTk3
R2
Z21 !s105 altera_merlin_arbitrator_sv_unit
S1
R0
R13
Z22 8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Z23 FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv
L0 228
R5
r1
!s85 0
31
Z24 !s108 1682206902.000000
Z25 !s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv|
Z26 !s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_arbitrator.sv|
!i113 1
Z27 o-sv -work toplevel_soc
Z28 !s92 -sv -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules
R9
valtera_merlin_arbitrator
R19
R20
!i10b 1
!s100 NQTehjm2fNQROUMUzShGa1
Igb:jULHFgOizd<V>PXegA3
R2
R21
S1
R0
R13
R22
R23
L0 103
R5
r1
!s85 0
31
R24
R25
R26
!i113 1
R27
R28
R9
valtera_merlin_burst_adapter
R19
R20
!i10b 1
!s100 OCc70X^k:B?GW6i71n`L_3
I33H_WKha=Ia@NF;@>8QK20
R2
!s105 altera_merlin_burst_adapter_sv_unit
S1
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
R14
R5
r1
!s85 0
31
R24
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter.sv|
!i113 1
R27
R28
R9
valtera_merlin_burst_adapter_uncompressed_only
R19
R20
!i10b 1
!s100 STH]BdUM[JDMJZNJGXCd>0
IL3B@T70>gIGP5BAHGR8Z22
R2
!s105 altera_merlin_burst_adapter_uncmpr_sv_unit
S1
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
L0 39
R5
r1
!s85 0
31
R24
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv|
!i113 1
R27
R28
R9
valtera_merlin_burst_uncompressor
R19
R16
!i10b 1
!s100 f1?Rb<=9U?R9LJoHl;7>T3
I>0LT3H7En@TkNJLR3?CdA1
R2
!s105 altera_merlin_burst_uncompressor_sv_unit
S1
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
L0 40
R5
r1
!s85 0
31
R17
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!i113 1
R27
R28
R9
valtera_merlin_master_agent
R19
Z29 !s110 1682206903
!i10b 1
!s100 _CJm:YX=>U2LQKH;8=@cb0
IX2zzH:_Sdl<T>:Bo7Xif_3
R2
!s105 altera_merlin_master_agent_sv_unit
S1
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv
L0 28
R5
r1
!s85 0
31
Z30 !s108 1682206903.000000
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_agent.sv|
!i113 1
R27
R28
R9
valtera_merlin_master_translator
R19
R29
!i10b 1
!s100 NdRk@]3fC2C@V7Rm;dQM31
I6BZ0:m>zhPA;11_`UkjIT0
R2
!s105 altera_merlin_master_translator_sv_unit
S1
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv
L0 32
R5
r1
!s85 0
31
R30
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_master_translator.sv|
!i113 1
R27
R28
R9
valtera_merlin_slave_agent
R19
R29
!i10b 1
!s100 ePZN1d?B062J`OBb?blff3
ImIljKNm:dG2`>c>1kYflJ0
R2
!s105 altera_merlin_slave_agent_sv_unit
S1
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv
Z31 L0 34
R5
r1
!s85 0
31
R30
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_agent.sv|
!i113 1
R27
R28
R9
valtera_merlin_slave_translator
R19
R29
!i10b 1
!s100 k`9[YAn_dLTkg;GE`mOb61
I8;aB5IIdBgLJd62JUl2De2
R2
!s105 altera_merlin_slave_translator_sv_unit
S1
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv
L0 35
R5
r1
!s85 0
31
R30
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_slave_translator.sv|
!i113 1
R27
R28
R9
valtera_merlin_width_adapter
R19
R16
!i10b 1
!s100 QzdA5DP6CReOTH<9QzODa3
I4V=Qa6GgcSSVkH[goF32i1
R2
!s105 altera_merlin_width_adapter_sv_unit
S1
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv
L0 25
R5
r1
!s85 0
31
R17
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_merlin_width_adapter.sv|
!i113 1
R27
R28
R9
valtera_reset_controller
R12
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
IbanG`bEj;[3Q^4L48HEel1
R2
R0
Z32 w1682021160
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v
L0 42
R5
r1
!s85 0
31
R15
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_controller.v|
!i113 1
R7
R8
R9
valtera_reset_synchronizer
R12
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
IzG85AgWBBL8dYo^8YbKQi0
R2
R0
R32
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v
R18
R5
r1
!s85 0
31
R15
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R7
R8
R9
valtera_std_synchronizer_nocut
R16
!i10b 1
!s100 b8zV2<79GgkNg0GC<P[GJ2
IYWP7UA;@RObgMZ<L1=06[3
R2
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
L0 44
R5
r1
!s85 0
31
R17
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/altera_std_synchronizer_nocut.v|
!i113 1
R7
R8
R9
vROM_PRGMR
R19
R29
!i10b 1
!s100 eZR5iOQU=`1hccRclU^k80
I<I;O:NA<jWEU]GT>gZ^Vl0
R2
!s105 ROM_PRGMR_sv_unit
S1
R0
R3
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/ROM_PRGMR.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/ROM_PRGMR.sv
L0 12
R5
r1
!s85 0
31
R30
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/ROM_PRGMR.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/ROM_PRGMR.sv|
!i113 1
R27
R28
R9
n@r@o@m_@p@r@g@m@r
vtoplevel_soc
R12
!i10b 1
!s100 zcPObANY^J3E^><Y;T:=m3
IZ;H1lzj76_k?RfJT82U2h0
R2
R0
R3
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v
L0 6
R5
r1
!s85 0
31
R15
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/toplevel_soc.v|
!i113 1
R7
!s92 -vlog01compat -work toplevel_soc +incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis
R9
vtoplevel_soc_hex_digits_pio
R10
!i10b 1
!s100 kznIK1eU[f6LPTOXKhdo[0
IU<0_bOhmhKBJTR8Kd^@ZQ0
R2
R0
R3
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v
R14
R5
r1
!s85 0
31
R11
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_hex_digits_pio.v|
!i113 1
R7
R8
R9
vtoplevel_soc_irq_mapper
R19
R16
!i10b 1
!s100 OhD]B@CN0DkVO:_6dIM7m0
I8zMYIVI^zUULMH:T3W6F?0
R2
!s105 toplevel_soc_irq_mapper_sv_unit
S1
R0
R32
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv
L0 31
R5
r1
!s85 0
31
R17
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_irq_mapper.sv|
!i113 1
R27
R28
R9
vtoplevel_soc_jtag_uart_0
R1
!i10b 1
!s100 J;=3Q?6XDnD7W@>V`D]]?1
IjoK2CDBWT`9V43ja>_zXQ3
R2
R0
Z33 w1682021147
Z34 8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v
Z35 FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v
L0 331
R5
r1
!s85 0
31
R6
Z36 !s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v|
Z37 !s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_jtag_uart_0.v|
!i113 1
R7
R8
R9
vtoplevel_soc_jtag_uart_0_scfifo_r
R1
!i10b 1
!s100 ;>cno0W:Oge5=Ro4e5G`>1
IJ6kPIhG<InN0GOhUkXj_V0
R2
R0
R33
R34
R35
L0 243
R5
r1
!s85 0
31
R6
R36
R37
!i113 1
R7
R8
R9
vtoplevel_soc_jtag_uart_0_scfifo_w
R1
!i10b 1
!s100 J4[R9QXgS3X^=caU@mEAW0
IiE?P=EOla9L@kA:ClnF@O2
R2
R0
R33
R34
R35
L0 78
R5
r1
!s85 0
31
R6
R36
R37
!i113 1
R7
R8
R9
vtoplevel_soc_jtag_uart_0_sim_scfifo_r
R1
!i10b 1
!s100 z^TLDWBgz:@AWHIGEC=Y;3
I<08<>GV31@nQmMg^klno=0
R2
R0
R33
R34
R35
L0 164
R5
r1
!s85 0
31
R6
R36
R37
!i113 1
R7
R8
R9
vtoplevel_soc_jtag_uart_0_sim_scfifo_w
R1
!i10b 1
!s100 WDeL^TD=9EV8P`@Fb<`[A0
IVz6Ue3mBOid43^1hWLEPY2
R2
R0
R33
R34
R35
R14
R5
r1
!s85 0
31
R6
R36
R37
!i113 1
R7
R8
R9
vtoplevel_soc_key
R1
!i10b 1
!s100 5EN]3:8@6]Ad1KjaOBD5R0
Im=8f=3Em4[4GD[b<PfbiX3
R2
R0
R33
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_key.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_key.v
R14
R5
r1
!s85 0
31
R6
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_key.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_key.v|
!i113 1
R7
R8
R9
vtoplevel_soc_keycode
R1
!i10b 1
!s100 F4gnz^RAc4BON1^d78i?L1
I@0R3>zazQe5]K4bUfQEh[0
R2
R0
R33
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v
R14
R5
r1
!s85 0
31
R6
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_keycode.v|
!i113 1
R7
R8
R9
vtoplevel_soc_leds_pio
R1
!i10b 1
!s100 <I`iela;o49V8RbQ1OKl>2
ImH7UcMeInbCg<mG0G^8P22
R2
R0
R33
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v
R14
R5
r1
!s85 0
31
R6
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_leds_pio.v|
!i113 1
R7
R8
R9
vtoplevel_soc_mm_interconnect_0
R12
!i10b 1
!s100 IHhe6VNhf`HIfkFgaEjG81
IRPnLIn7;fTIR7:2;654VR1
R2
R0
R32
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v
L0 9
R5
r1
!s85 0
31
R15
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0.v|
!i113 1
R7
R8
R9
vtoplevel_soc_mm_interconnect_0_avalon_st_adapter
R12
!i10b 1
!s100 Xh@1hXHEkn>NbVToSFTDk3
IF<HN5?ifF0_C@I]`VMGNQ3
R2
R0
Z38 w1682021163
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v
L0 9
R5
r1
!s85 0
31
R15
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R7
R8
R9
vtoplevel_soc_mm_interconnect_0_avalon_st_adapter_005
!s110 1681406037
!i10b 1
!s100 U=3MMLk5c:9PQb9CD<<m93
I9KNaGzfMXkRVCHbQfLSjS3
R2
R0
Z39 w1681355672
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005.v
L0 9
R5
r1
!s85 0
31
!s108 1681406037.000000
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005.v|
!i113 1
R7
R8
R9
vtoplevel_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
R19
!s110 1681406040
!i10b 1
!s100 >eicI:eG7N;DM8Y1nY=b40
ILW[7Ln:GKJMgk]5A_fM6W1
R2
!s105 toplevel_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0_sv_unit
S1
R0
R39
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
Z40 L0 66
R5
r1
!s85 0
31
!s108 1681406040.000000
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv|
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_avalon_st_adapter_006
R12
!i10b 1
!s100 f@lJFaZWi5Sg]ZfOW]4gA3
IEP=Vim9]SJ7gO7:6R767?3
R2
R0
R38
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006.v
L0 9
R5
r1
!s85 0
31
R15
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006.v|
!i113 1
R7
R8
R9
vtoplevel_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0
R19
R16
!i10b 1
!s100 UUYn@Ec7kHRaVIY9PL[`V3
I]nBZ3T:mb?3THGeDi7l=l2
R2
!s105 toplevel_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0_sv_unit
S1
R0
R38
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
R40
R5
r1
!s85 0
31
R17
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv|
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R19
R16
!i10b 1
!s100 nDBTjB_NJ1nnliPalVCD71
IDk`ehkLAQYB1Dk7d<WcZg0
R2
!s105 toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0_sv_unit
S1
R0
R38
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
R40
R5
r1
!s85 0
31
R17
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_cmd_demux
R19
R20
!i10b 1
!s100 :DPIX_oJ=o2I7HhccEdck2
I=UmQQRESe[nXioVN>Jmez1
R2
!s105 toplevel_soc_mm_interconnect_0_cmd_demux_sv_unit
S1
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv
Z41 L0 43
R5
r1
!s85 0
31
R24
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux.sv|
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_cmd_demux_001
R19
R20
!i10b 1
!s100 PkWg>=BR0ONU_jg5SaBSK2
ISNB<7lVcdM;9Z``_<C8R93
R2
!s105 toplevel_soc_mm_interconnect_0_cmd_demux_001_sv_unit
S1
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux_001.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux_001.sv
R41
R5
r1
!s85 0
31
R24
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux_001.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_demux_001.sv|
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_cmd_mux
R19
R20
!i10b 1
!s100 d8RJjgUDCzNm>>7l9X19B0
I>45ieWTRJa`BjN5cJGI5H3
R2
!s105 toplevel_soc_mm_interconnect_0_cmd_mux_sv_unit
S1
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv
Z42 L0 51
R5
r1
!s85 0
31
R24
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux.sv|
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_cmd_mux_001
R19
R20
!i10b 1
!s100 NNo1Om1dXKm3[[Sd@W2W<3
IFG1R73D@zYkKebaa<C0Hf2
R2
!s105 toplevel_soc_mm_interconnect_0_cmd_mux_001_sv_unit
S1
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux_001.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux_001.sv
R42
R5
r1
!s85 0
31
R24
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux_001.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_cmd_mux_001.sv|
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_router
R19
R29
!i10b 1
!s100 m8in;zD;n0QQe2g_NIOo60
I:c5EI@kJ[KCVKK>AZP2IH2
R2
Z43 !s105 toplevel_soc_mm_interconnect_0_router_sv_unit
S1
R0
R13
Z44 8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv
Z45 FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv
Z46 L0 84
R5
r1
!s85 0
31
R30
Z47 !s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv|
Z48 !s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router.sv|
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_router_001
R19
R29
!i10b 1
!s100 _8akm70>6z8TE6k<Im6PC0
IoSWKho?5XA6e8zaW5JbA@3
R2
Z49 !s105 toplevel_soc_mm_interconnect_0_router_001_sv_unit
S1
R0
R13
Z50 8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv
Z51 FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv
R46
R5
r1
!s85 0
31
R30
Z52 !s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv|
Z53 !s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_001.sv|
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_router_001_default_decode
R19
R29
!i10b 1
!s100 RA`Pf4XcGR;NRbCBmz_5E3
IS9gC9mJYBI0gHACS6Ed9B0
R2
R49
S1
R0
R13
R50
R51
Z54 L0 45
R5
r1
!s85 0
31
R30
R52
R53
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_router_002
R19
R29
!i10b 1
!s100 Zl74al<Z7DU;cfVAgQC[G2
I5K0KFl;HhkJ6kYN;ALO;02
R2
Z55 !s105 toplevel_soc_mm_interconnect_0_router_002_sv_unit
S1
R0
R13
Z56 8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv
Z57 FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv
R46
R5
r1
!s85 0
31
R24
Z58 !s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv|
Z59 !s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_002.sv|
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_router_002_default_decode
R19
R29
!i10b 1
!s100 JQ6aGW@@NDH3bc6KRdBRG0
I]Z33lO[DkZ7VmQh:B?=@k1
R2
R55
S1
R0
R13
R56
R57
R54
R5
r1
!s85 0
31
R24
R58
R59
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_router_003
R19
R20
!i10b 1
!s100 `HZV`F1P:`NJ17CKmkzdG2
IED``LUk::onN>3C`hgT=I2
R2
Z60 !s105 toplevel_soc_mm_interconnect_0_router_003_sv_unit
S1
R0
R13
Z61 8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv
Z62 FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv
R46
R5
r1
!s85 0
31
R24
Z63 !s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv|
Z64 !s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_003.sv|
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_router_003_default_decode
R19
R20
!i10b 1
!s100 ?Ff1B@OeQBB[JKIhf8MPh3
Ii[BP1H15k@NA53;7M^SMS2
R2
R60
S1
R0
R13
R61
R62
R54
R5
r1
!s85 0
31
R24
R63
R64
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_router_007
R19
Z65 !s110 1681406041
!i10b 1
!s100 CJi6P6K;gUO6S2H:GL[a@2
ITdg]J8cUc7[k1NHBcNfJo0
R2
Z66 !s105 toplevel_soc_mm_interconnect_0_router_007_sv_unit
S1
R0
Z67 w1681355671
Z68 8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_007.sv
Z69 FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_007.sv
R46
R5
r1
!s85 0
31
Z70 !s108 1681406041.000000
Z71 !s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_007.sv|
Z72 !s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_007.sv|
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_router_007_default_decode
R19
R65
!i10b 1
!s100 aUOVXF]iSgJJDc8zFMQ6z0
I_7ZB9fESGK^=F:5LF>BKh1
R2
R66
S1
R0
R67
R68
R69
R54
R5
r1
!s85 0
31
R70
R71
R72
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_router_008
R19
R20
!i10b 1
!s100 dYF8e46=]BRz1aQ2G4>Rk2
I1<X13GgUa9YjbfJ[mN:o^0
R2
Z73 !s105 toplevel_soc_mm_interconnect_0_router_008_sv_unit
S1
R0
R13
Z74 8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_008.sv
Z75 FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_008.sv
R46
R5
r1
!s85 0
31
R24
Z76 !s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_008.sv|
Z77 !s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_router_008.sv|
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_router_008_default_decode
R19
R20
!i10b 1
!s100 M>YFOgN?k3CN4Kmm1W0D13
IDF1ihYE?CB^Q8T:d_7Vbf1
R2
R73
S1
R0
R13
R74
R75
R54
R5
r1
!s85 0
31
R24
R76
R77
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_router_default_decode
R19
R29
!i10b 1
!s100 bnK1:ZVLOznm7Xo1^F;kA1
I2iV3KH2eM=J@n<GQlO8oL3
R2
R43
S1
R0
R13
R44
R45
R54
R5
r1
!s85 0
31
R30
R47
R48
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_rsp_demux
R19
R20
!i10b 1
!s100 7H<^M:<R9R?W6:b>HmCnn0
I8KOP`FjHXHh;hmBm`8zAb1
R2
!s105 toplevel_soc_mm_interconnect_0_rsp_demux_sv_unit
S1
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv
R41
R5
r1
!s85 0
31
R24
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux.sv|
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_rsp_demux_001
R19
R20
!i10b 1
!s100 5hF>kNzBgD8h85fnF6>5=1
I6Pc3IX^Ll0f87_7jR<bIn1
R2
!s105 toplevel_soc_mm_interconnect_0_rsp_demux_001_sv_unit
S1
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux_001.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux_001.sv
R41
R5
r1
!s85 0
31
R24
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux_001.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_demux_001.sv|
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_rsp_mux
R19
R20
!i10b 1
!s100 `3Rz_W:806AA@NNUN]=963
I]EJN:^Gd7C<0bhBHC<dDV3
R2
!s105 toplevel_soc_mm_interconnect_0_rsp_mux_sv_unit
S1
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv
R42
R5
r1
!s85 0
31
R24
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux.sv|
!i113 1
R27
R28
R9
vtoplevel_soc_mm_interconnect_0_rsp_mux_001
R19
R16
!i10b 1
!s100 3KiNZQALm2RQdW9k24hIR1
IL3HeU:LGaRPenBQN8_ZjT1
R2
!s105 toplevel_soc_mm_interconnect_0_rsp_mux_001_sv_unit
S1
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv
R42
R5
r1
!s85 0
31
R17
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv|
!s90 -reportprogress|300|-sv|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_mm_interconnect_0_rsp_mux_001.sv|
!i113 1
R27
R28
R9
vtoplevel_soc_nios2_gen2_0
Z78 !s110 1682206898
!i10b 1
!s100 Jha=0UG1>@HgVOQEoD;><1
IhX?dY6MV2YX:HeAB`5O6[2
R2
R0
R33
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v
L0 9
R5
r1
!s85 0
31
Z79 !s108 1682206898.000000
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0.v|
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu
R78
!i10b 1
!s100 YY9D30o@_6X4lS?1PCXO63
IACgB9LFlOR16h>2^c>j=42
R2
R0
R13
Z80 8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v
Z81 FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v
L0 2834
R5
r1
!s85 0
31
R79
Z82 !s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v|
Z83 !s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu.v|
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk
R78
!i10b 1
!s100 P4;iGJ0^@2nZYBd0>dd:<2
I@oASO>@_T?9N`RCB_2Ace1
R2
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
R14
R5
r1
!s85 0
31
R79
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v|
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_debug_slave_tck
R78
!i10b 1
!s100 HH4nf:LA01UDO6jCfK6Bc3
INdWPLM4eF5zl6KMXFLoQE1
R2
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v
R14
R5
r1
!s85 0
31
R79
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_tck.v|
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper
R78
!i10b 1
!s100 XF273_lBJPhI=C[3W7`890
IJBXYLJK^:kLFQk:5Yiog;1
R2
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
R14
R5
r1
!s85 0
31
R79
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v|
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_nios2_avalon_reg
R78
!i10b 1
!s100 EK?nB02H==3]`ajQ@@CoV2
Ii>c_Ek;J4^3B4k20E1enk1
R2
R0
R13
R80
R81
L0 2023
R5
r1
!s85 0
31
R79
R82
R83
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_nios2_oci
R78
!i10b 1
!s100 SPe=`n9>fmbOMfYd8M6000
INdYlBCjo:g_7;SPb]i[]S3
R2
R0
R13
R80
R81
L0 2362
R5
r1
!s85 0
31
R79
R82
R83
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_nios2_oci_break
R78
!i10b 1
!s100 okoBWMj4I;dgRD70dP3UC1
Id7MFSg_b_N<9nHP=T;_J<0
R2
R0
R13
R80
R81
L0 295
R5
r1
!s85 0
31
R79
R82
R83
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
R78
!i10b 1
!s100 IOJk=B@LS5kVU5BmE@Q;m3
II=WQaX?he^703JdbXaW;Z2
R2
R0
R13
R80
R81
L0 1265
R5
r1
!s85 0
31
R79
R82
R83
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
R78
!i10b 1
!s100 F8KnPzOg7ZHfULS`ljjHP1
IT148;BdSd<c84jV`4TW?^2
R2
R0
R13
R80
R81
L0 795
R5
r1
!s85 0
31
R79
R82
R83
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_nios2_oci_debug
R78
!i10b 1
!s100 GoE`M0]070fOlWYTBG:ae0
ImNY9<UF1XeXE4f`bkd94N2
R2
R0
R13
R80
R81
L0 153
R5
r1
!s85 0
31
R79
R82
R83
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
R78
!i10b 1
!s100 0gDjF:f2RORk_]cMAYTfD1
Ia6DEAY7HCLQHU4<K@Hk:U0
R2
R0
R13
R80
R81
L0 1183
R5
r1
!s85 0
31
R79
R82
R83
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo
R78
!i10b 1
!s100 @B`]Qf3dBa495M<`Zo=a>2
I;4=n@S^X1f8=PPzNPE?DH0
R2
R0
R13
R80
R81
L0 1427
R5
r1
!s85 0
31
R79
R82
R83
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
R78
!i10b 1
!s100 0c1DN0PHl980X@P[5ChGN0
ITX>eOc1bBY7eZ3`B4WeN]2
R2
R0
R13
R80
R81
L0 1380
R5
r1
!s85 0
31
R79
R82
R83
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
R78
!i10b 1
!s100 h_W^2K4g4k<g2K:o3?E`J2
Ic<ZF>QIN>?gV_E^h]khmi0
R2
R0
R13
R80
R81
L0 1337
R5
r1
!s85 0
31
R79
R82
R83
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_nios2_oci_im
R78
!i10b 1
!s100 PlOiXzFcg6J;UAMefnF@i0
IPkj?R2AJ1zTV4h9>7Lk<30
R2
R0
R13
R80
R81
L0 1936
R5
r1
!s85 0
31
R79
R82
R83
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_nios2_oci_itrace
R78
!i10b 1
!s100 ]?7F8Fe0kGN_DchAC6>TO0
IMjo7neoS9l2SXS`_58Q7i1
R2
R0
R13
R80
R81
L0 982
R5
r1
!s85 0
31
R79
R82
R83
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_nios2_oci_pib
R78
!i10b 1
!s100 J=Rj02n_ccb?zQ?UVo;LK3
I>D?HdDI:I0<XbfNj=0L@51
R2
R0
R13
R80
R81
L0 1913
R5
r1
!s85 0
31
R79
R82
R83
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
R78
!i10b 1
!s100 5_ezEaL]naGT4LzKA>:FU0
IB;6<NE7Y39kVOk4I]YVV`1
R2
R0
R13
R80
R81
L0 1115
R5
r1
!s85 0
31
R79
R82
R83
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
R78
!i10b 1
!s100 k;0OBmSLK5So;HXMnNZ9C0
InGRM;;bBUbFb@7^R;C<1[2
R2
R0
R13
R80
R81
L0 588
R5
r1
!s85 0
31
R79
R82
R83
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_nios2_ocimem
R78
!i10b 1
!s100 6IAamY6m_?ne@oH5Wicac1
IN`:X^=]nK_2h5o?6M9S1V1
R2
R0
R13
R80
R81
L0 2181
R5
r1
!s85 0
31
R79
R82
R83
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_nios2_performance_monitors
R78
!i10b 1
!s100 L`aF9^nGji^V0eCil[XzN2
IGLRkU=`ElMf0gla`WHoiN0
R2
R0
R13
R80
R81
L0 2006
R5
r1
!s85 0
31
R79
R82
R83
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
R78
!i10b 1
!s100 Ti@:a=XHSlONaLoJmBTT>0
Ij:@n>QHzZUl[bbg>Yn:e43
R2
R0
R13
R80
R81
L0 2116
R5
r1
!s85 0
31
R79
R82
R83
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_register_bank_a_module
R78
!i10b 1
!s100 T4Q]@Fj[ATMaVHoN?k6UZ0
IBb83ggf3PHUohocDE<?N>3
R2
R0
R13
R80
R81
R14
R5
r1
!s85 0
31
R79
R82
R83
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_register_bank_b_module
R78
!i10b 1
!s100 <a:VnJi;mY8TF?7ZKbI2E3
I_N[gJSo;DS5CRQ[>Z:]V70
R2
R0
R13
R80
R81
L0 87
R5
r1
!s85 0
31
R79
R82
R83
!i113 1
R7
R8
R9
vtoplevel_soc_nios2_gen2_0_cpu_test_bench
R1
!i10b 1
!s100 0hCczd8jI_cHZ=SEzlmOP2
I=D3k6BJW3V3U=So1@2mem0
R2
R0
R13
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v
R14
R5
r1
!s85 0
31
R79
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_nios2_gen2_0_cpu_test_bench.v|
!i113 1
R7
R8
R9
vtoplevel_soc_sdram
R78
!i10b 1
!s100 VRgM?LHMe?ll4zK@m4Y:G2
I]W0aiQ3L[GA?TKYkab5RL2
R2
R0
Z84 w1682021148
Z85 8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v
Z86 FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v
L0 159
R5
r1
!s85 0
31
R79
Z87 !s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v|
Z88 !s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram.v|
!i113 1
R7
R8
R9
vtoplevel_soc_sdram_input_efifo_module
R78
!i10b 1
!s100 Hlejf]09mB3zoJ]TYgKCz1
IPOJYGT_];MWl`=_Fd2KN]3
R2
R0
R84
R85
R86
R14
R5
r1
!s85 0
31
R79
R87
R88
!i113 1
R7
R8
R9
vtoplevel_soc_sdram_pll
R78
!i10b 1
!s100 d:>aMFFX?H3h0AJ0Eg[E31
IbldVi7UR[NZkzbcbo@dn_3
R2
R0
R84
Z89 8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v
Z90 FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v
L0 217
R5
r1
!s85 0
31
R79
Z91 !s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v|
Z92 !s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sdram_pll.v|
!i113 1
R7
R8
R9
vtoplevel_soc_sdram_pll_altpll_vg92
R78
!i10b 1
!s100 ?>;]K>0[=hL6EQ>7;ATON3
IHeoBbzMYd9Cd_Zd[1Sz2i2
R2
R0
R84
R89
R90
L0 130
R5
r1
!s85 0
31
R79
R91
R92
!i113 1
R7
R8
R9
vtoplevel_soc_sdram_pll_dffpipe_l2c
R78
!i10b 1
!s100 Ln[5l9n:A5iA2LoRKl^<j3
IfGCJzDmfQ>ba<mOOVW2VJ1
R2
R0
R84
R89
R90
L0 37
R5
r1
!s85 0
31
R79
R91
R92
!i113 1
R7
R8
R9
vtoplevel_soc_sdram_pll_stdsync_sv6
R78
!i10b 1
!s100 O[`jZ]mERBmnh9ZU12@151
IhkCzfcB1`U_7k0;Ti9LKb3
R2
R0
R84
R89
R90
L0 98
R5
r1
!s85 0
31
R79
R91
R92
!i113 1
R7
R8
R9
vtoplevel_soc_spi_0
R78
!i10b 1
!s100 ?`?g]4VzziT]^1>J;Re8Q2
IE<@5<b`d;nIUm_z];>ioZ3
R2
R0
R84
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v
L0 41
R5
r1
!s85 0
31
R79
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_spi_0.v|
!i113 1
R7
R8
R9
vtoplevel_soc_sysid_qsys_0
R78
!i10b 1
!s100 WbidhPoKXJInieh:5C4?M2
IG8Y8Ck>:EHjnb_k6E`Hdj3
R2
R0
R84
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v
R31
R5
r1
!s85 0
31
R79
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_sysid_qsys_0.v|
!i113 1
R7
R8
R9
vtoplevel_soc_timer_0
R78
!i10b 1
!s100 6^]^HY00?KVX1M]=6cdcn1
Ih<COJaK<lm_`?f]dJiIUR3
R2
R0
Z93 w1682021149
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v
R14
R5
r1
!s85 0
31
R79
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_timer_0.v|
!i113 1
R7
R8
R9
vtoplevel_soc_usb_gpx
R78
!i10b 1
!s100 6[7`?hS8J6:GNN6mBS5iI2
Imo<MPfXA15n@?H<i@aU1l2
R2
R0
R93
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v
R14
R5
r1
!s85 0
31
R79
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_gpx.v|
!i113 1
R7
R8
R9
vtoplevel_soc_usb_rst
R12
!i10b 1
!s100 LnHnhIWGklkE[PF7jkKb70
I8[<z8mXSY6RodOWGU@T?a0
R2
R0
R93
8C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v
FC:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v
R14
R5
r1
!s85 0
31
R15
!s107 C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v|
!s90 -reportprogress|300|-vlog01compat|-work|toplevel_soc|+incdir+C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules|C:/dev/FPGA-NES/src/toplevel_soc/synthesis/submodules/toplevel_soc_usb_rst.v|
!i113 1
R7
R8
R9
