llm:
  model: fireworks_ai/accounts/fireworks/models/llama-v3p2-3b-instruct
verilog_original: ''
chisel_original: "package example\nimport chisel3._\nclass Foo extends Module {\n\
  \  val io = IO(new Bundle {\n    val in  = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n\
  \  })\n  io.out := io.in\n}\n"
name: simple_module
verilog_fixed: "// Generated by CIRCT firtool-1.62.0\nmodule Foo(\n  input       \
  \ clock,\n               reset,\n  input  [7:0] io_in,\n  output [7:0] io_out\n\
  );\n\n  assign io_out = io_in;\nendmodule\n\n"
