
synthesis -f "PRACTICA2INTENTO2_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Sun Apr 03 13:24:31 2022


Command Line:  synthesis -f PRACTICA2INTENTO2_impl1_lattice.synproj -gui -msgset D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = unidadcontrol.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/impl1 (searchpath added)
-p D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2 (searchpath added)
VHDL library = work
VHDL design file = D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/sumadorcompleto.vhd
VHDL design file = D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/sumador13bits.vhd
VHDL design file = D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/multiplicador.vhd
VHDL design file = D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/divisor.vhd
VHDL design file = D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/lsl.vhd
VHDL design file = D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/alu.vhd
VHDL design file = D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/rom.vhd
VHDL design file = D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/unidadcontrol.vhd
NGD file = PRACTICA2INTENTO2_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/impl1"  />
Analyzing VHDL file d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/sumadorcompleto.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/sumadorcompleto.vhd(4): " arg1="sumador_completo" arg2="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/sumadorcompleto.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/sumadorcompleto.vhd(11): " arg1="comportamiento" arg2="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/sumadorcompleto.vhd" arg3="11"  />
unit unidadcontrol is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/sumador13bits.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/sumador13bits.vhd(4): " arg1="sumador_13bits" arg2="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/sumador13bits.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/sumador13bits.vhd(12): " arg1="comportamiento" arg2="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/sumador13bits.vhd" arg3="12"  />
unit unidadcontrol is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/multiplicador.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/multiplicador.vhd(6): " arg1="mult_comb_gen" arg2="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/multiplicador.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/multiplicador.vhd(15): " arg1="behavioral" arg2="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/multiplicador.vhd" arg3="15"  />
unit unidadcontrol is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/divisor.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/divisor.vhd(8): " arg1="div6" arg2="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/divisor.vhd" arg3="8"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/divisor.vhd(18): " arg1="foo" arg2="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/divisor.vhd" arg3="18"  />
unit unidadcontrol is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/lsl.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/lsl.vhd(3): " arg1="brrl_s" arg2="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/lsl.vhd" arg3="3"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/lsl.vhd(9): " arg1="brrl_s_b" arg2="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/lsl.vhd" arg3="9"  />
unit unidadcontrol is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/alu.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/alu.vhd(6): " arg1="alu" arg2="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/alu.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/alu.vhd(18): " arg1="alub" arg2="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/alu.vhd" arg3="18"  />
unit unidadcontrol is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/rom.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/rom.vhd(5): " arg1="rom" arg2="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/rom.vhd" arg3="5"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/rom.vhd(15): " arg1="behav" arg2="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/rom.vhd" arg3="15"  />
unit unidadcontrol is not yet analyzed. VHDL-1485
Analyzing VHDL file d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/unidadcontrol.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/unidadcontrol.vhd(6): " arg1="unidadcontrol" arg2="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/unidadcontrol.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/unidadcontrol.vhd(15): " arg1="a_unidadcontrol" arg2="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/unidadcontrol.vhd" arg3="15"  />
unit unidadcontrol is not yet analyzed. VHDL-1485
unit unidadcontrol is not yet analyzed. VHDL-1485
d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/unidadcontrol.vhd(6): executing unidadcontrol(a_unidadcontrol)

    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/unidadcontrol.vhd(128): " arg1="inicio_992" arg2="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/unidadcontrol.vhd" arg3="128"  />
    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/unidadcontrol.vhd(13): " arg1="unidadcontrol" arg2="a_unidadcontrol" arg3="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/unidadcontrol.vhd" arg4="13"  />
Top module name (VHDL): unidadcontrol
Last elaborated design is unidadcontrol(a_unidadcontrol)
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = unidadcontrol.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="n332"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="OUT_ALU[11]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="OUT_ALU[10]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="OUT_ALU[9]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="OUT_ALU[8]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="OUT_ALU[7]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="OUT_ALU[6]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="OUT_ALU[5]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="OUT_ALU[4]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="OUT_ALU[3]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="OUT_ALU[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="OUT_ALU[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="OUT_ALU[0]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="indet"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="selector[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="selector[0]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="OUTT_DISPLAY[6]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="OUTT_DISPLAY[5]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="OUTT_DISPLAY[4]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="OUTT_DISPLAY[3]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="OUTT_DISPLAY[2]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="OUTT_DISPLAY[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="OUTT_DISPLAY[0]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="SIG"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="IDET"  />
######## Converting I/O port m_clk to input.
######## Missing driver on net OUTT_DISPLAY[6]. Patching with GND.
######## Missing driver on net OUTT_DISPLAY[5]. Patching with GND.
######## Missing driver on net OUTT_DISPLAY[4]. Patching with GND.
######## Missing driver on net OUTT_DISPLAY[3]. Patching with GND.
######## Missing driver on net OUTT_DISPLAY[2]. Patching with GND.
######## Missing driver on net OUTT_DISPLAY[1]. Patching with GND.
######## Missing driver on net OUTT_DISPLAY[0]. Patching with GND.
######## Missing driver on net SIG. Patching with GND.
######## Missing driver on net IDET. Patching with GND.
    <postMsg mid="35935014" type="Warning" dynamic="2" navigation="2" arg0="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/rom.vhd(53): " arg1="\CALL0/i16_346" arg2="d:/documentos/escom/quinto semestre/arquitectura de computadoras/practica 2/practica2intento2/rom.vhd" arg3="53"  />



    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="selector[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="selector[0]"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in unidadcontrol_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="selector[1]" arg2="selector[1]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="selector[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="selector[0]" arg2="selector[0]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="selector[0]"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="4"  />

Design Results:
    198 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file PRACTICA2INTENTO2_impl1.ngd.

################### Begin Area Report (unidadcontrol)######################
Number of register bits => 78 of 7209 (1 % )
CCU2D => 20
FD1S1A => 52
FD1S1I => 12
FD1S3AX => 1
FD1S3JX => 13
GSR => 1
IB => 1
INV => 1
LUT4 => 60
OB => 22
PFUMX => 12
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 7
  Net : edo_presente, loads : 17
  Net : m_clk_c, loads : 14
  Net : FACT1_5__N_310, loads : 12
  Net : RB_9__N_3, loads : 6
  Net : RD_9__N_14, loads : 6
  Net : RC_9__N_8, loads : 6
  Net : RA_9__N_1, loads : 6
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : IR_5, loads : 22
  Net : edo_presente_N_127, loads : 17
  Net : Data_out_27_N_128_15, loads : 14
  Net : Data_out_27_N_128_14, loads : 14
  Net : MAR_1, loads : 13
  Net : CALL0/n1487, loads : 13
  Net : MAR_2, loads : 12
  Net : n1704, loads : 12
  Net : MAR_0, loads : 10
  Net : Data_out_27_N_128_0, loads : 10
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets RD_9__N_14]              |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets RA_9__N_1]               |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets RB_9__N_3]               |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets RC_9__N_8]               |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets edo_presente]            |  200.000 MHz|  103.563 MHz|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets m_clk_c]                 |  200.000 MHz|  396.668 MHz|     2  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 78.637  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.984  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial   "PRACTICA2INTENTO2_impl1.ngd" -o "PRACTICA2INTENTO2_impl1_map.ncd" -pr "PRACTICA2INTENTO2_impl1.prf" -mp "PRACTICA2INTENTO2_impl1.mrp" -lpf "D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/impl1/PRACTICA2INTENTO2_impl1.lpf" -lpf "D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/PRACTICA2INTENTO2.lpf"  -c 0           
map:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: PRACTICA2INTENTO2_impl1.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 5.

    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/PRACTICA2INTENTO2.lpf(15): Semantic error in &quot;LOCATE COMP &quot;VCC_GND_DIS[0]&quot; SITE &quot;76&quot; ;&quot;: " arg1="VCC_GND_DIS[0]" arg2="D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/PRACTICA2INTENTO2.lpf" arg3="15"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/PRACTICA2INTENTO2.lpf(16): Semantic error in &quot;LOCATE COMP &quot;VCC_GND_DIS[1]&quot; SITE &quot;75&quot; ;&quot;: " arg1="VCC_GND_DIS[1]" arg2="D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/PRACTICA2INTENTO2.lpf" arg3="16"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/PRACTICA2INTENTO2.lpf(17): Semantic error in &quot;LOCATE COMP &quot;VCC_GND_DIS[2]&quot; SITE &quot;74&quot; ;&quot;: " arg1="VCC_GND_DIS[2]" arg2="D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/PRACTICA2INTENTO2.lpf" arg3="17"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/PRACTICA2INTENTO2.lpf(18): Semantic error in &quot;LOCATE COMP &quot;VCC_GND_DIS[3]&quot; SITE &quot;73&quot; ;&quot;: " arg1="VCC_GND_DIS[3]" arg2="D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/PRACTICA2INTENTO2.lpf" arg3="18"  />
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="selector[1]"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="selector[0]"  />
Removing unused logic...

Optimizing...

    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="selector[1:0](1)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="selector[1:0](0)"  />



Design Summary:
   Number of registers:     78 out of  7209 (1%)
      PFU registers:           78 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        52 out of  3432 (2%)
      SLICEs as Logic/ROM:     52 out of  3432 (2%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         20 out of  3432 (1%)
   Number of LUT4s:        102 out of  6864 (1%)
      Number used as logic LUTs:         62
      Number used as distributed RAM:     0
      Number used as ripple logic:       40
      Number used as shift registers:     0
   Number of PIO sites used: 23 + 4(JTAG) out of 115 (23%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  7
     Net edo_presente: 20 loads, 12 rising, 8 falling (Driver: edo_presente_991 )
     Net RB_9__N_3: 3 loads, 3 rising, 0 falling (Driver: i1_2_lut_3_lut )
     Net RA_9__N_1: 3 loads, 3 rising, 0 falling (Driver: i1_2_lut_3_lut_adj_75 )
     Net FACT1_5__N_310: 6 loads, 6 rising, 0 falling (Driver: i2_2_lut_3_lut_4_lut )
     Net RC_9__N_8: 3 loads, 3 rising, 0 falling (Driver: i1_2_lut_3_lut_adj_80 )
     Net m_clk_c: 8 loads, 8 rising, 0 falling (Driver: PIO m_clk )
     Net RD_9__N_14: 6 loads, 6 rising, 0 falling (Driver: i1_2_lut_3_lut_adj_81 )
   Number of Clock Enables:  0
   Number of LSRs:  2
     Net n1704: 6 loads, 6 LSLICEs
     Net CALL0/n1487: 7 loads, 7 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net IR_5: 22 loads
     Net Data_out_27_N_128_14: 14 loads
     Net Data_out_27_N_128_15: 14 loads
     Net MAR_1: 13 loads
     Net MAR_2: 12 loads
     Net Data_out_27_N_128_0: 10 loads
     Net MAR_0: 10 loads
     Net Data_out_27_N_128_10: 9 loads
     Net CALL0/n1487: 7 loads
     Net n1704: 6 loads
 

   Number of warnings:  8
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 58 MB

Dumping design to file PRACTICA2INTENTO2_impl1_map.ncd.

ncd2vdb "PRACTICA2INTENTO2_impl1_map.ncd" ".vdbs/PRACTICA2INTENTO2_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.

mpartrce -p "PRACTICA2INTENTO2_impl1.p2t" -f "PRACTICA2INTENTO2_impl1.p3t" -tf "PRACTICA2INTENTO2_impl1.pt" "PRACTICA2INTENTO2_impl1_map.ncd" "PRACTICA2INTENTO2_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "PRACTICA2INTENTO2_impl1_map.ncd"
Sun Apr 03 13:24:34 2022

PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/promote.xml" -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 PRACTICA2INTENTO2_impl1_map.ncd PRACTICA2INTENTO2_impl1.dir/5_1.ncd PRACTICA2INTENTO2_impl1.prf
Preference file: PRACTICA2INTENTO2_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file PRACTICA2INTENTO2_impl1_map.ncd.
Design name: unidadcontrol
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   23+4(JTAG)/336     8% used
                  23+4(JTAG)/115     23% bonded

   SLICE             52/3432          1% used



Number of Signals: 179
Number of Connections: 479

Pin Constraint Summary:
   23 out of 23 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    edo_presente (driver: SLICE_64, clk load #: 20)


The following 3 signals are selected to use the secondary clock routing resources:
    m_clk_c (driver: m_clk, clk load #: 8, sr load #: 0, ce load #: 0)
    FACT1_5__N_310 (driver: SLICE_65, clk load #: 6, sr load #: 0, ce load #: 0)
    RD_9__N_14 (driver: SLICE_66, clk load #: 6, sr load #: 0, ce load #: 0)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="m_clk_c" arg1="Secondary" arg2="m_clk" arg3="59" arg4="Secondary"  />
No signal is selected as Global Set/Reset.
Starting Placer Phase 0.

Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 26164.
Finished Placer Phase 1.  REAL time: 2 secs 

Starting Placer Phase 2.
.
Placer score =  26063
Finished Placer Phase 2.  REAL time: 2 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 336 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "edo_presente" from Q0 on comp "SLICE_64" on site "R2C19C", clk load = 20
  SECONDARY "m_clk_c" from comp "m_clk" on PIO site "59 (PB29A)", clk load = 8, ce load = 0, sr load = 0
  SECONDARY "FACT1_5__N_310" from F0 on comp "SLICE_65" on site "R21C18D", clk load = 6, ce load = 0, sr load = 0
  SECONDARY "RD_9__N_14" from F1 on comp "SLICE_66" on site "R21C18B", clk load = 6, ce load = 0, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 3 out of 8 (37%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   23 + 4(JTAG) out of 336 (8.0%) PIO sites used.
   23 + 4(JTAG) out of 115 (23.5%) bonded PIO sites used.
   Number of PIO comps: 23; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 0 / 28 (  0%)  | -          | -         |
| 1        | 9 / 29 ( 31%)  | 2.5V       | -         |
| 2        | 14 / 29 ( 48%) | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 0 / 10 (  0%)  | -          | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 2 secs 

Dumping design to file PRACTICA2INTENTO2_impl1.dir/5_1.ncd.


-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.  
-----------------------------------------------------------------

0 connections routed; 479 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=RB_9__N_3 loads=3 clock_loads=3&#xA;   Signal=RA_9__N_1 loads=3 clock_loads=3&#xA;   Signal=RC_9__N_8 loads=3 clock_loads=3"  />

Completed router resource preassignment. Real time: 4 secs 

Start NBR router at 13:24:38 04/03/22

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 13:24:38 04/03/22

Start NBR section for initial routing at 13:24:38 04/03/22
Level 4, iteration 1
30(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 13:24:38 04/03/22
Level 4, iteration 1
17(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 
Level 4, iteration 2
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 
Level 4, iteration 3
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 
Level 4, iteration 4
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 
Level 4, iteration 5
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 

Start NBR section for re-routing at 13:24:38 04/03/22
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 

Start NBR section for post-routing at 13:24:38 04/03/22

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : <n/a>
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=RB_9__N_3 loads=3 clock_loads=3&#xA;   Signal=RA_9__N_1 loads=3 clock_loads=3&#xA;   Signal=RC_9__N_8 loads=3 clock_loads=3"  />

Total CPU time 4 secs 
Total REAL time: 4 secs 
Completely routed.
End of route.  479 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file PRACTICA2INTENTO2_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 4 secs 
Total REAL time to completion: 4 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "PRACTICA2INTENTO2_impl1.pt" -o "PRACTICA2INTENTO2_impl1.twr" "PRACTICA2INTENTO2_impl1.ncd" "PRACTICA2INTENTO2_impl1.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file practica2intento2_impl1.ncd.
Design name: unidadcontrol
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Sun Apr 03 13:24:39 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o PRACTICA2INTENTO2_impl1.twr -gui -msgset D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/promote.xml PRACTICA2INTENTO2_impl1.ncd PRACTICA2INTENTO2_impl1.prf 
Design file:     practica2intento2_impl1.ncd
Preference file: practica2intento2_impl1.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 1445  Score: 1273346001
Cumulative negative slack: 1273322439

Constraints cover 1597 paths, 8 nets, and 408 connections (85.18% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Sun Apr 03 13:24:39 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o PRACTICA2INTENTO2_impl1.twr -gui -msgset D:/Documentos/ESCOM/Quinto Semestre/Arquitectura de computadoras/Practica 2/PRACTICA2INTENTO2/promote.xml PRACTICA2INTENTO2_impl1.ncd PRACTICA2INTENTO2_impl1.prf 
Design file:     practica2intento2_impl1.ncd
Preference file: practica2intento2_impl1.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 113  Score: 71633
Cumulative negative slack: 71633

Constraints cover 1597 paths, 8 nets, and 408 connections (85.18% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 1445 (setup), 113 (hold)
Score: 1273346001 (setup), 71633 (hold)
Cumulative negative slack: 1273394072 (1273322439+71633)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 70 MB


tmcheck -par "PRACTICA2INTENTO2_impl1.par" 

bitgen -f "PRACTICA2INTENTO2_impl1.t2b" -w "PRACTICA2INTENTO2_impl1.ncd"  -jedec "PRACTICA2INTENTO2_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file PRACTICA2INTENTO2_impl1.ncd.
Design name: unidadcontrol
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from PRACTICA2INTENTO2_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "PRACTICA2INTENTO2_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 3 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 289 MB
