#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Dec 17 16:46:30 2016
# Process ID: 10936
# Current directory: /home/jaxc/FPGA/DJ-Jaxc
# Command line: vivado
# Log file: /home/jaxc/FPGA/DJ-Jaxc/vivado.log
# Journal file: /home/jaxc/FPGA/DJ-Jaxc/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/jaxc/FPGA/DJ-Jaxc/HW/HW.xpr
remove_files  /home/jaxc/FPGA/DJ-Jaxc/HW/HW.srcs/sources_1/bd/top/hdl/top_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property target_language VHDL [current_project]
make_wrapper -files [get_files /home/jaxc/FPGA/DJ-Jaxc/HW/HW.srcs/sources_1/bd/top/top.bd] -top
add_files -norecurse /home/jaxc/FPGA/DJ-Jaxc/HW/HW.srcs/sources_1/bd/top/hdl/top_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run top_processing_system7_0_0_synth_1
launch_runs top_processing_system7_0_0_synth_1
wait_on_run top_processing_system7_0_0_synth_1
reset_run top_axi_i2s_adi_0_0_synth_1
launch_runs top_axi_i2s_adi_0_0_synth_1
wait_on_run top_axi_i2s_adi_0_0_synth_1
reset_run top_rst_ps7_0_100M_0_synth_1
launch_runs top_rst_ps7_0_100M_0_synth_1
wait_on_run top_rst_ps7_0_100M_0_synth_1
reset_run top_auto_pc_0_synth_1
launch_runs top_auto_pc_0_synth_1
wait_on_run top_auto_pc_0_synth_1
generate_target all [get_files /home/jaxc/FPGA/DJ-Jaxc/HW/HW.srcs/sources_1/bd/top/top.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jaxc/FPGA/DJ-Jaxc/HW/HW.srcs/sources_1/bd/top/top.bd]
synth_design -rtl -name rtl_1
place_ports {SDATA_I[0]} K17
set_property IOSTANDARD HSTL_I_18 [get_ports [list {SDATA_I[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {SDATA_I[0]}]]
place_ports {LRCLK_O[0]} L17
set_property IOSTANDARD LVCMOS33 [get_ports [list {LRCLK_O[0]}]]
place_ports {BCLK_O[0]} K18
set_property IOSTANDARD LVCMOS33 [get_ports [list {BCLK_O[0]}]]
place_ports MUTEN_O T19
set_property IOSTANDARD LVCMOS33 [get_ports [list MUTEN_O]]
place_ports {SDATA_O[0]} M17
set_property IOSTANDARD LVCMOS33 [get_ports [list {SDATA_O[0]}]]
file mkdir /home/jaxc/FPGA/DJ-Jaxc/HW/HW.srcs/constrs_1/new
close [ open /home/jaxc/FPGA/DJ-Jaxc/HW/HW.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 /home/jaxc/FPGA/DJ-Jaxc/HW/HW.srcs/constrs_1/new/constraints.xdc
set_property target_constrs_file /home/jaxc/FPGA/DJ-Jaxc/HW/HW.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
close_design
open_bd_design {/home/jaxc/FPGA/DJ-Jaxc/HW/HW.srcs/sources_1/bd/top/top.bd}
startgroup
create_bd_port -dir O -from 0 -to 0 LRCLK_O_1
connect_bd_net [get_bd_pins /axi_i2s_adi_0/LRCLK_O] [get_bd_ports LRCLK_O_1]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {12.288} CONFIG.PCW_EN_CLK1_PORT {1} CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {ARM PLL}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_EN_RST1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins axi_i2s_adi_0/DATA_CLK_I]
save_bd_design
regenerate_bd_layout
set_property location {29 754} [get_bd_ports SDATA_I]
undo
save_bd_design
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC_0
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/IIC_0] [get_bd_intf_ports IIC_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_SD0_GRP_WP_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_ENET_RESET_ENABLE {0} CONFIG.PCW_USB_RESET_ENABLE {0} CONFIG.PCW_I2C_RESET_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run top_processing_system7_0_0_synth_1
launch_runs top_processing_system7_0_0_synth_1
wait_on_run top_processing_system7_0_0_synth_1
generate_target all [get_files /home/jaxc/FPGA/DJ-Jaxc/HW/HW.srcs/sources_1/bd/top/top.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jaxc/FPGA/DJ-Jaxc/HW/HW.srcs/sources_1/bd/top/top.bd]
launch_runs top_auto_pc_0_synth_1
wait_on_run top_auto_pc_0_synth_1
synth_design -rtl -name rtl_1
set_property package_pin "" [get_ports [list  {LRCLK_O_1[0]}]]
place_ports {LRCLK_O_1[0]} M18
set_property IOSTANDARD LVCMOS33 [get_ports [list {LRCLK_O_1[0]}]]
set_property package_pin "" [get_ports [list  iic_0_scl_io]]
place_ports iic_0_scl_io N18
set_property IOSTANDARD LVCMOS33 [get_ports [list iic_0_scl_io]]
place_ports iic_0_sda_io N17
set_property IOSTANDARD LVCMOS33 [get_ports [list iic_0_sda_io]]
save_constraints
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jaxc/FPGA/DJ-Jaxc/HW/HW.srcs/sources_1/bd/top/top.bd]
synth_design -rtl -name rtl_1
open_run impl_1
set_false_path -from [list [get_pins top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I] [get_clocks clk_fpga_0] ] -to [get_clocks clk_fpga_1]
set_false_path -from [get_clocks clk_fpga_1] -to [get_clocks clk_fpga_0]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file mkdir /home/jaxc/FPGA/DJ-Jaxc/HW/HW.sdk
write_hwdef -force  -file /home/jaxc/FPGA/DJ-Jaxc/SW/top_wrapper.hdf
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jaxc/FPGA/DJ-Jaxc/HW/HW.srcs/sources_1/bd/top/top.bd]
refresh_design
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/jaxc/FPGA/DJ-Jaxc/HW/HW.srcs/sources_1/bd/top/top.bd]
refresh_design
close_design
