Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Oct  7 19:59:09 2025
| Host         : Dev_Lappy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file traffic_light_timing_summary_routed.rpt -pb traffic_light_timing_summary_routed.pb -rpx traffic_light_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_light
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   30          inf        0.000                      0                   30           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_ps_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            light_M1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.002ns  (logic 2.884ns (57.646%)  route 2.119ns (42.354%))
  Logic Levels:           3  (FDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDPE                         0.000     0.000 r  FSM_onehot_ps_reg[0]/C
    SLICE_X0Y7           FDPE (Prop_fdpe_C_Q)         0.269     0.269 r  FSM_onehot_ps_reg[0]/Q
                         net (fo=9, routed)           0.645     0.914    light_M2_OBUF[0]
    SLICE_X0Y7           LUT3 (Prop_lut3_I2_O)        0.066     0.980 r  light_M1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.474     2.454    light_M1_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         2.549     5.002 r  light_M1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.002    light_M1[0]
    U16                                                               r  light_M1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light_s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.844ns  (logic 2.763ns (57.042%)  route 2.081ns (42.958%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[3]/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  FSM_onehot_ps_reg[3]/Q
                         net (fo=8, routed)           0.796     1.065    light_Mt_OBUF[1]
    SLICE_X0Y7           LUT4 (Prop_lut4_I0_O)        0.053     1.118 r  light_s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.285     2.403    light_s_OBUF[2]
    T19                  OBUF (Prop_obuf_I_O)         2.441     4.844 r  light_s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.844    light_s[2]
    T19                                                               r  light_s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light_M1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.758ns  (logic 2.963ns (62.274%)  route 1.795ns (37.726%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[5]/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.246     0.246 r  FSM_onehot_ps_reg[5]/Q
                         net (fo=8, routed)           0.389     0.635    light_s_OBUF[1]
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.159     0.794 r  light_M1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.406     2.200    light_M1_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         2.558     4.758 r  light_M1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.758    light_M1[2]
    R18                                                               r  light_M1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            light_Mt[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.673ns  (logic 2.766ns (59.186%)  route 1.907ns (40.814%))
  Logic Levels:           3  (FDPE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDPE                         0.000     0.000 r  FSM_onehot_ps_reg[0]/C
    SLICE_X0Y7           FDPE (Prop_fdpe_C_Q)         0.269     0.269 r  FSM_onehot_ps_reg[0]/Q
                         net (fo=9, routed)           0.647     0.916    light_M2_OBUF[0]
    SLICE_X0Y7           LUT4 (Prop_lut4_I3_O)        0.053     0.969 r  light_Mt_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.261     2.229    light_Mt_OBUF[2]
    R16                  OBUF (Prop_obuf_I_O)         2.444     4.673 r  light_Mt_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.673    light_Mt[2]
    R16                                                               r  light_Mt[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light_M2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.648ns  (logic 2.783ns (59.866%)  route 1.866ns (40.134%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[2]/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  FSM_onehot_ps_reg[2]/Q
                         net (fo=9, routed)           0.615     0.884    light_Mt_OBUF[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I3_O)        0.053     0.937 r  light_M2_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.250     2.188    light_M2_OBUF[2]
    M19                  OBUF (Prop_obuf_I_O)         2.461     4.648 r  light_M2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.648    light_M2[2]
    M19                                                               r  light_M2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            light_M2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.110ns  (logic 2.688ns (65.407%)  route 1.422ns (34.593%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDPE                         0.000     0.000 r  FSM_onehot_ps_reg[0]/C
    SLICE_X0Y7           FDPE (Prop_fdpe_C_Q)         0.269     0.269 r  FSM_onehot_ps_reg[0]/Q
                         net (fo=9, routed)           1.422     1.691    light_M2_OBUF[0]
    T17                  OBUF (Prop_obuf_I_O)         2.419     4.110 r  light_M2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.110    light_M2[0]
    T17                                                               r  light_M2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light_s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.110ns  (logic 2.777ns (67.572%)  route 1.333ns (32.428%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[5]/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.246     0.246 r  FSM_onehot_ps_reg[5]/Q
                         net (fo=8, routed)           1.333     1.579    light_s_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         2.531     4.110 r  light_s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.110    light_s[1]
    P16                                                               r  light_s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light_M2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.109ns  (logic 2.686ns (65.384%)  route 1.422ns (34.616%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[1]/C
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  FSM_onehot_ps_reg[1]/Q
                         net (fo=8, routed)           1.422     1.691    light_M2_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         2.417     4.109 r  light_M2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.109    light_M2[1]
    U17                                                               r  light_M2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light_s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.083ns  (logic 2.713ns (66.455%)  route 1.370ns (33.545%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[4]/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  FSM_onehot_ps_reg[4]/Q
                         net (fo=8, routed)           1.370     1.639    light_s_OBUF[0]
    N17                  OBUF (Prop_obuf_I_O)         2.444     4.083 r  light_s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.083    light_s[0]
    N17                                                               r  light_s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            light_M1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.040ns  (logic 2.720ns (67.310%)  route 1.321ns (32.690%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[3]/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  FSM_onehot_ps_reg[3]/Q
                         net (fo=8, routed)           1.321     1.590    light_Mt_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         2.451     4.040 r  light_M1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.040    light_M1[1]
    P18                                                               r  light_M1[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.129%)  route 0.118ns (47.871%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  count_reg[0]/Q
                         net (fo=11, routed)          0.118     0.218    count__0[0]
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.028     0.246 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.246    count[2]_i_1_n_0
    SLICE_X0Y6           FDCE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_ps_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.128ns (46.293%)  route 0.148ns (53.707%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[1]/C
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_ps_reg[1]/Q
                         net (fo=8, routed)           0.148     0.248    light_M2_OBUF[1]
    SLICE_X1Y7           LUT5 (Prop_lut5_I4_O)        0.028     0.276 r  FSM_onehot_ps[2]_i_1/O
                         net (fo=1, routed)           0.000     0.276    FSM_onehot_ps[2]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  FSM_onehot_ps_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_ps_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.128ns (45.443%)  route 0.154ns (54.557%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  count_reg[1]/Q
                         net (fo=11, routed)          0.154     0.254    count__0[1]
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.028     0.282 r  FSM_onehot_ps[0]_i_1/O
                         net (fo=1, routed)           0.000     0.282    FSM_onehot_ps[0]_i_1_n_0
    SLICE_X0Y7           FDPE                                         r  FSM_onehot_ps_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_ps_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.128ns (45.282%)  route 0.155ns (54.718%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  count_reg[1]/Q
                         net (fo=11, routed)          0.155     0.255    count__0[1]
    SLICE_X0Y7           LUT5 (Prop_lut5_I3_O)        0.028     0.283 r  FSM_onehot_ps[1]_i_1/O
                         net (fo=1, routed)           0.000     0.283    FSM_onehot_ps[1]_i_1_n_0
    SLICE_X0Y7           FDCE                                         r  FSM_onehot_ps_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.128ns (44.238%)  route 0.161ns (55.762%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  count_reg[0]/Q
                         net (fo=11, routed)          0.161     0.261    count__0[0]
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.028     0.289 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.289    count[0]_i_1_n_0
    SLICE_X1Y6           FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.128ns (43.935%)  route 0.163ns (56.065%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X1Y6           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  count_reg[0]/Q
                         net (fo=11, routed)          0.163     0.263    count__0[0]
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.028     0.291 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.291    count[1]_i_1_n_0
    SLICE_X1Y6           FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_ps_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.128ns (42.463%)  route 0.173ns (57.537%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[4]/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_ps_reg[4]/Q
                         net (fo=8, routed)           0.173     0.273    light_s_OBUF[0]
    SLICE_X1Y7           LUT5 (Prop_lut5_I1_O)        0.028     0.301 r  FSM_onehot_ps[4]_i_1/O
                         net (fo=1, routed)           0.000     0.301    FSM_onehot_ps[4]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  FSM_onehot_ps_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_ps_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.128ns (42.267%)  route 0.175ns (57.733%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[2]/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_ps_reg[2]/Q
                         net (fo=9, routed)           0.175     0.275    light_Mt_OBUF[0]
    SLICE_X1Y7           LUT5 (Prop_lut5_I4_O)        0.028     0.303 r  FSM_onehot_ps[3]_i_1/O
                         net (fo=1, routed)           0.000     0.303    FSM_onehot_ps[3]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  FSM_onehot_ps_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_ps_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.130ns (31.607%)  route 0.281ns (68.393%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE                         0.000     0.000 r  FSM_onehot_ps_reg[4]/C
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  FSM_onehot_ps_reg[4]/Q
                         net (fo=8, routed)           0.173     0.273    light_s_OBUF[0]
    SLICE_X1Y7           LUT5 (Prop_lut5_I4_O)        0.030     0.303 r  FSM_onehot_ps[5]_i_1/O
                         net (fo=1, routed)           0.108     0.411    FSM_onehot_ps[5]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  FSM_onehot_ps_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_ps_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.079ns (16.121%)  route 0.411ns (83.879%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.079     0.079 f  rst_IBUF_inst/O
                         net (fo=9, routed)           0.411     0.490    rst_IBUF
    SLICE_X1Y7           FDCE                                         f  FSM_onehot_ps_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





