ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_cfft_radix2_q15.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c"
  20              		.section	.text.arm_radix2_butterfly_q15,"ax",%progbits
  21              		.align	1
  22              		.global	arm_radix2_butterfly_q15
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_radix2_butterfly_q15:
  28              	.LVL0:
  29              	.LFB140:
   1:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Title:        arm_cfft_radix2_q15.c
   4:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Description:  Radix-2 Decimation in Frequency CFFT & CIFFT Fixed point processing function
   5:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
   6:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * $Date:        27. January 2017
   7:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
   9:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /*
  12:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
  14:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
  16:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * You may obtain a copy of the License at
  19:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
  20:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
  22:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * limitations under the License.
  27:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  28:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  29:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #include "arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 2


  30:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  31:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_radix2_butterfly_q15(
  32:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t * pSrc,
  33:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t fftLen,
  34:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t * pCoef,
  35:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint16_t twidCoefModifier);
  36:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  37:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_radix2_butterfly_inverse_q15(
  38:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t * pSrc,
  39:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t fftLen,
  40:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t * pCoef,
  41:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint16_t twidCoefModifier);
  42:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  43:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_bitreversal_q15(
  44:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t * pSrc,
  45:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t fftLen,
  46:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint16_t bitRevFactor,
  47:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint16_t * pBitRevTab);
  48:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  49:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /**
  50:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * @ingroup groupTransforms
  51:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  52:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  53:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /**
  54:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * @addtogroup ComplexFFT
  55:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * @{
  56:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  57:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  58:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /**
  59:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * @details
  60:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * @brief Processing function for the fixed-point CFFT/CIFFT.
  61:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * @deprecated Do not use this function.  It has been superseded by \ref arm_cfft_q15 and will be r
  62:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * @param[in]      *S    points to an instance of the fixed-point CFFT/CIFFT structure.
  63:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * @param[in, out] *pSrc points to the complex data buffer of size <code>2*fftLen</code>. Processin
  64:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * @return none.
  65:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  66:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  67:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_cfft_radix2_q15(
  68:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   const arm_cfft_radix2_instance_q15 * S,
  69:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t * pSrc)
  70:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** {
  71:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  72:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   if (S->ifftFlag == 1U)
  73:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
  74:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     arm_radix2_butterfly_inverse_q15(pSrc, S->fftLen,
  75:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                                      S->pTwiddle, S->twidCoefModifier);
  76:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }
  77:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   else
  78:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
  79:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     arm_radix2_butterfly_q15(pSrc, S->fftLen,
  80:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                              S->pTwiddle, S->twidCoefModifier);
  81:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }
  82:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  83:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   arm_bitreversal_q15(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
  84:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** }
  85:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  86:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /**
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 3


  87:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * @} end of ComplexFFT group
  88:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  89:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  90:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_radix2_butterfly_q15(
  91:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t * pSrc,
  92:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t fftLen,
  93:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t * pCoef,
  94:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint16_t twidCoefModifier)
  95:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** {
  30              		.loc 1 95 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 95 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 83B0     		sub	sp, sp, #12
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 48
  50 0006 0D46     		mov	r5, r1
  51 0008 9046     		mov	r8, r2
  52 000a 9C46     		mov	ip, r3
  96:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #if defined (ARM_MATH_DSP)
  97:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  98:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   unsigned i, j, k, l;
  53              		.loc 1 98 3 is_stmt 1 view .LVU2
  99:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   unsigned n1, n2, ia;
  54              		.loc 1 99 3 view .LVU3
 100:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t in;
  55              		.loc 1 100 3 view .LVU4
 101:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q31_t T, S, R;
  56              		.loc 1 101 3 view .LVU5
 102:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q31_t coeff, out1, out2;
  57              		.loc 1 102 3 view .LVU6
 103:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 104:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   //N = fftLen;
 105:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = fftLen;
  58              		.loc 1 105 3 view .LVU7
  59              	.LVL1:
 106:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 107:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
  60              		.loc 1 107 3 view .LVU8
 108:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
  61              		.loc 1 108 3 view .LVU9
  62              		.loc 1 108 6 is_stmt 0 view .LVU10
  63 000c 4FEA510E 		lsr	lr, r1, #1
  64              	.LVL2:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 4


 109:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
  65              		.loc 1 109 3 is_stmt 1 view .LVU11
 110:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 111:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for groups
 112:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (i = 0; i < n2; i++)
  66              		.loc 1 112 3 view .LVU12
 109:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
  67              		.loc 1 109 6 is_stmt 0 view .LVU13
  68 0010 0027     		movs	r7, #0
  69              		.loc 1 112 10 view .LVU14
  70 0012 3C46     		mov	r4, r7
  71              		.loc 1 112 3 view .LVU15
  72 0014 53E0     		b	.L2
  73              	.LVL3:
  74              	.L3:
 113:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 114:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = _SIMD32_OFFSET(pCoef + (ia * 2U));
  75              		.loc 1 114 5 is_stmt 1 view .LVU16
  76              		.loc 1 114 11 is_stmt 0 view .LVU17
  77 0016 58F82710 		ldr	r1, [r8, r7, lsl #2]
  78              	.LVL4:
 115:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 116:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
  79              		.loc 1 116 5 is_stmt 1 view .LVU18
  80              		.loc 1 116 8 is_stmt 0 view .LVU19
  81 001a 6744     		add	r7, r7, ip
  82              	.LVL5:
 117:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 118:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
  83              		.loc 1 118 5 is_stmt 1 view .LVU20
  84              		.loc 1 118 7 is_stmt 0 view .LVU21
  85 001c 04EB0E06 		add	r6, r4, lr
  86              	.LVL6:
 119:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 120:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = _SIMD32_OFFSET(pSrc + (2 * i));
  87              		.loc 1 120 5 is_stmt 1 view .LVU22
  88              		.loc 1 120 7 is_stmt 0 view .LVU23
  89 0020 50F82430 		ldr	r3, [r0, r4, lsl #2]
  90              	.LVL7:
 121:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
  91              		.loc 1 121 5 is_stmt 1 view .LVU24
  92              		.loc 1 121 8 is_stmt 0 view .LVU25
  93 0024 43F34E02 		sbfx	r2, r3, #1, #15
  94              	.LVL8:
 122:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
  95              		.loc 1 122 5 is_stmt 1 view .LVU26
  96              		.loc 1 122 13 is_stmt 0 view .LVU27
  97 0028 5B10     		asrs	r3, r3, #1
  98              	.LVL9:
  99              		.loc 1 122 19 view .LVU28
 100 002a 6FF30F03 		bfc	r3, #0, #16
 101              		.loc 1 122 39 view .LVU29
 102 002e 92B2     		uxth	r2, r2
 103              		.loc 1 122 33 view .LVU30
 104 0030 1343     		orrs	r3, r3, r2
 105              	.LVL10:
 123:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 5


 124:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = _SIMD32_OFFSET(pSrc + (2 * l));
 106              		.loc 1 124 5 is_stmt 1 view .LVU31
 107              		.loc 1 124 7 is_stmt 0 view .LVU32
 108 0032 50F82620 		ldr	r2, [r0, r6, lsl #2]
 109              	.LVL11:
 125:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 110              		.loc 1 125 5 is_stmt 1 view .LVU33
 111              		.loc 1 125 8 is_stmt 0 view .LVU34
 112 0036 42F34E09 		sbfx	r9, r2, #1, #15
 113              	.LVL12:
 126:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 114              		.loc 1 126 5 is_stmt 1 view .LVU35
 115              		.loc 1 126 13 is_stmt 0 view .LVU36
 116 003a 5210     		asrs	r2, r2, #1
 117              	.LVL13:
 118              		.loc 1 126 19 view .LVU37
 119 003c 6FF30F02 		bfc	r2, #0, #16
 120              		.loc 1 126 39 view .LVU38
 121 0040 1FFA89F9 		uxth	r9, r9
 122              		.loc 1 126 33 view .LVU39
 123 0044 42EA0902 		orr	r2, r2, r9
 124              	.LVL14:
 127:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 128:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 125              		.loc 1 128 5 is_stmt 1 view .LVU40
 126              	.LBB78:
 127              	.LBI78:
 128              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 6


  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 7


  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 8


 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 9


 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 10


 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 11


 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 12


 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 13


 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 14


 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 15


 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 16


 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 17


 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 18


 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 19


 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 20


 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 21


 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 22


 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 966:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 971:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 973:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 977:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 978:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 979:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 980:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 982:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 984:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 985:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 986:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 987:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 991:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 992:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 993:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 994:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 995:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 996:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 23


 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1000:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
1002:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1003:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
1004:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ISB();
1005:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1006:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1008:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1009:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1010:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
1011:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
1012:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
1013:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1014:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
1015:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1016:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
1017:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ISB();
1018:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1019:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1020:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1021:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1022:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1023:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
1024:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
1025:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
1026:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1027:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
1028:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1029:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1030:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1031:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
1032:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1033:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1034:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1035:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1036:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1037:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
1038:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
1039:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
1040:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1041:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
1042:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1043:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1044:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1045:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
1046:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1047:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1048:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1049:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1050:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1051:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
1052:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
1053:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
1054:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1055:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 24


1056:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1057:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1059:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
1060:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1061:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1062:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1063:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1064:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1065:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
1066:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
1067:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
1068:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1069:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
1070:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1071:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1072:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1073:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
1074:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1075:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1076:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1077:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1078:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1079:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1080:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
1081:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
1082:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
1083:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1084:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
1085:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1086:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1087:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1088:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1090:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1091:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1092:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1093:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1094:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1095:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
1096:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
1097:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
1098:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1099:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
1100:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1101:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
1102:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1103:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1104:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1105:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1106:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1107:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
1108:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
1109:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
1110:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1111:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
1112:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 25


1113:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
1114:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1118:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1119:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
1120:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
1121:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
1122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1123:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
1124:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1125:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1127:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
1128:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1129:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1130:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1132:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1133:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1134:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
1135:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
1136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
1137:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1138:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
1139:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1140:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
1143:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1144:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1145:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1146:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1147:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1148:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
1150:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
1151:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
1152:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1153:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
1154:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
1156:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1157:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1159:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1160:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1161:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
1162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
1163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
1164:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1165:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
1166:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1167:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
1168:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1169:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 26


1170:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1171:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1172:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1173:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1174:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
1175:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
1176:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
1177:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1178:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
1179:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1180:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1182:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
1183:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1187:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1188:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
1189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
1190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
1191:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1192:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
1193:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1194:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
1195:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1199:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1200:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
1201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
1202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
1203:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1204:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
1205:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1206:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1208:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
1209:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1211:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1213:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
1216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
1217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
1218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
1220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
1224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1226:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 27


1227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1228:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1229:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
1231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
1232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
1233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1234:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
1235:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1236:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1237:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1238:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1239:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1240:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1241:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1242:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
1243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
1244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
1245:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1246:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
1247:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1248:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
1249:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1250:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1253:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1254:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1255:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1256:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
1258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing special-purpose register FAULTMASK.
1259:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
1260:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1261:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
1262:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1263:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
1264:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1267:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
1269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting special-purpose register FAULTMASK.
1270:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
1271:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1272:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
1273:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1274:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
1275:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1276:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1277:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1278:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1279:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
1280:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
1281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
1282:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1283:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 28


1284:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1285:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1286:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1287:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
1288:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1289:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1290:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1291:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1292:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1293:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1294:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
1295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
1296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
1297:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1298:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
1299:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1300:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1301:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1302:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
1303:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1304:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1305:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1307:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1308:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
1310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
1311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1312:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1313:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
1314:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
1316:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1317:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1319:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
1322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
1323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1324:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1325:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
1326:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1327:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
1328:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1329:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1330:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1331:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1332:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
1334:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
1335:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
1336:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
1337:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1338:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
1339:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 29


1341:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1342:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1343:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1344:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1345:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
1346:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
1347:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
1348:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1349:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
1350:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1351:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1352:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1353:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
1354:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1355:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1358:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1359:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1360:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
1361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
1362:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
1363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1364:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
1365:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1366:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1367:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1368:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
1369:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1370:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1371:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1372:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1373:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1374:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1375:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
1376:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
1377:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
1378:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1379:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
1380:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1381:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
1382:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1384:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1385:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
1386:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1387:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
1388:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
1389:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
1390:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1391:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
1392:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1393:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
1394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1395:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1397:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 30


1398:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1399:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1401:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1402:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1403:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1404:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
1407:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1408:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
1409:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1410:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
1412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
1413:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1414:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
1415:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1416:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1417:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1418:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
1419:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1420:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1421:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1422:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
1423:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1424:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1425:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1426:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1427:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
1428:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
1430:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1431:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
1432:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
1434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
1435:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1436:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
1437:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1438:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1439:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1440:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1441:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1442:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1443:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
1444:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1445:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1446:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1447:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1448:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1449:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1450:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
1452:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1453:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
1454:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 31


1455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1456:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
1457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
1458:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1459:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
1460:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1461:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1462:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1463:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1464:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
1465:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1466:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
1467:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1468:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1470:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1471:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1472:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
1474:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1475:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
1476:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
1478:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
1479:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1480:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
1481:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1482:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1483:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
1484:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
1485:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1486:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
1487:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1488:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1489:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1491:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1492:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1493:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
1494:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1495:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
1496:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1497:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1498:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
1499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
1500:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1501:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
1502:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1503:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1504:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1505:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1506:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1507:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1508:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1509:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
1510:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1511:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 32


1512:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1514:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1515:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1516:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1517:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
1518:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1519:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
1520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
1522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
1523:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1524:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
1525:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1526:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1527:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1528:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
1529:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1530:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
1532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1533:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1534:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1535:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1536:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1537:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1538:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
1540:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1541:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
1542:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
1543:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1544:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
1545:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
1546:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1547:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
1548:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1549:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
1550:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
1551:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1552:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
1553:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1554:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
1555:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1556:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1557:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1558:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1559:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
1560:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1561:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
1562:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
1563:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
1564:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
1566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
1567:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1568:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 33


1569:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1570:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
1571:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
1572:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
1573:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1574:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
1575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1576:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1577:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1579:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1580:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1581:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
1585:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
1586:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
1587:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1588:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
1589:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1590:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
1591:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
1592:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr)
1593:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
1594:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
1595:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
1596:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
1597:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1598:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1599:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
1601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1603:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1604:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
1605:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1606:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1607:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1608:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1609:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1610:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
1611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
1612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
1613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
1615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
1617:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
1618:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
1619:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
1620:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
1621:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
1622:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
1623:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1624:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
1625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 34


1626:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1627:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
1628:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1629:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1630:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1631:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1632:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
1633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1634:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1635:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1636:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1637:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1638:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
1639:Drivers/CMSIS/Include/cmsis_gcc.h **** */
1640:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1641:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1642:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1643:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1645:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1647:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1649:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1650:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1651:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1653:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1655:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1657:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1658:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1659:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1660:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1661:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1662:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1663:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1664:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1665:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1666:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1669:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1670:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1671:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1672:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1673:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1674:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1675:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1676:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1677:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1678:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1679:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1680:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1681:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1682:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 35


1683:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1684:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1685:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1686:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1689:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1690:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1693:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1694:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1697:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1698:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1700:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1701:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1702:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1703:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1704:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1705:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1706:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1707:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1708:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1709:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1710:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1711:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1712:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1713:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1714:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1716:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1717:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1718:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1719:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1720:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1721:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1722:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1723:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1724:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1725:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1726:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1727:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1728:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1729:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1730:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1731:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1734:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1736:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1737:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1738:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1739:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 36


1740:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1741:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1742:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1743:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1744:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1745:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1749:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1750:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1751:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1753:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1754:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1755:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1757:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1758:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1759:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1761:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1762:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1763:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1764:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1765:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1766:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1767:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1768:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1769:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1770:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1771:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1772:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1773:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1774:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1775:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1776:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1777:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1778:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1779:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1781:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1782:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1783:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1785:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1786:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1787:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1788:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1789:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1790:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1791:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1792:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1793:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1794:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1795:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1796:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 37


1797:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
 129              		.loc 2 1797 31 view .LVU41
 130              	.LBB79:
1798:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1799:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 131              		.loc 2 1799 3 view .LVU42
1800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 132              		.loc 2 1801 3 view .LVU43
 133              		.syntax unified
 134              	@ 1801 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 135 0048 D3FA12F9 		qsub16 r9, r3, r2
 136              	@ 0 "" 2
 137              	.LVL15:
1802:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 138              		.loc 2 1802 3 view .LVU44
 139              		.loc 2 1802 3 is_stmt 0 view .LVU45
 140              		.thumb
 141              		.syntax unified
 142              	.LBE79:
 143              	.LBE78:
 129:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 130:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2 * i)) = __SHADD16(T, S);
 144              		.loc 1 130 5 is_stmt 1 view .LVU46
 145              	.LBB80:
 146              	.LBI80:
1757:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 147              		.loc 2 1757 31 view .LVU47
 148              	.LBB81:
1759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 149              		.loc 2 1759 3 view .LVU48
1761:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 150              		.loc 2 1761 3 view .LVU49
 151              		.syntax unified
 152              	@ 1761 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 153 004c 93FA22F3 		shadd16 r3, r3, r2
 154              	@ 0 "" 2
 155              	.LVL16:
1762:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 156              		.loc 2 1762 3 view .LVU50
1762:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 157              		.loc 2 1762 3 is_stmt 0 view .LVU51
 158              		.thumb
 159              		.syntax unified
 160              	.LBE81:
 161              	.LBE80:
 162              		.loc 1 130 36 discriminator 1 view .LVU52
 163 0050 40F82430 		str	r3, [r0, r4, lsl #2]
 164              	.LVL17:
 131:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 132:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 133:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 134:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUAD(coeff, R) >> 16;
 165              		.loc 1 134 5 is_stmt 1 view .LVU53
 166              	.LBB82:
 167              	.LBI82:
1803:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 38


1804:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1805:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1806:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1807:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1809:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1810:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1811:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1813:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1814:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1815:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1816:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1817:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1818:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1819:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1820:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1821:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1822:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1823:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1825:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1826:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1827:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1828:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1829:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1830:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1831:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1832:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1833:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1834:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1835:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1837:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1838:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1839:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1840:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1841:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1842:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1843:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1845:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1846:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1847:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1848:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1849:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1850:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1851:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1853:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1854:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1855:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1856:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1857:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1858:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1859:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1860:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 39


1861:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1862:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1863:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1864:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1865:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1866:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1867:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1868:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1869:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1870:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1871:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1872:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1873:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1874:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1875:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1879:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1881:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1882:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1883:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1884:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1885:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1886:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1887:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1888:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1889:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1890:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1893:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1894:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1895:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1896:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1897:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1898:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1899:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1901:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1902:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1903:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1904:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1905:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1906:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1907:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1909:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1910:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1911:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1913:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1914:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1915:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1916:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1917:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 40


1918:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1919:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1920:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1921:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1922:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1923:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1924:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1925:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1926:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1927:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1928:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1929:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1930:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1932:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1933:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1934:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1935:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1937:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1938:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1939:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1941:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1942:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1943:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1944:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1945:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1946:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1947:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1948:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1949:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT16(ARG1, ARG2) \
1950:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1951:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1952:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1953:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
1954:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1955:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1957:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT16(ARG1, ARG2) \
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1959:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1961:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
1962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1963:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1965:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1966:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1967:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1968:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1969:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1970:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1971:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1972:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1973:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1974:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 41


1975:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1976:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1977:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1979:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1980:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1985:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1986:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1987:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1988:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1989:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16_RORn(uint32_t op1, uint32_t rotate)
1990:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1991:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1992:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
1993:Drivers/CMSIS/Include/cmsis_gcc.h ****     __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
1994:Drivers/CMSIS/Include/cmsis_gcc.h ****   } else {
1995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result = __SXTB16(__ROR(op1, rotate)) ;
1996:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1997:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1998:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1999:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2000:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
2001:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2002:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2003:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2004:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2005:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2006:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2008:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16_RORn(uint32_t op1, uint32_t op2, uint32_t rotate)
2009:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2010:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2011:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
2012:Drivers/CMSIS/Include/cmsis_gcc.h ****     __ASM volatile ("sxtab16 %0, %1, %2, ROR %3" : "=r" (result) : "r" (op1) , "r" (op2) , "i" (rot
2013:Drivers/CMSIS/Include/cmsis_gcc.h ****   } else {
2014:Drivers/CMSIS/Include/cmsis_gcc.h ****     result = __SXTAB16(op1, __ROR(op2, rotate));
2015:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
2016:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
2017:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2018:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2019:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2020:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
 168              		.loc 2 2020 31 view .LVU54
 169              	.LBB83:
2021:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2022:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 170              		.loc 2 2022 3 view .LVU55
2023:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2024:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 171              		.loc 2 2024 3 view .LVU56
 172              		.syntax unified
 173              	@ 2024 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 174 0054 21FB09F3 		smuad r3, r1, r9
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 42


 175              	@ 0 "" 2
 176              	.LVL18:
2025:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 177              		.loc 2 2025 3 view .LVU57
 178              		.loc 2 2025 3 is_stmt 0 view .LVU58
 179              		.thumb
 180              		.syntax unified
 181              	.LBE83:
 182              	.LBE82:
 183              		.loc 1 134 30 discriminator 1 view .LVU59
 184 0058 1B0C     		lsrs	r3, r3, #16
 185              	.LVL19:
 135:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUSDX(coeff, R);
 186              		.loc 1 135 5 is_stmt 1 view .LVU60
 187              	.LBB84:
 188              	.LBI84:
2026:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2027:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2028:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
2029:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2030:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2031:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2032:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2033:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2034:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2035:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
2037:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2038:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2039:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2041:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2042:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2043:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
2045:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2046:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2047:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2048:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2049:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2050:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2051:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2052:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
2053:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2054:Drivers/CMSIS/Include/cmsis_gcc.h ****   union llreg_u{
2055:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
2056:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint64_t w64;
2057:Drivers/CMSIS/Include/cmsis_gcc.h ****   } llr;
2058:Drivers/CMSIS/Include/cmsis_gcc.h ****   llr.w64 = acc;
2059:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2060:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2061:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
2062:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
2063:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
2064:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
2065:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2066:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(llr.w64);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 43


2067:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2068:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2069:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
2070:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2071:Drivers/CMSIS/Include/cmsis_gcc.h ****   union llreg_u{
2072:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
2073:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint64_t w64;
2074:Drivers/CMSIS/Include/cmsis_gcc.h ****   } llr;
2075:Drivers/CMSIS/Include/cmsis_gcc.h ****   llr.w64 = acc;
2076:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2077:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2078:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
2079:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
2080:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
2081:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
2082:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2083:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(llr.w64);
2084:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2085:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2086:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
2087:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2088:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2089:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2090:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2091:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2092:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2093:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2094:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
 189              		.loc 2 2094 31 view .LVU61
 190              	.LBB85:
2095:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2096:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 191              		.loc 2 2096 3 view .LVU62
2097:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2098:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 192              		.loc 2 2098 3 view .LVU63
 193              		.syntax unified
 194              	@ 2098 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 195 005a 41FB19F1 		smusdx r1, r1, r9
 196              	@ 0 "" 2
 197              	.LVL20:
2099:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 198              		.loc 2 2099 3 view .LVU64
 199              		.loc 2 2099 3 is_stmt 0 view .LVU65
 200              		.thumb
 201              		.syntax unified
 202              	.LBE85:
 203              	.LBE84:
 136:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 137:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 138:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 139:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUSDX(R, coeff) >> 16U;
 140:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUAD(coeff, R);
 141:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 142:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif //     #ifndef ARM_MATH_BIG_ENDIAN
 143:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 144:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2U * l)) =
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 44


 204              		.loc 1 144 5 is_stmt 1 view .LVU66
 145:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 205              		.loc 1 145 37 is_stmt 0 view .LVU67
 206 005e 6FF30F01 		bfc	r1, #0, #16
 207              	.LVL21:
 208              		.loc 1 145 37 view .LVU68
 209 0062 0B43     		orrs	r3, r3, r1
 210              	.LVL22:
 144:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 211              		.loc 1 144 37 view .LVU69
 212 0064 40F82630 		str	r3, [r0, r6, lsl #2]
 146:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 147:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = _SIMD32_OFFSET(pCoef + (ia * 2U));
 213              		.loc 1 147 5 is_stmt 1 view .LVU70
 214              		.loc 1 147 11 is_stmt 0 view .LVU71
 215 0068 58F82710 		ldr	r1, [r8, r7, lsl #2]
 216              	.LVL23:
 148:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 149:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 217              		.loc 1 149 5 is_stmt 1 view .LVU72
 218              		.loc 1 149 8 is_stmt 0 view .LVU73
 219 006c 6744     		add	r7, r7, ip
 220              	.LVL24:
 150:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 151:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     // loop for butterfly
 152:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     i++;
 221              		.loc 1 152 5 is_stmt 1 view .LVU74
 222              		.loc 1 152 6 is_stmt 0 view .LVU75
 223 006e 04F10109 		add	r9, r4, #1
 224              	.LVL25:
 153:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l++;
 225              		.loc 1 153 5 is_stmt 1 view .LVU76
 226              		.loc 1 153 6 is_stmt 0 view .LVU77
 227 0072 0136     		adds	r6, r6, #1
 228              	.LVL26:
 154:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 155:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = _SIMD32_OFFSET(pSrc + (2 * i));
 229              		.loc 1 155 5 is_stmt 1 view .LVU78
 230              		.loc 1 155 7 is_stmt 0 view .LVU79
 231 0074 50F82930 		ldr	r3, [r0, r9, lsl #2]
 232              	.LVL27:
 156:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 233              		.loc 1 156 5 is_stmt 1 view .LVU80
 234              		.loc 1 156 8 is_stmt 0 view .LVU81
 235 0078 43F34E02 		sbfx	r2, r3, #1, #15
 236              	.LVL28:
 157:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 237              		.loc 1 157 5 is_stmt 1 view .LVU82
 238              		.loc 1 157 13 is_stmt 0 view .LVU83
 239 007c 5B10     		asrs	r3, r3, #1
 240              	.LVL29:
 241              		.loc 1 157 19 view .LVU84
 242 007e 6FF30F03 		bfc	r3, #0, #16
 243              		.loc 1 157 39 view .LVU85
 244 0082 92B2     		uxth	r2, r2
 245              		.loc 1 157 33 view .LVU86
 246 0084 1343     		orrs	r3, r3, r2
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 45


 247              	.LVL30:
 158:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 159:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = _SIMD32_OFFSET(pSrc + (2 * l));
 248              		.loc 1 159 5 is_stmt 1 view .LVU87
 249              		.loc 1 159 7 is_stmt 0 view .LVU88
 250 0086 50F82620 		ldr	r2, [r0, r6, lsl #2]
 251              	.LVL31:
 160:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 252              		.loc 1 160 5 is_stmt 1 view .LVU89
 253              		.loc 1 160 8 is_stmt 0 view .LVU90
 254 008a 42F34E0A 		sbfx	r10, r2, #1, #15
 255              	.LVL32:
 161:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 256              		.loc 1 161 5 is_stmt 1 view .LVU91
 257              		.loc 1 161 13 is_stmt 0 view .LVU92
 258 008e 5210     		asrs	r2, r2, #1
 259              	.LVL33:
 260              		.loc 1 161 19 view .LVU93
 261 0090 6FF30F02 		bfc	r2, #0, #16
 262              		.loc 1 161 39 view .LVU94
 263 0094 1FFA8AFA 		uxth	r10, r10
 264              		.loc 1 161 33 view .LVU95
 265 0098 42EA0A02 		orr	r2, r2, r10
 266              	.LVL34:
 162:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 163:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 267              		.loc 1 163 5 is_stmt 1 view .LVU96
 268              	.LBB86:
 269              	.LBI86:
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 270              		.loc 2 1797 31 view .LVU97
 271              	.LBB87:
1799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272              		.loc 2 1799 3 view .LVU98
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 273              		.loc 2 1801 3 view .LVU99
 274              		.syntax unified
 275              	@ 1801 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 276 009c D3FA12FA 		qsub16 r10, r3, r2
 277              	@ 0 "" 2
 278              	.LVL35:
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 279              		.loc 2 1802 3 view .LVU100
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 280              		.loc 2 1802 3 is_stmt 0 view .LVU101
 281              		.thumb
 282              		.syntax unified
 283              	.LBE87:
 284              	.LBE86:
 164:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 165:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2 * i)) = __SHADD16(T, S);
 285              		.loc 1 165 5 is_stmt 1 view .LVU102
 286              	.LBB88:
 287              	.LBI88:
1757:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 288              		.loc 2 1757 31 view .LVU103
 289              	.LBB89:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 46


1759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 290              		.loc 2 1759 3 view .LVU104
1761:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291              		.loc 2 1761 3 view .LVU105
 292              		.syntax unified
 293              	@ 1761 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 294 00a0 93FA22F3 		shadd16 r3, r3, r2
 295              	@ 0 "" 2
 296              	.LVL36:
1762:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 297              		.loc 2 1762 3 view .LVU106
1762:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 298              		.loc 2 1762 3 is_stmt 0 view .LVU107
 299              		.thumb
 300              		.syntax unified
 301              	.LBE89:
 302              	.LBE88:
 303              		.loc 1 165 36 discriminator 1 view .LVU108
 304 00a4 40F82930 		str	r3, [r0, r9, lsl #2]
 305              	.LVL37:
 166:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 167:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 168:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 169:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUAD(coeff, R) >> 16;
 306              		.loc 1 169 5 is_stmt 1 view .LVU109
 307              	.LBB90:
 308              	.LBI90:
2020:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 309              		.loc 2 2020 31 view .LVU110
 310              	.LBB91:
2022:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 311              		.loc 2 2022 3 view .LVU111
2024:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 312              		.loc 2 2024 3 view .LVU112
 313              		.syntax unified
 314              	@ 2024 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 315 00a8 21FB0AF3 		smuad r3, r1, r10
 316              	@ 0 "" 2
 317              	.LVL38:
2025:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318              		.loc 2 2025 3 view .LVU113
2025:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 319              		.loc 2 2025 3 is_stmt 0 view .LVU114
 320              		.thumb
 321              		.syntax unified
 322              	.LBE91:
 323              	.LBE90:
 324              		.loc 1 169 30 discriminator 1 view .LVU115
 325 00ac 1B0C     		lsrs	r3, r3, #16
 326              	.LVL39:
 170:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUSDX(coeff, R);
 327              		.loc 1 170 5 is_stmt 1 view .LVU116
 328              	.LBB92:
 329              	.LBI92:
2094:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 330              		.loc 2 2094 31 view .LVU117
 331              	.LBB93:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 47


2096:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 332              		.loc 2 2096 3 view .LVU118
2098:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 333              		.loc 2 2098 3 view .LVU119
 334              		.syntax unified
 335              	@ 2098 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 336 00ae 41FB1AF1 		smusdx r1, r1, r10
 337              	@ 0 "" 2
 338              	.LVL40:
 339              		.loc 2 2099 3 view .LVU120
 340              		.loc 2 2099 3 is_stmt 0 view .LVU121
 341              		.thumb
 342              		.syntax unified
 343              	.LBE93:
 344              	.LBE92:
 171:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 172:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 173:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 174:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUSDX(R, coeff) >> 16U;
 175:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUAD(coeff, R);
 176:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 177:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif //     #ifndef ARM_MATH_BIG_ENDIAN
 178:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 179:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2U * l)) =
 345              		.loc 1 179 5 is_stmt 1 view .LVU122
 180:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 346              		.loc 1 180 37 is_stmt 0 view .LVU123
 347 00b2 6FF30F01 		bfc	r1, #0, #16
 348              	.LVL41:
 349              		.loc 1 180 37 view .LVU124
 350 00b6 0B43     		orrs	r3, r3, r1
 351              	.LVL42:
 179:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 352              		.loc 1 179 37 view .LVU125
 353 00b8 40F82630 		str	r3, [r0, r6, lsl #2]
 112:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 354              		.loc 1 112 24 is_stmt 1 discriminator 3 view .LVU126
 355 00bc 0234     		adds	r4, r4, #2
 356              	.LVL43:
 357              	.L2:
 112:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 358              		.loc 1 112 17 discriminator 1 view .LVU127
 359 00be 7445     		cmp	r4, lr
 360 00c0 A9D3     		bcc	.L3
 181:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 182:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // groups loop end
 183:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 184:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 361              		.loc 1 184 3 view .LVU128
 362              		.loc 1 184 20 is_stmt 0 view .LVU129
 363 00c2 4FEA4C0C 		lsl	ip, ip, #1
 364              	.LVL44:
 365              		.loc 1 184 20 view .LVU130
 366 00c6 1FFA8CF9 		uxth	r9, ip
 367              	.LVL45:
 185:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 186:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for stage
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 48


 187:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (k = fftLen / 2; k > 2; k = k >> 1)
 368              		.loc 1 187 3 is_stmt 1 view .LVU131
 369              		.loc 1 187 10 is_stmt 0 view .LVU132
 370 00ca 6C08     		lsrs	r4, r5, #1
 371              	.LVL46:
 372              		.loc 1 187 3 view .LVU133
 373 00cc 41E0     		b	.L4
 374              	.LVL47:
 375              	.L7:
 188:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 189:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n1 = n2;
 190:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 191:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 192:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 193:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     // loop for groups
 194:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (j = 0; j < n2; j++)
 195:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 196:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       coeff = _SIMD32_OFFSET(pCoef + (ia * 2U));
 197:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 198:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       ia = ia + twidCoefModifier;
 199:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 200:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       // loop for butterfly
 201:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       for (i = j; i < fftLen; i += n1)
 202:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 203:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 376              		.loc 1 203 9 is_stmt 1 view .LVU134
 377              		.loc 1 203 11 is_stmt 0 view .LVU135
 378 00ce 03EB0609 		add	r9, r3, r6
 379              	.LVL48:
 204:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 205:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         T = _SIMD32_OFFSET(pSrc + (2 * i));
 380              		.loc 1 205 9 is_stmt 1 view .LVU136
 381              		.loc 1 205 11 is_stmt 0 view .LVU137
 382 00d2 50F82310 		ldr	r1, [r0, r3, lsl #2]
 383              	.LVL49:
 206:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 207:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         S = _SIMD32_OFFSET(pSrc + (2 * l));
 384              		.loc 1 207 9 is_stmt 1 view .LVU138
 385              		.loc 1 207 11 is_stmt 0 view .LVU139
 386 00d6 50F829B0 		ldr	fp, [r0, r9, lsl #2]
 387              	.LVL50:
 208:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 209:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         R = __QSUB16(T, S);
 388              		.loc 1 209 9 is_stmt 1 view .LVU140
 389              	.LBB94:
 390              	.LBI94:
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 391              		.loc 2 1797 31 view .LVU141
 392              	.LBB95:
1799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 393              		.loc 2 1799 3 view .LVU142
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 394              		.loc 2 1801 3 view .LVU143
 395              		.syntax unified
 396              	@ 1801 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 397 00da D1FA1BF2 		qsub16 r2, r1, fp
 398              	@ 0 "" 2
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 49


 399              	.LVL51:
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 400              		.loc 2 1802 3 view .LVU144
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 401              		.loc 2 1802 3 is_stmt 0 view .LVU145
 402              		.thumb
 403              		.syntax unified
 404              	.LBE95:
 405              	.LBE94:
 210:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 211:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         _SIMD32_OFFSET(pSrc + (2 * i)) = __SHADD16(T, S);
 406              		.loc 1 211 9 is_stmt 1 view .LVU146
 407              	.LBB96:
 408              	.LBI96:
1757:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 409              		.loc 2 1757 31 view .LVU147
 410              	.LBB97:
1759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 411              		.loc 2 1759 3 view .LVU148
1761:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 412              		.loc 2 1761 3 view .LVU149
 413              		.syntax unified
 414              	@ 1761 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 415 00de 91FA2BF1 		shadd16 r1, r1, fp
 416              	@ 0 "" 2
 417              	.LVL52:
1762:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 418              		.loc 2 1762 3 view .LVU150
1762:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 419              		.loc 2 1762 3 is_stmt 0 view .LVU151
 420              		.thumb
 421              		.syntax unified
 422              	.LBE97:
 423              	.LBE96:
 424              		.loc 1 211 40 discriminator 1 view .LVU152
 425 00e2 40F82310 		str	r1, [r0, r3, lsl #2]
 426              	.LVL53:
 212:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 213:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 214:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 215:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUAD(coeff, R) >> 16;
 427              		.loc 1 215 9 is_stmt 1 view .LVU153
 428              	.LBB98:
 429              	.LBI98:
2020:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 430              		.loc 2 2020 31 view .LVU154
 431              	.LBB99:
2022:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432              		.loc 2 2022 3 view .LVU155
2024:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 433              		.loc 2 2024 3 view .LVU156
 434              		.syntax unified
 435              	@ 2024 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 436 00e6 24FB02F1 		smuad r1, r4, r2
 437              	@ 0 "" 2
 438              	.LVL54:
2025:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 50


 439              		.loc 2 2025 3 view .LVU157
2025:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 440              		.loc 2 2025 3 is_stmt 0 view .LVU158
 441              		.thumb
 442              		.syntax unified
 443              	.LBE99:
 444              	.LBE98:
 445              		.loc 1 215 34 discriminator 1 view .LVU159
 446 00ea 090C     		lsrs	r1, r1, #16
 447              	.LVL55:
 216:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSDX(coeff, R);
 448              		.loc 1 216 9 is_stmt 1 view .LVU160
 449              	.LBB100:
 450              	.LBI100:
2094:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 451              		.loc 2 2094 31 view .LVU161
 452              	.LBB101:
2096:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 453              		.loc 2 2096 3 view .LVU162
2098:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 454              		.loc 2 2098 3 view .LVU163
 455              		.syntax unified
 456              	@ 2098 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 457 00ec 44FB12F2 		smusdx r2, r4, r2
 458              	@ 0 "" 2
 459              	.LVL56:
 460              		.loc 2 2099 3 view .LVU164
 461              		.loc 2 2099 3 is_stmt 0 view .LVU165
 462              		.thumb
 463              		.syntax unified
 464              	.LBE101:
 465              	.LBE100:
 217:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 218:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 219:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 220:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUSDX(R, coeff) >> 16U;
 221:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUAD(coeff, R);
 222:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 223:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif //     #ifndef ARM_MATH_BIG_ENDIAN
 224:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 225:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         _SIMD32_OFFSET(pSrc + (2U * l)) =
 466              		.loc 1 225 9 is_stmt 1 view .LVU166
 226:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****           (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 467              		.loc 1 226 41 is_stmt 0 view .LVU167
 468 00f0 6FF30F02 		bfc	r2, #0, #16
 469              	.LVL57:
 470              		.loc 1 226 41 view .LVU168
 471 00f4 0A43     		orrs	r2, r2, r1
 225:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****           (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 472              		.loc 1 225 41 view .LVU169
 473 00f6 40F82920 		str	r2, [r0, r9, lsl #2]
 227:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 228:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         i += n1;
 474              		.loc 1 228 9 is_stmt 1 view .LVU170
 475              		.loc 1 228 11 is_stmt 0 view .LVU171
 476 00fa 7344     		add	r3, r3, lr
 477              	.LVL58:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 51


 229:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 230:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 478              		.loc 1 230 9 is_stmt 1 view .LVU172
 479              		.loc 1 230 11 is_stmt 0 view .LVU173
 480 00fc 06EB0309 		add	r9, r6, r3
 481              	.LVL59:
 231:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 232:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         T = _SIMD32_OFFSET(pSrc + (2 * i));
 482              		.loc 1 232 9 is_stmt 1 view .LVU174
 483              		.loc 1 232 11 is_stmt 0 view .LVU175
 484 0100 50F82310 		ldr	r1, [r0, r3, lsl #2]
 485              	.LVL60:
 233:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 234:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         S = _SIMD32_OFFSET(pSrc + (2 * l));
 486              		.loc 1 234 9 is_stmt 1 view .LVU176
 487              		.loc 1 234 11 is_stmt 0 view .LVU177
 488 0104 50F829B0 		ldr	fp, [r0, r9, lsl #2]
 489              	.LVL61:
 235:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 236:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         R = __QSUB16(T, S);
 490              		.loc 1 236 9 is_stmt 1 view .LVU178
 491              	.LBB102:
 492              	.LBI102:
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493              		.loc 2 1797 31 view .LVU179
 494              	.LBB103:
1799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 495              		.loc 2 1799 3 view .LVU180
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 496              		.loc 2 1801 3 view .LVU181
 497              		.syntax unified
 498              	@ 1801 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 499 0108 D1FA1BF2 		qsub16 r2, r1, fp
 500              	@ 0 "" 2
 501              	.LVL62:
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 502              		.loc 2 1802 3 view .LVU182
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 503              		.loc 2 1802 3 is_stmt 0 view .LVU183
 504              		.thumb
 505              		.syntax unified
 506              	.LBE103:
 507              	.LBE102:
 237:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 238:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         _SIMD32_OFFSET(pSrc + (2 * i)) = __SHADD16(T, S);
 508              		.loc 1 238 9 is_stmt 1 view .LVU184
 509              	.LBB104:
 510              	.LBI104:
1757:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 511              		.loc 2 1757 31 view .LVU185
 512              	.LBB105:
1759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 513              		.loc 2 1759 3 view .LVU186
1761:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 514              		.loc 2 1761 3 view .LVU187
 515              		.syntax unified
 516              	@ 1761 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 52


 517 010c 91FA2BF1 		shadd16 r1, r1, fp
 518              	@ 0 "" 2
 519              	.LVL63:
1762:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520              		.loc 2 1762 3 view .LVU188
1762:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 521              		.loc 2 1762 3 is_stmt 0 view .LVU189
 522              		.thumb
 523              		.syntax unified
 524              	.LBE105:
 525              	.LBE104:
 526              		.loc 1 238 40 discriminator 1 view .LVU190
 527 0110 40F82310 		str	r1, [r0, r3, lsl #2]
 528              	.LVL64:
 239:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 240:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 241:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 242:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUAD(coeff, R) >> 16;
 529              		.loc 1 242 9 is_stmt 1 view .LVU191
 530              	.LBB106:
 531              	.LBI106:
2020:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 532              		.loc 2 2020 31 view .LVU192
 533              	.LBB107:
2022:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 534              		.loc 2 2022 3 view .LVU193
2024:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 535              		.loc 2 2024 3 view .LVU194
 536              		.syntax unified
 537              	@ 2024 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 538 0114 24FB02F1 		smuad r1, r4, r2
 539              	@ 0 "" 2
 540              	.LVL65:
2025:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 541              		.loc 2 2025 3 view .LVU195
2025:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 542              		.loc 2 2025 3 is_stmt 0 view .LVU196
 543              		.thumb
 544              		.syntax unified
 545              	.LBE107:
 546              	.LBE106:
 547              		.loc 1 242 34 discriminator 1 view .LVU197
 548 0118 090C     		lsrs	r1, r1, #16
 549              	.LVL66:
 243:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSDX(coeff, R);
 550              		.loc 1 243 9 is_stmt 1 view .LVU198
 551              	.LBB108:
 552              	.LBI108:
2094:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 553              		.loc 2 2094 31 view .LVU199
 554              	.LBB109:
2096:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 555              		.loc 2 2096 3 view .LVU200
2098:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 556              		.loc 2 2098 3 view .LVU201
 557              		.syntax unified
 558              	@ 2098 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 53


 559 011a 44FB12F2 		smusdx r2, r4, r2
 560              	@ 0 "" 2
 561              	.LVL67:
 562              		.loc 2 2099 3 view .LVU202
 563              		.loc 2 2099 3 is_stmt 0 view .LVU203
 564              		.thumb
 565              		.syntax unified
 566              	.LBE109:
 567              	.LBE108:
 244:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 245:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 246:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 247:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUSDX(R, coeff) >> 16U;
 248:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUAD(coeff, R);
 249:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 250:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif //     #ifndef ARM_MATH_BIG_ENDIAN
 251:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 252:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         _SIMD32_OFFSET(pSrc + (2U * l)) =
 568              		.loc 1 252 9 is_stmt 1 view .LVU204
 253:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****           (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 569              		.loc 1 253 41 is_stmt 0 view .LVU205
 570 011e 6FF30F02 		bfc	r2, #0, #16
 571              	.LVL68:
 572              		.loc 1 253 41 view .LVU206
 573 0122 0A43     		orrs	r2, r2, r1
 252:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****           (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 574              		.loc 1 252 41 view .LVU207
 575 0124 40F82920 		str	r2, [r0, r9, lsl #2]
 201:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 576              		.loc 1 201 33 is_stmt 1 discriminator 3 view .LVU208
 577 0128 7344     		add	r3, r3, lr
 578              	.LVL69:
 579              	.L6:
 201:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 580              		.loc 1 201 21 discriminator 1 view .LVU209
 581 012a AB42     		cmp	r3, r5
 582 012c CFD3     		bcc	.L7
 194:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 583              		.loc 1 194 26 discriminator 2 view .LVU210
 584 012e 0137     		adds	r7, r7, #1
 585              	.LVL70:
 586              	.L5:
 194:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 587              		.loc 1 194 19 discriminator 1 view .LVU211
 588 0130 B742     		cmp	r7, r6
 589 0132 05D2     		bcs	.L13
 196:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 590              		.loc 1 196 7 view .LVU212
 196:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 591              		.loc 1 196 13 is_stmt 0 view .LVU213
 592 0134 58F82C40 		ldr	r4, [r8, ip, lsl #2]
 593              	.LVL71:
 198:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 594              		.loc 1 198 7 is_stmt 1 view .LVU214
 198:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 595              		.loc 1 198 10 is_stmt 0 view .LVU215
 596 0138 019B     		ldr	r3, [sp, #4]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 54


 597 013a 9C44     		add	ip, ip, r3
 598              	.LVL72:
 201:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 599              		.loc 1 201 7 is_stmt 1 view .LVU216
 201:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 600              		.loc 1 201 14 is_stmt 0 view .LVU217
 601 013c 3B46     		mov	r3, r7
 201:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 602              		.loc 1 201 7 view .LVU218
 603 013e F4E7     		b	.L6
 604              	.LVL73:
 605              	.L13:
 254:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 255:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       }                         // butterfly loop end
 256:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 257:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     }                           // groups loop end
 258:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 259:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     twidCoefModifier = twidCoefModifier << 1U;
 606              		.loc 1 259 22 view .LVU219
 607 0140 DDF80490 		ldr	r9, [sp, #4]
 608 0144 5446     		mov	r4, r10
 609              		.loc 1 259 5 is_stmt 1 view .LVU220
 610              		.loc 1 259 22 is_stmt 0 view .LVU221
 611 0146 4FEA4909 		lsl	r9, r9, #1
 612              	.LVL74:
 613              		.loc 1 259 22 view .LVU222
 614 014a 1FFA89F9 		uxth	r9, r9
 187:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 615              		.loc 1 187 33 is_stmt 1 discriminator 2 view .LVU223
 616 014e 6408     		lsrs	r4, r4, #1
 617              	.LVL75:
 190:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 618              		.loc 1 190 8 is_stmt 0 view .LVU224
 619 0150 B646     		mov	lr, r6
 620              	.LVL76:
 621              	.L4:
 187:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 622              		.loc 1 187 26 is_stmt 1 discriminator 1 view .LVU225
 623 0152 022C     		cmp	r4, #2
 624 0154 08D9     		bls	.L14
 189:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 625              		.loc 1 189 5 view .LVU226
 626              	.LVL77:
 190:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 627              		.loc 1 190 5 view .LVU227
 190:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 628              		.loc 1 190 8 is_stmt 0 view .LVU228
 629 0156 4FEA5E06 		lsr	r6, lr, #1
 630              	.LVL78:
 191:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 631              		.loc 1 191 5 is_stmt 1 view .LVU229
 194:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 632              		.loc 1 194 5 view .LVU230
 191:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 633              		.loc 1 191 8 is_stmt 0 view .LVU231
 634 015a 4FF0000C 		mov	ip, #0
 194:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 55


 635              		.loc 1 194 12 view .LVU232
 636 015e 6746     		mov	r7, ip
 637 0160 CDF80490 		str	r9, [sp, #4]
 638 0164 A246     		mov	r10, r4
 194:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 639              		.loc 1 194 5 view .LVU233
 640 0166 E3E7     		b	.L5
 641              	.LVL79:
 642              	.L14:
 260:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // stages loop end
 261:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 262:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 643              		.loc 1 262 3 is_stmt 1 view .LVU234
 263:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 644              		.loc 1 263 3 view .LVU235
 645              		.loc 1 263 6 is_stmt 0 view .LVU236
 646 0168 4FEA5E06 		lsr	r6, lr, #1
 647              	.LVL80:
 264:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 648              		.loc 1 264 3 is_stmt 1 view .LVU237
 265:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 266:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   coeff = _SIMD32_OFFSET(pCoef + (ia * 2U));
 649              		.loc 1 266 3 view .LVU238
 267:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 268:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = ia + twidCoefModifier;
 650              		.loc 1 268 3 view .LVU239
 269:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 270:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for butterfly
 271:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (i = 0; i < fftLen; i += n1)
 651              		.loc 1 271 3 view .LVU240
 652              		.loc 1 271 10 is_stmt 0 view .LVU241
 653 016c 0023     		movs	r3, #0
 654              		.loc 1 271 3 view .LVU242
 655 016e 1BE0     		b	.L10
 656              	.LVL81:
 657              	.L11:
 272:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 273:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 658              		.loc 1 273 5 is_stmt 1 view .LVU243
 659              		.loc 1 273 7 is_stmt 0 view .LVU244
 660 0170 9919     		adds	r1, r3, r6
 661              	.LVL82:
 274:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 275:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = _SIMD32_OFFSET(pSrc + (2 * i));
 662              		.loc 1 275 5 is_stmt 1 view .LVU245
 663              		.loc 1 275 7 is_stmt 0 view .LVU246
 664 0172 50F82320 		ldr	r2, [r0, r3, lsl #2]
 665              	.LVL83:
 276:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 277:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = _SIMD32_OFFSET(pSrc + (2 * l));
 666              		.loc 1 277 5 is_stmt 1 view .LVU247
 667              		.loc 1 277 7 is_stmt 0 view .LVU248
 668 0176 50F82140 		ldr	r4, [r0, r1, lsl #2]
 669              	.LVL84:
 278:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 279:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 670              		.loc 1 279 5 is_stmt 1 view .LVU249
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 56


 671              	.LBB110:
 672              	.LBI110:
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 673              		.loc 2 1797 31 view .LVU250
 674              	.LBB111:
1799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 675              		.loc 2 1799 3 view .LVU251
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 676              		.loc 2 1801 3 view .LVU252
 677              		.syntax unified
 678              	@ 1801 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 679 017a D2FA14F7 		qsub16 r7, r2, r4
 680              	@ 0 "" 2
 681              	.LVL85:
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 682              		.loc 2 1802 3 view .LVU253
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683              		.loc 2 1802 3 is_stmt 0 view .LVU254
 684              		.thumb
 685              		.syntax unified
 686              	.LBE111:
 687              	.LBE110:
 280:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 281:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2 * i)) = __QADD16(T, S);
 688              		.loc 1 281 5 is_stmt 1 view .LVU255
 689              	.LBB112:
 690              	.LBI112:
1749:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 691              		.loc 2 1749 31 view .LVU256
 692              	.LBB113:
1751:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693              		.loc 2 1751 3 view .LVU257
1753:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 694              		.loc 2 1753 3 view .LVU258
 695              		.syntax unified
 696              	@ 1753 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 697 017e 92FA14F2 		qadd16 r2, r2, r4
 698              	@ 0 "" 2
 699              	.LVL86:
1754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 700              		.loc 2 1754 3 view .LVU259
1754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 701              		.loc 2 1754 3 is_stmt 0 view .LVU260
 702              		.thumb
 703              		.syntax unified
 704              	.LBE113:
 705              	.LBE112:
 706              		.loc 1 281 36 discriminator 1 view .LVU261
 707 0182 40F82320 		str	r2, [r0, r3, lsl #2]
 708              	.LVL87:
 282:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 283:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2U * l)) = R;
 709              		.loc 1 283 5 is_stmt 1 view .LVU262
 710              		.loc 1 283 37 is_stmt 0 view .LVU263
 711 0186 40F82170 		str	r7, [r0, r1, lsl #2]
 284:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 285:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     i += n1;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 57


 712              		.loc 1 285 5 is_stmt 1 view .LVU264
 713              		.loc 1 285 7 is_stmt 0 view .LVU265
 714 018a 7344     		add	r3, r3, lr
 715              	.LVL88:
 286:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 716              		.loc 1 286 5 is_stmt 1 view .LVU266
 717              		.loc 1 286 7 is_stmt 0 view .LVU267
 718 018c F118     		adds	r1, r6, r3
 719              	.LVL89:
 287:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 288:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = _SIMD32_OFFSET(pSrc + (2 * i));
 720              		.loc 1 288 5 is_stmt 1 view .LVU268
 721              		.loc 1 288 7 is_stmt 0 view .LVU269
 722 018e 50F82320 		ldr	r2, [r0, r3, lsl #2]
 723              	.LVL90:
 289:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 290:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = _SIMD32_OFFSET(pSrc + (2 * l));
 724              		.loc 1 290 5 is_stmt 1 view .LVU270
 725              		.loc 1 290 7 is_stmt 0 view .LVU271
 726 0192 50F82140 		ldr	r4, [r0, r1, lsl #2]
 727              	.LVL91:
 291:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 292:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 728              		.loc 1 292 5 is_stmt 1 view .LVU272
 729              	.LBB114:
 730              	.LBI114:
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 731              		.loc 2 1797 31 view .LVU273
 732              	.LBB115:
1799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 733              		.loc 2 1799 3 view .LVU274
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 734              		.loc 2 1801 3 view .LVU275
 735              		.syntax unified
 736              	@ 1801 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 737 0196 D2FA14F7 		qsub16 r7, r2, r4
 738              	@ 0 "" 2
 739              	.LVL92:
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 740              		.loc 2 1802 3 view .LVU276
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 741              		.loc 2 1802 3 is_stmt 0 view .LVU277
 742              		.thumb
 743              		.syntax unified
 744              	.LBE115:
 745              	.LBE114:
 293:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 294:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2 * i)) = __QADD16(T, S);
 746              		.loc 1 294 5 is_stmt 1 view .LVU278
 747              	.LBB116:
 748              	.LBI116:
1749:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 749              		.loc 2 1749 31 view .LVU279
 750              	.LBB117:
1751:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 751              		.loc 2 1751 3 view .LVU280
1753:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 58


 752              		.loc 2 1753 3 view .LVU281
 753              		.syntax unified
 754              	@ 1753 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 755 019a 92FA14F2 		qadd16 r2, r2, r4
 756              	@ 0 "" 2
 757              	.LVL93:
1754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 758              		.loc 2 1754 3 view .LVU282
1754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 759              		.loc 2 1754 3 is_stmt 0 view .LVU283
 760              		.thumb
 761              		.syntax unified
 762              	.LBE117:
 763              	.LBE116:
 764              		.loc 1 294 36 discriminator 1 view .LVU284
 765 019e 40F82320 		str	r2, [r0, r3, lsl #2]
 766              	.LVL94:
 295:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 296:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2U * l)) = R;
 767              		.loc 1 296 5 is_stmt 1 view .LVU285
 768              		.loc 1 296 37 is_stmt 0 view .LVU286
 769 01a2 40F82170 		str	r7, [r0, r1, lsl #2]
 271:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 770              		.loc 1 271 29 is_stmt 1 discriminator 3 view .LVU287
 771 01a6 7344     		add	r3, r3, lr
 772              	.LVL95:
 773              	.L10:
 271:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 774              		.loc 1 271 17 discriminator 1 view .LVU288
 775 01a8 AB42     		cmp	r3, r5
 776 01aa E1D3     		bcc	.L11
 297:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 298:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // groups loop end
 299:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 300:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 301:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 302:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 303:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   unsigned i, j, k, l;
 304:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   unsigned n1, n2, ia;
 305:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t xt, yt, cosVal, sinVal;
 306:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 307:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 308:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   //N = fftLen;
 309:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = fftLen;
 310:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 311:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 312:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 313:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 314:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 315:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for groups
 316:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (j = 0; j < n2; j++)
 317:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 318:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     cosVal = pCoef[ia * 2];
 319:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     sinVal = pCoef[(ia * 2) + 1];
 320:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 321:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 322:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     // loop for butterfly
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 59


 323:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (i = j; i < fftLen; i += n1)
 324:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 325:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       l = i + n2;
 326:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       xt = (pSrc[2 * i] >> 1U) - (pSrc[2 * l] >> 1U);
 327:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i] = ((pSrc[2 * i] >> 1U) + (pSrc[2 * l] >> 1U)) >> 1U;
 328:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 329:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       yt = (pSrc[2 * i + 1] >> 1U) - (pSrc[2 * l + 1] >> 1U);
 330:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i + 1] =
 331:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         ((pSrc[2 * l + 1] >> 1U) + (pSrc[2 * i + 1] >> 1U)) >> 1U;
 332:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 333:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2U * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) +
 334:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                       ((int16_t) (((q31_t) yt * sinVal) >> 16)));
 335:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 336:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2U * l + 1U] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) -
 337:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                            ((int16_t) (((q31_t) xt * sinVal) >> 16)));
 338:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 339:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     }                           // butterfly loop end
 340:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 341:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // groups loop end
 342:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 343:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 344:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 345:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for stage
 346:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (k = fftLen / 2; k > 2; k = k >> 1)
 347:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 348:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n1 = n2;
 349:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 350:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 351:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 352:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     // loop for groups
 353:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (j = 0; j < n2; j++)
 354:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 355:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       cosVal = pCoef[ia * 2];
 356:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       sinVal = pCoef[(ia * 2) + 1];
 357:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       ia = ia + twidCoefModifier;
 358:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 359:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       // loop for butterfly
 360:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       for (i = j; i < fftLen; i += n1)
 361:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 362:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 363:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         xt = pSrc[2 * i] - pSrc[2 * l];
 364:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]) >> 1U;
 365:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 366:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 367:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]) >> 1U;
 368:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 369:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2U * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) +
 370:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                         ((int16_t) (((q31_t) yt * sinVal) >> 16)));
 371:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 372:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2U * l + 1U] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) -
 373:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                              ((int16_t) (((q31_t) xt * sinVal) >> 16)));
 374:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 375:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       }                         // butterfly loop end
 376:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 377:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     }                           // groups loop end
 378:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 379:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     twidCoefModifier = twidCoefModifier << 1U;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 60


 380:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // stages loop end
 381:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 382:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 383:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 384:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 385:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 386:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for groups
 387:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (j = 0; j < n2; j++)
 388:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 389:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     cosVal = pCoef[ia * 2];
 390:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     sinVal = pCoef[(ia * 2) + 1];
 391:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 392:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 393:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 394:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     // loop for butterfly
 395:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (i = j; i < fftLen; i += n1)
 396:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 397:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       l = i + n2;
 398:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       xt = pSrc[2 * i] - pSrc[2 * l];
 399:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]);
 400:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 401:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 402:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]);
 403:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 404:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2U * l] = xt;
 405:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 406:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2U * l + 1U] = yt;
 407:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 408:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     }                           // butterfly loop end
 409:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 410:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // groups loop end
 411:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 412:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 413:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 414:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif //             #if defined (ARM_MATH_DSP)
 415:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 416:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** }
 777              		.loc 1 416 1 is_stmt 0 view .LVU289
 778 01ac 03B0     		add	sp, sp, #12
 779              	.LCFI2:
 780              		.cfi_def_cfa_offset 36
 781              		@ sp needed
 782 01ae BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 783              		.loc 1 416 1 view .LVU290
 784              		.cfi_endproc
 785              	.LFE140:
 787              		.section	.text.arm_radix2_butterfly_inverse_q15,"ax",%progbits
 788              		.align	1
 789              		.global	arm_radix2_butterfly_inverse_q15
 790              		.syntax unified
 791              		.thumb
 792              		.thumb_func
 794              	arm_radix2_butterfly_inverse_q15:
 795              	.LVL96:
 796              	.LFB141:
 417:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 418:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 61


 419:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_radix2_butterfly_inverse_q15(
 420:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t * pSrc,
 421:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t fftLen,
 422:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t * pCoef,
 423:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint16_t twidCoefModifier)
 424:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** {
 797              		.loc 1 424 1 is_stmt 1 view -0
 798              		.cfi_startproc
 799              		@ args = 0, pretend = 0, frame = 8
 800              		@ frame_needed = 0, uses_anonymous_args = 0
 801              		.loc 1 424 1 is_stmt 0 view .LVU292
 802 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 803              	.LCFI3:
 804              		.cfi_def_cfa_offset 36
 805              		.cfi_offset 4, -36
 806              		.cfi_offset 5, -32
 807              		.cfi_offset 6, -28
 808              		.cfi_offset 7, -24
 809              		.cfi_offset 8, -20
 810              		.cfi_offset 9, -16
 811              		.cfi_offset 10, -12
 812              		.cfi_offset 11, -8
 813              		.cfi_offset 14, -4
 814 0004 83B0     		sub	sp, sp, #12
 815              	.LCFI4:
 816              		.cfi_def_cfa_offset 48
 817 0006 0D46     		mov	r5, r1
 818 0008 9046     		mov	r8, r2
 819 000a 9E46     		mov	lr, r3
 425:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #if defined (ARM_MATH_DSP)
 426:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 427:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   unsigned i, j, k, l;
 820              		.loc 1 427 3 is_stmt 1 view .LVU293
 428:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   unsigned n1, n2, ia;
 821              		.loc 1 428 3 view .LVU294
 429:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t in;
 822              		.loc 1 429 3 view .LVU295
 430:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q31_t T, S, R;
 823              		.loc 1 430 3 view .LVU296
 431:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q31_t coeff, out1, out2;
 824              		.loc 1 431 3 view .LVU297
 432:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 433:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   //N = fftLen;
 434:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = fftLen;
 825              		.loc 1 434 3 view .LVU298
 826              	.LVL97:
 435:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 436:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 827              		.loc 1 436 3 view .LVU299
 437:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 828              		.loc 1 437 3 view .LVU300
 829              		.loc 1 437 6 is_stmt 0 view .LVU301
 830 000c 4FEA510C 		lsr	ip, r1, #1
 831              	.LVL98:
 438:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 832              		.loc 1 438 3 is_stmt 1 view .LVU302
 439:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 62


 440:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for groups
 441:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (i = 0; i < n2; i++)
 833              		.loc 1 441 3 view .LVU303
 438:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 834              		.loc 1 438 6 is_stmt 0 view .LVU304
 835 0010 0027     		movs	r7, #0
 836              		.loc 1 441 10 view .LVU305
 837 0012 3C46     		mov	r4, r7
 838              		.loc 1 441 3 view .LVU306
 839 0014 53E0     		b	.L16
 840              	.LVL99:
 841              	.L17:
 442:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 443:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = _SIMD32_OFFSET(pCoef + (ia * 2U));
 842              		.loc 1 443 5 is_stmt 1 view .LVU307
 843              		.loc 1 443 11 is_stmt 0 view .LVU308
 844 0016 58F82710 		ldr	r1, [r8, r7, lsl #2]
 845              	.LVL100:
 444:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 445:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 846              		.loc 1 445 5 is_stmt 1 view .LVU309
 847              		.loc 1 445 8 is_stmt 0 view .LVU310
 848 001a 7744     		add	r7, r7, lr
 849              	.LVL101:
 446:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 447:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 850              		.loc 1 447 5 is_stmt 1 view .LVU311
 851              		.loc 1 447 7 is_stmt 0 view .LVU312
 852 001c 04EB0C06 		add	r6, r4, ip
 853              	.LVL102:
 448:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 449:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = _SIMD32_OFFSET(pSrc + (2 * i));
 854              		.loc 1 449 5 is_stmt 1 view .LVU313
 855              		.loc 1 449 7 is_stmt 0 view .LVU314
 856 0020 50F82430 		ldr	r3, [r0, r4, lsl #2]
 857              	.LVL103:
 450:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 858              		.loc 1 450 5 is_stmt 1 view .LVU315
 859              		.loc 1 450 8 is_stmt 0 view .LVU316
 860 0024 43F34E02 		sbfx	r2, r3, #1, #15
 861              	.LVL104:
 451:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 862              		.loc 1 451 5 is_stmt 1 view .LVU317
 863              		.loc 1 451 13 is_stmt 0 view .LVU318
 864 0028 5B10     		asrs	r3, r3, #1
 865              	.LVL105:
 866              		.loc 1 451 19 view .LVU319
 867 002a 6FF30F03 		bfc	r3, #0, #16
 868              		.loc 1 451 39 view .LVU320
 869 002e 92B2     		uxth	r2, r2
 870              		.loc 1 451 33 view .LVU321
 871 0030 1343     		orrs	r3, r3, r2
 872              	.LVL106:
 452:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 453:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = _SIMD32_OFFSET(pSrc + (2 * l));
 873              		.loc 1 453 5 is_stmt 1 view .LVU322
 874              		.loc 1 453 7 is_stmt 0 view .LVU323
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 63


 875 0032 50F82620 		ldr	r2, [r0, r6, lsl #2]
 876              	.LVL107:
 454:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 877              		.loc 1 454 5 is_stmt 1 view .LVU324
 878              		.loc 1 454 8 is_stmt 0 view .LVU325
 879 0036 42F34E09 		sbfx	r9, r2, #1, #15
 880              	.LVL108:
 455:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 881              		.loc 1 455 5 is_stmt 1 view .LVU326
 882              		.loc 1 455 13 is_stmt 0 view .LVU327
 883 003a 5210     		asrs	r2, r2, #1
 884              	.LVL109:
 885              		.loc 1 455 19 view .LVU328
 886 003c 6FF30F02 		bfc	r2, #0, #16
 887              		.loc 1 455 39 view .LVU329
 888 0040 1FFA89F9 		uxth	r9, r9
 889              		.loc 1 455 33 view .LVU330
 890 0044 42EA0902 		orr	r2, r2, r9
 891              	.LVL110:
 456:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 457:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 892              		.loc 1 457 5 is_stmt 1 view .LVU331
 893              	.LBB118:
 894              	.LBI118:
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 895              		.loc 2 1797 31 view .LVU332
 896              	.LBB119:
1799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 897              		.loc 2 1799 3 view .LVU333
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 898              		.loc 2 1801 3 view .LVU334
 899              		.syntax unified
 900              	@ 1801 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 901 0048 D3FA12F9 		qsub16 r9, r3, r2
 902              	@ 0 "" 2
 903              	.LVL111:
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 904              		.loc 2 1802 3 view .LVU335
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 905              		.loc 2 1802 3 is_stmt 0 view .LVU336
 906              		.thumb
 907              		.syntax unified
 908              	.LBE119:
 909              	.LBE118:
 458:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 459:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2 * i)) = __SHADD16(T, S);
 910              		.loc 1 459 5 is_stmt 1 view .LVU337
 911              	.LBB120:
 912              	.LBI120:
1757:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 913              		.loc 2 1757 31 view .LVU338
 914              	.LBB121:
1759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915              		.loc 2 1759 3 view .LVU339
1761:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 916              		.loc 2 1761 3 view .LVU340
 917              		.syntax unified
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 64


 918              	@ 1761 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 919 004c 93FA22F3 		shadd16 r3, r3, r2
 920              	@ 0 "" 2
 921              	.LVL112:
1762:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 922              		.loc 2 1762 3 view .LVU341
1762:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 923              		.loc 2 1762 3 is_stmt 0 view .LVU342
 924              		.thumb
 925              		.syntax unified
 926              	.LBE121:
 927              	.LBE120:
 928              		.loc 1 459 36 discriminator 1 view .LVU343
 929 0050 40F82430 		str	r3, [r0, r4, lsl #2]
 930              	.LVL113:
 460:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 461:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 462:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 463:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUSD(coeff, R) >> 16;
 931              		.loc 1 463 5 is_stmt 1 view .LVU344
 932              	.LBB122:
 933              	.LBI122:
2086:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 934              		.loc 2 2086 31 view .LVU345
 935              	.LBB123:
2088:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 936              		.loc 2 2088 3 view .LVU346
2090:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 937              		.loc 2 2090 3 view .LVU347
 938              		.syntax unified
 939              	@ 2090 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 940 0054 41FB09F3 		smusd r3, r1, r9
 941              	@ 0 "" 2
 942              	.LVL114:
2091:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 943              		.loc 2 2091 3 view .LVU348
2091:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 944              		.loc 2 2091 3 is_stmt 0 view .LVU349
 945              		.thumb
 946              		.syntax unified
 947              	.LBE123:
 948              	.LBE122:
 949              		.loc 1 463 30 discriminator 1 view .LVU350
 950 0058 1B0C     		lsrs	r3, r3, #16
 951              	.LVL115:
 464:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUADX(coeff, R);
 952              		.loc 1 464 5 is_stmt 1 view .LVU351
 953              	.LBB124:
 954              	.LBI124:
2028:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 955              		.loc 2 2028 31 view .LVU352
 956              	.LBB125:
2030:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 957              		.loc 2 2030 3 view .LVU353
2032:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 958              		.loc 2 2032 3 view .LVU354
 959              		.syntax unified
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 65


 960              	@ 2032 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 961 005a 21FB19F1 		smuadx r1, r1, r9
 962              	@ 0 "" 2
 963              	.LVL116:
2033:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 964              		.loc 2 2033 3 view .LVU355
2033:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 965              		.loc 2 2033 3 is_stmt 0 view .LVU356
 966              		.thumb
 967              		.syntax unified
 968              	.LBE125:
 969              	.LBE124:
 465:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 466:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 467:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUADX(R, coeff) >> 16U;
 468:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUSD(__QSUB(0, coeff), R);
 469:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 470:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif //     #ifndef ARM_MATH_BIG_ENDIAN
 471:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 472:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2U * l)) =
 970              		.loc 1 472 5 is_stmt 1 view .LVU357
 473:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 971              		.loc 1 473 37 is_stmt 0 view .LVU358
 972 005e 6FF30F01 		bfc	r1, #0, #16
 973              	.LVL117:
 974              		.loc 1 473 37 view .LVU359
 975 0062 0B43     		orrs	r3, r3, r1
 976              	.LVL118:
 472:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 977              		.loc 1 472 37 view .LVU360
 978 0064 40F82630 		str	r3, [r0, r6, lsl #2]
 474:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 475:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = _SIMD32_OFFSET(pCoef + (ia * 2U));
 979              		.loc 1 475 5 is_stmt 1 view .LVU361
 980              		.loc 1 475 11 is_stmt 0 view .LVU362
 981 0068 58F82710 		ldr	r1, [r8, r7, lsl #2]
 982              	.LVL119:
 476:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 477:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 983              		.loc 1 477 5 is_stmt 1 view .LVU363
 984              		.loc 1 477 8 is_stmt 0 view .LVU364
 985 006c 7744     		add	r7, r7, lr
 986              	.LVL120:
 478:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 479:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     // loop for butterfly
 480:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     i++;
 987              		.loc 1 480 5 is_stmt 1 view .LVU365
 988              		.loc 1 480 6 is_stmt 0 view .LVU366
 989 006e 04F10109 		add	r9, r4, #1
 990              	.LVL121:
 481:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l++;
 991              		.loc 1 481 5 is_stmt 1 view .LVU367
 992              		.loc 1 481 6 is_stmt 0 view .LVU368
 993 0072 0136     		adds	r6, r6, #1
 994              	.LVL122:
 482:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 483:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = _SIMD32_OFFSET(pSrc + (2 * i));
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 66


 995              		.loc 1 483 5 is_stmt 1 view .LVU369
 996              		.loc 1 483 7 is_stmt 0 view .LVU370
 997 0074 50F82930 		ldr	r3, [r0, r9, lsl #2]
 998              	.LVL123:
 484:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 999              		.loc 1 484 5 is_stmt 1 view .LVU371
 1000              		.loc 1 484 8 is_stmt 0 view .LVU372
 1001 0078 43F34E02 		sbfx	r2, r3, #1, #15
 1002              	.LVL124:
 485:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 1003              		.loc 1 485 5 is_stmt 1 view .LVU373
 1004              		.loc 1 485 13 is_stmt 0 view .LVU374
 1005 007c 5B10     		asrs	r3, r3, #1
 1006              	.LVL125:
 1007              		.loc 1 485 19 view .LVU375
 1008 007e 6FF30F03 		bfc	r3, #0, #16
 1009              		.loc 1 485 39 view .LVU376
 1010 0082 92B2     		uxth	r2, r2
 1011              		.loc 1 485 33 view .LVU377
 1012 0084 1343     		orrs	r3, r3, r2
 1013              	.LVL126:
 486:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 487:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = _SIMD32_OFFSET(pSrc + (2 * l));
 1014              		.loc 1 487 5 is_stmt 1 view .LVU378
 1015              		.loc 1 487 7 is_stmt 0 view .LVU379
 1016 0086 50F82620 		ldr	r2, [r0, r6, lsl #2]
 1017              	.LVL127:
 488:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 1018              		.loc 1 488 5 is_stmt 1 view .LVU380
 1019              		.loc 1 488 8 is_stmt 0 view .LVU381
 1020 008a 42F34E0A 		sbfx	r10, r2, #1, #15
 1021              	.LVL128:
 489:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 1022              		.loc 1 489 5 is_stmt 1 view .LVU382
 1023              		.loc 1 489 13 is_stmt 0 view .LVU383
 1024 008e 5210     		asrs	r2, r2, #1
 1025              	.LVL129:
 1026              		.loc 1 489 19 view .LVU384
 1027 0090 6FF30F02 		bfc	r2, #0, #16
 1028              		.loc 1 489 39 view .LVU385
 1029 0094 1FFA8AFA 		uxth	r10, r10
 1030              		.loc 1 489 33 view .LVU386
 1031 0098 42EA0A02 		orr	r2, r2, r10
 1032              	.LVL130:
 490:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 491:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 1033              		.loc 1 491 5 is_stmt 1 view .LVU387
 1034              	.LBB126:
 1035              	.LBI126:
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1036              		.loc 2 1797 31 view .LVU388
 1037              	.LBB127:
1799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1038              		.loc 2 1799 3 view .LVU389
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1039              		.loc 2 1801 3 view .LVU390
 1040              		.syntax unified
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 67


 1041              	@ 1801 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1042 009c D3FA12FA 		qsub16 r10, r3, r2
 1043              	@ 0 "" 2
 1044              	.LVL131:
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1045              		.loc 2 1802 3 view .LVU391
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1046              		.loc 2 1802 3 is_stmt 0 view .LVU392
 1047              		.thumb
 1048              		.syntax unified
 1049              	.LBE127:
 1050              	.LBE126:
 492:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 493:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2 * i)) = __SHADD16(T, S);
 1051              		.loc 1 493 5 is_stmt 1 view .LVU393
 1052              	.LBB128:
 1053              	.LBI128:
1757:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1054              		.loc 2 1757 31 view .LVU394
 1055              	.LBB129:
1759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1056              		.loc 2 1759 3 view .LVU395
1761:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1057              		.loc 2 1761 3 view .LVU396
 1058              		.syntax unified
 1059              	@ 1761 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1060 00a0 93FA22F3 		shadd16 r3, r3, r2
 1061              	@ 0 "" 2
 1062              	.LVL132:
1762:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1063              		.loc 2 1762 3 view .LVU397
1762:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1064              		.loc 2 1762 3 is_stmt 0 view .LVU398
 1065              		.thumb
 1066              		.syntax unified
 1067              	.LBE129:
 1068              	.LBE128:
 1069              		.loc 1 493 36 discriminator 1 view .LVU399
 1070 00a4 40F82930 		str	r3, [r0, r9, lsl #2]
 1071              	.LVL133:
 494:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 495:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 496:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 497:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUSD(coeff, R) >> 16;
 1072              		.loc 1 497 5 is_stmt 1 view .LVU400
 1073              	.LBB130:
 1074              	.LBI130:
2086:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1075              		.loc 2 2086 31 view .LVU401
 1076              	.LBB131:
2088:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1077              		.loc 2 2088 3 view .LVU402
2090:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1078              		.loc 2 2090 3 view .LVU403
 1079              		.syntax unified
 1080              	@ 2090 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1081 00a8 41FB0AF3 		smusd r3, r1, r10
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 68


 1082              	@ 0 "" 2
 1083              	.LVL134:
2091:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1084              		.loc 2 2091 3 view .LVU404
2091:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1085              		.loc 2 2091 3 is_stmt 0 view .LVU405
 1086              		.thumb
 1087              		.syntax unified
 1088              	.LBE131:
 1089              	.LBE130:
 1090              		.loc 1 497 30 discriminator 1 view .LVU406
 1091 00ac 1B0C     		lsrs	r3, r3, #16
 1092              	.LVL135:
 498:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUADX(coeff, R);
 1093              		.loc 1 498 5 is_stmt 1 view .LVU407
 1094              	.LBB132:
 1095              	.LBI132:
2028:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1096              		.loc 2 2028 31 view .LVU408
 1097              	.LBB133:
2030:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1098              		.loc 2 2030 3 view .LVU409
2032:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1099              		.loc 2 2032 3 view .LVU410
 1100              		.syntax unified
 1101              	@ 2032 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1102 00ae 21FB1AF1 		smuadx r1, r1, r10
 1103              	@ 0 "" 2
 1104              	.LVL136:
2033:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1105              		.loc 2 2033 3 view .LVU411
2033:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1106              		.loc 2 2033 3 is_stmt 0 view .LVU412
 1107              		.thumb
 1108              		.syntax unified
 1109              	.LBE133:
 1110              	.LBE132:
 499:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 500:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 501:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUADX(R, coeff) >> 16U;
 502:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUSD(__QSUB(0, coeff), R);
 503:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 504:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif //     #ifndef ARM_MATH_BIG_ENDIAN
 505:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 506:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     _SIMD32_OFFSET(pSrc + (2U * l)) =
 1111              		.loc 1 506 5 is_stmt 1 view .LVU413
 507:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 1112              		.loc 1 507 37 is_stmt 0 view .LVU414
 1113 00b2 6FF30F01 		bfc	r1, #0, #16
 1114              	.LVL137:
 1115              		.loc 1 507 37 view .LVU415
 1116 00b6 0B43     		orrs	r3, r3, r1
 1117              	.LVL138:
 506:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 1118              		.loc 1 506 37 view .LVU416
 1119 00b8 40F82630 		str	r3, [r0, r6, lsl #2]
 441:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 69


 1120              		.loc 1 441 24 is_stmt 1 discriminator 3 view .LVU417
 1121 00bc 0234     		adds	r4, r4, #2
 1122              	.LVL139:
 1123              	.L16:
 441:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1124              		.loc 1 441 17 discriminator 1 view .LVU418
 1125 00be 6445     		cmp	r4, ip
 1126 00c0 A9D3     		bcc	.L17
 508:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 509:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // groups loop end
 510:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 511:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 1127              		.loc 1 511 3 view .LVU419
 1128              		.loc 1 511 20 is_stmt 0 view .LVU420
 1129 00c2 4FEA4E0E 		lsl	lr, lr, #1
 1130              	.LVL140:
 1131              		.loc 1 511 20 view .LVU421
 1132 00c6 1FFA8EF9 		uxth	r9, lr
 1133              	.LVL141:
 512:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 513:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for stage
 514:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (k = fftLen / 2; k > 2; k = k >> 1)
 1134              		.loc 1 514 3 is_stmt 1 view .LVU422
 1135              		.loc 1 514 10 is_stmt 0 view .LVU423
 1136 00ca 6C08     		lsrs	r4, r5, #1
 1137              	.LVL142:
 1138              		.loc 1 514 3 view .LVU424
 1139 00cc 41E0     		b	.L18
 1140              	.LVL143:
 1141              	.L21:
 515:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 516:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n1 = n2;
 517:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 518:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 519:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 520:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     // loop for groups
 521:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (j = 0; j < n2; j++)
 522:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 523:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       coeff = _SIMD32_OFFSET(pCoef + (ia * 2U));
 524:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 525:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       ia = ia + twidCoefModifier;
 526:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 527:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       // loop for butterfly
 528:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       for (i = j; i < fftLen; i += n1)
 529:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 530:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 1142              		.loc 1 530 9 is_stmt 1 view .LVU425
 1143              		.loc 1 530 11 is_stmt 0 view .LVU426
 1144 00ce 03EB0609 		add	r9, r3, r6
 1145              	.LVL144:
 531:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 532:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         T = _SIMD32_OFFSET(pSrc + (2 * i));
 1146              		.loc 1 532 9 is_stmt 1 view .LVU427
 1147              		.loc 1 532 11 is_stmt 0 view .LVU428
 1148 00d2 50F82310 		ldr	r1, [r0, r3, lsl #2]
 1149              	.LVL145:
 533:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 70


 534:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         S = _SIMD32_OFFSET(pSrc + (2 * l));
 1150              		.loc 1 534 9 is_stmt 1 view .LVU429
 1151              		.loc 1 534 11 is_stmt 0 view .LVU430
 1152 00d6 50F829B0 		ldr	fp, [r0, r9, lsl #2]
 1153              	.LVL146:
 535:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 536:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         R = __QSUB16(T, S);
 1154              		.loc 1 536 9 is_stmt 1 view .LVU431
 1155              	.LBB134:
 1156              	.LBI134:
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1157              		.loc 2 1797 31 view .LVU432
 1158              	.LBB135:
1799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1159              		.loc 2 1799 3 view .LVU433
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1160              		.loc 2 1801 3 view .LVU434
 1161              		.syntax unified
 1162              	@ 1801 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1163 00da D1FA1BF2 		qsub16 r2, r1, fp
 1164              	@ 0 "" 2
 1165              	.LVL147:
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1166              		.loc 2 1802 3 view .LVU435
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1167              		.loc 2 1802 3 is_stmt 0 view .LVU436
 1168              		.thumb
 1169              		.syntax unified
 1170              	.LBE135:
 1171              	.LBE134:
 537:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 538:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         _SIMD32_OFFSET(pSrc + (2 * i)) = __SHADD16(T, S);
 1172              		.loc 1 538 9 is_stmt 1 view .LVU437
 1173              	.LBB136:
 1174              	.LBI136:
1757:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1175              		.loc 2 1757 31 view .LVU438
 1176              	.LBB137:
1759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1177              		.loc 2 1759 3 view .LVU439
1761:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1178              		.loc 2 1761 3 view .LVU440
 1179              		.syntax unified
 1180              	@ 1761 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1181 00de 91FA2BF1 		shadd16 r1, r1, fp
 1182              	@ 0 "" 2
 1183              	.LVL148:
1762:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1184              		.loc 2 1762 3 view .LVU441
1762:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1185              		.loc 2 1762 3 is_stmt 0 view .LVU442
 1186              		.thumb
 1187              		.syntax unified
 1188              	.LBE137:
 1189              	.LBE136:
 1190              		.loc 1 538 40 discriminator 1 view .LVU443
 1191 00e2 40F82310 		str	r1, [r0, r3, lsl #2]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 71


 1192              	.LVL149:
 539:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 540:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 541:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 542:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUSD(coeff, R) >> 16;
 1193              		.loc 1 542 9 is_stmt 1 view .LVU444
 1194              	.LBB138:
 1195              	.LBI138:
2086:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1196              		.loc 2 2086 31 view .LVU445
 1197              	.LBB139:
2088:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1198              		.loc 2 2088 3 view .LVU446
2090:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1199              		.loc 2 2090 3 view .LVU447
 1200              		.syntax unified
 1201              	@ 2090 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1202 00e6 44FB02F1 		smusd r1, r4, r2
 1203              	@ 0 "" 2
 1204              	.LVL150:
2091:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1205              		.loc 2 2091 3 view .LVU448
2091:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1206              		.loc 2 2091 3 is_stmt 0 view .LVU449
 1207              		.thumb
 1208              		.syntax unified
 1209              	.LBE139:
 1210              	.LBE138:
 1211              		.loc 1 542 34 discriminator 1 view .LVU450
 1212 00ea 090C     		lsrs	r1, r1, #16
 1213              	.LVL151:
 543:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUADX(coeff, R);
 1214              		.loc 1 543 9 is_stmt 1 view .LVU451
 1215              	.LBB140:
 1216              	.LBI140:
2028:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1217              		.loc 2 2028 31 view .LVU452
 1218              	.LBB141:
2030:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1219              		.loc 2 2030 3 view .LVU453
2032:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1220              		.loc 2 2032 3 view .LVU454
 1221              		.syntax unified
 1222              	@ 2032 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1223 00ec 24FB12F2 		smuadx r2, r4, r2
 1224              	@ 0 "" 2
 1225              	.LVL152:
2033:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1226              		.loc 2 2033 3 view .LVU455
2033:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1227              		.loc 2 2033 3 is_stmt 0 view .LVU456
 1228              		.thumb
 1229              		.syntax unified
 1230              	.LBE141:
 1231              	.LBE140:
 544:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 545:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 72


 546:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 547:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUADX(R, coeff) >> 16U;
 548:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSD(__QSUB(0, coeff), R);
 549:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 550:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif //     #ifndef ARM_MATH_BIG_ENDIAN
 551:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 552:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         _SIMD32_OFFSET(pSrc + (2U * l)) =
 1232              		.loc 1 552 9 is_stmt 1 view .LVU457
 553:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****           (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 1233              		.loc 1 553 41 is_stmt 0 view .LVU458
 1234 00f0 6FF30F02 		bfc	r2, #0, #16
 1235              	.LVL153:
 1236              		.loc 1 553 41 view .LVU459
 1237 00f4 0A43     		orrs	r2, r2, r1
 552:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****           (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 1238              		.loc 1 552 41 view .LVU460
 1239 00f6 40F82920 		str	r2, [r0, r9, lsl #2]
 554:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 555:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         i += n1;
 1240              		.loc 1 555 9 is_stmt 1 view .LVU461
 1241              		.loc 1 555 11 is_stmt 0 view .LVU462
 1242 00fa 6344     		add	r3, r3, ip
 1243              	.LVL154:
 556:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 557:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 1244              		.loc 1 557 9 is_stmt 1 view .LVU463
 1245              		.loc 1 557 11 is_stmt 0 view .LVU464
 1246 00fc 06EB0309 		add	r9, r6, r3
 1247              	.LVL155:
 558:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 559:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         T = _SIMD32_OFFSET(pSrc + (2 * i));
 1248              		.loc 1 559 9 is_stmt 1 view .LVU465
 1249              		.loc 1 559 11 is_stmt 0 view .LVU466
 1250 0100 50F82310 		ldr	r1, [r0, r3, lsl #2]
 1251              	.LVL156:
 560:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 561:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         S = _SIMD32_OFFSET(pSrc + (2 * l));
 1252              		.loc 1 561 9 is_stmt 1 view .LVU467
 1253              		.loc 1 561 11 is_stmt 0 view .LVU468
 1254 0104 50F829B0 		ldr	fp, [r0, r9, lsl #2]
 1255              	.LVL157:
 562:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 563:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         R = __QSUB16(T, S);
 1256              		.loc 1 563 9 is_stmt 1 view .LVU469
 1257              	.LBB142:
 1258              	.LBI142:
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1259              		.loc 2 1797 31 view .LVU470
 1260              	.LBB143:
1799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1261              		.loc 2 1799 3 view .LVU471
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1262              		.loc 2 1801 3 view .LVU472
 1263              		.syntax unified
 1264              	@ 1801 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1265 0108 D1FA1BF2 		qsub16 r2, r1, fp
 1266              	@ 0 "" 2
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 73


 1267              	.LVL158:
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1268              		.loc 2 1802 3 view .LVU473
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1269              		.loc 2 1802 3 is_stmt 0 view .LVU474
 1270              		.thumb
 1271              		.syntax unified
 1272              	.LBE143:
 1273              	.LBE142:
 564:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 565:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         _SIMD32_OFFSET(pSrc + (2 * i)) = __SHADD16(T, S);
 1274              		.loc 1 565 9 is_stmt 1 view .LVU475
 1275              	.LBB144:
 1276              	.LBI144:
1757:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1277              		.loc 2 1757 31 view .LVU476
 1278              	.LBB145:
1759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1279              		.loc 2 1759 3 view .LVU477
1761:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1280              		.loc 2 1761 3 view .LVU478
 1281              		.syntax unified
 1282              	@ 1761 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1283 010c 91FA2BF1 		shadd16 r1, r1, fp
 1284              	@ 0 "" 2
 1285              	.LVL159:
1762:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1286              		.loc 2 1762 3 view .LVU479
1762:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1287              		.loc 2 1762 3 is_stmt 0 view .LVU480
 1288              		.thumb
 1289              		.syntax unified
 1290              	.LBE145:
 1291              	.LBE144:
 1292              		.loc 1 565 40 discriminator 1 view .LVU481
 1293 0110 40F82310 		str	r1, [r0, r3, lsl #2]
 1294              	.LVL160:
 566:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 567:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 568:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 569:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUSD(coeff, R) >> 16;
 1295              		.loc 1 569 9 is_stmt 1 view .LVU482
 1296              	.LBB146:
 1297              	.LBI146:
2086:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1298              		.loc 2 2086 31 view .LVU483
 1299              	.LBB147:
2088:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1300              		.loc 2 2088 3 view .LVU484
2090:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1301              		.loc 2 2090 3 view .LVU485
 1302              		.syntax unified
 1303              	@ 2090 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1304 0114 44FB02F1 		smusd r1, r4, r2
 1305              	@ 0 "" 2
 1306              	.LVL161:
2091:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 74


 1307              		.loc 2 2091 3 view .LVU486
2091:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1308              		.loc 2 2091 3 is_stmt 0 view .LVU487
 1309              		.thumb
 1310              		.syntax unified
 1311              	.LBE147:
 1312              	.LBE146:
 1313              		.loc 1 569 34 discriminator 1 view .LVU488
 1314 0118 090C     		lsrs	r1, r1, #16
 1315              	.LVL162:
 570:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUADX(coeff, R);
 1316              		.loc 1 570 9 is_stmt 1 view .LVU489
 1317              	.LBB148:
 1318              	.LBI148:
2028:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1319              		.loc 2 2028 31 view .LVU490
 1320              	.LBB149:
2030:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1321              		.loc 2 2030 3 view .LVU491
2032:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1322              		.loc 2 2032 3 view .LVU492
 1323              		.syntax unified
 1324              	@ 2032 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1325 011a 24FB12F2 		smuadx r2, r4, r2
 1326              	@ 0 "" 2
 1327              	.LVL163:
2033:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1328              		.loc 2 2033 3 view .LVU493
2033:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1329              		.loc 2 2033 3 is_stmt 0 view .LVU494
 1330              		.thumb
 1331              		.syntax unified
 1332              	.LBE149:
 1333              	.LBE148:
 571:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 572:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 573:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUADX(R, coeff) >> 16U;
 574:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSD(__QSUB(0, coeff), R);
 575:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 576:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif //     #ifndef ARM_MATH_BIG_ENDIAN
 577:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 578:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         _SIMD32_OFFSET(pSrc + (2U * l)) =
 1334              		.loc 1 578 9 is_stmt 1 view .LVU495
 579:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****           (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 1335              		.loc 1 579 41 is_stmt 0 view .LVU496
 1336 011e 6FF30F02 		bfc	r2, #0, #16
 1337              	.LVL164:
 1338              		.loc 1 579 41 view .LVU497
 1339 0122 0A43     		orrs	r2, r2, r1
 578:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****           (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF);
 1340              		.loc 1 578 41 view .LVU498
 1341 0124 40F82920 		str	r2, [r0, r9, lsl #2]
 528:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 1342              		.loc 1 528 33 is_stmt 1 discriminator 3 view .LVU499
 1343 0128 6344     		add	r3, r3, ip
 1344              	.LVL165:
 1345              	.L20:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 75


 528:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 1346              		.loc 1 528 21 discriminator 1 view .LVU500
 1347 012a AB42     		cmp	r3, r5
 1348 012c CFD3     		bcc	.L21
 521:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1349              		.loc 1 521 26 discriminator 2 view .LVU501
 1350 012e 0137     		adds	r7, r7, #1
 1351              	.LVL166:
 1352              	.L19:
 521:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1353              		.loc 1 521 19 discriminator 1 view .LVU502
 1354 0130 B742     		cmp	r7, r6
 1355 0132 05D2     		bcs	.L29
 523:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1356              		.loc 1 523 7 view .LVU503
 523:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1357              		.loc 1 523 13 is_stmt 0 view .LVU504
 1358 0134 58F82E40 		ldr	r4, [r8, lr, lsl #2]
 1359              	.LVL167:
 525:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1360              		.loc 1 525 7 is_stmt 1 view .LVU505
 525:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1361              		.loc 1 525 10 is_stmt 0 view .LVU506
 1362 0138 019B     		ldr	r3, [sp, #4]
 1363 013a 9E44     		add	lr, lr, r3
 1364              	.LVL168:
 528:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 1365              		.loc 1 528 7 is_stmt 1 view .LVU507
 528:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 1366              		.loc 1 528 14 is_stmt 0 view .LVU508
 1367 013c 3B46     		mov	r3, r7
 528:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 1368              		.loc 1 528 7 view .LVU509
 1369 013e F4E7     		b	.L20
 1370              	.LVL169:
 1371              	.L29:
 580:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 581:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       }                         // butterfly loop end
 582:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 583:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     }                           // groups loop end
 584:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 585:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     twidCoefModifier = twidCoefModifier << 1U;
 1372              		.loc 1 585 22 view .LVU510
 1373 0140 DDF80490 		ldr	r9, [sp, #4]
 1374 0144 5446     		mov	r4, r10
 1375              		.loc 1 585 5 is_stmt 1 view .LVU511
 1376              		.loc 1 585 22 is_stmt 0 view .LVU512
 1377 0146 4FEA4909 		lsl	r9, r9, #1
 1378              	.LVL170:
 1379              		.loc 1 585 22 view .LVU513
 1380 014a 1FFA89F9 		uxth	r9, r9
 514:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1381              		.loc 1 514 33 is_stmt 1 discriminator 2 view .LVU514
 1382 014e 6408     		lsrs	r4, r4, #1
 1383              	.LVL171:
 517:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 1384              		.loc 1 517 8 is_stmt 0 view .LVU515
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 76


 1385 0150 B446     		mov	ip, r6
 1386              	.LVL172:
 1387              	.L18:
 514:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1388              		.loc 1 514 26 is_stmt 1 discriminator 1 view .LVU516
 1389 0152 022C     		cmp	r4, #2
 1390 0154 08D9     		bls	.L30
 516:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 1391              		.loc 1 516 5 view .LVU517
 1392              	.LVL173:
 517:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 1393              		.loc 1 517 5 view .LVU518
 517:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 1394              		.loc 1 517 8 is_stmt 0 view .LVU519
 1395 0156 4FEA5C06 		lsr	r6, ip, #1
 1396              	.LVL174:
 518:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1397              		.loc 1 518 5 is_stmt 1 view .LVU520
 521:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1398              		.loc 1 521 5 view .LVU521
 518:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1399              		.loc 1 518 8 is_stmt 0 view .LVU522
 1400 015a 4FF0000E 		mov	lr, #0
 521:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1401              		.loc 1 521 12 view .LVU523
 1402 015e 7746     		mov	r7, lr
 1403 0160 CDF80490 		str	r9, [sp, #4]
 1404 0164 A246     		mov	r10, r4
 521:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1405              		.loc 1 521 5 view .LVU524
 1406 0166 E3E7     		b	.L19
 1407              	.LVL175:
 1408              	.L30:
 586:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // stages loop end
 587:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 588:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 1409              		.loc 1 588 3 is_stmt 1 view .LVU525
 589:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 1410              		.loc 1 589 3 view .LVU526
 1411              		.loc 1 589 6 is_stmt 0 view .LVU527
 1412 0168 4FEA5C07 		lsr	r7, ip, #1
 1413              	.LVL176:
 590:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 1414              		.loc 1 590 3 is_stmt 1 view .LVU528
 591:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 592:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for groups
 593:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (j = 0; j < n2; j++)
 1415              		.loc 1 593 3 view .LVU529
 1416              		.loc 1 593 10 is_stmt 0 view .LVU530
 1417 016c 4FF0000E 		mov	lr, #0
 1418              		.loc 1 593 3 view .LVU531
 1419 0170 11E0     		b	.L24
 1420              	.LVL177:
 1421              	.L25:
 594:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 595:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = _SIMD32_OFFSET(pCoef + (ia * 2U));
 596:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 77


 597:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 598:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 599:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     // loop for butterfly
 600:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (i = j; i < fftLen; i += n1)
 601:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 602:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       l = i + n2;
 1422              		.loc 1 602 7 is_stmt 1 view .LVU532
 1423              		.loc 1 602 9 is_stmt 0 view .LVU533
 1424 0172 D919     		adds	r1, r3, r7
 1425              	.LVL178:
 603:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 604:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       T = _SIMD32_OFFSET(pSrc + (2 * i));
 1426              		.loc 1 604 7 is_stmt 1 view .LVU534
 1427              		.loc 1 604 9 is_stmt 0 view .LVU535
 1428 0174 50F82320 		ldr	r2, [r0, r3, lsl #2]
 1429              	.LVL179:
 605:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 606:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       S = _SIMD32_OFFSET(pSrc + (2 * l));
 1430              		.loc 1 606 7 is_stmt 1 view .LVU536
 1431              		.loc 1 606 9 is_stmt 0 view .LVU537
 1432 0178 50F82140 		ldr	r4, [r0, r1, lsl #2]
 1433              	.LVL180:
 607:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 608:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       R = __QSUB16(T, S);
 1434              		.loc 1 608 7 is_stmt 1 view .LVU538
 1435              	.LBB150:
 1436              	.LBI150:
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1437              		.loc 2 1797 31 view .LVU539
 1438              	.LBB151:
1799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1439              		.loc 2 1799 3 view .LVU540
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1440              		.loc 2 1801 3 view .LVU541
 1441              		.syntax unified
 1442              	@ 1801 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1443 017c D2FA14F6 		qsub16 r6, r2, r4
 1444              	@ 0 "" 2
 1445              	.LVL181:
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1446              		.loc 2 1802 3 view .LVU542
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1447              		.loc 2 1802 3 is_stmt 0 view .LVU543
 1448              		.thumb
 1449              		.syntax unified
 1450              	.LBE151:
 1451              	.LBE150:
 609:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 610:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       _SIMD32_OFFSET(pSrc + (2 * i)) = __QADD16(T, S);
 1452              		.loc 1 610 7 is_stmt 1 view .LVU544
 1453              	.LBB152:
 1454              	.LBI152:
1749:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1455              		.loc 2 1749 31 view .LVU545
 1456              	.LBB153:
1751:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1457              		.loc 2 1751 3 view .LVU546
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 78


1753:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1458              		.loc 2 1753 3 view .LVU547
 1459              		.syntax unified
 1460              	@ 1753 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1461 0180 92FA14F2 		qadd16 r2, r2, r4
 1462              	@ 0 "" 2
 1463              	.LVL182:
1754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1464              		.loc 2 1754 3 view .LVU548
1754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1465              		.loc 2 1754 3 is_stmt 0 view .LVU549
 1466              		.thumb
 1467              		.syntax unified
 1468              	.LBE153:
 1469              	.LBE152:
 1470              		.loc 1 610 38 discriminator 1 view .LVU550
 1471 0184 40F82320 		str	r2, [r0, r3, lsl #2]
 1472              	.LVL183:
 611:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 612:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       _SIMD32_OFFSET(pSrc + (2U * l)) = R;
 1473              		.loc 1 612 7 is_stmt 1 view .LVU551
 1474              		.loc 1 612 39 is_stmt 0 view .LVU552
 1475 0188 40F82160 		str	r6, [r0, r1, lsl #2]
 600:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1476              		.loc 1 600 31 is_stmt 1 discriminator 3 view .LVU553
 1477 018c 6344     		add	r3, r3, ip
 1478              	.LVL184:
 1479              	.L26:
 600:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1480              		.loc 1 600 19 discriminator 1 view .LVU554
 1481 018e AB42     		cmp	r3, r5
 1482 0190 EFD3     		bcc	.L25
 593:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1483              		.loc 1 593 24 discriminator 2 view .LVU555
 1484 0192 0EF1010E 		add	lr, lr, #1
 1485              	.LVL185:
 1486              	.L24:
 593:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1487              		.loc 1 593 17 discriminator 1 view .LVU556
 1488 0196 BE45     		cmp	lr, r7
 1489 0198 01D2     		bcs	.L31
 600:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1490              		.loc 1 600 12 is_stmt 0 view .LVU557
 1491 019a 7346     		mov	r3, lr
 1492 019c F7E7     		b	.L26
 1493              	.L31:
 613:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 614:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     }                           // butterfly loop end
 615:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 616:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // groups loop end
 617:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 618:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 619:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 620:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 621:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 622:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 623:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   unsigned i, j, k, l;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 79


 624:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   unsigned n1, n2, ia;
 625:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t xt, yt, cosVal, sinVal;
 626:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 627:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   //N = fftLen;
 628:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = fftLen;
 629:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 630:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 631:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 632:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 633:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 634:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for groups
 635:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (j = 0; j < n2; j++)
 636:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 637:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     cosVal = pCoef[ia * 2];
 638:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     sinVal = pCoef[(ia * 2) + 1];
 639:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 640:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 641:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     // loop for butterfly
 642:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (i = j; i < fftLen; i += n1)
 643:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 644:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       l = i + n2;
 645:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       xt = (pSrc[2 * i] >> 1U) - (pSrc[2 * l] >> 1U);
 646:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i] = ((pSrc[2 * i] >> 1U) + (pSrc[2 * l] >> 1U)) >> 1U;
 647:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 648:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       yt = (pSrc[2 * i + 1] >> 1U) - (pSrc[2 * l + 1] >> 1U);
 649:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i + 1] =
 650:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         ((pSrc[2 * l + 1] >> 1U) + (pSrc[2 * i + 1] >> 1U)) >> 1U;
 651:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 652:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2U * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) -
 653:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                       ((int16_t) (((q31_t) yt * sinVal) >> 16)));
 654:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 655:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2U * l + 1U] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) +
 656:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                            ((int16_t) (((q31_t) xt * sinVal) >> 16)));
 657:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 658:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     }                           // butterfly loop end
 659:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 660:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // groups loop end
 661:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 662:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 663:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 664:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for stage
 665:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (k = fftLen / 2; k > 2; k = k >> 1)
 666:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 667:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n1 = n2;
 668:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 669:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 670:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 671:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     // loop for groups
 672:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (j = 0; j < n2; j++)
 673:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 674:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       cosVal = pCoef[ia * 2];
 675:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       sinVal = pCoef[(ia * 2) + 1];
 676:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       ia = ia + twidCoefModifier;
 677:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 678:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       // loop for butterfly
 679:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       for (i = j; i < fftLen; i += n1)
 680:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 80


 681:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 682:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         xt = pSrc[2 * i] - pSrc[2 * l];
 683:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]) >> 1U;
 684:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 685:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 686:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]) >> 1U;
 687:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 688:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2U * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) -
 689:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                         ((int16_t) (((q31_t) yt * sinVal) >> 16)));
 690:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 691:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2U * l + 1U] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) +
 692:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                              ((int16_t) (((q31_t) xt * sinVal) >> 16)));
 693:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 694:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       }                         // butterfly loop end
 695:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 696:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     }                           // groups loop end
 697:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 698:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     twidCoefModifier = twidCoefModifier << 1U;
 699:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // stages loop end
 700:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 701:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 702:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 703:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 704:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 705:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   cosVal = pCoef[ia * 2];
 706:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   sinVal = pCoef[(ia * 2) + 1];
 707:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 708:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = ia + twidCoefModifier;
 709:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 710:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for butterfly
 711:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (i = 0; i < fftLen; i += n1)
 712:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 713:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 714:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     xt = pSrc[2 * i] - pSrc[2 * l];
 715:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]);
 716:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 717:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 718:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]);
 719:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 720:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     pSrc[2U * l] = xt;
 721:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 722:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     pSrc[2U * l + 1U] = yt;
 723:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 724:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }                             // groups loop end
 725:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 726:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 727:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif //             #if defined (ARM_MATH_DSP)
 728:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 729:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** }
 1494              		.loc 1 729 1 view .LVU558
 1495 019e 03B0     		add	sp, sp, #12
 1496              	.LCFI5:
 1497              		.cfi_def_cfa_offset 36
 1498              		@ sp needed
 1499 01a0 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1500              		.loc 1 729 1 view .LVU559
 1501              		.cfi_endproc
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 81


 1502              	.LFE141:
 1504              		.section	.text.arm_cfft_radix2_q15,"ax",%progbits
 1505              		.align	1
 1506              		.global	arm_cfft_radix2_q15
 1507              		.syntax unified
 1508              		.thumb
 1509              		.thumb_func
 1511              	arm_cfft_radix2_q15:
 1512              	.LVL186:
 1513              	.LFB139:
  70:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1514              		.loc 1 70 1 is_stmt 1 view -0
 1515              		.cfi_startproc
 1516              		@ args = 0, pretend = 0, frame = 0
 1517              		@ frame_needed = 0, uses_anonymous_args = 0
  70:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1518              		.loc 1 70 1 is_stmt 0 view .LVU561
 1519 0000 38B5     		push	{r3, r4, r5, lr}
 1520              	.LCFI6:
 1521              		.cfi_def_cfa_offset 16
 1522              		.cfi_offset 3, -16
 1523              		.cfi_offset 4, -12
 1524              		.cfi_offset 5, -8
 1525              		.cfi_offset 14, -4
 1526 0002 0446     		mov	r4, r0
 1527 0004 0D46     		mov	r5, r1
  72:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1528              		.loc 1 72 3 is_stmt 1 view .LVU562
  72:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1529              		.loc 1 72 8 is_stmt 0 view .LVU563
 1530 0006 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
  72:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1531              		.loc 1 72 6 view .LVU564
 1532 0008 012B     		cmp	r3, #1
 1533 000a 0CD0     		beq	.L36
  79:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                              S->pTwiddle, S->twidCoefModifier);
 1534              		.loc 1 79 5 is_stmt 1 view .LVU565
 1535 000c 8389     		ldrh	r3, [r0, #12]
 1536 000e 4268     		ldr	r2, [r0, #4]
 1537 0010 0188     		ldrh	r1, [r0]
 1538              	.LVL187:
  79:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                              S->pTwiddle, S->twidCoefModifier);
 1539              		.loc 1 79 5 is_stmt 0 view .LVU566
 1540 0012 2846     		mov	r0, r5
 1541              	.LVL188:
  79:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                              S->pTwiddle, S->twidCoefModifier);
 1542              		.loc 1 79 5 view .LVU567
 1543 0014 FFF7FEFF 		bl	arm_radix2_butterfly_q15
 1544              	.LVL189:
 1545              	.L34:
  83:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** }
 1546              		.loc 1 83 3 is_stmt 1 view .LVU568
 1547 0018 A368     		ldr	r3, [r4, #8]
 1548 001a E289     		ldrh	r2, [r4, #14]
 1549 001c 2188     		ldrh	r1, [r4]
 1550 001e 2846     		mov	r0, r5
 1551 0020 FFF7FEFF 		bl	arm_bitreversal_q15
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 82


 1552              	.LVL190:
  84:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 1553              		.loc 1 84 1 is_stmt 0 view .LVU569
 1554 0024 38BD     		pop	{r3, r4, r5, pc}
 1555              	.LVL191:
 1556              	.L36:
  74:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                                      S->pTwiddle, S->twidCoefModifier);
 1557              		.loc 1 74 5 is_stmt 1 view .LVU570
 1558 0026 8389     		ldrh	r3, [r0, #12]
 1559 0028 4268     		ldr	r2, [r0, #4]
 1560 002a 0188     		ldrh	r1, [r0]
 1561              	.LVL192:
  74:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                                      S->pTwiddle, S->twidCoefModifier);
 1562              		.loc 1 74 5 is_stmt 0 view .LVU571
 1563 002c 2846     		mov	r0, r5
 1564              	.LVL193:
  74:DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                                      S->pTwiddle, S->twidCoefModifier);
 1565              		.loc 1 74 5 view .LVU572
 1566 002e FFF7FEFF 		bl	arm_radix2_butterfly_inverse_q15
 1567              	.LVL194:
 1568 0032 F1E7     		b	.L34
 1569              		.cfi_endproc
 1570              	.LFE139:
 1572              		.text
 1573              	.Letext0:
 1574              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 1575              		.file 4 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 1576              		.file 5 "DSP/Inc/arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s 			page 83


DEFINED SYMBOLS
                            *ABS*:00000000 arm_cfft_radix2_q15.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s:21     .text.arm_radix2_butterfly_q15:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s:27     .text.arm_radix2_butterfly_q15:00000000 arm_radix2_butterfly_q15
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s:788    .text.arm_radix2_butterfly_inverse_q15:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s:794    .text.arm_radix2_butterfly_inverse_q15:00000000 arm_radix2_butterfly_inverse_q15
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s:1505   .text.arm_cfft_radix2_q15:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cclgAj5S.s:1511   .text.arm_cfft_radix2_q15:00000000 arm_cfft_radix2_q15

UNDEFINED SYMBOLS
arm_bitreversal_q15
