Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Apr 12 15:38:03 2024
| Host         : P1-05 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    57 |
|    Minimum number of control sets                        |    57 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   118 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    57 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              81 |           34 |
| No           | No                    | Yes                    |             148 |           92 |
| No           | Yes                   | No                     |              50 |           25 |
| Yes          | No                    | No                     |              10 |            2 |
| Yes          | No                    | Yes                    |            1241 |          577 |
| Yes          | Yes                   | No                     |             104 |           47 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |              Enable Signal              |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+-----------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|  center_x_reg[9]_i_1_n_0 |                                         | center_x_reg[9]_i_2_n_0                                       |                1 |              1 |         1.00 |
| ~clock_BUFG              |                                         |                                                               |                1 |              1 |         1.00 |
|  center_x_reg[7]_i_1_n_0 |                                         | center_x_reg[7]_i_2_n_0                                       |                1 |              2 |         2.00 |
|  BTNC_IBUF_BUFG          |                                         |                                                               |                1 |              3 |         3.00 |
|  center_x_reg[9]_i_1_n_0 |                                         | center_x_reg[8]_i_1_n_0                                       |                1 |              3 |         3.00 |
| ~clock_BUFG              |                                         | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |                1 |              3 |         3.00 |
|  center_x_reg[7]_i_1_n_0 |                                         | center_x_reg[6]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG     | psiface/FSM_onehot_state_reg_n_0_[1]    | psiface/reset_bit_count                                       |                1 |              4 |         4.00 |
|  center_y_reg[6]_i_2_n_0 |                                         |                                                               |                2 |              4 |         2.00 |
|  clock_BUFG              |                                         | regToWrite[3]_i_1_n_0                                         |                2 |              4 |         2.00 |
|  clkSlow                 |                                         |                                                               |                4 |              5 |         1.25 |
|  clock_BUFG              | Display/vPos                            | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |                4 |             10 |         2.50 |
|  CLK100MHZ_IBUF_BUFG     | psiface/FSM_onehot_state_reg_n_0_[1]    |                                                               |                2 |             10 |         5.00 |
|  clock_BUFG              |                                         | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |                5 |             10 |         2.00 |
|  clock_BUFG              |                                         |                                                               |                5 |             11 |         2.20 |
|  clock_BUFG              |                                         | CPU/PC_addr/loop1[11].a_dffe/SS[0]                            |                4 |             12 |         3.00 |
|  BTNC_IBUF_BUFG          | gate_10                                 | gate_5_cy                                                     |                8 |             20 |         2.50 |
|  BTNC_IBUF_BUFG          | gate_30                                 | gate_5_cy                                                     |                7 |             20 |         2.86 |
|  BTNC_IBUF_BUFG          | gate_40                                 | gate_5_cy                                                     |                8 |             20 |         2.50 |
|  BTNC_IBUF_BUFG          | gate_5[4]_i_1_n_0                       | gate_5_cy                                                     |               11 |             20 |         1.82 |
|  BTNC_IBUF_BUFG          | gate_20                                 | gate_5_cy                                                     |               12 |             20 |         1.67 |
|  clock_BUFG              |                                         | dataToWrite[31]_i_1_n_0                                       |               14 |             24 |         1.71 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[27] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               10 |             32 |         3.20 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[13] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               11 |             32 |         2.91 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[28] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |                8 |             32 |         4.00 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[4]  | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               15 |             32 |         2.13 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[12] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               12 |             32 |         2.67 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[14] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               15 |             32 |         2.13 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[15] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               11 |             32 |         2.91 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[16] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               11 |             32 |         2.91 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[18] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               16 |             32 |         2.00 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[20] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               18 |             32 |         1.78 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[22] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               10 |             32 |         3.20 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[25] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               16 |             32 |         2.00 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[6]  | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               15 |             32 |         2.13 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[10] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               11 |             32 |         2.91 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[2]  | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               27 |             32 |         1.19 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[8]  | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               12 |             32 |         2.67 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[9]  | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               16 |             32 |         2.00 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[17] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               19 |             32 |         1.68 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[3]  | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               11 |             32 |         2.91 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[24] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               11 |             32 |         2.91 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[7]  | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               11 |             32 |         2.91 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[23] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               23 |             32 |         1.39 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[0]  | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               15 |             32 |         2.13 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[11] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               21 |             32 |         1.52 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[26] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               28 |             32 |         1.14 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[29] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               17 |             32 |         1.88 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[30] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               15 |             32 |         2.13 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[1]  | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |                8 |             32 |         4.00 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[5]  | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               28 |             32 |         1.14 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[19] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               10 |             32 |         3.20 |
|  clock_BUFG              | RegisterFile/enableWiresWR/enableWR[21] | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               16 |             32 |         2.00 |
|  CLK100MHZ_IBUF_BUFG     |                                         |                                                               |               21 |             57 |         2.71 |
| ~clock_BUFG              | CPU/multdiv_onreg/q_reg_0               | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               36 |             90 |         2.50 |
| ~clock_BUFG              |                                         | CPU/ismultreg/reset                                           |               86 |            135 |         1.57 |
| ~clock_BUFG              | CPU/multdiv_onreg/INSN_reg_dx_latch_en  | RegisterFile/loop1[31].a_register/loop1[31].a_dffe/CPU_RESETN |               70 |            149 |         2.13 |
+--------------------------+-----------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+


