Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d098bcef5763448a8fb6a7aa2ac877ea --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ConvLayer_behav xil_defaultlib.tb_ConvLayer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'mg_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:965]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'mg_output_addrb_kernel' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:975]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ap_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/PreLoader.v:775]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ap_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/PreLoader.v:787]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'result' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/PreLoader.v:805]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ap_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvUnit_v2.v:1081]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cp_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvUnit_v2.v:1090]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'au_input_ksize' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvUnit_v2.v:1102]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'rq_input_qin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvUnit_v2.v:1116]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'rq_input_qw' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvUnit_v2.v:1117]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'rq_input_qout' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvUnit_v2.v:1118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ap_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvUnit_v2.v:1132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ap_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/PreLoader.v:834]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addra' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/PreLoader.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addrb' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/PreLoader.v:848]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ap_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/PreLoader.v:859]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'mg_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:994]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'mg_output_addrb_kernel' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1004]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'mg_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1023]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'mg_output_addrb_kernel' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1033]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'mg_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1052]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'mg_output_addrb_kernel' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1062]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'mg_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1081]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'mg_output_addrb_kernel' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1091]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'mg_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1110]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'mg_output_addrb_kernel' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'mg_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1139]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'mg_output_addrb_kernel' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1149]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'mg_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1168]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'mg_output_addrb_kernel' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1178]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'addra' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1195]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'addrb' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1199]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ap_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ap_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1340]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 7 for port 'addra' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/IncreaseBuf.v:308]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 7 for port 'addrb' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/IncreaseBuf.v:314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ap_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/IncreaseBuf.v:326]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ap_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1464]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addra' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addrb' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:114]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addra' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'dina' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addrb' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addra' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'addrb' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v:138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cp_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cp_input_enable' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v:1325]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sa_input_datashiftin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ShiftMatrix.v:176]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sa_input_datashiftin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ShiftMatrix.v:185]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sa_input_datashiftin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ShiftMatrix.v:194]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sa_input_datashiftin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ShiftMatrix.v:203]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sa_input_datashiftin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ShiftMatrix.v:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'sa_input_stride' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sa_input_datashiftin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'sa_input_stride' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v:107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sa_input_datashiftin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'sa_input_stride' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sa_input_datashiftin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'sa_input_stride' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sa_input_datashiftin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'sa_input_stride' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'sa_input_datashiftin' [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ActivePipeline_default
Compiling module xil_defaultlib.ShiftArray
Compiling module xil_defaultlib.ShiftMatrix
Compiling module xil_defaultlib.LoadBlock
Compiling module xil_defaultlib.mult_unit_v2
Compiling module xil_defaultlib.ControlPipeline
Compiling module xil_defaultlib.add_unit
Compiling module xil_defaultlib.ReluQuantization
Compiling module xil_defaultlib.ConvUnit_v2_default
Compiling module xil_defaultlib.PaddingArray
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_input_buffer
Compiling module xil_defaultlib.ActivePipeline(WIDTH=4)
Compiling module xil_defaultlib.MemoryGate
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_cl_act_buf
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_cl_kernel_buf
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_increase_buf
Compiling module xil_defaultlib.IncreaseBuf
Compiling module xil_defaultlib.ConvLayer
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_kernel
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_act
Compiling module xil_defaultlib.tb_ConvLayer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ConvLayer_behav
