# to run:
# quartus_sh -t setup_proj.tcl <family> <verilog_name>

# Load necessary package.
load_package flow
load_package report
#load_package ::quartus::sta
load_package ::quartus::incremental_compilation

project_new @TEST_NAMES@ -overwrite

set_global_assignment -name FAMILY "Stratix IV"
set_global_assignment -name DEVICE EP4SGX530KH40C2

# Build project and specify some confige
# =====================
set_global_assignment -name TOP_LEVEL_ENTITY @TEST_NAMES@
set_global_assignment -name SOURCE_FILE @TEST_VERILOG@
set_global_assignment -name SDC_FILE @SDC_FILE@

set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "AS OUTPUT DRIVING AN UNSPECIFIED SIGNAL"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD LVTTL
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1

set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS INPUT TRI-STATED"

# Create timing assignments
#create_base_clock -fmax "100 MHz" -target clk clk

# turn small rams into logic
#set_global_assignment -name AUTO_RAM_TO_LCELL_CONVERSION ON

# prevent DSP blocks from being used
#set_global_assignment -name DSP_BLOCK_BALANCING "LOGIC ELEMENTS"

# minimize circuit area when packing
#set_global_assignment -name INI_VARS "fit_pack_for_density_light=on; fit_report_lab_usage_stats=on"

# extra synthesis options
set_global_assignment -name HDL_MESSAGE_LEVEL LEVEL1
set_global_assignment -name SYNTH_MESSAGE_LEVEL LOW
set_global_assignment -name IGNORE_PARTITIONS OFF

# Timing report.
#Enable Worst-Case Timing Report
#set_global_assignment -name TIMEQUEST_DO_REPORT_TIMING ON
#set_global_assignment -name TIMEQUEST_REPORT_WORST_CASE_TIMING_PATHS ON
#Report 10 paths per clock domain

#set_global_assignment -name TIMEQUEST_REPORT_NUM_WORST_CASE_TIMING_PATHS 10

export_assignments

#execute_flow -full_compile

execute_module -tool map

execute_module -tool fit
execute_module -tool asm
execute_module -tool sta -args {--report_script @TEST_ROOT@/extract_timing.tcl}

load_report
################################################################################
# Summary
if { "@IsMux@" == "testMux"} {
set DataJSON [open "@TEST_NAMES@_mux.json" a+]
# "@TIMING_REPORT_JSON_MUX@" a+]
puts $DataJSON "\"Input_Num\":\"@INPUT_NUM@\","
} else {
set DataJSON [open "@TEST_NAMES@.json" a+]
}
unload_report

#if { "@IsMux@" != "testMux"} {
  set_global_assignment -name TOP_LEVEL_ENTITY @DUT_NAME@

  export_assignments
  execute_flow -full_compile

  # Also extract the LE ussage.
  load_report
  puts $DataJSON "\"Total_alut\":\"[get_fitter_resource_usage -alut -used]\","
  puts $DataJSON "\"Total_alm\":\"[get_fitter_resource_usage -alm -used]\","
  unload_report
#}

puts $DataJSON "\"Bit_Width\":\"@WIDTH@\""
puts $DataJSON "\}"
close $DataJSON

project_close
