
*** Running vivado
    with args -log design_1_peakdetection_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_peakdetection_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_peakdetection_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/miss_p/AppData/Roaming/Xilinx/Vivado/PeakDetection2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/miss_p/AppData/Roaming/Xilinx/Vivado/HeartBeat'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XilinxV/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_peakdetection_0_0 -part xc7s100fgga676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s100'
INFO: [Device 21-403] Loading part xc7s100fgga676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4648 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 809.430 ; gain = 179.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_peakdetection_0_0' [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_peakdetection_0_0/synth/design_1_peakdetection_0_0.vhd:90]
INFO: [Synth 8-3491] module 'peakdetection' declared at 'e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:12' bound to instance 'U0' of component 'peakdetection' [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_peakdetection_0_0/synth/design_1_peakdetection_0_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'peakdetection' [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:121]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:124]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:126]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:129]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:134]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:149]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:156]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:174]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:180]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:182]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:184]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:186]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:188]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:190]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:194]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:219]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'peakdetection_sigbkb' declared at 'e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection_sigbkb.vhd:102' bound to instance 'signal_U' of component 'peakdetection_sigbkb' [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:262]
INFO: [Synth 8-638] synthesizing module 'peakdetection_sigbkb' [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection_sigbkb.vhd:122]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'peakdetection_sigbkb_ram' declared at 'e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection_sigbkb.vhd:10' bound to instance 'peakdetection_sigbkb_ram_U' of component 'peakdetection_sigbkb_ram' [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection_sigbkb.vhd:141]
INFO: [Synth 8-638] synthesizing module 'peakdetection_sigbkb_ram' [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection_sigbkb.vhd:33]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'peakdetection_sigbkb_ram' (1#1) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection_sigbkb.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'peakdetection_sigbkb' (2#1) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection_sigbkb.vhd:122]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'peakdetection_rPecud' declared at 'e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection_rPecud.vhd:72' bound to instance 'rPeaks_U' of component 'peakdetection_rPecud' [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:281]
INFO: [Synth 8-638] synthesizing module 'peakdetection_rPecud' [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection_rPecud.vhd:87]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'peakdetection_rPecud_ram' declared at 'e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection_rPecud.vhd:10' bound to instance 'peakdetection_rPecud_ram_U' of component 'peakdetection_rPecud_ram' [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection_rPecud.vhd:101]
INFO: [Synth 8-638] synthesizing module 'peakdetection_rPecud_ram' [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection_rPecud.vhd:28]
	Parameter MEM_TYPE bound to: distributed - type: string 
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'peakdetection_rPecud_ram' (3#1) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection_rPecud.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'peakdetection_rPecud' (4#1) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection_rPecud.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'peakdetection' (5#1) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ipshared/1e29/hdl/vhdl/peakdetection.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'design_1_peakdetection_0_0' (6#1) [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_peakdetection_0_0/synth/design_1_peakdetection_0_0.vhd:90]
WARNING: [Synth 8-3331] design peakdetection_rPecud has unconnected port reset
WARNING: [Synth 8-3331] design peakdetection_sigbkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 876.887 ; gain = 246.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 876.887 ; gain = 246.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 876.887 ; gain = 246.859
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_peakdetection_0_0/constraints/peakdetection_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/XilinxV/Projects/project_12NewLast/project_12/project_12.srcs/sources_1/bd/design_1/ip/design_1_peakdetection_0_0/constraints/peakdetection_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/XilinxV/Projects/project_12NewLast/project_12/project_12.runs/design_1_peakdetection_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/XilinxV/Projects/project_12NewLast/project_12/project_12.runs/design_1_peakdetection_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 992.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1003.168 ; gain = 10.953
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.168 ; gain = 373.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s100fgga676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.168 ; gain = 373.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  E:/XilinxV/Projects/project_12NewLast/project_12/project_12.runs/design_1_peakdetection_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1003.168 ; gain = 373.141
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "peakdetection_sigbkb_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1003.168 ; gain = 373.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 8x32  Multipliers := 1     
+---RAMs : 
	              320 Bit         RAMs := 1     
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module peakdetection_sigbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              320 Bit         RAMs := 1     
Module peakdetection_rPecud_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module peakdetection 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 8x32  Multipliers := 1     
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3971] The signal "U0/signal_U/peakdetection_sigbkb_ram_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1003.168 ; gain = 373.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|peakdetection_sigbkb_ram: | ram_reg    | 32 x 16(WRITE_FIRST)   | W | R | 32 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------------------+----------------+----------------------+-----------------+
|Module Name | RTL Object                                  | Inference      | Size (Depth x Width) | Primitives      | 
+------------+---------------------------------------------+----------------+----------------------+-----------------+
|U0          | rPeaks_U/peakdetection_rPecud_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
+------------+---------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/i_2_1/signal_U/peakdetection_sigbkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/i_2_1/signal_U/peakdetection_sigbkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1003.168 ; gain = 373.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1010.809 ; gain = 380.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|peakdetection_sigbkb_ram: | ram_reg    | 32 x 16(WRITE_FIRST)   | W | R | 32 x 16(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+---------------------------------------------+----------------+----------------------+-----------------+
|Module Name | RTL Object                                  | Inference      | Size (Depth x Width) | Primitives      | 
+------------+---------------------------------------------+----------------+----------------------+-----------------+
|U0          | rPeaks_U/peakdetection_rPecud_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
+------------+---------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance U0/signal_U/peakdetection_sigbkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U0/signal_U/peakdetection_sigbkb_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1019.836 ; gain = 389.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1023.625 ; gain = 393.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1023.625 ; gain = 393.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1023.625 ; gain = 393.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1023.625 ; gain = 393.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1023.625 ; gain = 393.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1023.625 ; gain = 393.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    48|
|2     |LUT1     |    21|
|3     |LUT2     |    44|
|4     |LUT3     |    30|
|5     |LUT4     |   121|
|6     |LUT5     |    30|
|7     |LUT6     |   158|
|8     |RAM16X1S |    15|
|9     |RAMB18E1 |     1|
|10    |FDRE     |   239|
|11    |FDSE     |     2|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------+-------------------------+------+
|      |Instance                         |Module                   |Cells |
+------+---------------------------------+-------------------------+------+
|1     |top                              |                         |   709|
|2     |  U0                             |peakdetection            |   709|
|3     |    rPeaks_U                     |peakdetection_rPecud     |    67|
|4     |      peakdetection_rPecud_ram_U |peakdetection_rPecud_ram |    67|
|5     |    signal_U                     |peakdetection_sigbkb     |   232|
|6     |      peakdetection_sigbkb_ram_U |peakdetection_sigbkb_ram |   232|
+------+---------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1023.625 ; gain = 393.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1023.625 ; gain = 267.316
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1023.625 ; gain = 393.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1039.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 1039.695 ; gain = 650.047
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1039.695 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/XilinxV/Projects/project_12NewLast/project_12/project_12.runs/design_1_peakdetection_0_0_synth_1/design_1_peakdetection_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_peakdetection_0_0, cache-ID = eafb21643940c670
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1039.695 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/XilinxV/Projects/project_12NewLast/project_12/project_12.runs/design_1_peakdetection_0_0_synth_1/design_1_peakdetection_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_peakdetection_0_0_utilization_synth.rpt -pb design_1_peakdetection_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  6 18:08:18 2023...
