Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

FRI 21 AUG 19:9:48 2020

All signals are completely routed.

WARNING:ParHelpers:361 - There are 10 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   register_file/Mram_gp_reg11_RAMD_D1_O
   register_file/Mram_gp_reg12_RAMD_D1_O
   register_file/Mram_gp_reg13_RAMD_D1_O
   register_file/Mram_gp_reg14_RAMD_D1_O
   register_file/Mram_gp_reg15_RAMD_D1_O
   register_file/Mram_gp_reg1_RAMD_D1_O
   register_file/Mram_gp_reg2_RAMD_D1_O
   register_file/Mram_gp_reg3_RAMD_D1_O
   register_file/Mram_gp_reg4_RAMD_D1_O
   register_file/Mram_gp_reg5_RAMD_D1_O


