<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SumaBCD1Bit.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="SumBCD1Bit.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="SumBCD1Bit.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SumBCD1Bit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SumBCD1Bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="SumBCD1Bit.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SumBCD1Bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SumBCD1Bit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SumBCD1Bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SumBCD1Bit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SumBCD1Bit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="SumBCD1Bit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="SumBCD1Bit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="SumBCD1Bit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SumBCD1Bit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="SumBCD1Bit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SumBCD1Bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SumBCD1Bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="SumBCD1Bit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="SumBCD1Bit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="SumBCD1Bit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="SumBCD1Bit.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="SumBCD1Bit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SumBCD1Bit.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SumBCD1Bit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SumBCD1Bit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SumBCD1Bit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SumBCD1Bit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SumBCD1Bit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SumBCD1Bit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SumBCD1Bit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SumBCD1Bit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="SumBCD1Bit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SumBCD1Bit_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SumBCD1Bit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SumBCD1Bit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="SumBCD1Bit_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SumBCD1Bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tes1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tes1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tes1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tes1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1575924692" xil_pn:in_ck="1547706810365227088" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1575924692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ModuloDisplay.vhd"/>
      <outfile xil_pn:name="SumBCD1Bit.vhd"/>
      <outfile xil_pn:name="SumaMedia.vhd"/>
      <outfile xil_pn:name="SumaMedia1.vhd"/>
      <outfile xil_pn:name="SumaParalela.vhd"/>
      <outfile xil_pn:name="SumaParalela1.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="tes1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1575924595" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1609666859426867571" xil_pn:start_ts="1575924595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575924595" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4262097026867217393" xil_pn:start_ts="1575924595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575924595" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4907721043055445662" xil_pn:start_ts="1575924595">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575924697" xil_pn:in_ck="1547706810365227088" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1575924697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ModuloDisplay.vhd"/>
      <outfile xil_pn:name="SumBCD1Bit.vhd"/>
      <outfile xil_pn:name="SumaMedia.vhd"/>
      <outfile xil_pn:name="SumaMedia1.vhd"/>
      <outfile xil_pn:name="SumaParalela.vhd"/>
      <outfile xil_pn:name="SumaParalela1.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="tes1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1575924701" xil_pn:in_ck="1547706810365227088" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1861822464449714886" xil_pn:start_ts="1575924697">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tes1_beh.prj"/>
      <outfile xil_pn:name="tes1_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1575924881" xil_pn:in_ck="5785562354224187340" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7615510540439913821" xil_pn:start_ts="1575924881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tes1_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1575924419" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1911731471795751023" xil_pn:start_ts="1575924419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575924419" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4907721043055445662" xil_pn:start_ts="1575924419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575924419" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1575924419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575924419" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5310932621911216527" xil_pn:start_ts="1575924419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575924419" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1575924419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575924419" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2524156031489640536" xil_pn:start_ts="1575924419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575924434" xil_pn:in_ck="3290656844938068227" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5808936096585510455" xil_pn:start_ts="1575924419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SumBCD1Bit.lso"/>
      <outfile xil_pn:name="SumBCD1Bit.ngc"/>
      <outfile xil_pn:name="SumBCD1Bit.ngr"/>
      <outfile xil_pn:name="SumBCD1Bit.prj"/>
      <outfile xil_pn:name="SumBCD1Bit.stx"/>
      <outfile xil_pn:name="SumBCD1Bit.syr"/>
      <outfile xil_pn:name="SumBCD1Bit.xst"/>
      <outfile xil_pn:name="SumBCD1Bit_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1575924480" xil_pn:in_ck="162138854071659" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6601390181034618490" xil_pn:start_ts="1575924480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575924490" xil_pn:in_ck="-6946069985228805025" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6882327970505905513" xil_pn:start_ts="1575924480">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SumBCD1Bit.bld"/>
      <outfile xil_pn:name="SumBCD1Bit.ngd"/>
      <outfile xil_pn:name="SumBCD1Bit_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1575924506" xil_pn:in_ck="-6946023573744403072" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1575924490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SumBCD1Bit.pcf"/>
      <outfile xil_pn:name="SumBCD1Bit_map.map"/>
      <outfile xil_pn:name="SumBCD1Bit_map.mrp"/>
      <outfile xil_pn:name="SumBCD1Bit_map.ncd"/>
      <outfile xil_pn:name="SumBCD1Bit_map.ngm"/>
      <outfile xil_pn:name="SumBCD1Bit_map.xrpt"/>
      <outfile xil_pn:name="SumBCD1Bit_summary.xml"/>
      <outfile xil_pn:name="SumBCD1Bit_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1575924534" xil_pn:in_ck="6508749995032419129" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1575924506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SumBCD1Bit.ncd"/>
      <outfile xil_pn:name="SumBCD1Bit.pad"/>
      <outfile xil_pn:name="SumBCD1Bit.par"/>
      <outfile xil_pn:name="SumBCD1Bit.ptwx"/>
      <outfile xil_pn:name="SumBCD1Bit.unroutes"/>
      <outfile xil_pn:name="SumBCD1Bit.xpi"/>
      <outfile xil_pn:name="SumBCD1Bit_pad.csv"/>
      <outfile xil_pn:name="SumBCD1Bit_pad.txt"/>
      <outfile xil_pn:name="SumBCD1Bit_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1575924560" xil_pn:in_ck="-8600879178995020815" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1575924544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SumBCD1Bit.bgn"/>
      <outfile xil_pn:name="SumBCD1Bit.bit"/>
      <outfile xil_pn:name="SumBCD1Bit.drc"/>
      <outfile xil_pn:name="SumBCD1Bit.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1575924534" xil_pn:in_ck="-6952149889685460868" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1575924523">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SumBCD1Bit.twr"/>
      <outfile xil_pn:name="SumBCD1Bit.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
