Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 11 10:07:17 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RV32I_timing_summary_routed.rpt -pb RV32I_timing_summary_routed.pb -rpx RV32I_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2072)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (532)
5. checking no_input_delay (34)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2072)
---------------------------
 There are 334 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[2]/Q (HIGH)

 There are 334 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[3]/Q (HIGH)

 There are 334 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[4]/Q (HIGH)

 There are 334 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[5]/Q (HIGH)

 There are 334 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[6]/Q (HIGH)

 There are 334 register/latch pins with no clock driven by root clock pin: U_CPU_Core/U_DataPath/U_PC/q_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U_Timer/U_Timer1/U_Presclar/r_tick_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U_Timer/U_Timer2/U_Presclar/r_tick_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U_Timer/U_Timer3/U_Presclar/r_tick_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U_Timer/U_Timer4/U_Presclar/r_tick_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART/U_UART1/UART_CR_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_UART/U_UART2/UART_CR_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fndController/U_ClkDiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (532)
--------------------------------------------------
 There are 532 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -37.711   -10094.585                   1331                 3780        0.075        0.000                      0                 3780        3.750        0.000                       0                  1501  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -37.711   -10094.585                   1331                 3780        0.075        0.000                      0                 3780        3.750        0.000                       0                  1501  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1331  Failing Endpoints,  Worst Slack      -37.711ns,  Total Violation   -10094.585ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -37.711ns  (required time - arrival time)
  Source:                 U_UART/U_UART1/UART_BRR_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.570ns  (logic 22.057ns (46.367%)  route 25.513ns (53.633%))
  Logic Levels:           88  (CARRY4=69 LUT2=1 LUT3=2 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        1.564     5.085    U_UART/U_UART1/clk_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  U_UART/U_UART1/UART_BRR_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  U_UART/U_UART1/UART_BRR_reg[2]_replica/Q
                         net (fo=39, routed)          1.141     6.682    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/UART_BRR_reg[31]_0[1]_repN_alias
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124     6.806 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.806    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_i_8_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.319 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.476 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__1/CO[1]
                         net (fo=17, routed)          0.583     8.058    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[25]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.332     8.390 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_110/O
                         net (fo=1, routed)           0.642     9.032    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_110_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.417 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.417    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_71_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.531    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_27_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_8/CO[3]
                         net (fo=16, routed)          0.707    10.353    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[24]
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.477 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_116/O
                         net (fo=1, routed)           0.330    10.807    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_116_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.314 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.314    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_76_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.428 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.428    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_32_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.542 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_11/CO[3]
                         net (fo=16, routed)          0.792    12.334    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[23]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.458 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_120/O
                         net (fo=1, routed)           0.340    12.798    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_120_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.305 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.305    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_81_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.419 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    13.419    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_37_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.533 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_12/CO[3]
                         net (fo=16, routed)          0.704    14.237    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[22]
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.361 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_124/O
                         net (fo=1, routed)           0.473    14.834    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_124_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.341 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.341    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_86_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.455 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.455    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_42_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.569 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_13/CO[3]
                         net (fo=16, routed)          0.674    16.243    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[21]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    16.367 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_128/O
                         net (fo=1, routed)           0.538    16.905    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_128_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.412 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.412    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_91_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.526 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.526    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_47_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.640 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_14/CO[3]
                         net (fo=15, routed)          0.854    18.494    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[20]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124    18.618 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_134/O
                         net (fo=1, routed)           0.000    18.618    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_134_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.151 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.151    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_96_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.268 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.001    19.268    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_52_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.385 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_19/CO[3]
                         net (fo=16, routed)          0.700    20.085    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[19]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    20.209 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_135/O
                         net (fo=1, routed)           0.614    20.823    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_135_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.330 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.001    21.331    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_101_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.445    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_57_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.559 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_20/CO[3]
                         net (fo=15, routed)          0.939    22.498    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[18]
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.622 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_115/O
                         net (fo=1, routed)           0.000    22.622    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_115_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.172 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.172    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_73_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.286 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.286    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_62_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.400 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_21/CO[3]
                         net (fo=15, routed)          0.932    24.332    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[17]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124    24.456 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_112/O
                         net (fo=1, routed)           0.000    24.456    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_112_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.006 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.006    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_68_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.120 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    25.120    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_28_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.234 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_22/CO[3]
                         net (fo=15, routed)          1.100    26.334    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[16]
    SLICE_X37Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.914 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.914    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_67_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.028 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.028    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_27_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.142 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_8/CO[3]
                         net (fo=15, routed)          1.026    28.168    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[15]
    SLICE_X38Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    28.763 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_78/CO[3]
                         net (fo=1, routed)           0.000    28.763    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_78_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.880 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.880    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_33_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_9/CO[3]
                         net (fo=15, routed)          1.018    30.015    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[14]
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.139 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_121/O
                         net (fo=1, routed)           0.000    30.139    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_121_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.689 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_83/CO[3]
                         net (fo=1, routed)           0.001    30.690    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_83_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.804 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.804    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_38_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.918 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_10/CO[3]
                         net (fo=16, routed)          0.669    31.587    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[13]
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    31.711 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_122/O
                         net (fo=1, routed)           0.332    32.042    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_122_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.549 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_88/CO[3]
                         net (fo=1, routed)           0.000    32.549    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_88_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.663 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.663    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_43_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.777 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_11/CO[3]
                         net (fo=15, routed)          0.978    33.756    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[12]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.124    33.880 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_96/O
                         net (fo=1, routed)           0.000    33.880    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_96_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.430 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.430    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_48_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.544 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_16/CO[3]
                         net (fo=16, routed)          0.668    35.212    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[11]
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    35.336 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_129/O
                         net (fo=1, routed)           0.632    35.968    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_129_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.475 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    36.475    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_98_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.589 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.589    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_53_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.703 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_17/CO[3]
                         net (fo=15, routed)          1.147    37.849    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[10]
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.124    37.973 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_62__0/O
                         net (fo=1, routed)           0.000    37.973    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_62__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.505 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_18/CO[3]
                         net (fo=15, routed)          1.016    39.521    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[9]
    SLICE_X40Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.101 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    40.101    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_41_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.215 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.215    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_36_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.329 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_19/CO[3]
                         net (fo=15, routed)          0.957    41.287    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[8]
    SLICE_X39Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.867 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.867    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_28_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.981 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.981    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_23_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.095 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_22/CO[3]
                         net (fo=15, routed)          0.936    43.030    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[7]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.625 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.625    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_14_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.742 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.742    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_9_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.859 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_8/CO[3]
                         net (fo=16, routed)          0.819    44.679    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[6]
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.124    44.803 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_15/O
                         net (fo=1, routed)           0.379    45.182    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_15_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.689 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.689    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.803 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.803    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_i_1_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.917 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_1/CO[3]
                         net (fo=16, routed)          0.664    46.581    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[5]
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    46.705 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_7/O
                         net (fo=1, routed)           0.612    47.316    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_7_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    47.972 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry/CO[3]
                         net (fo=1, routed)           0.000    47.972    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.086 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.086    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.314 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__1/CO[2]
                         net (fo=2, routed)           0.209    48.523    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[4]
    SLICE_X37Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    49.292 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.292    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_7_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.406 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.406    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_6_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.520 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.520    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_5_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.634 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.634    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_7_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.856 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_6/O[0]
                         net (fo=1, routed)           0.718    50.574    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next2[16]
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.299    50.873 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    50.873    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_3_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.423 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.423    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    51.673 f  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__1/CO[2]
                         net (fo=33, routed)          0.670    52.343    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__1_n_1
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.313    52.656 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg[20]_i_1__3/O
                         net (fo=1, routed)           0.000    52.656    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg[20]_i_1__3_n_0
    SLICE_X36Y66         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        1.428    14.769    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/clk_IBUF_BUFG
    SLICE_X36Y66         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[20]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X36Y66         FDCE (Setup_fdce_C_D)        0.031    14.944    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -52.656    
  -------------------------------------------------------------------
                         slack                                -37.711    

Slack (VIOLATED) :        -37.706ns  (required time - arrival time)
  Source:                 U_UART/U_UART1/UART_BRR_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.566ns  (logic 22.057ns (46.372%)  route 25.509ns (53.628%))
  Logic Levels:           88  (CARRY4=69 LUT2=1 LUT3=2 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        1.564     5.085    U_UART/U_UART1/clk_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  U_UART/U_UART1/UART_BRR_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  U_UART/U_UART1/UART_BRR_reg[2]_replica/Q
                         net (fo=39, routed)          1.141     6.682    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/UART_BRR_reg[31]_0[1]_repN_alias
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124     6.806 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.806    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_i_8_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.319 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.476 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__1/CO[1]
                         net (fo=17, routed)          0.583     8.058    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[25]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.332     8.390 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_110/O
                         net (fo=1, routed)           0.642     9.032    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_110_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.417 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.417    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_71_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.531    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_27_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_8/CO[3]
                         net (fo=16, routed)          0.707    10.353    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[24]
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.477 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_116/O
                         net (fo=1, routed)           0.330    10.807    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_116_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.314 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.314    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_76_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.428 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.428    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_32_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.542 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_11/CO[3]
                         net (fo=16, routed)          0.792    12.334    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[23]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.458 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_120/O
                         net (fo=1, routed)           0.340    12.798    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_120_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.305 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.305    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_81_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.419 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    13.419    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_37_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.533 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_12/CO[3]
                         net (fo=16, routed)          0.704    14.237    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[22]
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.361 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_124/O
                         net (fo=1, routed)           0.473    14.834    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_124_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.341 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.341    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_86_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.455 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.455    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_42_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.569 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_13/CO[3]
                         net (fo=16, routed)          0.674    16.243    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[21]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    16.367 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_128/O
                         net (fo=1, routed)           0.538    16.905    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_128_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.412 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.412    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_91_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.526 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.526    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_47_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.640 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_14/CO[3]
                         net (fo=15, routed)          0.854    18.494    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[20]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124    18.618 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_134/O
                         net (fo=1, routed)           0.000    18.618    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_134_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.151 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.151    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_96_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.268 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.001    19.268    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_52_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.385 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_19/CO[3]
                         net (fo=16, routed)          0.700    20.085    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[19]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    20.209 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_135/O
                         net (fo=1, routed)           0.614    20.823    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_135_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.330 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.001    21.331    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_101_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.445    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_57_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.559 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_20/CO[3]
                         net (fo=15, routed)          0.939    22.498    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[18]
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.622 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_115/O
                         net (fo=1, routed)           0.000    22.622    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_115_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.172 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.172    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_73_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.286 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.286    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_62_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.400 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_21/CO[3]
                         net (fo=15, routed)          0.932    24.332    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[17]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124    24.456 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_112/O
                         net (fo=1, routed)           0.000    24.456    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_112_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.006 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.006    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_68_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.120 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    25.120    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_28_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.234 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_22/CO[3]
                         net (fo=15, routed)          1.100    26.334    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[16]
    SLICE_X37Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.914 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.914    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_67_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.028 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.028    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_27_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.142 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_8/CO[3]
                         net (fo=15, routed)          1.026    28.168    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[15]
    SLICE_X38Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    28.763 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_78/CO[3]
                         net (fo=1, routed)           0.000    28.763    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_78_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.880 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.880    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_33_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_9/CO[3]
                         net (fo=15, routed)          1.018    30.015    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[14]
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.139 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_121/O
                         net (fo=1, routed)           0.000    30.139    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_121_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.689 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_83/CO[3]
                         net (fo=1, routed)           0.001    30.690    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_83_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.804 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.804    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_38_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.918 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_10/CO[3]
                         net (fo=16, routed)          0.669    31.587    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[13]
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    31.711 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_122/O
                         net (fo=1, routed)           0.332    32.042    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_122_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.549 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_88/CO[3]
                         net (fo=1, routed)           0.000    32.549    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_88_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.663 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.663    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_43_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.777 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_11/CO[3]
                         net (fo=15, routed)          0.978    33.756    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[12]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.124    33.880 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_96/O
                         net (fo=1, routed)           0.000    33.880    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_96_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.430 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.430    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_48_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.544 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_16/CO[3]
                         net (fo=16, routed)          0.668    35.212    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[11]
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    35.336 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_129/O
                         net (fo=1, routed)           0.632    35.968    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_129_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.475 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    36.475    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_98_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.589 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.589    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_53_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.703 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_17/CO[3]
                         net (fo=15, routed)          1.147    37.849    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[10]
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.124    37.973 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_62__0/O
                         net (fo=1, routed)           0.000    37.973    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_62__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.505 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_18/CO[3]
                         net (fo=15, routed)          1.016    39.521    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[9]
    SLICE_X40Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.101 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    40.101    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_41_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.215 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.215    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_36_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.329 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_19/CO[3]
                         net (fo=15, routed)          0.957    41.287    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[8]
    SLICE_X39Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.867 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.867    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_28_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.981 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.981    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_23_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.095 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_22/CO[3]
                         net (fo=15, routed)          0.936    43.030    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[7]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.625 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.625    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_14_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.742 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.742    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_9_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.859 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_8/CO[3]
                         net (fo=16, routed)          0.819    44.679    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[6]
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.124    44.803 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_15/O
                         net (fo=1, routed)           0.379    45.182    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_15_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.689 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.689    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.803 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.803    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_i_1_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.917 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_1/CO[3]
                         net (fo=16, routed)          0.664    46.581    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[5]
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    46.705 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_7/O
                         net (fo=1, routed)           0.612    47.316    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_7_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    47.972 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry/CO[3]
                         net (fo=1, routed)           0.000    47.972    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.086 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.086    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.314 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__1/CO[2]
                         net (fo=2, routed)           0.209    48.523    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[4]
    SLICE_X37Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    49.292 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.292    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_7_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.406 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.406    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_6_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.520 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.520    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_5_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.634 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.634    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_7_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.856 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_6/O[0]
                         net (fo=1, routed)           0.718    50.574    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next2[16]
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.299    50.873 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    50.873    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_3_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.423 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.423    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    51.673 f  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__1/CO[2]
                         net (fo=33, routed)          0.665    52.338    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__1_n_1
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.313    52.651 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    52.651    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg[31]_i_1_n_0
    SLICE_X36Y66         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        1.428    14.769    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/clk_IBUF_BUFG
    SLICE_X36Y66         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[31]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X36Y66         FDCE (Setup_fdce_C_D)        0.032    14.945    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -52.651    
  -------------------------------------------------------------------
                         slack                                -37.706    

Slack (VIOLATED) :        -37.657ns  (required time - arrival time)
  Source:                 U_UART/U_UART1/UART_BRR_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.516ns  (logic 22.057ns (46.421%)  route 25.459ns (53.579%))
  Logic Levels:           88  (CARRY4=69 LUT2=1 LUT3=2 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        1.564     5.085    U_UART/U_UART1/clk_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  U_UART/U_UART1/UART_BRR_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  U_UART/U_UART1/UART_BRR_reg[2]_replica/Q
                         net (fo=39, routed)          1.141     6.682    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/UART_BRR_reg[31]_0[1]_repN_alias
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124     6.806 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.806    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_i_8_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.319 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.476 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__1/CO[1]
                         net (fo=17, routed)          0.583     8.058    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[25]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.332     8.390 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_110/O
                         net (fo=1, routed)           0.642     9.032    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_110_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.417 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.417    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_71_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.531    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_27_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_8/CO[3]
                         net (fo=16, routed)          0.707    10.353    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[24]
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.477 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_116/O
                         net (fo=1, routed)           0.330    10.807    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_116_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.314 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.314    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_76_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.428 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.428    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_32_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.542 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_11/CO[3]
                         net (fo=16, routed)          0.792    12.334    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[23]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.458 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_120/O
                         net (fo=1, routed)           0.340    12.798    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_120_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.305 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.305    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_81_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.419 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    13.419    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_37_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.533 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_12/CO[3]
                         net (fo=16, routed)          0.704    14.237    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[22]
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.361 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_124/O
                         net (fo=1, routed)           0.473    14.834    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_124_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.341 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.341    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_86_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.455 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.455    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_42_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.569 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_13/CO[3]
                         net (fo=16, routed)          0.674    16.243    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[21]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    16.367 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_128/O
                         net (fo=1, routed)           0.538    16.905    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_128_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.412 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.412    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_91_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.526 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.526    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_47_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.640 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_14/CO[3]
                         net (fo=15, routed)          0.854    18.494    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[20]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124    18.618 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_134/O
                         net (fo=1, routed)           0.000    18.618    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_134_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.151 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.151    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_96_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.268 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.001    19.268    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_52_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.385 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_19/CO[3]
                         net (fo=16, routed)          0.700    20.085    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[19]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    20.209 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_135/O
                         net (fo=1, routed)           0.614    20.823    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_135_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.330 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.001    21.331    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_101_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.445    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_57_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.559 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_20/CO[3]
                         net (fo=15, routed)          0.939    22.498    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[18]
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.622 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_115/O
                         net (fo=1, routed)           0.000    22.622    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_115_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.172 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.172    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_73_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.286 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.286    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_62_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.400 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_21/CO[3]
                         net (fo=15, routed)          0.932    24.332    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[17]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124    24.456 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_112/O
                         net (fo=1, routed)           0.000    24.456    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_112_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.006 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.006    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_68_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.120 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    25.120    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_28_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.234 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_22/CO[3]
                         net (fo=15, routed)          1.100    26.334    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[16]
    SLICE_X37Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.914 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.914    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_67_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.028 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.028    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_27_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.142 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_8/CO[3]
                         net (fo=15, routed)          1.026    28.168    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[15]
    SLICE_X38Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    28.763 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_78/CO[3]
                         net (fo=1, routed)           0.000    28.763    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_78_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.880 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.880    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_33_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_9/CO[3]
                         net (fo=15, routed)          1.018    30.015    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[14]
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.139 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_121/O
                         net (fo=1, routed)           0.000    30.139    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_121_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.689 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_83/CO[3]
                         net (fo=1, routed)           0.001    30.690    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_83_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.804 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.804    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_38_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.918 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_10/CO[3]
                         net (fo=16, routed)          0.669    31.587    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[13]
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    31.711 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_122/O
                         net (fo=1, routed)           0.332    32.042    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_122_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.549 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_88/CO[3]
                         net (fo=1, routed)           0.000    32.549    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_88_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.663 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.663    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_43_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.777 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_11/CO[3]
                         net (fo=15, routed)          0.978    33.756    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[12]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.124    33.880 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_96/O
                         net (fo=1, routed)           0.000    33.880    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_96_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.430 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.430    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_48_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.544 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_16/CO[3]
                         net (fo=16, routed)          0.668    35.212    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[11]
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    35.336 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_129/O
                         net (fo=1, routed)           0.632    35.968    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_129_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.475 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    36.475    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_98_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.589 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.589    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_53_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.703 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_17/CO[3]
                         net (fo=15, routed)          1.147    37.849    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[10]
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.124    37.973 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_62__0/O
                         net (fo=1, routed)           0.000    37.973    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_62__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.505 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_18/CO[3]
                         net (fo=15, routed)          1.016    39.521    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[9]
    SLICE_X40Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.101 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    40.101    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_41_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.215 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.215    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_36_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.329 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_19/CO[3]
                         net (fo=15, routed)          0.957    41.287    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[8]
    SLICE_X39Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.867 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.867    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_28_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.981 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.981    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_23_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.095 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_22/CO[3]
                         net (fo=15, routed)          0.936    43.030    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[7]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.625 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.625    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_14_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.742 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.742    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_9_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.859 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_8/CO[3]
                         net (fo=16, routed)          0.819    44.679    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[6]
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.124    44.803 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_15/O
                         net (fo=1, routed)           0.379    45.182    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_15_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.689 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.689    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.803 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.803    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_i_1_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.917 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_1/CO[3]
                         net (fo=16, routed)          0.664    46.581    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[5]
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    46.705 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_7/O
                         net (fo=1, routed)           0.612    47.316    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_7_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    47.972 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry/CO[3]
                         net (fo=1, routed)           0.000    47.972    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.086 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.086    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.314 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__1/CO[2]
                         net (fo=2, routed)           0.209    48.523    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[4]
    SLICE_X37Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    49.292 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.292    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_7_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.406 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.406    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_6_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.520 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.520    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_5_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.634 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.634    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_7_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.856 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_6/O[0]
                         net (fo=1, routed)           0.718    50.574    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next2[16]
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.299    50.873 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    50.873    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_3_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.423 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.423    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    51.673 f  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__1/CO[2]
                         net (fo=33, routed)          0.615    52.288    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__1_n_1
    SLICE_X37Y66         LUT2 (Prop_lut2_I1_O)        0.313    52.601 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    52.601    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg[30]_i_1_n_0
    SLICE_X37Y66         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        1.428    14.769    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/clk_IBUF_BUFG
    SLICE_X37Y66         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[30]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X37Y66         FDCE (Setup_fdce_C_D)        0.031    14.944    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -52.601    
  -------------------------------------------------------------------
                         slack                                -37.657    

Slack (VIOLATED) :        -37.620ns  (required time - arrival time)
  Source:                 U_UART/U_UART1/UART_BRR_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.478ns  (logic 22.057ns (46.458%)  route 25.421ns (53.542%))
  Logic Levels:           88  (CARRY4=69 LUT2=1 LUT3=2 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        1.564     5.085    U_UART/U_UART1/clk_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  U_UART/U_UART1/UART_BRR_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  U_UART/U_UART1/UART_BRR_reg[2]_replica/Q
                         net (fo=39, routed)          1.141     6.682    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/UART_BRR_reg[31]_0[1]_repN_alias
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124     6.806 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.806    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_i_8_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.319 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.476 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__1/CO[1]
                         net (fo=17, routed)          0.583     8.058    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[25]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.332     8.390 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_110/O
                         net (fo=1, routed)           0.642     9.032    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_110_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.417 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.417    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_71_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.531    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_27_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_8/CO[3]
                         net (fo=16, routed)          0.707    10.353    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[24]
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.477 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_116/O
                         net (fo=1, routed)           0.330    10.807    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_116_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.314 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.314    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_76_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.428 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.428    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_32_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.542 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_11/CO[3]
                         net (fo=16, routed)          0.792    12.334    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[23]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.458 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_120/O
                         net (fo=1, routed)           0.340    12.798    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_120_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.305 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.305    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_81_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.419 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    13.419    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_37_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.533 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_12/CO[3]
                         net (fo=16, routed)          0.704    14.237    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[22]
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.361 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_124/O
                         net (fo=1, routed)           0.473    14.834    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_124_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.341 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.341    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_86_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.455 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.455    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_42_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.569 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_13/CO[3]
                         net (fo=16, routed)          0.674    16.243    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[21]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    16.367 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_128/O
                         net (fo=1, routed)           0.538    16.905    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_128_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.412 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.412    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_91_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.526 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.526    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_47_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.640 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_14/CO[3]
                         net (fo=15, routed)          0.854    18.494    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[20]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124    18.618 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_134/O
                         net (fo=1, routed)           0.000    18.618    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_134_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.151 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.151    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_96_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.268 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.001    19.268    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_52_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.385 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_19/CO[3]
                         net (fo=16, routed)          0.700    20.085    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[19]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    20.209 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_135/O
                         net (fo=1, routed)           0.614    20.823    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_135_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.330 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.001    21.331    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_101_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.445    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_57_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.559 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_20/CO[3]
                         net (fo=15, routed)          0.939    22.498    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[18]
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.622 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_115/O
                         net (fo=1, routed)           0.000    22.622    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_115_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.172 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.172    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_73_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.286 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.286    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_62_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.400 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_21/CO[3]
                         net (fo=15, routed)          0.932    24.332    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[17]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124    24.456 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_112/O
                         net (fo=1, routed)           0.000    24.456    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_112_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.006 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.006    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_68_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.120 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    25.120    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_28_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.234 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_22/CO[3]
                         net (fo=15, routed)          1.100    26.334    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[16]
    SLICE_X37Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.914 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.914    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_67_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.028 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.028    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_27_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.142 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_8/CO[3]
                         net (fo=15, routed)          1.026    28.168    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[15]
    SLICE_X38Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    28.763 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_78/CO[3]
                         net (fo=1, routed)           0.000    28.763    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_78_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.880 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.880    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_33_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_9/CO[3]
                         net (fo=15, routed)          1.018    30.015    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[14]
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.139 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_121/O
                         net (fo=1, routed)           0.000    30.139    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_121_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.689 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_83/CO[3]
                         net (fo=1, routed)           0.001    30.690    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_83_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.804 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.804    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_38_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.918 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_10/CO[3]
                         net (fo=16, routed)          0.669    31.587    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[13]
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    31.711 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_122/O
                         net (fo=1, routed)           0.332    32.042    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_122_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.549 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_88/CO[3]
                         net (fo=1, routed)           0.000    32.549    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_88_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.663 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.663    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_43_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.777 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_11/CO[3]
                         net (fo=15, routed)          0.978    33.756    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[12]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.124    33.880 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_96/O
                         net (fo=1, routed)           0.000    33.880    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_96_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.430 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.430    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_48_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.544 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_16/CO[3]
                         net (fo=16, routed)          0.668    35.212    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[11]
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    35.336 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_129/O
                         net (fo=1, routed)           0.632    35.968    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_129_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.475 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    36.475    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_98_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.589 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.589    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_53_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.703 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_17/CO[3]
                         net (fo=15, routed)          1.147    37.849    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[10]
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.124    37.973 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_62__0/O
                         net (fo=1, routed)           0.000    37.973    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_62__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.505 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_18/CO[3]
                         net (fo=15, routed)          1.016    39.521    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[9]
    SLICE_X40Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.101 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    40.101    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_41_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.215 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.215    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_36_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.329 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_19/CO[3]
                         net (fo=15, routed)          0.957    41.287    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[8]
    SLICE_X39Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.867 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.867    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_28_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.981 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.981    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_23_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.095 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_22/CO[3]
                         net (fo=15, routed)          0.936    43.030    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[7]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.625 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.625    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_14_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.742 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.742    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_9_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.859 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_8/CO[3]
                         net (fo=16, routed)          0.819    44.679    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[6]
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.124    44.803 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_15/O
                         net (fo=1, routed)           0.379    45.182    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_15_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.689 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.689    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.803 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.803    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_i_1_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.917 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_1/CO[3]
                         net (fo=16, routed)          0.664    46.581    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[5]
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    46.705 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_7/O
                         net (fo=1, routed)           0.612    47.316    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_7_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    47.972 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry/CO[3]
                         net (fo=1, routed)           0.000    47.972    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.086 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.086    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.314 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__1/CO[2]
                         net (fo=2, routed)           0.209    48.523    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[4]
    SLICE_X37Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    49.292 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.292    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_7_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.406 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.406    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_6_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.520 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.520    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_5_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.634 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.634    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_7_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.856 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_6/O[0]
                         net (fo=1, routed)           0.718    50.574    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next2[16]
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.299    50.873 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    50.873    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_3_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.423 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.423    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    51.673 f  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__1/CO[2]
                         net (fo=33, routed)          0.577    52.250    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__1_n_1
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.313    52.563 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg[24]_i_1__3/O
                         net (fo=1, routed)           0.000    52.563    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg[24]_i_1__3_n_0
    SLICE_X36Y65         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        1.429    14.770    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/clk_IBUF_BUFG
    SLICE_X36Y65         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[24]/C
                         clock pessimism              0.180    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X36Y65         FDCE (Setup_fdce_C_D)        0.029    14.943    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -52.563    
  -------------------------------------------------------------------
                         slack                                -37.620    

Slack (VIOLATED) :        -37.617ns  (required time - arrival time)
  Source:                 U_UART/U_UART1/UART_BRR_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.478ns  (logic 22.057ns (46.458%)  route 25.421ns (53.542%))
  Logic Levels:           88  (CARRY4=69 LUT2=1 LUT3=2 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        1.564     5.085    U_UART/U_UART1/clk_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  U_UART/U_UART1/UART_BRR_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  U_UART/U_UART1/UART_BRR_reg[2]_replica/Q
                         net (fo=39, routed)          1.141     6.682    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/UART_BRR_reg[31]_0[1]_repN_alias
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124     6.806 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.806    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_i_8_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.319 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.476 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__1/CO[1]
                         net (fo=17, routed)          0.583     8.058    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[25]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.332     8.390 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_110/O
                         net (fo=1, routed)           0.642     9.032    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_110_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.417 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.417    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_71_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.531    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_27_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_8/CO[3]
                         net (fo=16, routed)          0.707    10.353    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[24]
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.477 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_116/O
                         net (fo=1, routed)           0.330    10.807    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_116_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.314 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.314    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_76_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.428 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.428    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_32_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.542 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_11/CO[3]
                         net (fo=16, routed)          0.792    12.334    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[23]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.458 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_120/O
                         net (fo=1, routed)           0.340    12.798    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_120_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.305 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.305    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_81_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.419 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    13.419    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_37_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.533 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_12/CO[3]
                         net (fo=16, routed)          0.704    14.237    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[22]
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.361 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_124/O
                         net (fo=1, routed)           0.473    14.834    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_124_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.341 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.341    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_86_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.455 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.455    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_42_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.569 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_13/CO[3]
                         net (fo=16, routed)          0.674    16.243    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[21]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    16.367 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_128/O
                         net (fo=1, routed)           0.538    16.905    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_128_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.412 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.412    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_91_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.526 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.526    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_47_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.640 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_14/CO[3]
                         net (fo=15, routed)          0.854    18.494    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[20]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124    18.618 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_134/O
                         net (fo=1, routed)           0.000    18.618    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_134_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.151 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.151    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_96_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.268 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.001    19.268    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_52_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.385 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_19/CO[3]
                         net (fo=16, routed)          0.700    20.085    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[19]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    20.209 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_135/O
                         net (fo=1, routed)           0.614    20.823    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_135_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.330 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.001    21.331    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_101_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.445    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_57_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.559 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_20/CO[3]
                         net (fo=15, routed)          0.939    22.498    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[18]
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.622 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_115/O
                         net (fo=1, routed)           0.000    22.622    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_115_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.172 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.172    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_73_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.286 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.286    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_62_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.400 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_21/CO[3]
                         net (fo=15, routed)          0.932    24.332    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[17]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124    24.456 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_112/O
                         net (fo=1, routed)           0.000    24.456    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_112_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.006 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.006    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_68_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.120 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    25.120    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_28_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.234 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_22/CO[3]
                         net (fo=15, routed)          1.100    26.334    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[16]
    SLICE_X37Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.914 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.914    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_67_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.028 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.028    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_27_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.142 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_8/CO[3]
                         net (fo=15, routed)          1.026    28.168    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[15]
    SLICE_X38Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    28.763 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_78/CO[3]
                         net (fo=1, routed)           0.000    28.763    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_78_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.880 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.880    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_33_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_9/CO[3]
                         net (fo=15, routed)          1.018    30.015    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[14]
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.139 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_121/O
                         net (fo=1, routed)           0.000    30.139    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_121_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.689 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_83/CO[3]
                         net (fo=1, routed)           0.001    30.690    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_83_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.804 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.804    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_38_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.918 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_10/CO[3]
                         net (fo=16, routed)          0.669    31.587    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[13]
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    31.711 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_122/O
                         net (fo=1, routed)           0.332    32.042    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_122_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.549 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_88/CO[3]
                         net (fo=1, routed)           0.000    32.549    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_88_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.663 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.663    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_43_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.777 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_11/CO[3]
                         net (fo=15, routed)          0.978    33.756    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[12]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.124    33.880 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_96/O
                         net (fo=1, routed)           0.000    33.880    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_96_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.430 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.430    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_48_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.544 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_16/CO[3]
                         net (fo=16, routed)          0.668    35.212    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[11]
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    35.336 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_129/O
                         net (fo=1, routed)           0.632    35.968    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_129_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.475 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    36.475    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_98_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.589 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.589    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_53_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.703 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_17/CO[3]
                         net (fo=15, routed)          1.147    37.849    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[10]
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.124    37.973 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_62__0/O
                         net (fo=1, routed)           0.000    37.973    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_62__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.505 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_18/CO[3]
                         net (fo=15, routed)          1.016    39.521    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[9]
    SLICE_X40Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.101 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    40.101    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_41_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.215 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.215    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_36_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.329 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_19/CO[3]
                         net (fo=15, routed)          0.957    41.287    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[8]
    SLICE_X39Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.867 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.867    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_28_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.981 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.981    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_23_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.095 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_22/CO[3]
                         net (fo=15, routed)          0.936    43.030    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[7]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.625 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.625    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_14_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.742 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.742    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_9_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.859 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_8/CO[3]
                         net (fo=16, routed)          0.819    44.679    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[6]
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.124    44.803 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_15/O
                         net (fo=1, routed)           0.379    45.182    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_15_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.689 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.689    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.803 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.803    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_i_1_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.917 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_1/CO[3]
                         net (fo=16, routed)          0.664    46.581    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[5]
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    46.705 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_7/O
                         net (fo=1, routed)           0.612    47.316    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_7_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    47.972 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry/CO[3]
                         net (fo=1, routed)           0.000    47.972    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.086 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.086    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.314 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__1/CO[2]
                         net (fo=2, routed)           0.209    48.523    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[4]
    SLICE_X37Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    49.292 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.292    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_7_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.406 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.406    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_6_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.520 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.520    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_5_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.634 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.634    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_7_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.856 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_6/O[0]
                         net (fo=1, routed)           0.718    50.574    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next2[16]
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.299    50.873 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    50.873    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_3_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.423 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.423    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    51.673 f  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__1/CO[2]
                         net (fo=33, routed)          0.577    52.250    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__1_n_1
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.313    52.563 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    52.563    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg[2]_i_1_n_0
    SLICE_X36Y65         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        1.429    14.770    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/clk_IBUF_BUFG
    SLICE_X36Y65         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[2]/C
                         clock pessimism              0.180    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X36Y65         FDCE (Setup_fdce_C_D)        0.032    14.946    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -52.563    
  -------------------------------------------------------------------
                         slack                                -37.617    

Slack (VIOLATED) :        -37.615ns  (required time - arrival time)
  Source:                 U_UART/U_UART1/UART_BRR_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.475ns  (logic 22.057ns (46.461%)  route 25.418ns (53.539%))
  Logic Levels:           88  (CARRY4=69 LUT2=1 LUT3=2 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        1.564     5.085    U_UART/U_UART1/clk_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  U_UART/U_UART1/UART_BRR_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  U_UART/U_UART1/UART_BRR_reg[2]_replica/Q
                         net (fo=39, routed)          1.141     6.682    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/UART_BRR_reg[31]_0[1]_repN_alias
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124     6.806 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.806    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_i_8_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.319 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.476 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__1/CO[1]
                         net (fo=17, routed)          0.583     8.058    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[25]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.332     8.390 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_110/O
                         net (fo=1, routed)           0.642     9.032    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_110_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.417 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.417    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_71_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.531    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_27_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_8/CO[3]
                         net (fo=16, routed)          0.707    10.353    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[24]
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.477 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_116/O
                         net (fo=1, routed)           0.330    10.807    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_116_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.314 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.314    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_76_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.428 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.428    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_32_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.542 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_11/CO[3]
                         net (fo=16, routed)          0.792    12.334    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[23]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.458 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_120/O
                         net (fo=1, routed)           0.340    12.798    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_120_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.305 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.305    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_81_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.419 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    13.419    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_37_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.533 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_12/CO[3]
                         net (fo=16, routed)          0.704    14.237    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[22]
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.361 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_124/O
                         net (fo=1, routed)           0.473    14.834    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_124_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.341 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.341    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_86_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.455 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.455    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_42_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.569 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_13/CO[3]
                         net (fo=16, routed)          0.674    16.243    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[21]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    16.367 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_128/O
                         net (fo=1, routed)           0.538    16.905    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_128_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.412 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.412    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_91_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.526 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.526    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_47_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.640 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_14/CO[3]
                         net (fo=15, routed)          0.854    18.494    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[20]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124    18.618 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_134/O
                         net (fo=1, routed)           0.000    18.618    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_134_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.151 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.151    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_96_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.268 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.001    19.268    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_52_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.385 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_19/CO[3]
                         net (fo=16, routed)          0.700    20.085    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[19]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    20.209 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_135/O
                         net (fo=1, routed)           0.614    20.823    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_135_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.330 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.001    21.331    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_101_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.445    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_57_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.559 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_20/CO[3]
                         net (fo=15, routed)          0.939    22.498    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[18]
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.622 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_115/O
                         net (fo=1, routed)           0.000    22.622    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_115_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.172 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.172    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_73_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.286 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.286    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_62_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.400 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_21/CO[3]
                         net (fo=15, routed)          0.932    24.332    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[17]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124    24.456 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_112/O
                         net (fo=1, routed)           0.000    24.456    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_112_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.006 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.006    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_68_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.120 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    25.120    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_28_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.234 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_22/CO[3]
                         net (fo=15, routed)          1.100    26.334    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[16]
    SLICE_X37Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.914 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.914    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_67_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.028 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.028    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_27_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.142 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_8/CO[3]
                         net (fo=15, routed)          1.026    28.168    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[15]
    SLICE_X38Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    28.763 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_78/CO[3]
                         net (fo=1, routed)           0.000    28.763    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_78_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.880 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.880    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_33_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_9/CO[3]
                         net (fo=15, routed)          1.018    30.015    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[14]
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.139 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_121/O
                         net (fo=1, routed)           0.000    30.139    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_121_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.689 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_83/CO[3]
                         net (fo=1, routed)           0.001    30.690    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_83_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.804 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.804    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_38_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.918 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_10/CO[3]
                         net (fo=16, routed)          0.669    31.587    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[13]
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    31.711 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_122/O
                         net (fo=1, routed)           0.332    32.042    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_122_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.549 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_88/CO[3]
                         net (fo=1, routed)           0.000    32.549    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_88_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.663 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.663    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_43_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.777 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_11/CO[3]
                         net (fo=15, routed)          0.978    33.756    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[12]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.124    33.880 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_96/O
                         net (fo=1, routed)           0.000    33.880    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_96_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.430 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.430    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_48_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.544 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_16/CO[3]
                         net (fo=16, routed)          0.668    35.212    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[11]
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    35.336 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_129/O
                         net (fo=1, routed)           0.632    35.968    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_129_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.475 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    36.475    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_98_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.589 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.589    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_53_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.703 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_17/CO[3]
                         net (fo=15, routed)          1.147    37.849    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[10]
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.124    37.973 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_62__0/O
                         net (fo=1, routed)           0.000    37.973    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_62__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.505 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_18/CO[3]
                         net (fo=15, routed)          1.016    39.521    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[9]
    SLICE_X40Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.101 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    40.101    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_41_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.215 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.215    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_36_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.329 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_19/CO[3]
                         net (fo=15, routed)          0.957    41.287    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[8]
    SLICE_X39Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.867 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.867    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_28_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.981 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.981    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_23_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.095 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_22/CO[3]
                         net (fo=15, routed)          0.936    43.030    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[7]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.625 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.625    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_14_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.742 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.742    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_9_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.859 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_8/CO[3]
                         net (fo=16, routed)          0.819    44.679    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[6]
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.124    44.803 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_15/O
                         net (fo=1, routed)           0.379    45.182    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_15_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.689 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.689    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.803 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.803    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_i_1_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.917 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_1/CO[3]
                         net (fo=16, routed)          0.664    46.581    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[5]
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    46.705 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_7/O
                         net (fo=1, routed)           0.612    47.316    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_7_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    47.972 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry/CO[3]
                         net (fo=1, routed)           0.000    47.972    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.086 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.086    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.314 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__1/CO[2]
                         net (fo=2, routed)           0.209    48.523    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[4]
    SLICE_X37Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    49.292 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.292    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_7_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.406 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.406    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_6_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.520 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.520    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_5_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.634 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.634    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_7_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.856 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_6/O[0]
                         net (fo=1, routed)           0.718    50.574    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next2[16]
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.299    50.873 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    50.873    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_3_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.423 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.423    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    51.673 f  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__1/CO[2]
                         net (fo=33, routed)          0.574    52.247    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__1_n_1
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.313    52.560 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    52.560    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg[25]_i_1_n_0
    SLICE_X36Y65         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        1.429    14.770    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/clk_IBUF_BUFG
    SLICE_X36Y65         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[25]/C
                         clock pessimism              0.180    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X36Y65         FDCE (Setup_fdce_C_D)        0.031    14.945    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -52.560    
  -------------------------------------------------------------------
                         slack                                -37.615    

Slack (VIOLATED) :        -37.615ns  (required time - arrival time)
  Source:                 U_UART/U_UART1/UART_BRR_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.474ns  (logic 22.057ns (46.461%)  route 25.417ns (53.539%))
  Logic Levels:           88  (CARRY4=69 LUT2=1 LUT3=2 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        1.564     5.085    U_UART/U_UART1/clk_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  U_UART/U_UART1/UART_BRR_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  U_UART/U_UART1/UART_BRR_reg[2]_replica/Q
                         net (fo=39, routed)          1.141     6.682    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/UART_BRR_reg[31]_0[1]_repN_alias
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124     6.806 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.806    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_i_8_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.319 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.476 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__1/CO[1]
                         net (fo=17, routed)          0.583     8.058    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[25]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.332     8.390 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_110/O
                         net (fo=1, routed)           0.642     9.032    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_110_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.417 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.417    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_71_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.531    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_27_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_8/CO[3]
                         net (fo=16, routed)          0.707    10.353    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[24]
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.477 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_116/O
                         net (fo=1, routed)           0.330    10.807    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_116_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.314 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.314    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_76_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.428 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.428    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_32_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.542 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_11/CO[3]
                         net (fo=16, routed)          0.792    12.334    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[23]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.458 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_120/O
                         net (fo=1, routed)           0.340    12.798    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_120_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.305 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.305    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_81_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.419 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    13.419    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_37_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.533 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_12/CO[3]
                         net (fo=16, routed)          0.704    14.237    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[22]
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.361 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_124/O
                         net (fo=1, routed)           0.473    14.834    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_124_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.341 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.341    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_86_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.455 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.455    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_42_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.569 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_13/CO[3]
                         net (fo=16, routed)          0.674    16.243    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[21]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    16.367 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_128/O
                         net (fo=1, routed)           0.538    16.905    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_128_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.412 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.412    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_91_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.526 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.526    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_47_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.640 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_14/CO[3]
                         net (fo=15, routed)          0.854    18.494    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[20]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124    18.618 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_134/O
                         net (fo=1, routed)           0.000    18.618    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_134_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.151 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.151    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_96_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.268 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.001    19.268    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_52_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.385 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_19/CO[3]
                         net (fo=16, routed)          0.700    20.085    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[19]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    20.209 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_135/O
                         net (fo=1, routed)           0.614    20.823    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_135_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.330 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.001    21.331    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_101_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.445    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_57_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.559 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_20/CO[3]
                         net (fo=15, routed)          0.939    22.498    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[18]
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.622 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_115/O
                         net (fo=1, routed)           0.000    22.622    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_115_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.172 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.172    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_73_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.286 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.286    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_62_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.400 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_21/CO[3]
                         net (fo=15, routed)          0.932    24.332    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[17]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124    24.456 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_112/O
                         net (fo=1, routed)           0.000    24.456    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_112_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.006 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.006    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_68_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.120 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    25.120    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_28_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.234 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_22/CO[3]
                         net (fo=15, routed)          1.100    26.334    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[16]
    SLICE_X37Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.914 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.914    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_67_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.028 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.028    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_27_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.142 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_8/CO[3]
                         net (fo=15, routed)          1.026    28.168    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[15]
    SLICE_X38Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    28.763 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_78/CO[3]
                         net (fo=1, routed)           0.000    28.763    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_78_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.880 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.880    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_33_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_9/CO[3]
                         net (fo=15, routed)          1.018    30.015    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[14]
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.139 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_121/O
                         net (fo=1, routed)           0.000    30.139    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_121_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.689 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_83/CO[3]
                         net (fo=1, routed)           0.001    30.690    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_83_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.804 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.804    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_38_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.918 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_10/CO[3]
                         net (fo=16, routed)          0.669    31.587    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[13]
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    31.711 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_122/O
                         net (fo=1, routed)           0.332    32.042    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_122_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.549 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_88/CO[3]
                         net (fo=1, routed)           0.000    32.549    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_88_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.663 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.663    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_43_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.777 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_11/CO[3]
                         net (fo=15, routed)          0.978    33.756    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[12]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.124    33.880 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_96/O
                         net (fo=1, routed)           0.000    33.880    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_96_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.430 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.430    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_48_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.544 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_16/CO[3]
                         net (fo=16, routed)          0.668    35.212    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[11]
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    35.336 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_129/O
                         net (fo=1, routed)           0.632    35.968    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_129_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.475 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    36.475    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_98_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.589 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.589    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_53_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.703 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_17/CO[3]
                         net (fo=15, routed)          1.147    37.849    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[10]
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.124    37.973 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_62__0/O
                         net (fo=1, routed)           0.000    37.973    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_62__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.505 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_18/CO[3]
                         net (fo=15, routed)          1.016    39.521    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[9]
    SLICE_X40Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.101 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    40.101    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_41_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.215 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.215    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_36_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.329 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_19/CO[3]
                         net (fo=15, routed)          0.957    41.287    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[8]
    SLICE_X39Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.867 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.867    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_28_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.981 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.981    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_23_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.095 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_22/CO[3]
                         net (fo=15, routed)          0.936    43.030    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[7]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.625 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.625    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_14_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.742 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.742    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_9_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.859 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_8/CO[3]
                         net (fo=16, routed)          0.819    44.679    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[6]
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.124    44.803 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_15/O
                         net (fo=1, routed)           0.379    45.182    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_15_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.689 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.689    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.803 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.803    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_i_1_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.917 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_1/CO[3]
                         net (fo=16, routed)          0.664    46.581    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[5]
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    46.705 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_7/O
                         net (fo=1, routed)           0.612    47.316    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_7_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    47.972 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry/CO[3]
                         net (fo=1, routed)           0.000    47.972    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.086 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.086    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.314 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__1/CO[2]
                         net (fo=2, routed)           0.209    48.523    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[4]
    SLICE_X37Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    49.292 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.292    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_7_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.406 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.406    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_6_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.520 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.520    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_5_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.634 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.634    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_7_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.856 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_6/O[0]
                         net (fo=1, routed)           0.718    50.574    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next2[16]
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.299    50.873 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    50.873    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_3_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.423 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.423    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    51.673 f  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__1/CO[2]
                         net (fo=33, routed)          0.574    52.247    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__1_n_1
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.313    52.560 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    52.560    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg[26]_i_1_n_0
    SLICE_X36Y65         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        1.429    14.770    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/clk_IBUF_BUFG
    SLICE_X36Y65         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[26]/C
                         clock pessimism              0.180    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X36Y65         FDCE (Setup_fdce_C_D)        0.031    14.945    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -52.560    
  -------------------------------------------------------------------
                         slack                                -37.615    

Slack (VIOLATED) :        -37.609ns  (required time - arrival time)
  Source:                 U_UART/U_UART1/UART_BRR_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.517ns  (logic 22.057ns (46.419%)  route 25.460ns (53.581%))
  Logic Levels:           88  (CARRY4=69 LUT2=1 LUT3=2 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        1.564     5.085    U_UART/U_UART1/clk_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  U_UART/U_UART1/UART_BRR_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  U_UART/U_UART1/UART_BRR_reg[2]_replica/Q
                         net (fo=39, routed)          1.141     6.682    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/UART_BRR_reg[31]_0[1]_repN_alias
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124     6.806 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.806    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_i_8_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.319 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.476 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__1/CO[1]
                         net (fo=17, routed)          0.583     8.058    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[25]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.332     8.390 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_110/O
                         net (fo=1, routed)           0.642     9.032    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_110_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.417 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.417    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_71_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.531    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_27_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_8/CO[3]
                         net (fo=16, routed)          0.707    10.353    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[24]
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.477 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_116/O
                         net (fo=1, routed)           0.330    10.807    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_116_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.314 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.314    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_76_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.428 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.428    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_32_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.542 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_11/CO[3]
                         net (fo=16, routed)          0.792    12.334    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[23]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.458 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_120/O
                         net (fo=1, routed)           0.340    12.798    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_120_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.305 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.305    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_81_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.419 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    13.419    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_37_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.533 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_12/CO[3]
                         net (fo=16, routed)          0.704    14.237    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[22]
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.361 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_124/O
                         net (fo=1, routed)           0.473    14.834    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_124_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.341 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.341    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_86_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.455 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.455    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_42_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.569 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_13/CO[3]
                         net (fo=16, routed)          0.674    16.243    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[21]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    16.367 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_128/O
                         net (fo=1, routed)           0.538    16.905    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_128_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.412 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.412    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_91_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.526 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.526    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_47_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.640 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_14/CO[3]
                         net (fo=15, routed)          0.854    18.494    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[20]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124    18.618 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_134/O
                         net (fo=1, routed)           0.000    18.618    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_134_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.151 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.151    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_96_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.268 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.001    19.268    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_52_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.385 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_19/CO[3]
                         net (fo=16, routed)          0.700    20.085    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[19]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    20.209 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_135/O
                         net (fo=1, routed)           0.614    20.823    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_135_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.330 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.001    21.331    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_101_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.445    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_57_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.559 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_20/CO[3]
                         net (fo=15, routed)          0.939    22.498    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[18]
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.622 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_115/O
                         net (fo=1, routed)           0.000    22.622    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_115_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.172 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.172    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_73_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.286 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.286    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_62_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.400 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_21/CO[3]
                         net (fo=15, routed)          0.932    24.332    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[17]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124    24.456 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_112/O
                         net (fo=1, routed)           0.000    24.456    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_112_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.006 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.006    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_68_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.120 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    25.120    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_28_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.234 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_22/CO[3]
                         net (fo=15, routed)          1.100    26.334    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[16]
    SLICE_X37Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.914 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.914    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_67_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.028 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.028    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_27_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.142 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_8/CO[3]
                         net (fo=15, routed)          1.026    28.168    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[15]
    SLICE_X38Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    28.763 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_78/CO[3]
                         net (fo=1, routed)           0.000    28.763    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_78_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.880 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.880    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_33_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_9/CO[3]
                         net (fo=15, routed)          1.018    30.015    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[14]
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.139 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_121/O
                         net (fo=1, routed)           0.000    30.139    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_121_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.689 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_83/CO[3]
                         net (fo=1, routed)           0.001    30.690    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_83_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.804 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.804    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_38_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.918 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_10/CO[3]
                         net (fo=16, routed)          0.669    31.587    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[13]
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    31.711 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_122/O
                         net (fo=1, routed)           0.332    32.042    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_122_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.549 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_88/CO[3]
                         net (fo=1, routed)           0.000    32.549    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_88_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.663 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.663    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_43_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.777 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_11/CO[3]
                         net (fo=15, routed)          0.978    33.756    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[12]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.124    33.880 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_96/O
                         net (fo=1, routed)           0.000    33.880    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_96_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.430 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.430    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_48_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.544 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_16/CO[3]
                         net (fo=16, routed)          0.668    35.212    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[11]
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    35.336 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_129/O
                         net (fo=1, routed)           0.632    35.968    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_129_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.475 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    36.475    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_98_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.589 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.589    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_53_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.703 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_17/CO[3]
                         net (fo=15, routed)          1.147    37.849    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[10]
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.124    37.973 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_62__0/O
                         net (fo=1, routed)           0.000    37.973    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_62__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.505 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_18/CO[3]
                         net (fo=15, routed)          1.016    39.521    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[9]
    SLICE_X40Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.101 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    40.101    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_41_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.215 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.215    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_36_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.329 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_19/CO[3]
                         net (fo=15, routed)          0.957    41.287    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[8]
    SLICE_X39Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.867 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.867    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_28_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.981 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.981    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_23_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.095 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_22/CO[3]
                         net (fo=15, routed)          0.936    43.030    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[7]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.625 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.625    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_14_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.742 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.742    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_9_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.859 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_8/CO[3]
                         net (fo=16, routed)          0.819    44.679    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[6]
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.124    44.803 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_15/O
                         net (fo=1, routed)           0.379    45.182    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_15_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.689 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.689    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.803 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.803    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_i_1_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.917 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_1/CO[3]
                         net (fo=16, routed)          0.664    46.581    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[5]
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    46.705 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_7/O
                         net (fo=1, routed)           0.612    47.316    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_7_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    47.972 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry/CO[3]
                         net (fo=1, routed)           0.000    47.972    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.086 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.086    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.314 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__1/CO[2]
                         net (fo=2, routed)           0.209    48.523    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[4]
    SLICE_X37Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    49.292 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.292    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_7_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.406 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.406    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_6_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.520 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.520    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_5_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.634 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.634    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_7_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.856 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_6/O[0]
                         net (fo=1, routed)           0.718    50.574    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next2[16]
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.299    50.873 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    50.873    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_3_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.423 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.423    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    51.673 f  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__1/CO[2]
                         net (fo=33, routed)          0.617    52.290    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__1_n_1
    SLICE_X38Y65         LUT2 (Prop_lut2_I1_O)        0.313    52.603 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    52.603    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg[29]_i_1_n_0
    SLICE_X38Y65         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        1.429    14.770    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/clk_IBUF_BUFG
    SLICE_X38Y65         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[29]/C
                         clock pessimism              0.180    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X38Y65         FDCE (Setup_fdce_C_D)        0.079    14.993    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -52.603    
  -------------------------------------------------------------------
                         slack                                -37.609    

Slack (VIOLATED) :        -37.609ns  (required time - arrival time)
  Source:                 U_UART/U_UART1/UART_BRR_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.468ns  (logic 22.057ns (46.467%)  route 25.411ns (53.533%))
  Logic Levels:           88  (CARRY4=69 LUT2=1 LUT3=2 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        1.564     5.085    U_UART/U_UART1/clk_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  U_UART/U_UART1/UART_BRR_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  U_UART/U_UART1/UART_BRR_reg[2]_replica/Q
                         net (fo=39, routed)          1.141     6.682    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/UART_BRR_reg[31]_0[1]_repN_alias
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124     6.806 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.806    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_i_8_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.319 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.476 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__1/CO[1]
                         net (fo=17, routed)          0.583     8.058    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[25]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.332     8.390 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_110/O
                         net (fo=1, routed)           0.642     9.032    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_110_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.417 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.417    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_71_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.531    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_27_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_8/CO[3]
                         net (fo=16, routed)          0.707    10.353    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[24]
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.477 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_116/O
                         net (fo=1, routed)           0.330    10.807    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_116_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.314 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.314    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_76_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.428 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.428    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_32_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.542 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_11/CO[3]
                         net (fo=16, routed)          0.792    12.334    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[23]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.458 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_120/O
                         net (fo=1, routed)           0.340    12.798    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_120_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.305 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.305    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_81_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.419 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    13.419    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_37_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.533 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_12/CO[3]
                         net (fo=16, routed)          0.704    14.237    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[22]
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.361 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_124/O
                         net (fo=1, routed)           0.473    14.834    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_124_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.341 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.341    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_86_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.455 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.455    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_42_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.569 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_13/CO[3]
                         net (fo=16, routed)          0.674    16.243    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[21]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    16.367 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_128/O
                         net (fo=1, routed)           0.538    16.905    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_128_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.412 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.412    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_91_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.526 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.526    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_47_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.640 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_14/CO[3]
                         net (fo=15, routed)          0.854    18.494    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[20]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124    18.618 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_134/O
                         net (fo=1, routed)           0.000    18.618    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_134_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.151 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.151    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_96_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.268 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.001    19.268    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_52_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.385 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_19/CO[3]
                         net (fo=16, routed)          0.700    20.085    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[19]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    20.209 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_135/O
                         net (fo=1, routed)           0.614    20.823    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_135_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.330 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.001    21.331    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_101_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.445    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_57_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.559 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_20/CO[3]
                         net (fo=15, routed)          0.939    22.498    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[18]
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.622 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_115/O
                         net (fo=1, routed)           0.000    22.622    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_115_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.172 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.172    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_73_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.286 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.286    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_62_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.400 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_21/CO[3]
                         net (fo=15, routed)          0.932    24.332    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[17]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124    24.456 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_112/O
                         net (fo=1, routed)           0.000    24.456    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_112_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.006 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.006    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_68_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.120 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    25.120    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_28_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.234 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_22/CO[3]
                         net (fo=15, routed)          1.100    26.334    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[16]
    SLICE_X37Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.914 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.914    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_67_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.028 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.028    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_27_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.142 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_8/CO[3]
                         net (fo=15, routed)          1.026    28.168    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[15]
    SLICE_X38Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    28.763 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_78/CO[3]
                         net (fo=1, routed)           0.000    28.763    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_78_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.880 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.880    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_33_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_9/CO[3]
                         net (fo=15, routed)          1.018    30.015    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[14]
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.139 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_121/O
                         net (fo=1, routed)           0.000    30.139    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_121_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.689 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_83/CO[3]
                         net (fo=1, routed)           0.001    30.690    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_83_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.804 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.804    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_38_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.918 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_10/CO[3]
                         net (fo=16, routed)          0.669    31.587    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[13]
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    31.711 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_122/O
                         net (fo=1, routed)           0.332    32.042    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_122_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.549 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_88/CO[3]
                         net (fo=1, routed)           0.000    32.549    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_88_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.663 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.663    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_43_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.777 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_11/CO[3]
                         net (fo=15, routed)          0.978    33.756    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[12]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.124    33.880 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_96/O
                         net (fo=1, routed)           0.000    33.880    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_96_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.430 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.430    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_48_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.544 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_16/CO[3]
                         net (fo=16, routed)          0.668    35.212    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[11]
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    35.336 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_129/O
                         net (fo=1, routed)           0.632    35.968    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_129_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.475 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    36.475    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_98_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.589 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.589    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_53_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.703 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_17/CO[3]
                         net (fo=15, routed)          1.147    37.849    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[10]
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.124    37.973 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_62__0/O
                         net (fo=1, routed)           0.000    37.973    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_62__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.505 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_18/CO[3]
                         net (fo=15, routed)          1.016    39.521    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[9]
    SLICE_X40Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.101 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    40.101    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_41_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.215 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.215    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_36_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.329 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_19/CO[3]
                         net (fo=15, routed)          0.957    41.287    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[8]
    SLICE_X39Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.867 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.867    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_28_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.981 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.981    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_23_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.095 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_22/CO[3]
                         net (fo=15, routed)          0.936    43.030    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[7]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.625 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.625    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_14_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.742 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.742    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_9_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.859 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_8/CO[3]
                         net (fo=16, routed)          0.819    44.679    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[6]
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.124    44.803 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_15/O
                         net (fo=1, routed)           0.379    45.182    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_15_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.689 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.689    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.803 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.803    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_i_1_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.917 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_1/CO[3]
                         net (fo=16, routed)          0.664    46.581    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[5]
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    46.705 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_7/O
                         net (fo=1, routed)           0.612    47.316    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_7_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    47.972 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry/CO[3]
                         net (fo=1, routed)           0.000    47.972    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.086 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.086    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.314 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__1/CO[2]
                         net (fo=2, routed)           0.209    48.523    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[4]
    SLICE_X37Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    49.292 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.292    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_7_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.406 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.406    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_6_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.520 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.520    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_5_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.634 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.634    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_7_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.856 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_6/O[0]
                         net (fo=1, routed)           0.718    50.574    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next2[16]
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.299    50.873 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    50.873    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_3_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.423 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.423    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    51.673 f  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__1/CO[2]
                         net (fo=33, routed)          0.568    52.240    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__1_n_1
    SLICE_X37Y66         LUT2 (Prop_lut2_I1_O)        0.313    52.553 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    52.553    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg[23]_i_1_n_0
    SLICE_X37Y66         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        1.428    14.769    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/clk_IBUF_BUFG
    SLICE_X37Y66         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[23]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X37Y66         FDCE (Setup_fdce_C_D)        0.031    14.944    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         14.944    
                         arrival time                         -52.553    
  -------------------------------------------------------------------
                         slack                                -37.609    

Slack (VIOLATED) :        -37.607ns  (required time - arrival time)
  Source:                 U_UART/U_UART1/UART_BRR_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        47.516ns  (logic 22.057ns (46.420%)  route 25.459ns (53.580%))
  Logic Levels:           88  (CARRY4=69 LUT2=1 LUT3=2 LUT5=1 LUT6=15)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        1.564     5.085    U_UART/U_UART1/clk_IBUF_BUFG
    SLICE_X39Y42         FDCE                                         r  U_UART/U_UART1/UART_BRR_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  U_UART/U_UART1/UART_BRR_reg[2]_replica/Q
                         net (fo=39, routed)          1.141     6.682    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/UART_BRR_reg[31]_0[1]_repN_alias
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124     6.806 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     6.806    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_i_8_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.319 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.319    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__0_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.476 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4_carry__1/CO[1]
                         net (fo=17, routed)          0.583     8.058    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[25]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.332     8.390 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_110/O
                         net (fo=1, routed)           0.642     9.032    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_110_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.417 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.417    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_71_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.531    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_27_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_8/CO[3]
                         net (fo=16, routed)          0.707    10.353    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[24]
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.477 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_116/O
                         net (fo=1, routed)           0.330    10.807    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_116_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.314 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.314    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_76_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.428 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.428    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_32_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.542 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_11/CO[3]
                         net (fo=16, routed)          0.792    12.334    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[23]
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.458 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_120/O
                         net (fo=1, routed)           0.340    12.798    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_120_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.305 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.305    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_81_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.419 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_37/CO[3]
                         net (fo=1, routed)           0.000    13.419    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_37_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.533 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_12/CO[3]
                         net (fo=16, routed)          0.704    14.237    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[22]
    SLICE_X37Y48         LUT6 (Prop_lut6_I5_O)        0.124    14.361 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_124/O
                         net (fo=1, routed)           0.473    14.834    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_124_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.341 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.341    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_86_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.455 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_42/CO[3]
                         net (fo=1, routed)           0.000    15.455    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_42_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.569 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_13/CO[3]
                         net (fo=16, routed)          0.674    16.243    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[21]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    16.367 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_128/O
                         net (fo=1, routed)           0.538    16.905    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_128_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.412 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.412    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_91_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.526 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_47/CO[3]
                         net (fo=1, routed)           0.000    17.526    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_47_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.640 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_14/CO[3]
                         net (fo=15, routed)          0.854    18.494    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[20]
    SLICE_X38Y48         LUT6 (Prop_lut6_I0_O)        0.124    18.618 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_134/O
                         net (fo=1, routed)           0.000    18.618    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_134_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.151 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.151    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_96_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.268 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.001    19.268    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_52_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.385 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_19/CO[3]
                         net (fo=16, routed)          0.700    20.085    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[19]
    SLICE_X36Y49         LUT6 (Prop_lut6_I5_O)        0.124    20.209 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_135/O
                         net (fo=1, routed)           0.614    20.823    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_135_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.330 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_101/CO[3]
                         net (fo=1, routed)           0.001    21.331    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_101_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.445    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_57_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.559 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_20/CO[3]
                         net (fo=15, routed)          0.939    22.498    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[18]
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.124    22.622 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_115/O
                         net (fo=1, routed)           0.000    22.622    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_115_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.172 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.172    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_73_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.286 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_62/CO[3]
                         net (fo=1, routed)           0.000    23.286    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_62_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.400 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_21/CO[3]
                         net (fo=15, routed)          0.932    24.332    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[17]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124    24.456 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_112/O
                         net (fo=1, routed)           0.000    24.456    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_112_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.006 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.006    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_68_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.120 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    25.120    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_28_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.234 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_22/CO[3]
                         net (fo=15, routed)          1.100    26.334    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[16]
    SLICE_X37Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.914 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_67/CO[3]
                         net (fo=1, routed)           0.000    26.914    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_67_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.028 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.028    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_27_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.142 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_8/CO[3]
                         net (fo=15, routed)          1.026    28.168    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[15]
    SLICE_X38Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    28.763 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_78/CO[3]
                         net (fo=1, routed)           0.000    28.763    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_78_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.880 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.880    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_33_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_9/CO[3]
                         net (fo=15, routed)          1.018    30.015    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[14]
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124    30.139 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_121/O
                         net (fo=1, routed)           0.000    30.139    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_121_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.689 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_83/CO[3]
                         net (fo=1, routed)           0.001    30.690    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_83_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.804 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.804    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_38_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.918 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_10/CO[3]
                         net (fo=16, routed)          0.669    31.587    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[13]
    SLICE_X41Y51         LUT6 (Prop_lut6_I5_O)        0.124    31.711 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_122/O
                         net (fo=1, routed)           0.332    32.042    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_122_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    32.549 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_88/CO[3]
                         net (fo=1, routed)           0.000    32.549    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_88_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.663 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    32.663    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_43_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.777 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_11/CO[3]
                         net (fo=15, routed)          0.978    33.756    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[12]
    SLICE_X41Y53         LUT3 (Prop_lut3_I1_O)        0.124    33.880 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_96/O
                         net (fo=1, routed)           0.000    33.880    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_96_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.430 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.430    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_48_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.544 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_16/CO[3]
                         net (fo=16, routed)          0.668    35.212    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[11]
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    35.336 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_129/O
                         net (fo=1, routed)           0.632    35.968    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_129_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    36.475 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    36.475    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_98_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.589 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.589    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_53_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.703 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_17/CO[3]
                         net (fo=15, routed)          1.147    37.849    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[10]
    SLICE_X41Y58         LUT3 (Prop_lut3_I1_O)        0.124    37.973 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_62__0/O
                         net (fo=1, routed)           0.000    37.973    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_62__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.505 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_18/CO[3]
                         net (fo=15, routed)          1.016    39.521    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[9]
    SLICE_X40Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    40.101 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000    40.101    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_41_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.215 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.215    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_36_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.329 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_19/CO[3]
                         net (fo=15, routed)          0.957    41.287    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[8]
    SLICE_X39Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    41.867 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.867    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_28_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.981 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.981    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_23_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.095 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_22/CO[3]
                         net (fo=15, routed)          0.936    43.030    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[7]
    SLICE_X38Y56         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    43.625 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.625    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_14_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.742 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.742    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_9_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.859 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_8/CO[3]
                         net (fo=16, routed)          0.819    44.679    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[6]
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.124    44.803 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_15/O
                         net (fo=1, routed)           0.379    45.182    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_15_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.689 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.689    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_2_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.803 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.803    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_i_1_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.917 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_1/CO[3]
                         net (fo=16, routed)          0.664    46.581    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[5]
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    46.705 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_7/O
                         net (fo=1, routed)           0.612    47.316    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_i_7_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    47.972 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry/CO[3]
                         net (fo=1, routed)           0.000    47.972    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.086 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.086    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    48.314 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4__856_carry__1/CO[2]
                         net (fo=2, routed)           0.209    48.523    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next4[4]
    SLICE_X37Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    49.292 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.292    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_7_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.406 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.406    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_6_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.520 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    49.520    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry_i_5_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.634 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    49.634    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_7_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.856 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_6/O[0]
                         net (fo=1, routed)           0.718    50.574    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next2[16]
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.299    50.873 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    50.873    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_i_3_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.423 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    51.423    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    51.673 f  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__1/CO[2]
                         net (fo=33, routed)          0.616    52.289    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_next1_carry__1_n_1
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.313    52.602 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg[8]_i_1__3/O
                         net (fo=1, routed)           0.000    52.602    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg[8]_i_1__3_n_0
    SLICE_X38Y63         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        1.430    14.771    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/clk_IBUF_BUFG
    SLICE_X38Y63         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[8]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.035    14.915    
    SLICE_X38Y63         FDCE (Setup_fdce_C_D)        0.079    14.994    U_UART/U_UART1/U_UART_FIFO/U_uart/U_BAUDRATE_GEN/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -52.602    
  -------------------------------------------------------------------
                         slack                                -37.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 U_UART/U_UART1/U_UART_FIFO/U_uart/U_Receiver/rx_done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART1/U_UART_FIFO/U_rxfifo/U_fifo_control_unit/full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.544%)  route 0.251ns (57.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        0.562     1.445    U_UART/U_UART1/U_UART_FIFO/U_uart/U_Receiver/clk_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_Receiver/rx_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_Receiver/rx_done_reg_reg/Q
                         net (fo=8, routed)           0.251     1.837    U_UART/U_UART1/U_UART_FIFO/U_rxfifo/U_fifo_control_unit/w_rx_done
    SLICE_X32Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.882 r  U_UART/U_UART1/U_UART_FIFO/U_rxfifo/U_fifo_control_unit/full_reg_i_1/O
                         net (fo=1, routed)           0.000     1.882    U_UART/U_UART1/U_UART_FIFO/U_rxfifo/U_fifo_control_unit/full_reg_i_1_n_0
    SLICE_X32Y46         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_rxfifo/U_fifo_control_unit/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        0.832     1.959    U_UART/U_UART1/U_UART_FIFO/U_rxfifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X32Y46         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_rxfifo/U_fifo_control_unit/full_reg_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.092     1.807    U_UART/U_UART1/U_UART_FIFO/U_rxfifo/U_fifo_control_unit/full_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_UART/U_UART1/U_UART_FIFO/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.327%)  route 0.200ns (58.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        0.559     1.442    U_UART/U_UART1/U_UART_FIFO/U_txfifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X31Y35         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_UART/U_UART1/U_UART_FIFO/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[3]/Q
                         net (fo=20, routed)          0.200     1.783    U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/ADDRD3
    SLICE_X30Y34         RAMD64E                                      r  U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        0.826     1.953    U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/WCLK
    SLICE_X30Y34         RAMD64E                                      r  U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.497     1.456    
    SLICE_X30Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.696    U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_UART/U_UART1/U_UART_FIFO/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.327%)  route 0.200ns (58.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        0.559     1.442    U_UART/U_UART1/U_UART_FIFO/U_txfifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X31Y35         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_UART/U_UART1/U_UART_FIFO/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[3]/Q
                         net (fo=20, routed)          0.200     1.783    U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/ADDRD3
    SLICE_X30Y34         RAMD64E                                      r  U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        0.826     1.953    U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/WCLK
    SLICE_X30Y34         RAMD64E                                      r  U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.497     1.456    
    SLICE_X30Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.696    U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_UART/U_UART1/U_UART_FIFO/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.327%)  route 0.200ns (58.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        0.559     1.442    U_UART/U_UART1/U_UART_FIFO/U_txfifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X31Y35         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_UART/U_UART1/U_UART_FIFO/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[3]/Q
                         net (fo=20, routed)          0.200     1.783    U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/ADDRD3
    SLICE_X30Y34         RAMD64E                                      r  U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        0.826     1.953    U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/WCLK
    SLICE_X30Y34         RAMD64E                                      r  U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.497     1.456    
    SLICE_X30Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.696    U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_UART/U_UART1/U_UART_FIFO/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.327%)  route 0.200ns (58.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        0.559     1.442    U_UART/U_UART1/U_UART_FIFO/U_txfifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X31Y35         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_UART/U_UART1/U_UART_FIFO/U_txfifo/U_fifo_control_unit/wr_ptr_reg_reg[3]/Q
                         net (fo=20, routed)          0.200     1.783    U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/ADDRD3
    SLICE_X30Y34         RAMD64E                                      r  U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        0.826     1.953    U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/WCLK
    SLICE_X30Y34         RAMD64E                                      r  U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.497     1.456    
    SLICE_X30Y34         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.696    U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 U_UART/U_UART1/UART_TDR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.533%)  route 0.133ns (48.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        0.558     1.441    U_UART/U_UART1/clk_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  U_UART/U_UART1/UART_TDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  U_UART/U_UART1/UART_TDR_reg[1]/Q
                         net (fo=3, routed)           0.133     1.715    U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_0_2/DIB
    SLICE_X30Y35         RAMD64E                                      r  U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        0.827     1.954    U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_0_2/WCLK
    SLICE_X30Y35         RAMD64E                                      r  U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.478     1.476    
    SLICE_X30Y35         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.622    U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 U_UART/U_UART1/UART_TDR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.945%)  route 0.130ns (48.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        0.558     1.441    U_UART/U_UART1/clk_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  U_UART/U_UART1/UART_TDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  U_UART/U_UART1/UART_TDR_reg[5]/Q
                         net (fo=3, routed)           0.130     1.713    U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/DIC
    SLICE_X30Y34         RAMD64E                                      r  U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        0.826     1.953    U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/WCLK
    SLICE_X30Y34         RAMD64E                                      r  U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.478     1.475    
    SLICE_X30Y34         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.619    U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 U_UART/U_UART1/U_UART_FIFO/U_uart/U_Receiver/rx_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.191%)  route 0.134ns (48.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        0.563     1.446    U_UART/U_UART1/U_UART_FIFO/U_uart/U_Receiver/clk_IBUF_BUFG
    SLICE_X33Y45         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_Receiver/rx_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_Receiver/rx_data_reg_reg[3]/Q
                         net (fo=5, routed)           0.134     1.722    U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_3_5/DIA
    SLICE_X34Y45         RAMD64E                                      r  U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        0.831     1.958    U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_3_5/WCLK
    SLICE_X34Y45         RAMD64E                                      r  U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.478     1.480    
    SLICE_X34Y45         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.627    U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_UART/U_UART1/U_UART_FIFO/U_uart/U_Receiver/rx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.805%)  route 0.137ns (49.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        0.563     1.446    U_UART/U_UART1/U_UART_FIFO/U_uart/U_Receiver/clk_IBUF_BUFG
    SLICE_X29Y46         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_Receiver/rx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_UART/U_UART1/U_UART_FIFO/U_uart/U_Receiver/rx_data_reg_reg[0]/Q
                         net (fo=4, routed)           0.137     1.724    U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_0_2/DIA
    SLICE_X30Y47         RAMD64E                                      r  U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        0.833     1.960    U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_0_2/WCLK
    SLICE_X30Y47         RAMD64E                                      r  U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_0_2/RAMA/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X30Y47         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.629    U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 U_UART/U_UART1/U_UART_FIFO/U_rxfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.103%)  route 0.312ns (68.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        0.563     1.446    U_UART/U_UART1/U_UART_FIFO/U_rxfifo/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X28Y46         FDCE                                         r  U_UART/U_UART1/U_UART_FIFO/U_rxfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_UART/U_UART1/U_UART_FIFO/U_rxfifo/U_fifo_control_unit/wr_ptr_reg_reg[0]/Q
                         net (fo=75, routed)          0.312     1.899    U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_6_6/A0
    SLICE_X30Y45         RAMD64E                                      r  U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1500, routed)        0.832     1.959    U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_6_6/WCLK
    SLICE_X30Y45         RAMD64E                                      r  U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_6_6/DP/CLK
                         clock pessimism             -0.478     1.481    
    SLICE_X30Y45         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.791    U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X36Y47   U_GPIO/U_GPIOE/ODR_reg[30]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X33Y49   U_GPIO/U_GPIOE/ODR_reg[31]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y27   U_GPIO/U_GPIOE/ODR_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y27   U_GPIO/U_GPIOE/ODR_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X41Y26   U_GPIO/U_GPIOE/ODR_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y27   U_GPIO/U_GPIOE/ODR_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X32Y27   U_GPIO/U_GPIOE/ODR_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X44Y26   U_GPIO/U_GPIOE/ODR_reg[8]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X43Y28   U_GPIO/U_GPIOE/ODR_reg[9]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y45   U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y45   U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y45   U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y45   U_UART1/U_UART_FIFO/U_rxfifo/U_register_file/mem_reg_64_127_7_7/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y39   U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y39   U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y39   U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y39   U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y39   U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y39   U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y36   U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y36   U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y36   U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y36   U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y36   U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y36   U_CPU_Core/U_DataPath/U_RegisterFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y35   U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y35   U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y35   U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y35   U_UART1/U_UART_FIFO/U_txfifo/U_register_file/mem_reg_0_63_0_2/RAMD/CLK



