module counter_tb ();
reg clk;
reg reset;
reg up;
reg down;
reg enable;
reg initial_val;
wire count;
//instentiation

counter uut(
.clk(clk),
.reset(reset),
.up(up),
.down(down),
.enable(enable),
.initial_val(initial_val),
.count(count)
);

//clk generation and other initializations
initial begin 
clk=0;
enable=0;
up=0;
down=0;
count=0;
forever#5 clk=~clk;
end

initial begin
reset=1;
#10;
reset=0;
#10;
initial_val=60;
#10;
end
endmodule