// Seed: 1085809070
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = ~id_2 < 1'd0;
  module_2(
      id_3, id_2, id_2, id_2
  );
endmodule
module module_1;
  wire id_1;
  assign id_1 = 1;
  wire id_2;
  module_0(
      id_2, id_1, id_1
  );
  wire id_3;
  wire id_4 = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  supply0 id_5;
  wire id_6;
  assign id_5 = 1;
endmodule
