# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../vivado_final.srcs/sources_1/imports/riscv_core" --include "../../../../vivado_final.srcs/sources_1/imports/src" --include "../../../../../hardware/src" \
"../../../../vivado_final.srcs/sources_1/imports/riscv_core/ALU.v" \
"../../../../vivado_final.srcs/sim_1/imports/testbenches/ALU_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
