INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:29:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 2.594ns (33.805%)  route 5.079ns (66.195%))
  Logic Levels:           23  (CARRY4=11 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2011, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X37Y154        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y154        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=22, routed)          0.456     1.180    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X37Y155        LUT5 (Prop_lut5_I0_O)        0.043     1.223 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.223    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X37Y155        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.474 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.474    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X37Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.523 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.523    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X37Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.572 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.572    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X37Y158        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.717 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[3]
                         net (fo=4, routed)           0.329     2.045    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_4
    SLICE_X36Y157        LUT3 (Prop_lut3_I0_O)        0.128     2.173 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9/O
                         net (fo=33, routed)          0.676     2.849    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9_n_0
    SLICE_X22Y159        LUT6 (Prop_lut6_I5_O)        0.129     2.978 f  lsq1/handshake_lsq_lsq1_core/dataReg[27]_i_2/O
                         net (fo=2, routed)           0.490     3.468    lsq1/handshake_lsq_lsq1_core/dataReg[27]_i_2_n_0
    SLICE_X18Y160        LUT6 (Prop_lut6_I2_O)        0.043     3.511 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_18/O
                         net (fo=7, routed)           0.527     4.038    lsq1/handshake_lsq_lsq1_core/dataReg_reg[27]
    SLICE_X23Y161        LUT4 (Prop_lut4_I2_O)        0.052     4.090 f  lsq1/handshake_lsq_lsq1_core/level4_c1[1]_i_4/O
                         net (fo=12, routed)          0.240     4.330    lsq1/handshake_lsq_lsq1_core/level4_c1[1]_i_4_n_0
    SLICE_X23Y161        LUT6 (Prop_lut6_I0_O)        0.129     4.459 r  lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3/O
                         net (fo=33, routed)          0.391     4.850    lsq1/handshake_lsq_lsq1_core/level4_c1[15]_i_3_n_0
    SLICE_X23Y158        LUT3 (Prop_lut3_I1_O)        0.049     4.899 r  lsq1/handshake_lsq_lsq1_core/level4_c1[3]_i_3/O
                         net (fo=5, routed)           0.516     5.415    lsq1/handshake_lsq_lsq1_core/dataReg_reg[0]_0
    SLICE_X20Y157        LUT4 (Prop_lut4_I0_O)        0.129     5.544 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_8/O
                         net (fo=1, routed)           0.000     5.544    addf0/operator/S[0]
    SLICE_X20Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     5.782 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.782    addf0/operator/ltOp_carry_n_0
    SLICE_X20Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.832 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.832    addf0/operator/ltOp_carry__0_n_0
    SLICE_X20Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.882 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.882    addf0/operator/ltOp_carry__1_n_0
    SLICE_X20Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.932 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.932    addf0/operator/ltOp_carry__2_n_0
    SLICE_X20Y161        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     6.054 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=77, routed)          0.473     6.526    addf0/operator/CO[0]
    SLICE_X19Y160        LUT2 (Prop_lut2_I0_O)        0.135     6.661 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.661    addf0/operator/p_1_in[0]
    SLICE_X19Y160        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     6.888 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.888    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X19Y161        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.992 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.331     7.323    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X18Y161        LUT4 (Prop_lut4_I2_O)        0.120     7.443 r  addf0/operator/RightShifterComponent/ps_c1[3]_i_2/O
                         net (fo=5, routed)           0.188     7.631    addf0/operator/RightShifterComponent/ps_c1[3]_i_2_n_0
    SLICE_X16Y161        LUT5 (Prop_lut5_I0_O)        0.043     7.674 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.190     7.865    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[1]
    SLICE_X16Y159        LUT3 (Prop_lut3_I1_O)        0.043     7.908 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.274     8.181    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X17Y160        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=2011, unset)         0.483     9.183    addf0/operator/RightShifterComponent/clk
    SLICE_X17Y160        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X17Y160        FDRE (Setup_fdre_C_R)       -0.295     8.852    addf0/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  0.671    




