/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_25z;
  wire [16:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire [9:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  reg [11:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [19:0] celloutsig_1_0z;
  reg [9:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire [20:0] celloutsig_1_17z;
  wire [17:0] celloutsig_1_18z;
  reg [3:0] celloutsig_1_19z;
  reg [18:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_52z = !(celloutsig_0_4z ? celloutsig_0_6z : celloutsig_0_47z);
  assign celloutsig_1_9z = ~(celloutsig_1_7z | celloutsig_1_8z[4]);
  assign celloutsig_0_18z = ~(celloutsig_0_11z[3] | celloutsig_0_9z);
  assign celloutsig_0_27z = ~(celloutsig_0_12z | celloutsig_0_3z);
  assign celloutsig_0_28z = ~(celloutsig_0_25z[5] | celloutsig_0_3z);
  assign celloutsig_0_4z = celloutsig_0_3z ^ in_data[18];
  assign celloutsig_0_47z = celloutsig_0_45z[1] ^ celloutsig_0_35z[0];
  assign celloutsig_0_6z = celloutsig_0_3z ^ in_data[78];
  assign celloutsig_0_8z = in_data[88] ^ celloutsig_0_0z;
  assign celloutsig_0_14z = celloutsig_0_4z ^ celloutsig_0_6z;
  assign celloutsig_0_7z = ~(celloutsig_0_3z ^ celloutsig_0_1z);
  assign celloutsig_0_21z = ~(celloutsig_0_4z ^ celloutsig_0_0z);
  assign celloutsig_1_16z = celloutsig_1_14z[9:2] + { in_data[171:169], celloutsig_1_8z };
  assign celloutsig_0_15z = { celloutsig_0_10z[16:6], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z } + celloutsig_0_10z[16:1];
  assign celloutsig_1_15z = celloutsig_1_14z[4:2] / { 1'h1, celloutsig_1_11z[3:2] };
  assign celloutsig_1_18z = { celloutsig_1_14z[8:1], celloutsig_1_16z, celloutsig_1_9z, 1'h1 } / { 1'h1, celloutsig_1_17z[16:0] };
  assign celloutsig_0_9z = { in_data[81:74], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z } && { in_data[47:35], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_34z = celloutsig_0_0z & ~(celloutsig_0_13z);
  assign celloutsig_0_41z = celloutsig_0_10z[3] & ~(celloutsig_0_25z[5]);
  assign celloutsig_1_3z = in_data[153] & ~(celloutsig_1_2z[3]);
  assign celloutsig_1_5z = celloutsig_1_4z & ~(in_data[162]);
  assign celloutsig_1_6z = celloutsig_1_4z & ~(celloutsig_1_2z[2]);
  assign celloutsig_1_7z = celloutsig_1_0z[15] & ~(celloutsig_1_0z[13]);
  assign celloutsig_0_1z = in_data[34] & ~(in_data[20]);
  assign celloutsig_0_13z = celloutsig_0_3z & ~(celloutsig_0_6z);
  assign celloutsig_0_16z = celloutsig_0_10z[10] & ~(celloutsig_0_14z);
  assign celloutsig_0_20z = celloutsig_0_8z & ~(celloutsig_0_17z);
  assign celloutsig_0_2z = celloutsig_0_0z & ~(celloutsig_0_0z);
  assign celloutsig_1_0z = in_data[167:148] % { 1'h1, in_data[178:160] };
  assign celloutsig_1_2z = celloutsig_1_0z[15:8] % { 1'h1, celloutsig_1_0z[13:7] };
  assign celloutsig_1_17z = { celloutsig_1_10z[3:0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_15z } % { 1'h1, celloutsig_1_10z[3:0], celloutsig_1_10z, 1'h1, celloutsig_1_8z };
  assign celloutsig_0_25z = { celloutsig_0_10z[10:4], celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_18z } % { 1'h1, celloutsig_0_15z[8:1], celloutsig_0_13z };
  assign celloutsig_0_35z = celloutsig_0_15z[14:5] * celloutsig_0_26z[9:0];
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z } * { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_26z = { celloutsig_0_10z[15:1], celloutsig_0_8z, celloutsig_0_17z } * { in_data[55:44], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_51z = celloutsig_0_23z ? { celloutsig_0_30z[0], celloutsig_0_41z, celloutsig_0_29z } : { celloutsig_0_45z[2:1], celloutsig_0_14z };
  assign celloutsig_1_11z = celloutsig_1_2z[1] ? celloutsig_1_10z[9:3] : { celloutsig_1_2z[5:2], 1'h0, celloutsig_1_2z[0], celloutsig_1_9z };
  assign celloutsig_1_14z = celloutsig_1_3z ? { celloutsig_1_2z[4], celloutsig_1_6z, 2'h3, celloutsig_1_11z } : celloutsig_1_0z[10:0];
  assign celloutsig_0_11z = celloutsig_0_0z ? in_data[86:79] : { celloutsig_0_10z[15:10], celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_30z = celloutsig_0_18z ? { celloutsig_0_10z[11:0], 1'h1 } : { celloutsig_0_15z[7], celloutsig_0_25z, celloutsig_0_28z, celloutsig_0_3z };
  assign celloutsig_0_0z = ~^ in_data[34:9];
  assign celloutsig_0_5z = ~^ { in_data[6:4], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_11z[3:2], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_17z = ~^ celloutsig_0_10z[9:5];
  assign celloutsig_0_23z = ~^ { celloutsig_0_15z[12:0], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_16z };
  assign celloutsig_0_19z = ^ { celloutsig_0_10z[15:5], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_29z = ^ { in_data[49:46], celloutsig_0_18z, 1'h1, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_27z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_45z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_45z = { celloutsig_0_8z, celloutsig_0_34z, celloutsig_0_25z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_1z = 19'h00000;
    else if (clkin_data[32]) celloutsig_1_1z = in_data[184:166];
  always_latch
    if (clkin_data[64]) celloutsig_1_8z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_8z = { celloutsig_1_1z[9:7], celloutsig_1_4z, celloutsig_1_4z };
  always_latch
    if (clkin_data[96]) celloutsig_1_10z = 10'h000;
    else if (clkin_data[32]) celloutsig_1_10z = { celloutsig_1_8z[2], celloutsig_1_5z, celloutsig_1_2z };
  always_latch
    if (clkin_data[64]) celloutsig_1_19z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_19z = celloutsig_1_10z[3:0];
  assign celloutsig_1_4z = ~((celloutsig_1_0z[0] & celloutsig_1_1z[7]) | (celloutsig_1_3z & celloutsig_1_2z[2]));
  assign celloutsig_0_22z = ~((celloutsig_0_13z & celloutsig_0_4z) | (celloutsig_0_20z & celloutsig_0_18z));
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_0z) | (celloutsig_0_1z & celloutsig_0_1z));
  assign { out_data[145:128], out_data[99:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
