Code:

• Design Module

module gate(c,a,b);
input a,b;
output c;
nor z(c,a,b);
endmodule


• TestBench

module test;
reg a,b;
wire c;
gate x(c,a,b);
initial
begin
a=1'b0; b=1'b0;
#20
a=1'b0; b=1'b1;
#20
a=1'b1; b=1'b0;
#20
a=1'b1; b=1'b1;
#20
$finish;
end
endmodule
