import React, { useState, useEffect } from "react";
import Header from "../../common/Header";
import Footer from "../../common/Footer";
import { Link } from 'react-router-dom';

const Architecture = () => {
  const questionsData = [
    {
        "id": 1,
        "question": "What does the term 'CPU' stand for?",
        "options": ["Central Processing Unit", "Central Processor Unit", "Central Program Unit", "Computer Processing Unit"],
        "correctAnswer": "Central Processing Unit"
    },
    {
        "id": 2,
        "question": "What is the primary function of the ALU in the CPU?",
        "options": ["Perform arithmetic and logical operations", "Manage input and output operations", "Control data flow", "Store data"],
        "correctAnswer": "Perform arithmetic and logical operations"
    },
    {
        "id": 3,
        "question": "What is the purpose of the control unit (CU) in a CPU?",
        "options": ["Execute arithmetic operations", "Control the timing and sequencing of operations", "Store instructions", "Provide power to the CPU"],
        "correctAnswer": "Control the timing and sequencing of operations"
    },
    {
        "id": 4,
        "question": "What is a register in the context of computer architecture?",
        "options": ["A storage location for programs", "A temporary storage area within the CPU for data and instructions", "A memory device for data backup", "A control mechanism for managing power"],
        "correctAnswer": "A temporary storage area within the CPU for data and instructions"
    },
    {
        "id": 5,
        "question": "Which type of memory is used by the CPU for fast access to frequently used instructions?",
        "options": ["Cache memory", "Main memory", "Hard disk", "Optical disk"],
        "correctAnswer": "Cache memory"
    },
    {
        "id": 6,
        "question": "What does the term 'clock cycle' refer to in computer architecture?",
        "options": ["The time taken for one complete operation in the CPU", "The frequency of electrical pulses generated by the clock", "The time taken for the CPU to perform an arithmetic operation", "The time taken to transfer data between memory and the CPU"],
        "correctAnswer": "The frequency of electrical pulses generated by the clock"
    },
    {
        "id": 7,
        "question": "Which type of bus connects the CPU to memory?",
        "options": ["Data bus", "Control bus", "Address bus", "Power bus"],
        "correctAnswer": "Address bus"
    },
    {
        "id": 8,
        "question": "Which component is responsible for fetching instructions from memory?",
        "options": ["ALU", "Control Unit", "Memory Unit", "Cache memory"],
        "correctAnswer": "Control Unit"
    },
    {
        "id": 9,
        "question": "What is the primary role of the cache memory in a computer?",
        "options": ["To store data for the operating system", "To store frequently accessed data for faster access", "To backup data in case of power failure", "To store user files"],
        "correctAnswer": "To store frequently accessed data for faster access"
    },
    {
        "id": 10,
        "question": "What is pipelining in the context of CPU architecture?",
        "options": ["Executing multiple instructions at the same time", "Executing instructions sequentially", "Breaking down an instruction into smaller stages", "Storing multiple instructions in memory"],
        "correctAnswer": "Breaking down an instruction into smaller stages"
    },
    {
        "id": 11,
        "question": "What does the term ‘RISC’ stand for in computer architecture?",
        "options": ["Reduced Instruction Set Computer", "Rapid Instruction Set Computer", "Random Instruction Set Computer", "Revised Instruction Set Computer"],
        "correctAnswer": "Reduced Instruction Set Computer"
    },
    {
        "id": 12,
        "question": "Which of the following is a key feature of a RISC processor?",
        "options": ["Large number of instructions", "Few addressing modes", "Complex instructions", "Multiple clock cycles per instruction"],
        "correctAnswer": "Few addressing modes"
    },
    {
        "id": 13,
        "question": "What does ‘CISC’ stand for in computer architecture?",
        "options": ["Complex Instruction Set Computer", "Central Instruction Set Computer", "Common Instruction Set Computer", "Computational Instruction Set Computer"],
        "correctAnswer": "Complex Instruction Set Computer"
    },
    {
        "id": 14,
        "question": "Which type of CPU architecture uses complex instructions with multiple addressing modes?",
        "options": ["RISC", "CISC", "MIPS", "ARM"],
        "correctAnswer": "CISC"
    },
    {
        "id": 15,
        "question": "What is the purpose of the control bus in computer architecture?",
        "options": ["To transfer data between the CPU and memory", "To transfer addresses between the CPU and memory", "To send control signals that manage the operation of the CPU", "To power the CPU"],
        "correctAnswer": "To send control signals that manage the operation of the CPU"
    },
    {
        "id": 16,
        "question": "What is the purpose of the data bus in computer architecture?",
        "options": ["To transfer control signals", "To transfer data between the CPU and memory", "To store data", "To manage the clock cycles"],
        "correctAnswer": "To transfer data between the CPU and memory"
    },
    {
        "id": 17,
        "question": "Which memory hierarchy level is the fastest?",
        "options": ["Registers", "Cache", "Main Memory", "Disk"],
        "correctAnswer": "Registers"
    },
    {
        "id": 18,
        "question": "What is the function of the Arithmetic Logic Unit (ALU)?",
        "options": ["Perform arithmetic and logical operations", "Store data", "Control data flow", "Manage the system's clock"],
        "correctAnswer": "Perform arithmetic and logical operations"
    },
    {
        "id": 19,
        "question": "What is the role of the system bus in a computer system?",
        "options": ["To connect input devices to the CPU", "To transfer data and control signals between components of the computer", "To manage memory usage", "To monitor the performance of the CPU"],
        "correctAnswer": "To transfer data and control signals between components of the computer"
    },
    {
        "id": 20,
        "question": "Which of the following is a characteristic of Harvard architecture?",
        "options": ["Single memory for both data and instructions", "Separate memory for instructions and data", "Simplified processing", "Faster execution than RISC architecture"],
        "correctAnswer": "Separate memory for instructions and data"
    },
    {
        "id": 21,
        "question": "What is the function of the Instruction Register (IR)?",
        "options": ["To store data temporarily", "To store the current instruction being executed", "To control memory access", "To manage the clock cycles"],
        "correctAnswer": "To store the current instruction being executed"
    },
    {
        "id": 22,
        "question": "What is the purpose of a bus in a computer system?",
        "options": ["To store data", "To connect different parts of the computer and allow them to communicate", "To manage power supply", "To store instructions"],
        "correctAnswer": "To connect different parts of the computer and allow them to communicate"
    },
    {
        "id": 23,
        "question": "Which of the following is the primary difference between RISC and CISC architectures?",
        "options": ["RISC uses fewer instructions, while CISC uses more complex instructions", "RISC is slower than CISC", "CISC processors have simpler instructions", "RISC uses more power than CISC"],
        "correctAnswer": "RISC uses fewer instructions, while CISC uses more complex instructions"
    },
    {
        "id": 24,
        "question": "Which of the following is a feature of the MIPS architecture?",
        "options": ["It is a CISC architecture", "It uses a load-store architecture", "It is a multi-core processor", "It uses variable instruction lengths"],
        "correctAnswer": "It uses a load-store architecture"
    },
    {
        "id": 25,
        "question": "In a von Neumann architecture, which of the following components stores instructions?",
        "options": ["Main memory", "Control Unit", "ALU", "Registers"],
        "correctAnswer": "Main memory"
    },
    {
        "id": 26,
        "question": "What does pipelining allow a CPU to do?",
        "options": ["Execute instructions one at a time", "Execute multiple instructions simultaneously", "Improve the performance of cache memory", "Improve the instruction fetch rate"],
        "correctAnswer": "Execute multiple instructions simultaneously"
    },
    {
        "id": 27,
        "question": "Which of the following is NOT a type of CPU cache?",
        "options": ["L1 cache", "L2 cache", "L3 cache", "RAM cache"],
        "correctAnswer": "RAM cache"
    },
    {
        "id": 28,
        "question": "What does the term ‘bus width’ refer to?",
        "options": ["The number of bytes transferred at a time", "The size of the processor's ALU", "The amount of cache memory available", "The clock speed of the CPU"],
        "correctAnswer": "The number of bytes transferred at a time"
    },
    {
        "id": 29,
        "question": "Which of the following is a feature of a pipeline hazard?",
        "options": ["It causes the CPU to stall", "It improves the performance of the processor", "It reduces the amount of data fetched", "It improves the cache hit rate"],
        "correctAnswer": "It causes the CPU to stall"
    },
    {
        "id": 30,
        "question": "What does ‘superscalar’ architecture allow a CPU to do?",
        "options": ["Execute one instruction at a time", "Execute multiple instructions per clock cycle", "Use a single instruction set", "Handle only integer operations"],
        "correctAnswer": "Execute multiple instructions per clock cycle"
    },
    {
            "id": 31,
            "question": "What does the term ‘multi-core’ processor refer to?",
            "options": ["A processor with multiple independent processing units", "A processor that uses multiple instructions per cycle", "A processor designed for parallel execution", "A processor that supports multi-tasking only"],
            "correctAnswer": "A processor with multiple independent processing units"
        },
        {
            "id": 32,
            "question": "Which of the following is a type of memory that is used to store BIOS settings?",
            "options": ["ROM", "RAM", "Flash memory", "Cache memory"],
            "correctAnswer": "ROM"
        },
        {
            "id": 33,
            "question": "Which memory is known for its volatility?",
            "options": ["RAM", "ROM", "Cache memory", "Hard disk"],
            "correctAnswer": "RAM"
        },
        {
            "id": 34,
            "question": "What is the primary function of the system clock in a computer?",
            "options": ["To control the timing of operations", "To manage the CPU’s power consumption", "To store system data", "To transfer data between the CPU and memory"],
            "correctAnswer": "To control the timing of operations"
        },
        {
            "id": 35,
            "question": "Which of the following components controls the operation of the CPU?",
            "options": ["Control Unit", "ALU", "Registers", "Cache"],
            "correctAnswer": "Control Unit"
        },
        {
            "id": 36,
            "question": "What is the function of the data bus in a computer system?",
            "options": ["To carry control signals", "To carry data between the processor and memory", "To store instructions", "To regulate the clock speed"],
            "correctAnswer": "To carry data between the processor and memory"
        },
        {
            "id": 37,
            "question": "Which of the following is the slowest form of memory?",
            "options": ["Cache memory", "RAM", "Hard disk", "Registers"],
            "correctAnswer": "Hard disk"
        },
        {
            "id": 38,
            "question": "Which of the following is NOT a characteristic of Harvard architecture?",
            "options": ["Separate memory for data and instructions", "Instructions and data share the same memory", "Faster data retrieval", "Parallel processing of data and instructions"],
            "correctAnswer": "Instructions and data share the same memory"
        },
        {
            "id": 39,
            "question": "In computer architecture, what does 'I/O' stand for?",
            "options": ["Input/Output", "Internal/Output", "Input/Operations", "Interfacing/Output"],
            "correctAnswer": "Input/Output"
        },
        {
            "id": 40,
            "question": "What does ‘virtual memory’ in a computer system allow the CPU to do?",
            "options": ["Access more memory than physically available", "Store data permanently", "Access faster storage", "Cache frequently used data"],
            "correctAnswer": "Access more memory than physically available"
        },
        {
            "id": 41,
            "question": "What does the term ‘clock speed’ refer to?",
            "options": ["The frequency at which the CPU fetches instructions", "The speed of data transfer between CPU and RAM", "The speed at which the system performs input/output operations", "The time taken for a clock cycle in the CPU"],
            "correctAnswer": "The time taken for a clock cycle in the CPU"
        },
        {
            "id": 42,
            "question": "Which of the following is a common example of a register in a CPU?",
            "options": ["Program Counter", "Control Unit", "ALU", "Cache memory"],
            "correctAnswer": "Program Counter"
        },
        {
            "id": 43,
            "question": "Which of the following is NOT an example of a CPU architecture?",
            "options": ["ARM", "x86", "MIPS", "USB"],
            "correctAnswer": "USB"
        },
        {
            "id": 44,
            "question": "Which of the following is an example of a non-volatile memory?",
            "options": ["RAM", "ROM", "Cache memory", "Register"],
            "correctAnswer": "ROM"
        },
        {
            "id": 45,
            "question": "In a CPU, the ALU is primarily responsible for performing which type of operations?",
            "options": ["Arithmetic and logical operations", "Input/Output operations", "Memory access operations", "Control operations"],
            "correctAnswer": "Arithmetic and logical operations"
        },
        {
            "id": 46,
            "question": "What is the purpose of a ‘bus width’ in computer architecture?",
            "options": ["It determines the size of the memory", "It defines the data transfer rate", "It specifies the amount of power consumed by the CPU", "It controls the CPU’s processing speed"],
            "correctAnswer": "It defines the data transfer rate"
        },
        {
            "id": 47,
            "question": "What is the main difference between RISC and CISC processors?",
            "options": ["RISC has fewer instructions, while CISC has more complex instructions", "RISC processors are slower", "CISC processors have more registers", "RISC processors use larger cache memory"],
            "correctAnswer": "RISC has fewer instructions, while CISC has more complex instructions"
        },
        {
            "id": 48,
            "question": "Which of the following is a key characteristic of ‘superscalar’ processors?",
            "options": ["They can execute multiple instructions per clock cycle", "They execute only one instruction at a time", "They use a single pipeline for execution", "They require a single core to function"],
            "correctAnswer": "They can execute multiple instructions per clock cycle"
        },
        {
            "id": 49,
            "question": "What is the purpose of ‘out-of-order execution’ in modern CPUs?",
            "options": ["To improve the performance by executing instructions in the optimal order", "To execute instructions sequentially", "To store instructions temporarily", "To manage memory more efficiently"],
            "correctAnswer": "To improve the performance by executing instructions in the optimal order"
        },
        {
            "id": 50,
            "question": "What is a ‘data hazard’ in computer architecture?",
            "options": ["An issue when data is overwritten before it’s used", "An issue with incorrect data being loaded into memory", "An issue where instructions in a pipeline conflict with each other", "An issue with power supply to the CPU"],
            "correctAnswer": "An issue where instructions in a pipeline conflict with each other"
        },
        {
            "id": 51,
            "question": "Which of the following terms refers to a process of storing frequently used data in high-speed memory?",
            "options": ["Pipelining", "Caching", "Virtualization", "Out-of-order execution"],
            "correctAnswer": "Caching"
        },
        {
            "id": 52,
            "question": "Which type of memory is used in modern CPUs to reduce access time for frequently used instructions?",
            "options": ["Cache memory", "RAM", "ROM", "Hard disk"],
            "correctAnswer": "Cache memory"
        },
        {
            "id": 53,
            "question": "What is the function of the ‘address bus’ in a computer system?",
            "options": ["It transmits data between memory and the CPU", "It carries control signals", "It carries memory addresses to access data", "It powers the system"],
            "correctAnswer": "It carries memory addresses to access data"
        },
        {
            "id": 54,
            "question": "Which of the following is a characteristic of a 64-bit processor?",
            "options": ["It can handle more data at once", "It can process only integer instructions", "It is slower than a 32-bit processor", "It supports a maximum of 4 GB of RAM"],
            "correctAnswer": "It can handle more data at once"
        },
        {
            "id": 55,
            "question": "Which of the following is NOT a stage in the instruction cycle of a CPU?",
            "options": ["Fetch", "Decode", "Execute", "Store"],
            "correctAnswer": "Store"
        },
        {
            "id": 56,
            "question": "What is the role of ‘bus arbitration’ in computer systems?",
            "options": ["To control memory access between multiple devices", "To control CPU clock speed", "To store instructions", "To manage power consumption"],
            "correctAnswer": "To control memory access between multiple devices"
        },
        {
            "id": 57,
            "question": "What is the ‘pipeline’ in a CPU?",
            "options": ["A mechanism for executing multiple instructions in parallel", "A memory storage area", "A data bus for transferring information", "A series of processing stages through which instructions pass"],
            "correctAnswer": "A series of processing stages through which instructions pass"
        },
        {
            "id": 58,
            "question": "What is a ‘branch predictor’ used for in modern CPUs?",
            "options": ["To predict the next instruction to be executed", "To execute instructions faster", "To manage memory access", "To reduce power consumption"],
            "correctAnswer": "To predict the next instruction to be executed"
        },  
        {
                "id": 59,
                "question": "What is the main purpose of using a ‘translator’ in a CPU?",
                "options": ["To convert high-level instructions into machine code", "To decode instructions", "To execute instructions", "To optimize memory usage"],
                "correctAnswer": "To convert high-level instructions into machine code"
            },
            {
                "id": 60,
                "question": "What is the purpose of the 'Instruction Register' (IR) in a CPU?",
                "options": ["To store the current instruction being executed", "To store the next instruction to be fetched", "To store data for arithmetic operations", "To control the clock speed of the CPU"],
                "correctAnswer": "To store the current instruction being executed"
            },
            {
                "id": 61,
                "question": "Which of the following describes the purpose of ‘pipelining’ in a CPU?",
                "options": ["To execute multiple instructions in parallel", "To reduce the number of instructions executed", "To increase the CPU’s instruction fetch rate", "To speed up the execution of instructions by breaking them into stages"],
                "correctAnswer": "To speed up the execution of instructions by breaking them into stages"
            },
            {
                "id": 62,
                "question": "What does the term ‘RISC’ stand for in computer architecture?",
                "options": ["Reduced Instruction Set Computer", "Random Instruction Set Computer", "Routed Instruction Set Computer", "Run Instruction Set Computer"],
                "correctAnswer": "Reduced Instruction Set Computer"
            },
            {
                "id": 63,
                "question": "What does the term ‘CISC’ stand for?",
                "options": ["Complex Instruction Set Computer", "Central Instruction Set Computer", "Circuit Instruction Set Computer", "Compact Instruction Set Computer"],
                "correctAnswer": "Complex Instruction Set Computer"
            },
            {
                "id": 64,
                "question": "Which of the following is a key advantage of ‘RISC’ architecture over ‘CISC’?",
                "options": ["Fewer cycles per instruction", "Higher power consumption", "Complex instruction sets", "Greater memory requirement"],
                "correctAnswer": "Fewer cycles per instruction"
            },
            {
                "id": 65,
                "question": "What does ‘virtualization’ in computer architecture refer to?",
                "options": ["Creating a virtual version of a computer system", "Optimizing memory usage", "Improving processing speed", "Using multiple cores to run processes concurrently"],
                "correctAnswer": "Creating a virtual version of a computer system"
            },
            {
                "id": 66,
                "question": "What is the purpose of the ‘control unit’ in a CPU?",
                "options": ["To direct the operation of the processor", "To perform arithmetic operations", "To store instructions", "To transfer data between the CPU and memory"],
                "correctAnswer": "To direct the operation of the processor"
            },
            {
                "id": 67,
                "question": "What does ‘hyper-threading’ in modern processors allow?",
                "options": ["Running multiple threads in parallel on each core", "Increasing CPU clock speed", "Reducing power consumption", "Increasing memory access speed"],
                "correctAnswer": "Running multiple threads in parallel on each core"
            },
            {
                "id": 68,
                "question": "Which component is responsible for executing arithmetic and logical operations in a CPU?",
                "options": ["ALU (Arithmetic Logic Unit)", "Control Unit", "Cache memory", "Registers"],
                "correctAnswer": "ALU (Arithmetic Logic Unit)"
            },
            {
                "id": 69,
                "question": "Which type of memory is typically the fastest in a computer system?",
                "options": ["Cache memory", "RAM", "ROM", "Hard disk"],
                "correctAnswer": "Cache memory"
            },
            {
                "id": 70,
                "question": "Which of the following is NOT a characteristic of a multi-core processor?",
                "options": ["Increased parallelism", "Ability to handle multiple tasks simultaneously", "Lower performance than a single-core processor", "Improved energy efficiency"],
                "correctAnswer": "Lower performance than a single-core processor"
            },
            {
                "id": 71,
                "question": "Which of the following is a type of storage that does not require power to maintain stored data?",
                "options": ["Non-volatile memory", "Volatile memory", "RAM", "Cache memory"],
                "correctAnswer": "Non-volatile memory"
            },
            {
                "id": 72,
                "question": "Which of the following is used to hold frequently used data for quick access in a computer system?",
                "options": ["Cache memory", "RAM", "Hard disk", "Registers"],
                "correctAnswer": "Cache memory"
            },
            {
                "id": 73,
                "question": "What is the purpose of an instruction cache in a processor?",
                "options": ["To store frequently used instructions", "To increase CPU clock speed", "To store data temporarily", "To manage data transmission between CPU and memory"],
                "correctAnswer": "To store frequently used instructions"
            },
            {
                "id": 74,
                "question": "Which of the following is a feature of 'out-of-order execution' in CPUs?",
                "options": ["It allows instructions to be executed in any order", "It increases the complexity of instruction decoding", "It reduces the CPU clock speed", "It requires a single-threaded execution model"],
                "correctAnswer": "It allows instructions to be executed in any order"
            },
            {
                "id": 75,
                "question": "Which of the following is the smallest unit of data that can be processed in a CPU?",
                "options": ["Bit", "Byte", "Kilobyte", "Word"],
                "correctAnswer": "Bit"
            },
            {
                "id": 76,
                "question": "Which of the following is a key benefit of using ‘multi-threading’ in modern processors?",
                "options": ["It allows the processor to handle multiple tasks at the same time", "It increases the clock speed of the CPU", "It reduces the memory usage", "It reduces the number of cores required"],
                "correctAnswer": "It allows the processor to handle multiple tasks at the same time"
            },
            {
                "id": 77,
                "question": "What does a ‘bus’ in a computer system refer to?",
                "options": ["A set of wires that carries data and control signals", "A storage device for instructions", "A part of the CPU that controls memory", "A type of memory used to store data temporarily"],
                "correctAnswer": "A set of wires that carries data and control signals"
            },
            {
                "id": 78,
                "question": "Which of the following is a feature of ‘SIMD’ (Single Instruction, Multiple Data) processing?",
                "options": ["A single instruction is executed on multiple data items simultaneously", "Multiple instructions are executed on a single data item", "Each instruction processes a single data item", "Instructions are executed in parallel across multiple cores"],
                "correctAnswer": "A single instruction is executed on multiple data items simultaneously"
            },
            {
                "id": 79,
                "question": "Which component is responsible for translating high-level programming language code into machine code?",
                "options": ["Compiler", "Assembler", "Control Unit", "Interpreter"],
                "correctAnswer": "Compiler"
            },
            {
                "id": 80,
                "question": "Which type of memory is used in the 'cache' of modern processors?",
                "options": ["Static RAM (SRAM)", "Dynamic RAM (DRAM)", "Flash memory", "Optical storage"],
                "correctAnswer": "Static RAM (SRAM)"
            },
            {
                "id": 81,
                "question": "Which architecture uses separate memory for instructions and data?",
                "options": ["Harvard architecture", "Von Neumann architecture", "RISC architecture", "CISC architecture"],
                "correctAnswer": "Harvard architecture"
            },
            {
                "id": 82,
                "question": "In a pipeline, what is the term for the process of resolving conflicts between instructions?",
                "options": ["Hazard", "Cache miss", "Branch prediction", "Threading"],
                "correctAnswer": "Hazard"
            },
            {
                "id": 83,
                "question": "What is the main difference between SRAM and DRAM?",
                "options": ["SRAM is faster and more expensive than DRAM", "DRAM stores data as electrical charges, while SRAM uses flip-flops", "SRAM requires constant refreshing, whereas DRAM does not", "SRAM is used for secondary storage"],
                "correctAnswer": "SRAM is faster and more expensive than DRAM"
            },
            {
                "id": 84,
                "question": "Which of the following defines the term ‘throughput’ in CPU performance?",
                "options": ["The number of instructions completed per unit of time", "The number of threads executed by the processor", "The amount of memory used by the CPU", "The CPU clock speed"],
                "correctAnswer": "The number of instructions completed per unit of time"
            },
            {
                "id": 85,
                "question": "Which part of the CPU is responsible for coordinating and controlling the operations of the entire computer system?",
                "options": ["Control Unit", "ALU", "Memory", "Registers"],
                "correctAnswer": "Control Unit"
            },
            {
                "id": 86,
                "question": "Which of the following is the primary purpose of cache memory in a computer?",
                "options": ["To store frequently accessed data and instructions", "To store the operating system", "To store data temporarily before being written to disk", "To increase the CPU clock speed"],
                "correctAnswer": "To store frequently accessed data and instructions"
            },
            {
                "id": 87,
                "question": "What is a ‘data bus’ in a computer system?",
                "options": ["A pathway for transferring data between components", "A control unit for managing CPU operations", "A memory management unit", "A processor register for storing instructions"],
                "correctAnswer": "A pathway for transferring data between components"
            },
            {
                "id": 88,
                "question": "What does the ‘fetch-decode-execute’ cycle refer to?",
                "options": ["The process by which the CPU processes an instruction", "The order in which the processor interacts with memory", "The mechanism for handling interrupts", "The steps in accessing data from storage"],
                "correctAnswer": "The process by which the CPU processes an instruction"
            },
            {
                "id": 89,
                "question": "Which of the following processors uses the ‘VLIW’ (Very Long Instruction Word) architecture?",
                "options": ["Itanium processors", "Intel x86 processors", "ARM processors", "PowerPC processors"],
                "correctAnswer": "Itanium processors"
            },
            {
                "id": 90,
                "question": "What is the purpose of a ‘register’ in a CPU?",
                "options": ["To store data temporarily during computation", "To store the entire instruction set", "To manage communication between memory and CPU", "To execute arithmetic operations"],
                "correctAnswer": "To store data temporarily during computation"
            },
            {
                "id": 91,
                "question": "Which of the following is true about ‘dynamic branching’?",
                "options": ["It involves the CPU deciding the next instruction based on runtime conditions", "It allows for fixed instruction execution", "It requires sequential execution of instructions", "It increases the number of pipeline stages"],
                "correctAnswer": "It involves the CPU deciding the next instruction based on runtime conditions"
            },
            {
                "id": 92,
                "question": "Which of the following is a major limitation of ‘out-of-order execution’?",
                "options": ["Increased complexity in instruction scheduling", "Slower clock speeds", "Higher power consumption", "Decreased memory bandwidth"],
                "correctAnswer": "Increased complexity in instruction scheduling"
            },
            {
                "id": 93,
                "question": "What does the ‘Memory Management Unit’ (MMU) do in a CPU?",
                "options": ["It translates logical addresses to physical addresses", "It controls the flow of data between memory and CPU", "It stores the operating system", "It executes memory access instructions"],
                "correctAnswer": "It translates logical addresses to physical addresses"
            },
            {
                "id": 94,
                "question": "What is the purpose of the ‘branch predictor’ in modern processors?",
                "options": ["To predict the direction of branch instructions", "To execute instructions faster", "To increase memory speed", "To reduce the number of threads in execution"],
                "correctAnswer": "To predict the direction of branch instructions"
            },
            {
                "id": 95,
                "question": "What does the term ‘multiprocessing’ refer to?",
                "options": ["Using multiple processors to perform tasks simultaneously", "Using a single core to handle multiple processes", "Using multi-threading for tasks", "Executing instructions in parallel within one CPU core"],
                "correctAnswer": "Using multiple processors to perform tasks simultaneously"
            },
            {
                "id": 96,
                "question": "Which of the following is an example of ‘primary memory’?",
                "options": ["RAM", "Hard Disk", "CD-ROM", "Cloud Storage"],
                "correctAnswer": "RAM"
            },
            {
                "id": 97,
                "question": "What is the main function of the ‘ALU’ (Arithmetic Logic Unit)?",
                "options": ["To perform arithmetic and logical operations", "To control the execution of instructions", "To store temporary data", "To manage memory access"],
                "correctAnswer": "To perform arithmetic and logical operations"
            },
            {
                "id": 98,
                "question": "Which of the following best describes ‘cache coherence’?",
                "options": ["Ensuring that data in multiple caches is consistent", "Optimizing CPU clock speed", "Increasing memory size", "Using multiple cores in the processor"],
                "correctAnswer": "Ensuring that data in multiple caches is consistent"
            },
            {
                "id": 99,
                "question": "What is the purpose of the ‘clock cycle’ in CPU performance?",
                "options": ["It sets the rate at which instructions are fetched and executed", "It increases the instruction fetch speed", "It synchronizes all hardware components", "It speeds up data transfer between CPU and memory"],
                "correctAnswer": "It sets the rate at which instructions are fetched and executed"
            },
            {
                "id": 100,
                "question": "Which of the following is a key advantage of ‘multi-core processors’?",
                "options": ["Improved multitasking performance", "Reduced memory bandwidth", "Increased CPU clock speed", "Lower power consumption"],
                "correctAnswer": "Improved multitasking performance"
            }          
];

  const getRandomQuestions = (data) => {
    const shuffled = [...data].sort(() => Math.random() - 0.5);
    return shuffled.slice(0, 20);
  };

  const [questions, setQuestions] = useState(getRandomQuestions(questionsData));
  const [answers, setAnswers] = useState({});
  const [submitted, setSubmitted] = useState(false);
  const [timeLeft, setTimeLeft] = useState(30 * 60); // 30 minutes in seconds

  useEffect(() => {
    if (timeLeft > 0 && !submitted) {
      const timer = setInterval(() => {
        setTimeLeft((prevTime) => prevTime - 1);
      }, 1000);
      return () => clearInterval(timer);
    } else if (timeLeft === 0 && !submitted) {
      handleSubmit();
    }
  }, [timeLeft, submitted]);

  // Handle answer selection
  const handleAnswerChange = (questionId, answer) => {
    setAnswers({ ...answers, [questionId]: answer });
  };

  // Handle quiz submission
  const handleSubmit = () => {
    setSubmitted(true);
  };

  // Format time for display
  const formatTime = (seconds) => {
    const minutes = Math.floor(seconds / 60);
    const remainingSeconds = seconds % 60;
    return `${minutes}:${remainingSeconds < 10 ? "0" : ""}${remainingSeconds}`;
  };

    // Calculate score
    const calculateScore = () => {
      return questions.reduce((score, question) => {
        return score + (answers[question.id] === question.correctAnswer ? 1 : 0);
      }, 0);
    };

  return (
    <div className="bg-gray-800 text-white transition duration-500">
      <Header />
      <div className="flex mt-8">
        <Link to='/aptitude' className="mr-2 font-bold text-sm">Aptitude Dashboard</Link><p className="mr-2 font-bold text-sm">&gt;</p><Link to='/aptitude/computer-architecture' className="font-bold text-sm">Computer Architecture</Link>
      </div>
      <div className="custom-container mx-auto py-6 px-4">
        <div className="flex justify-between items-center mb-6">
          <h1 className="text-3xl font-bold text-green-500">Computer Architecture</h1>
          <div className="text-lg text-red-500 font-semibold">
            Time Left: {formatTime(timeLeft)}
          </div>
        </div>
        <form>
          {questions.map((question, index) => (
            <div
              key={question.id}
              className={`mb-6 p-4 border bg-gray-700 ${
                submitted &&
                (answers[question.id] === question.correctAnswer
                  ? "border-green-500"
                  : "border-red-500")
              } rounded-lg`}
            >
              <h2 className="font-semibold text-white mb-2">
                {index + 1}. {question.question}
              </h2>
              <div className="space-y-2">
                {question.options.map((option, idx) => (
                  <label
                    key={idx}
                    className="flex items-center space-x-3"
                  >
                    <input
                      type="radio"
                      name={`question-${question.id}`}
                      value={option}
                      disabled={submitted}
                      onChange={() =>
                        handleAnswerChange(question.id, option)
                      }
                      className="h-4 w-4 text-green-500 cursor-pointer"
                    />
                    <span
                      className={`${
                        submitted &&
                        option === question.correctAnswer &&
                        "text-green-600 font-bold"
                      } ${
                        submitted &&
                        answers[question.id] === option &&
                        answers[question.id] !== question.correctAnswer &&
                        "text-red-500"
                      }`}
                    >
                      {option}
                    </span>
                  </label>
                ))}
              </div>
              {submitted && (
                <div className="mt-2 text-sm text-gray-500">
                  Correct Answer:{" "}
                  <span className="text-green-600 font-medium">
                    {question.correctAnswer}
                  </span>
                </div>
              )}
            </div>
          ))}
        </form>
        {!submitted && (
          <button
            type="button"
            onClick={handleSubmit}
            className="w-full bg-blue-500 hover:bg-blue-600 text-white font-semibold py-2 px-4 rounded-lg mt-4"
          >
            Submit Quiz
          </button>
        )}
        {submitted && (
          <div className="mt-6 text-center">
            <h2 className="text-2xl font-bold text-green-600">Quiz Submitted!</h2>
            <p className="text-gray-400">
              You scored{" "}
              <span className="text-yellow-400 text-xl font-semibold">
                {calculateScore()}
              </span>{" "}
              out of 20.
            </p>
          </div>
        )}
      </div>
      <Footer />
    </div>
  );
};

export default Architecture;
