#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Feb 20 20:29:50 2021
# Process ID: 21200
# Current directory: C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6116 C:\Users\nehmy\OneDrive\Desktop\415 Hws and Projects\hw2part2\hw2part2.xpr
# Log file: C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/vivado.log
# Journal file: C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/nehmy/OneDrive/Desktop/415 -notrace
couldn't read file "C:/Users/nehmy/OneDrive/Desktop/415": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 20 20:30:10 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 841.020 ; gain = 25.930
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:41]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:41]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 856.703 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:41]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:41]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:41]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
ERROR: [VRFC 10-4982] syntax error near '\' [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v:26]
ERROR: [VRFC 10-2865] module 'part2' ignored due to previous errors [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:41]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:41]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-986] literal value truncated to fit in 4 bits [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:41]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
ERROR: [VRFC 10-107] timeunit literal not a power of 10 [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v:1]
INFO: [VRFC 10-311] analyzing module part2
ERROR: [VRFC 10-2865] module 'part2' ignored due to previous errors [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'CarryOut' on this module [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'CarryOut' on this module [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:31]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:36]
ERROR: [VRFC 10-2865] module 'tb_part2' ignored due to previous errors [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:31]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:36]
ERROR: [VRFC 10-2865] module 'tb_part2' ignored due to previous errors [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:31]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:36]
ERROR: [VRFC 10-2865] module 'tb_part2' ignored due to previous errors [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:38]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'CarryOut' on this module [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:36]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 9 into 'B' is out of bounds [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:36]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 9 into 'B' is out of bounds [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:36]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 9 into 'B' is out of bounds [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:36]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 9 into 'B' is out of bounds [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:36]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 9 into 'B' is out of bounds [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1534.566 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:36]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 9 into 'B' is out of bounds [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:36]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 9 into 'B' is out of bounds [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_part2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_part2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_part2
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sim_1/new/tb_part2.v:36]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
"xelab -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 28580c1388054134b253599acf9fdb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_part2_behav xil_defaultlib.tb_part2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3283] element index 9 into 'B' is out of bounds [C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.srcs/sources_1/new/part2.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.part2
Compiling module xil_defaultlib.tb_part2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_part2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/nehmy/OneDrive/Desktop/415 Hws and Projects/hw2part2/hw2part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_part2_behav -key {Behavioral:sim_1:Functional:tb_part2} -tclbatch {tb_part2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_part2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_part2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 21 00:24:14 2021...
