#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Dec 14 11:52:27 2025
# Process ID: 13620
# Current directory: C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.runs/synth_1
# Command line: vivado.exe -log space_invaders.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source space_invaders.tcl
# Log file: C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.runs/synth_1/space_invaders.vds
# Journal file: C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source space_invaders.tcl -notrace
Command: synth_design -top space_invaders -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32840 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 845.863 ; gain = 233.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'space_invaders' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/space_invader.vhd:20]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.runs/synth_1/.Xil/Vivado-13620-pc-Warre/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_wiz_inst' of component 'clk_wiz_0' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/space_invader.vhd:156]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.runs/synth_1/.Xil/Vivado-13620-pc-Warre/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'vga_sync' declared at 'C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/vga_sync.vhd:34' bound to instance 'vga_sync_inst' of component 'vga_sync' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/space_invader.vhd:159]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/vga_sync.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (1#1) [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/vga_sync.vhd:46]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/debouncer.vhd:34' bound to instance 'deb_l' of component 'debouncer' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/space_invader.vhd:162]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/debouncer.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (2#1) [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/debouncer.vhd:43]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/debouncer.vhd:34' bound to instance 'deb_r' of component 'debouncer' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/space_invader.vhd:163]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/debouncer.vhd:34' bound to instance 'deb_s' of component 'debouncer' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/space_invader.vhd:164]
INFO: [Synth 8-3491] module 'player_controller' declared at 'C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/player_controller.vhd:5' bound to instance 'player_inst' of component 'player_controller' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/space_invader.vhd:166]
INFO: [Synth 8-638] synthesizing module 'player_controller' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/player_controller.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'player_controller' (3#1) [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/player_controller.vhd:15]
INFO: [Synth 8-3491] module 'enemy_controller' declared at 'C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/enemy_controller.vhd:5' bound to instance 'enemy_inst' of component 'enemy_controller' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/space_invader.vhd:169]
INFO: [Synth 8-638] synthesizing module 'enemy_controller' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/enemy_controller.vhd:16]
WARNING: [Synth 8-6014] Unused sequential element temp_ex_reg[0] was removed.  [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/enemy_controller.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element temp_ex_reg[1] was removed.  [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/enemy_controller.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element temp_ex_reg[2] was removed.  [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/enemy_controller.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element temp_ex_reg[3] was removed.  [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/enemy_controller.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element temp_ex_reg[4] was removed.  [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/enemy_controller.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element need_change_reg was removed.  [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/enemy_controller.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'enemy_controller' (4#1) [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/enemy_controller.vhd:16]
INFO: [Synth 8-3491] module 'bullet_controller' declared at 'C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/bullet_controller.vhd:5' bound to instance 'bullet_inst' of component 'bullet_controller' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/space_invader.vhd:173]
INFO: [Synth 8-638] synthesizing module 'bullet_controller' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/bullet_controller.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'bullet_controller' (5#1) [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/bullet_controller.vhd:21]
WARNING: [Synth 8-7043] port width mismatch for port 'bullet_y': port width = 9, actual width = 10 (integer) [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/space_invader.vhd:177]
INFO: [Synth 8-3491] module 'game_logic_controller' declared at 'C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/game_logic_controller.vhd:5' bound to instance 'game_logic_inst' of component 'game_logic_controller' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/space_invader.vhd:180]
INFO: [Synth 8-638] synthesizing module 'game_logic_controller' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/game_logic_controller.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'game_logic_controller' (6#1) [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/game_logic_controller.vhd:26]
INFO: [Synth 8-3491] module 'enemy_bullet_controller' declared at 'C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/enemy_bullet_controller.vhd:5' bound to instance 'enemy_bullet_inst' of component 'enemy_bullet_controller' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/space_invader.vhd:196]
INFO: [Synth 8-638] synthesizing module 'enemy_bullet_controller' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/enemy_bullet_controller.vhd:20]
WARNING: [Synth 8-6014] Unused sequential element found_reg was removed.  [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/enemy_bullet_controller.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'enemy_bullet_controller' (7#1) [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/enemy_bullet_controller.vhd:20]
WARNING: [Synth 8-7043] port width mismatch for port 'eb_y': port width = 9, actual width = 10 (integer) [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/space_invader.vhd:206]
INFO: [Synth 8-3491] module 'pixel_generator' declared at 'C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/pixel_generator.vhd:5' bound to instance 'pixel_inst' of component 'pixel_generator' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/space_invader.vhd:210]
INFO: [Synth 8-638] synthesizing module 'pixel_generator' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/pixel_generator.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element h_reg was removed.  [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/pixel_generator.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element v_reg was removed.  [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/pixel_generator.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element r_reg was removed.  [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/pixel_generator.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element g_reg was removed.  [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/pixel_generator.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element b_reg was removed.  [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/pixel_generator.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element sx_reg was removed.  [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/pixel_generator.vhd:93]
WARNING: [Synth 8-6014] Unused sequential element sy_reg was removed.  [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/pixel_generator.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'pixel_generator' (8#1) [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/pixel_generator.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'space_invaders' (9#1) [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/space_invader.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 920.125 ; gain = 307.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 920.125 ; gain = 307.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 920.125 ; gain = 307.766
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 920.125 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_inst'
Finished Parsing XDC File [c:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_inst'
Parsing XDC File [C:/Users/warre/Desktop/school/dsd/Basys3.xdc]
Finished Parsing XDC File [C:/Users/warre/Desktop/school/dsd/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/warre/Desktop/school/dsd/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/space_invaders_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/space_invaders_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1032.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1032.535 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1032.535 ; gain = 420.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1032.535 ; gain = 420.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_wiz_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1032.535 ; gain = 420.176
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'btn_reg_reg' into 'btn_out_reg' [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/debouncer.vhd:53]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/enemy_controller.vhd:70]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/enemy_controller.vhd:70]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/enemy_controller.vhd:70]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/enemy_controller.vhd:70]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.srcs/sources_1/new/enemy_controller.vhd:70]
INFO: [Synth 8-5544] ROM "ship_sprite[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alien_sprite[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ship_sprite[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ship_sprite[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1032.535 ; gain = 420.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 7     
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 5     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 15    
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 16    
	   2 Input      9 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 21    
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 58    
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 97    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module player_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module enemy_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 14    
Module bullet_controller 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 7     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 18    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 57    
Module game_logic_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module enemy_bullet_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module pixel_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 5     
	   2 Input     31 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 58    
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\enemy_inst/ey0_inferred /\enemy_inst/ey_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\enemy_inst/ey0_inferred /\enemy_inst/ey_reg[1] )
INFO: [Synth 8-3886] merging instance 'pixel_inst/vga_b_reg[0]' (FDS) to 'pixel_inst/vga_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'pixel_inst/vga_b_reg[1]' (FDS) to 'pixel_inst/vga_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'pixel_inst/vga_b_reg[2]' (FDS) to 'pixel_inst/vga_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'pixel_inst/vga_g_reg[0]' (FDR) to 'pixel_inst/vga_g_reg[1]'
INFO: [Synth 8-3886] merging instance 'pixel_inst/vga_g_reg[1]' (FDR) to 'pixel_inst/vga_g_reg[2]'
INFO: [Synth 8-3886] merging instance 'pixel_inst/vga_g_reg[2]' (FDR) to 'pixel_inst/vga_g_reg[3]'
INFO: [Synth 8-3886] merging instance 'pixel_inst/vga_r_reg[0]' (FDR) to 'pixel_inst/vga_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'pixel_inst/vga_r_reg[1]' (FDR) to 'pixel_inst/vga_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'pixel_inst/vga_r_reg[2]' (FDR) to 'pixel_inst/vga_r_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1032.535 ; gain = 420.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1032.535 ; gain = 420.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1100.969 ; gain = 488.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1103.215 ; gain = 490.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1109.055 ; gain = 496.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1109.055 ; gain = 496.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1109.055 ; gain = 496.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1109.055 ; gain = 496.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1109.055 ; gain = 496.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1109.055 ; gain = 496.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |CARRY4           |   223|
|3     |LUT1             |    70|
|4     |LUT2             |   421|
|5     |LUT3             |   170|
|6     |LUT4             |   267|
|7     |LUT5             |   150|
|8     |LUT6             |   295|
|9     |MUXF7            |     8|
|10    |MUXF8            |     1|
|11    |FDCE             |   304|
|12    |FDPE             |    32|
|13    |FDRE             |     5|
|14    |FDSE             |     1|
|15    |IBUF             |     4|
|16    |OBUF             |    14|
+------+-----------------+------+

Report Instance Areas: 
+------+--------------------+------------------------+------+
|      |Instance            |Module                  |Cells |
+------+--------------------+------------------------+------+
|1     |top                 |                        |  1967|
|2     |  bullet_inst       |bullet_controller       |   232|
|3     |  deb_l             |debouncer               |    49|
|4     |  deb_r             |debouncer_0             |    49|
|5     |  deb_s             |debouncer_1             |    49|
|6     |  enemy_bullet_inst |enemy_bullet_controller |   163|
|7     |  enemy_inst        |enemy_controller        |   554|
|8     |  game_logic_inst   |game_logic_controller   |    91|
|9     |  pixel_inst        |pixel_generator         |   275|
|10    |  player_inst       |player_controller       |   121|
|11    |  vga_sync_inst     |vga_sync                |   349|
+------+--------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1109.055 ; gain = 496.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1109.055 ; gain = 384.285
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1109.055 ; gain = 496.695
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1109.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1109.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1109.055 ; gain = 769.199
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1109.055 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/warre/Documents/space_invaders_stukken/space_invaders_stukken.runs/synth_1/space_invaders.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file space_invaders_utilization_synth.rpt -pb space_invaders_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 14 11:53:03 2025...
