<def f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='74' ll='224'/>
<ovr f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='62' c='llvm::TargetSubtargetInfo'/>
<size>208</size>
<doc f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='70'>//===----------------------------------------------------------------------===//
///
/// Generic base class for all target subtargets.
///</doc>
<mbr r='llvm::MCSubtargetInfo::TargetTriple' o='64' t='llvm::Triple'/>
<mbr r='llvm::MCSubtargetInfo::CPU' o='512' t='std::string'/>
<mbr r='llvm::MCSubtargetInfo::ProcFeatures' o='768' t='ArrayRef&lt;llvm::SubtargetFeatureKV&gt;'/>
<mbr r='llvm::MCSubtargetInfo::ProcDesc' o='896' t='ArrayRef&lt;llvm::SubtargetSubTypeKV&gt;'/>
<mbr r='llvm::MCSubtargetInfo::WriteProcResTable' o='1024' t='const llvm::MCWriteProcResEntry *'/>
<mbr r='llvm::MCSubtargetInfo::WriteLatencyTable' o='1088' t='const llvm::MCWriteLatencyEntry *'/>
<mbr r='llvm::MCSubtargetInfo::ReadAdvanceTable' o='1152' t='const llvm::MCReadAdvanceEntry *'/>
<mbr r='llvm::MCSubtargetInfo::CPUSchedModel' o='1216' t='const llvm::MCSchedModel *'/>
<mbr r='llvm::MCSubtargetInfo::Stages' o='1280' t='const llvm::InstrStage *'/>
<mbr r='llvm::MCSubtargetInfo::OperandCycles' o='1344' t='const unsigned int *'/>
<mbr r='llvm::MCSubtargetInfo::ForwardingPaths' o='1408' t='const unsigned int *'/>
<mbr r='llvm::MCSubtargetInfo::FeatureBits' o='1472' t='llvm::FeatureBitset'/>
<fun r='_ZN4llvm15MCSubtargetInfoC1ERKS0_'/>
<fun r='_ZN4llvm15MCSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_NS_8ArrayRefINS_18SubtargetFeatureKVEEENS5_INS_18SubtargetSubTypeKVEEEPKNS_19MCWriteProcResE2942641'/>
<fun r='_ZN4llvm15MCSubtargetInfoC1Ev'/>
<fun r='_ZN4llvm15MCSubtargetInfoaSERKS0_'/>
<fun r='_ZN4llvm15MCSubtargetInfoaSEOS0_'/>
<fun r='_ZN4llvm15MCSubtargetInfoD1Ev'/>
<fun r='_ZNK4llvm15MCSubtargetInfo15getTargetTripleEv'/>
<fun r='_ZNK4llvm15MCSubtargetInfo6getCPUEv'/>
<fun r='_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv'/>
<fun r='_ZN4llvm15MCSubtargetInfo14setFeatureBitsERKNS_13FeatureBitsetE'/>
<fun r='_ZNK4llvm15MCSubtargetInfo10hasFeatureEj'/>
<fun r='_ZN4llvm15MCSubtargetInfo19InitMCProcessorInfoENS_9StringRefES1_'/>
<fun r='_ZN4llvm15MCSubtargetInfo18setDefaultFeaturesENS_9StringRefES1_'/>
<fun r='_ZN4llvm15MCSubtargetInfo13ToggleFeatureEm'/>
<fun r='_ZN4llvm15MCSubtargetInfo13ToggleFeatureERKNS_13FeatureBitsetE'/>
<fun r='_ZN4llvm15MCSubtargetInfo13ToggleFeatureENS_9StringRefE'/>
<fun r='_ZN4llvm15MCSubtargetInfo16ApplyFeatureFlagENS_9StringRefE'/>
<fun r='_ZN4llvm15MCSubtargetInfo26SetFeatureBitsTransitivelyERKNS_13FeatureBitsetE'/>
<fun r='_ZN4llvm15MCSubtargetInfo28ClearFeatureBitsTransitivelyERKNS_13FeatureBitsetE'/>
<fun r='_ZNK4llvm15MCSubtargetInfo13checkFeaturesENS_9StringRefE'/>
<fun r='_ZNK4llvm15MCSubtargetInfo19getSchedModelForCPUENS_9StringRefE'/>
<fun r='_ZNK4llvm15MCSubtargetInfo13getSchedModelEv'/>
<fun r='_ZNK4llvm15MCSubtargetInfo20getWriteProcResBeginEPKNS_16MCSchedClassDescE'/>
<fun r='_ZNK4llvm15MCSubtargetInfo18getWriteProcResEndEPKNS_16MCSchedClassDescE'/>
<fun r='_ZNK4llvm15MCSubtargetInfo20getWriteLatencyEntryEPKNS_16MCSchedClassDescEj'/>
<fun r='_ZNK4llvm15MCSubtargetInfo20getReadAdvanceCyclesEPKNS_16MCSchedClassDescEjj'/>
<fun r='_ZNK4llvm15MCSubtargetInfo21getReadAdvanceEntriesERKNS_16MCSchedClassDescE'/>
<fun r='_ZNK4llvm15MCSubtargetInfo23getInstrItineraryForCPUENS_9StringRefE'/>
<fun r='_ZNK4llvm15MCSubtargetInfo14initInstrItinsERNS_18InstrItineraryDataE'/>
<fun r='_ZNK4llvm15MCSubtargetInfo24resolveVariantSchedClassEjPKNS_6MCInstEj'/>
<fun r='_ZNK4llvm15MCSubtargetInfo16isCPUStringValidENS_9StringRefE'/>
