<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>receiver</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.216</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>631</Best-caseLatency>
            <Average-caseLatency>690</Average-caseLatency>
            <Worst-caseLatency>748</Worst-caseLatency>
            <Best-caseRealTimeLatency>6.310 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>6.900 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>7.480 us</Worst-caseRealTimeLatency>
            <Interval-min>632</Interval-min>
            <Interval-max>749</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>260</BRAM_18K>
            <DSP>214</DSP>
            <FF>27749</FF>
            <LUT>42346</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>receiver</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_0_address0</name>
            <Object>result_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_0_ce0</name>
            <Object>result_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_0_we0</name>
            <Object>result_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_0_d0</name>
            <Object>result_I_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_1_address0</name>
            <Object>result_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_1_ce0</name>
            <Object>result_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_1_we0</name>
            <Object>result_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_1_d0</name>
            <Object>result_I_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_2_address0</name>
            <Object>result_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_2_ce0</name>
            <Object>result_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_2_we0</name>
            <Object>result_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_2_d0</name>
            <Object>result_I_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_3_address0</name>
            <Object>result_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_3_ce0</name>
            <Object>result_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_3_we0</name>
            <Object>result_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_3_d0</name>
            <Object>result_I_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_4_address0</name>
            <Object>result_I_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_4_ce0</name>
            <Object>result_I_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_4_we0</name>
            <Object>result_I_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_4_d0</name>
            <Object>result_I_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_5_address0</name>
            <Object>result_I_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_5_ce0</name>
            <Object>result_I_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_5_we0</name>
            <Object>result_I_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_5_d0</name>
            <Object>result_I_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_6_address0</name>
            <Object>result_I_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_6_ce0</name>
            <Object>result_I_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_6_we0</name>
            <Object>result_I_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_6_d0</name>
            <Object>result_I_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_7_address0</name>
            <Object>result_I_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_7_ce0</name>
            <Object>result_I_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_7_we0</name>
            <Object>result_I_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_7_d0</name>
            <Object>result_I_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_8_address0</name>
            <Object>result_I_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_8_ce0</name>
            <Object>result_I_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_8_we0</name>
            <Object>result_I_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_8_d0</name>
            <Object>result_I_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_9_address0</name>
            <Object>result_I_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_9_ce0</name>
            <Object>result_I_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_9_we0</name>
            <Object>result_I_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_9_d0</name>
            <Object>result_I_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_10_address0</name>
            <Object>result_I_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_10_ce0</name>
            <Object>result_I_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_10_we0</name>
            <Object>result_I_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_10_d0</name>
            <Object>result_I_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_11_address0</name>
            <Object>result_I_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_11_ce0</name>
            <Object>result_I_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_11_we0</name>
            <Object>result_I_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_11_d0</name>
            <Object>result_I_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_12_address0</name>
            <Object>result_I_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_12_ce0</name>
            <Object>result_I_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_12_we0</name>
            <Object>result_I_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_12_d0</name>
            <Object>result_I_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_13_address0</name>
            <Object>result_I_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_13_ce0</name>
            <Object>result_I_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_13_we0</name>
            <Object>result_I_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_13_d0</name>
            <Object>result_I_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_14_address0</name>
            <Object>result_I_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_14_ce0</name>
            <Object>result_I_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_14_we0</name>
            <Object>result_I_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_14_d0</name>
            <Object>result_I_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_15_address0</name>
            <Object>result_I_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_15_ce0</name>
            <Object>result_I_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_15_we0</name>
            <Object>result_I_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_I_15_d0</name>
            <Object>result_I_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_0_address0</name>
            <Object>result_Q_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_0_ce0</name>
            <Object>result_Q_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_0_we0</name>
            <Object>result_Q_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_0_d0</name>
            <Object>result_Q_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_1_address0</name>
            <Object>result_Q_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_1_ce0</name>
            <Object>result_Q_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_1_we0</name>
            <Object>result_Q_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_1_d0</name>
            <Object>result_Q_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_2_address0</name>
            <Object>result_Q_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_2_ce0</name>
            <Object>result_Q_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_2_we0</name>
            <Object>result_Q_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_2_d0</name>
            <Object>result_Q_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_3_address0</name>
            <Object>result_Q_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_3_ce0</name>
            <Object>result_Q_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_3_we0</name>
            <Object>result_Q_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_3_d0</name>
            <Object>result_Q_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_4_address0</name>
            <Object>result_Q_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_4_ce0</name>
            <Object>result_Q_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_4_we0</name>
            <Object>result_Q_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_4_d0</name>
            <Object>result_Q_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_5_address0</name>
            <Object>result_Q_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_5_ce0</name>
            <Object>result_Q_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_5_we0</name>
            <Object>result_Q_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_5_d0</name>
            <Object>result_Q_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_6_address0</name>
            <Object>result_Q_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_6_ce0</name>
            <Object>result_Q_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_6_we0</name>
            <Object>result_Q_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_6_d0</name>
            <Object>result_Q_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_7_address0</name>
            <Object>result_Q_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_7_ce0</name>
            <Object>result_Q_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_7_we0</name>
            <Object>result_Q_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_7_d0</name>
            <Object>result_Q_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_8_address0</name>
            <Object>result_Q_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_8_ce0</name>
            <Object>result_Q_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_8_we0</name>
            <Object>result_Q_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_8_d0</name>
            <Object>result_Q_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_9_address0</name>
            <Object>result_Q_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_9_ce0</name>
            <Object>result_Q_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_9_we0</name>
            <Object>result_Q_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_9_d0</name>
            <Object>result_Q_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_10_address0</name>
            <Object>result_Q_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_10_ce0</name>
            <Object>result_Q_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_10_we0</name>
            <Object>result_Q_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_10_d0</name>
            <Object>result_Q_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_11_address0</name>
            <Object>result_Q_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_11_ce0</name>
            <Object>result_Q_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_11_we0</name>
            <Object>result_Q_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_11_d0</name>
            <Object>result_Q_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_12_address0</name>
            <Object>result_Q_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_12_ce0</name>
            <Object>result_Q_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_12_we0</name>
            <Object>result_Q_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_12_d0</name>
            <Object>result_Q_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_13_address0</name>
            <Object>result_Q_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_13_ce0</name>
            <Object>result_Q_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_13_we0</name>
            <Object>result_Q_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_13_d0</name>
            <Object>result_Q_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_14_address0</name>
            <Object>result_Q_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_14_ce0</name>
            <Object>result_Q_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_14_we0</name>
            <Object>result_Q_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_14_d0</name>
            <Object>result_Q_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_15_address0</name>
            <Object>result_Q_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_15_ce0</name>
            <Object>result_Q_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_15_we0</name>
            <Object>result_Q_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>result_Q_15_d0</name>
            <Object>result_Q_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>new_sample</name>
            <Object>new_sample</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>18</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>receiver</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_52_1_fu_2678</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_52_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2678</ID>
                    <BindInstances>add_ln54_fu_1432_p2 add_ln54_1_fu_1438_p2 samples_I_1_U samples_I_2_U samples_I_3_U samples_I_4_U samples_I_5_U samples_I_6_U samples_I_7_U samples_I_8_U samples_I_9_U samples_I_10_U samples_I_0_U samples_Q_1_U samples_Q_0_U samples_Q_2_U samples_Q_3_U samples_Q_4_U samples_Q_5_U samples_Q_6_U samples_Q_7_U samples_Q_8_U samples_Q_9_U samples_Q_10_U samples_I_12_U samples_I_13_U samples_I_14_U samples_I_15_U samples_I_16_U samples_I_17_U samples_I_18_U samples_I_19_U samples_I_20_U samples_I_21_U samples_I_22_U samples_I_23_U samples_I_24_U samples_I_25_U samples_I_26_U samples_I_27_U samples_I_28_U samples_I_29_U samples_I_30_U samples_I_31_U samples_Q_12_U samples_Q_13_U samples_Q_14_U samples_Q_15_U samples_Q_16_U samples_Q_17_U samples_Q_18_U samples_Q_19_U samples_Q_20_U samples_Q_21_U samples_Q_22_U samples_Q_23_U samples_Q_24_U samples_Q_25_U samples_Q_26_U samples_Q_27_U samples_Q_28_U samples_Q_29_U samples_Q_30_U samples_Q_31_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_63_2_fu_2810</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_63_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2810</ID>
                    <BindInstances>add_ln65_fu_652_p2 add_ln65_1_fu_683_p2 add_ln65_2_fu_705_p2 add_ln65_3_fu_727_p2 add_ln65_4_fu_749_p2 add_ln65_5_fu_771_p2 add_ln65_6_fu_793_p2 add_ln65_7_fu_815_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_132_10_fu_2846</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_132_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2846</ID>
                    <BindInstances>add_ln134_fu_1432_p2 add_ln134_1_fu_1438_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_75_3_fu_2978</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_75_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2978</ID>
                    <BindInstances>mul_15s_18s_33_1_1_U20 mul_18s_15s_33_1_1_U21 mul_15s_18s_33_1_1_U22 mul_18s_15s_33_1_1_U23 mul_18s_15s_33_1_1_U24 mul_18s_15s_33_1_1_U25 mul_18s_15s_33_1_1_U26 mul_18s_15s_33_1_1_U27 mul_15s_18s_33_1_1_U28 mul_18s_15s_33_1_1_U29 mul_18s_15s_33_1_1_U30 mul_18s_15s_33_1_1_U31 mul_18s_15s_33_1_1_U32 mul_18s_15s_33_1_1_U33 mul_18s_15s_33_1_1_U34 mul_18s_15s_33_1_1_U35 add_ln75_fu_761_p2 h_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_84_4_fu_3032</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_84_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3032</ID>
                    <BindInstances>filt_1_I_d0 filt_1_I_1_d0 filt_1_I_2_d0 filt_1_I_3_d0 filt_1_I_4_d0 filt_1_I_5_d0 filt_1_I_6_d0 filt_1_I_7_d0 filt_1_Q_d0 filt_1_Q_4_d0 filt_1_Q_1_d0 filt_1_Q_5_d0 filt_1_Q_2_d0 filt_1_Q_6_d0 filt_1_Q_3_d0 filt_1_Q_7_d0 add_ln84_fu_794_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_95_5_fu_3068</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_95_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3068</ID>
                    <BindInstances>filt_2_I_d0 filt_2_I_1_d0 filt_2_I_2_d0 filt_2_I_3_d0 filt_2_I_4_d0 filt_2_I_5_d0 filt_2_I_6_d0 filt_2_I_7_d0 filt_2_Q_d0 filt_2_Q_4_d0 filt_2_Q_1_d0 filt_2_Q_5_d0 filt_2_Q_2_d0 filt_2_Q_6_d0 filt_2_Q_3_d0 filt_2_Q_7_d0 add_ln95_fu_794_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_102_6_fu_3104</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_102_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3104</ID>
                    <BindInstances>add_ln103_fu_410_p2 add_ln104_fu_465_p2 add_ln102_fu_356_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_108_7_fu_3126</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_108_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3126</ID>
                    <BindInstances>filt_4_I_d0 filt_4_Q_d0 add_ln108_fu_162_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_114_8_fu_3134</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_114_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3134</ID>
                    <BindInstances>filt_5_I_d0 filt_5_Q_d0 add_ln114_fu_162_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_120_9_fu_3142</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_120_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3142</ID>
                    <BindInstances>filt_6_I_1_4_fu_239_p2 filt_6_Q_1_4_fu_260_p2 add_ln120_fu_228_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_149_11_fu_3154</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_149_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3154</ID>
                    <BindInstances>add_ln151_fu_4749_p2 mul_16s_18s_34_1_1_U238 mul_18s_16s_34_1_1_U239 add_ln151_1_fu_4770_p2 mul_16s_18s_34_1_1_U240 mul_18s_16s_34_1_1_U241 add_ln151_2_fu_4791_p2 mul_16s_18s_34_1_1_U242 mul_18s_16s_34_1_1_U243 add_ln151_3_fu_4812_p2 mul_16s_18s_34_1_1_U244 mul_18s_16s_34_1_1_U245 add_ln151_4_fu_4833_p2 mul_16s_18s_34_1_1_U246 mul_18s_16s_34_1_1_U247 add_ln151_5_fu_4854_p2 mul_16s_18s_34_1_1_U248 mul_18s_16s_34_1_1_U249 add_ln151_6_fu_4875_p2 mul_16s_18s_34_1_1_U250 mul_18s_16s_34_1_1_U251 add_ln151_7_fu_4896_p2 mul_16s_18s_34_1_1_U252 mul_18s_16s_34_1_1_U253 add_ln151_8_fu_4917_p2 mul_16s_18s_34_1_1_U254 mul_18s_16s_34_1_1_U255 add_ln151_9_fu_4938_p2 mul_16s_18s_34_1_1_U256 mul_18s_16s_34_1_1_U257 add_ln151_10_fu_4959_p2 mul_16s_18s_34_1_1_U258 mul_18s_16s_34_1_1_U259 add_ln151_11_fu_4980_p2 mul_16s_18s_34_1_1_U260 mul_18s_16s_34_1_1_U261 add_ln151_12_fu_5001_p2 mul_16s_18s_34_1_1_U262 mul_18s_16s_34_1_1_U263 add_ln151_13_fu_5022_p2 mul_16s_18s_34_1_1_U264 mul_18s_16s_34_1_1_U265 add_ln151_14_fu_5043_p2 mul_16s_18s_34_1_1_U266 mul_18s_16s_34_1_1_U267 add_ln151_15_fu_5064_p2 mul_16s_18s_34_1_1_U268 mul_18s_16s_34_1_1_U269 add_ln151_16_fu_5085_p2 mul_16s_18s_34_1_1_U270 mul_18s_16s_34_1_1_U271 add_ln151_17_fu_5106_p2 mul_16s_18s_34_1_1_U272 mul_18s_16s_34_1_1_U273 add_ln151_18_fu_5127_p2 mul_16s_18s_34_1_1_U274 mul_18s_16s_34_1_1_U275 add_ln151_19_fu_5148_p2 mul_16s_18s_34_1_1_U276 mul_18s_16s_34_1_1_U277 add_ln149_fu_5169_p2 add_ln151_20_fu_5191_p2 mul_16s_18s_34_1_1_U278 mul_18s_16s_34_1_1_U279 add_ln149_1_fu_5212_p2 add_ln151_21_fu_5234_p2 mul_16s_18s_34_1_1_U280 mul_18s_16s_34_1_1_U281 add_ln149_2_fu_5255_p2 add_ln151_22_fu_5277_p2 mul_16s_18s_34_1_1_U282 mul_18s_16s_34_1_1_U283 add_ln149_3_fu_5298_p2 add_ln151_23_fu_5320_p2 mul_16s_18s_34_1_1_U284 mul_18s_16s_34_1_1_U285 add_ln149_4_fu_5341_p2 add_ln151_24_fu_5363_p2 mul_16s_18s_34_1_1_U286 mul_18s_16s_34_1_1_U287 add_ln149_5_fu_5384_p2 add_ln151_25_fu_5406_p2 mul_16s_18s_34_1_1_U288 mul_18s_16s_34_1_1_U289 add_ln149_6_fu_5427_p2 add_ln151_26_fu_5449_p2 mul_16s_18s_34_1_1_U290 mul_18s_16s_34_1_1_U291 add_ln149_7_fu_5470_p2 add_ln151_27_fu_5492_p2 mul_16s_18s_34_1_1_U292 mul_18s_16s_34_1_1_U293 add_ln149_8_fu_5513_p2 add_ln151_28_fu_5535_p2 mul_16s_18s_34_1_1_U294 mul_18s_16s_34_1_1_U295 add_ln149_9_fu_5556_p2 add_ln151_29_fu_5578_p2 mul_16s_18s_34_1_1_U296 mul_18s_16s_34_1_1_U297 add_ln149_10_fu_5599_p2 add_ln151_30_fu_5621_p2 mul_16s_18s_34_1_1_U298 mul_18s_16s_34_1_1_U299 add_ln149_11_fu_5642_p2 add_ln151_31_fu_5664_p2 mul_16s_18s_34_1_1_U300 mul_18s_16s_34_1_1_U301 add_ln151_32_fu_5685_p2 add_ln151_33_fu_5697_p2 mul_16s_18s_34_1_1_U302 mul_18s_16s_34_1_1_U303 add_ln149_12_fu_5718_p2 add_ln151_34_fu_5740_p2 mul_16s_18s_34_1_1_U304 mul_18s_16s_34_1_1_U305 add_ln149_13_fu_5761_p2 add_ln151_35_fu_5783_p2 mul_16s_18s_34_1_1_U306 mul_18s_16s_34_1_1_U307 add_ln149_14_fu_5804_p2 add_ln151_36_fu_5826_p2 mul_16s_18s_34_1_1_U308 mul_18s_16s_34_1_1_U309 add_ln149_15_fu_5847_p2 add_ln151_37_fu_5869_p2 mul_16s_18s_34_1_1_U310 mul_18s_16s_34_1_1_U311 add_ln149_16_fu_5890_p2 add_ln151_38_fu_5912_p2 mul_16s_18s_34_1_1_U312 mul_18s_16s_34_1_1_U313 add_ln149_17_fu_5933_p2 add_ln151_39_fu_5955_p2 mul_16s_18s_34_1_1_U314 mul_18s_16s_34_1_1_U315 add_ln149_18_fu_5976_p2 add_ln151_40_fu_5998_p2 mul_16s_18s_34_1_1_U316 mul_18s_16s_34_1_1_U317 add_ln149_19_fu_6019_p2 add_ln151_41_fu_6041_p2 mul_16s_18s_34_1_1_U318 mul_18s_16s_34_1_1_U319 add_ln149_20_fu_6062_p2 add_ln151_42_fu_6084_p2 mul_16s_18s_34_1_1_U320 mul_18s_16s_34_1_1_U321 add_ln149_21_fu_6105_p2 add_ln151_43_fu_6127_p2 mul_16s_18s_34_1_1_U322 mul_18s_16s_34_1_1_U323 add_ln149_22_fu_6148_p2 add_ln151_44_fu_6170_p2 mul_16s_18s_34_1_1_U324 mul_18s_16s_34_1_1_U325 add_ln149_23_fu_6191_p2 add_ln151_45_fu_6213_p2 mul_16s_18s_34_1_1_U326 mul_18s_16s_34_1_1_U327 add_ln149_24_fu_6234_p2 add_ln151_46_fu_6256_p2 mul_16s_18s_34_1_1_U328 mul_18s_16s_34_1_1_U329 add_ln149_25_fu_6277_p2 add_ln151_47_fu_6299_p2 mul_16s_18s_34_1_1_U330 mul_18s_16s_34_1_1_U331 add_ln149_26_fu_6320_p2 add_ln151_48_fu_6342_p2 mul_16s_18s_34_1_1_U332 mul_18s_16s_34_1_1_U333 add_ln149_27_fu_6363_p2 add_ln151_49_fu_6385_p2 mul_16s_18s_34_1_1_U334 mul_18s_16s_34_1_1_U335 add_ln149_28_fu_6406_p2 add_ln151_50_fu_6428_p2 mul_16s_18s_34_1_1_U336 mul_18s_16s_34_1_1_U337 add_ln149_29_fu_6449_p2 add_ln151_51_fu_6471_p2 mul_16s_18s_34_1_1_U338 mul_18s_16s_34_1_1_U339 add_ln149_30_fu_6492_p2 add_ln151_52_fu_6514_p2 mul_16s_18s_34_1_1_U340 mul_18s_16s_34_1_1_U341 add_ln149_31_fu_6535_p2 add_ln151_53_fu_6557_p2 mul_16s_18s_34_1_1_U342 mul_18s_16s_34_1_1_U343 add_ln149_32_fu_6578_p2 add_ln151_54_fu_6600_p2 mul_16s_18s_34_1_1_U344 mul_18s_16s_34_1_1_U345 add_ln149_33_fu_6621_p2 add_ln151_55_fu_6643_p2 mul_16s_18s_34_1_1_U346 mul_18s_16s_34_1_1_U347 add_ln149_34_fu_6664_p2 add_ln151_56_fu_6686_p2 mul_16s_18s_34_1_1_U348 mul_18s_16s_34_1_1_U349 add_ln149_35_fu_6707_p2 add_ln151_57_fu_6729_p2 mul_16s_18s_34_1_1_U350 mul_18s_16s_34_1_1_U351 add_ln149_36_fu_6750_p2 add_ln151_58_fu_6772_p2 mul_16s_18s_34_1_1_U352 mul_18s_16s_34_1_1_U353 add_ln149_37_fu_6793_p2 add_ln151_59_fu_6815_p2 mul_16s_18s_34_1_1_U354 mul_18s_16s_34_1_1_U355 add_ln149_38_fu_6836_p2 add_ln151_60_fu_6858_p2 mul_16s_18s_34_1_1_U356 mul_18s_16s_34_1_1_U357 add_ln149_39_fu_6879_p2 add_ln151_61_fu_6901_p2 mul_16s_18s_34_1_1_U358 mul_18s_16s_34_1_1_U359 add_ln149_40_fu_6922_p2 add_ln151_62_fu_6944_p2 mul_16s_18s_34_1_1_U360 mul_18s_16s_34_1_1_U361 add_ln149_41_fu_6965_p2 add_ln151_63_fu_6987_p2 mul_16s_18s_34_1_1_U362 mul_18s_16s_34_1_1_U363 add_ln149_42_fu_7008_p2 add_ln151_64_fu_7030_p2 mul_16s_18s_34_1_1_U364 mul_18s_16s_34_1_1_U365 add_ln149_43_fu_7051_p2 preamble_upsampled_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_161_12_fu_3416</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_161_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3416</ID>
                    <BindInstances>arr_1_I_d0 arr_1_I_1_d0 arr_1_I_2_d0 arr_1_I_3_d0 arr_1_I_4_d0 arr_1_I_5_d0 arr_1_I_6_d0 arr_1_I_7_d0 arr_1_I_8_d0 arr_1_I_9_d0 arr_1_I_10_d0 arr_1_I_11_d0 arr_1_I_12_d0 arr_1_I_13_d0 arr_1_I_14_d0 arr_1_I_15_d0 arr_1_I_16_d0 arr_1_I_17_d0 arr_1_I_18_d0 arr_1_I_19_d0 arr_1_I_20_d0 arr_1_I_21_d0 arr_1_I_22_d0 arr_1_I_23_d0 arr_1_I_24_d0 arr_1_I_25_d0 arr_1_I_26_d0 arr_1_I_27_d0 arr_1_I_28_d0 arr_1_I_29_d0 arr_1_I_30_d0 arr_1_I_31_d0 arr_1_Q_d0 arr_1_Q_1_d0 arr_1_Q_2_d0 arr_1_Q_3_d0 arr_1_Q_4_d0 arr_1_Q_5_d0 arr_1_Q_6_d0 arr_1_Q_7_d0 arr_1_Q_8_d0 arr_1_Q_9_d0 arr_1_Q_10_d0 arr_1_Q_11_d0 arr_1_Q_12_d0 arr_1_Q_13_d0 arr_1_Q_14_d0 arr_1_Q_15_d0 arr_1_Q_16_d0 arr_1_Q_17_d0 arr_1_Q_18_d0 arr_1_Q_19_d0 arr_1_Q_20_d0 arr_1_Q_21_d0 arr_1_Q_22_d0 arr_1_Q_23_d0 arr_1_Q_24_d0 arr_1_Q_25_d0 arr_1_Q_26_d0 arr_1_Q_27_d0 arr_1_Q_28_d0 arr_1_Q_29_d0 arr_1_Q_30_d0 arr_1_Q_31_d0 add_ln161_fu_3072_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_171_13_fu_3612</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_171_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3612</ID>
                    <BindInstances>add_ln173_fu_2937_p2 add_ln173_1_fu_3027_p2 add_ln173_2_fu_3050_p2 add_ln173_3_fu_3073_p2 add_ln173_4_fu_3096_p2 add_ln173_5_fu_3119_p2 add_ln173_6_fu_3142_p2 add_ln173_7_fu_3165_p2 add_ln173_8_fu_3188_p2 add_ln173_9_fu_3211_p2 add_ln173_10_fu_3234_p2 add_ln173_11_fu_3257_p2 add_ln173_12_fu_3280_p2 add_ln173_13_fu_3303_p2 add_ln173_14_fu_3326_p2 add_ln173_15_fu_3349_p2 add_ln174_fu_3372_p2 add_ln174_1_fu_3395_p2 add_ln174_2_fu_3418_p2 add_ln174_3_fu_3441_p2 add_ln174_4_fu_3464_p2 add_ln174_5_fu_3487_p2 add_ln174_6_fu_3510_p2 add_ln174_7_fu_3533_p2 add_ln174_8_fu_3556_p2 add_ln174_9_fu_3579_p2 add_ln174_10_fu_3602_p2 add_ln174_11_fu_3625_p2 add_ln174_12_fu_3648_p2 add_ln174_13_fu_3671_p2 add_ln174_14_fu_3694_p2 add_ln174_15_fu_3717_p2 add_ln173_16_fu_3740_p2 add_ln173_17_fu_3763_p2 add_ln173_18_fu_3786_p2 add_ln173_19_fu_3809_p2 add_ln173_20_fu_3832_p2 add_ln173_21_fu_3855_p2 add_ln173_22_fu_3878_p2 add_ln173_23_fu_3901_p2 add_ln173_24_fu_3924_p2 add_ln173_25_fu_3947_p2 add_ln173_26_fu_3970_p2 add_ln173_27_fu_3993_p2 add_ln173_28_fu_4016_p2 add_ln173_29_fu_4039_p2 add_ln173_30_fu_4062_p2 add_ln173_31_fu_4085_p2 add_ln174_16_fu_4108_p2 add_ln174_17_fu_4131_p2 add_ln174_18_fu_4154_p2 add_ln174_19_fu_4177_p2 add_ln174_20_fu_4200_p2 add_ln174_21_fu_4223_p2 add_ln174_22_fu_4246_p2 add_ln174_23_fu_4269_p2 add_ln174_24_fu_4292_p2 add_ln174_25_fu_4315_p2 add_ln174_26_fu_4338_p2 add_ln174_27_fu_4361_p2 add_ln174_28_fu_4384_p2 add_ln174_29_fu_4407_p2 add_ln174_30_fu_4430_p2 add_ln174_31_fu_4453_p2 add_ln171_fu_2918_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_181_14_fu_3744</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_181_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3744</ID>
                    <BindInstances>arr_3_I_d0 arr_3_I_1_d0 arr_3_I_2_d0 arr_3_I_3_d0 arr_3_I_4_d0 arr_3_I_5_d0 arr_3_I_6_d0 arr_3_I_7_d0 arr_3_Q_d0 arr_3_Q_1_d0 arr_3_Q_2_d0 arr_3_Q_3_d0 arr_3_Q_4_d0 arr_3_Q_5_d0 arr_3_Q_6_d0 arr_3_Q_7_d0 add_ln181_fu_1354_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_191_15_fu_3828</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_191_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3828</ID>
                    <BindInstances>arr_4_I_d0 arr_4_I_1_d0 arr_4_I_2_d0 arr_4_I_3_d0 arr_4_Q_d0 arr_4_Q_1_d0 arr_4_Q_2_d0 arr_4_Q_3_d0 arr_4_I_4_d0 arr_4_I_5_d0 arr_4_I_6_d0 arr_4_I_7_d0 arr_4_Q_4_d0 arr_4_Q_5_d0 arr_4_Q_6_d0 arr_4_Q_7_d0 add_ln191_fu_802_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_201_16_fu_3864</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_201_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3864</ID>
                    <BindInstances>arr_5_I_d0 arr_5_I_1_d0 arr_5_Q_d0 arr_5_Q_1_d0 arr_5_I_2_d0 arr_5_I_3_d0 arr_5_Q_2_d0 arr_5_Q_3_d0 add_ln201_fu_448_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_211_17_fu_3892</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_211_17</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3892</ID>
                    <BindInstances>arr_6_I_d0 arr_6_Q_d0 arr_6_I_1_d0 arr_6_Q_1_d0 add_ln211_fu_260_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_219_18_fu_3908</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_219_18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3908</ID>
                    <BindInstances>arr_7_I_d0 arr_7_Q_d0 add_ln219_fu_156_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_228_19_fu_3918</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_228_19</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3918</ID>
                    <BindInstances>arr_8_I_d0 arr_8_Q_d0 add_ln228_fu_170_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_237_20_fu_3926</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_237_20</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3926</ID>
                    <BindInstances>add_ln238_fu_289_p2 add_ln239_fu_333_p2 add_ln237_fu_270_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_244_21_fu_3940</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_244_21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3940</ID>
                    <BindInstances>arr_10_I_0_fu_228_p2 arr_10_Q_0_fu_270_p2 add_ln244_fu_292_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_receiver_Pipeline_VITIS_LOOP_264_22_fu_3956</InstName>
                    <ModuleName>receiver_Pipeline_VITIS_LOOP_264_22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>3956</ID>
                    <BindInstances>mul_24s_18s_40_1_1_U1061 mac_mulsub_24s_18s_40s_40_4_1_U1093 mac_mulsub_24s_18s_40s_40_4_1_U1093 mac_muladd_24s_18s_40s_40_4_1_U1094 mul_24s_18s_40_1_1_U1062 mac_muladd_24s_18s_40s_40_4_1_U1094 add_ln264_fu_912_p2 add_ln264_1_fu_932_p2 add_ln264_2_fu_943_p2 add_ln264_3_fu_970_p2 add_ln264_4_fu_981_p2 add_ln264_5_fu_1016_p2 add_ln264_6_fu_1027_p2 add_ln264_7_fu_1105_p2 add_ln264_8_fu_1116_p2 add_ln264_9_fu_1179_p2 add_ln264_10_fu_1190_p2 add_ln264_11_fu_1273_p2 add_ln264_12_fu_1284_p2 add_ln264_13_fu_1367_p2 add_ln264_14_fu_1378_p2 mul_24s_18s_40_1_1_U1063 mac_muladd_24s_18s_40s_40_4_1_U1095 mul_24s_18s_40_1_1_U1065 mac_muladd_24s_18s_40s_40_4_1_U1097 mul_24s_18s_40_1_1_U1066 mac_muladd_24s_18s_40s_40_4_1_U1098 mul_24s_18s_40_1_1_U1069 mac_muladd_24s_18s_40s_40_4_1_U1101 mul_24s_18s_40_1_1_U1070 mac_muladd_24s_18s_40s_40_4_1_U1102 mul_24s_18s_40_1_1_U1073 mac_muladd_24s_18s_40s_40_4_1_U1105 mul_24s_18s_40_1_1_U1074 mac_muladd_24s_18s_40s_40_4_1_U1106 mul_24s_18s_40_1_1_U1077 mac_muladd_24s_18s_40s_40_4_1_U1109 mul_24s_18s_40_1_1_U1078 mac_muladd_24s_18s_40s_40_4_1_U1110 mul_24s_18s_40_1_1_U1081 mac_muladd_24s_18s_40s_40_4_1_U1113 mul_24s_18s_40_1_1_U1082 mac_muladd_24s_18s_40s_40_4_1_U1114 mul_24s_18s_40_1_1_U1085 mac_muladd_24s_18s_40s_40_4_1_U1117 mul_24s_18s_40_1_1_U1086 mac_muladd_24s_18s_40s_40_4_1_U1118 mul_24s_18s_40_1_1_U1089 mac_muladd_24s_18s_40s_40_4_1_U1121 mac_mulsub_24s_18s_40s_40_4_1_U1096 mac_mulsub_24s_18s_40s_40_4_1_U1096 mul_24s_18s_40_1_1_U1064 mac_muladd_24s_18s_40s_40_4_1_U1095 mac_mulsub_24s_18s_40s_40_4_1_U1099 mac_mulsub_24s_18s_40s_40_4_1_U1099 mul_24s_18s_40_1_1_U1067 mac_muladd_24s_18s_40s_40_4_1_U1097 mac_mulsub_24s_18s_40s_40_4_1_U1100 mac_mulsub_24s_18s_40s_40_4_1_U1100 mul_24s_18s_40_1_1_U1068 mac_muladd_24s_18s_40s_40_4_1_U1098 mac_mulsub_24s_18s_40s_40_4_1_U1103 mac_mulsub_24s_18s_40s_40_4_1_U1103 mul_24s_18s_40_1_1_U1071 mac_muladd_24s_18s_40s_40_4_1_U1101 mac_mulsub_24s_18s_40s_40_4_1_U1104 mac_mulsub_24s_18s_40s_40_4_1_U1104 mul_24s_18s_40_1_1_U1072 mac_muladd_24s_18s_40s_40_4_1_U1102 mac_mulsub_24s_18s_40s_40_4_1_U1107 mac_mulsub_24s_18s_40s_40_4_1_U1107 mul_24s_18s_40_1_1_U1075 mac_muladd_24s_18s_40s_40_4_1_U1105 mac_mulsub_24s_18s_40s_40_4_1_U1108 mac_mulsub_24s_18s_40s_40_4_1_U1108 mul_24s_18s_40_1_1_U1076 mac_muladd_24s_18s_40s_40_4_1_U1106 mac_mulsub_24s_18s_40s_40_4_1_U1111 mac_mulsub_24s_18s_40s_40_4_1_U1111 mul_24s_18s_40_1_1_U1079 mac_muladd_24s_18s_40s_40_4_1_U1109 mac_mulsub_24s_18s_40s_40_4_1_U1112 mac_mulsub_24s_18s_40s_40_4_1_U1112 mul_24s_18s_40_1_1_U1080 mac_muladd_24s_18s_40s_40_4_1_U1110 mac_mulsub_24s_18s_40s_40_4_1_U1115 mac_mulsub_24s_18s_40s_40_4_1_U1115 mul_24s_18s_40_1_1_U1083 mac_muladd_24s_18s_40s_40_4_1_U1113 mac_mulsub_24s_18s_40s_40_4_1_U1116 mac_mulsub_24s_18s_40s_40_4_1_U1116 mul_24s_18s_40_1_1_U1084 mac_muladd_24s_18s_40s_40_4_1_U1114 mac_mulsub_24s_18s_40s_40_4_1_U1119 mac_mulsub_24s_18s_40s_40_4_1_U1119 mul_24s_18s_40_1_1_U1087 mac_muladd_24s_18s_40s_40_4_1_U1117 mac_mulsub_24s_18s_40s_40_4_1_U1120 mac_mulsub_24s_18s_40s_40_4_1_U1120 mul_24s_18s_40_1_1_U1088 mac_muladd_24s_18s_40s_40_4_1_U1118 mac_mulsub_24s_18s_40s_40_4_1_U1122 mac_mulsub_24s_18s_40s_40_4_1_U1122 mul_24s_18s_40_1_1_U1090 mac_muladd_24s_18s_40s_40_4_1_U1121 mul_24s_18s_40_1_1_U1091 mac_mulsub_24s_18s_40s_40_4_1_U1123 mac_mulsub_24s_18s_40s_40_4_1_U1123 mac_muladd_24s_18s_40s_40_4_1_U1124 mul_24s_18s_40_1_1_U1092 mac_muladd_24s_18s_40s_40_4_1_U1124 add_ln270_fu_1461_p2 add_ln264_15_fu_1466_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>filt_I_U filt_I_1_U filt_I_2_U filt_I_3_U filt_I_4_U filt_I_5_U filt_I_6_U filt_I_7_U filt_Q_U filt_Q_1_U filt_Q_2_U filt_Q_3_U filt_Q_4_U filt_Q_5_U filt_Q_6_U filt_Q_7_U filt_1_I_U filt_1_I_1_U filt_1_I_2_U filt_1_I_3_U filt_1_I_4_U filt_1_I_5_U filt_1_I_6_U filt_1_I_7_U filt_1_Q_U filt_1_Q_1_U filt_1_Q_2_U filt_1_Q_3_U filt_1_Q_4_U filt_1_Q_5_U filt_1_Q_6_U filt_1_Q_7_U filt_2_I_U filt_2_I_1_U filt_2_I_2_U filt_2_I_3_U filt_2_I_4_U filt_2_I_5_U filt_2_I_6_U filt_2_I_7_U filt_2_Q_U filt_2_Q_1_U filt_2_Q_2_U filt_2_Q_3_U filt_2_Q_4_U filt_2_Q_5_U filt_2_Q_6_U filt_2_Q_7_U filt_3_I_U filt_3_Q_U filt_4_I_U filt_4_Q_U filt_5_I_U filt_5_Q_U arr_I_U arr_I_1_U arr_I_2_U arr_I_3_U arr_I_4_U arr_I_5_U arr_I_6_U arr_I_7_U arr_I_8_U arr_I_9_U arr_I_10_U arr_I_11_U arr_I_12_U arr_I_13_U arr_I_14_U arr_I_15_U arr_I_16_U arr_I_17_U arr_I_18_U arr_I_19_U arr_I_20_U arr_I_21_U arr_I_22_U arr_I_23_U arr_I_24_U arr_I_25_U arr_I_26_U arr_I_27_U arr_I_28_U arr_I_29_U arr_I_30_U arr_I_31_U arr_I_32_U arr_I_33_U arr_I_34_U arr_I_35_U arr_I_36_U arr_I_37_U arr_I_38_U arr_I_39_U arr_I_40_U arr_I_41_U arr_I_42_U arr_I_43_U arr_I_44_U arr_I_45_U arr_I_46_U arr_I_47_U arr_I_48_U arr_I_49_U arr_I_50_U arr_I_51_U arr_I_52_U arr_I_53_U arr_I_54_U arr_I_55_U arr_I_56_U arr_I_57_U arr_I_58_U arr_I_59_U arr_I_60_U arr_I_61_U arr_I_62_U arr_I_63_U arr_Q_U arr_Q_1_U arr_Q_2_U arr_Q_3_U arr_Q_4_U arr_Q_5_U arr_Q_6_U arr_Q_7_U arr_Q_8_U arr_Q_9_U arr_Q_10_U arr_Q_11_U arr_Q_12_U arr_Q_13_U arr_Q_14_U arr_Q_15_U arr_Q_16_U arr_Q_17_U arr_Q_18_U arr_Q_19_U arr_Q_20_U arr_Q_21_U arr_Q_22_U arr_Q_23_U arr_Q_24_U arr_Q_25_U arr_Q_26_U arr_Q_27_U arr_Q_28_U arr_Q_29_U arr_Q_30_U arr_Q_31_U arr_Q_32_U arr_Q_33_U arr_Q_34_U arr_Q_35_U arr_Q_36_U arr_Q_37_U arr_Q_38_U arr_Q_39_U arr_Q_40_U arr_Q_41_U arr_Q_42_U arr_Q_43_U arr_Q_44_U arr_Q_45_U arr_Q_46_U arr_Q_47_U arr_Q_48_U arr_Q_49_U arr_Q_50_U arr_Q_51_U arr_Q_52_U arr_Q_53_U arr_Q_54_U arr_Q_55_U arr_Q_56_U arr_Q_57_U arr_Q_58_U arr_Q_59_U arr_Q_60_U arr_Q_61_U arr_Q_62_U arr_Q_63_U arr_1_I_U arr_1_I_1_U arr_1_I_2_U arr_1_I_3_U arr_1_I_4_U arr_1_I_5_U arr_1_I_6_U arr_1_I_7_U arr_1_I_8_U arr_1_I_9_U arr_1_I_10_U arr_1_I_11_U arr_1_I_12_U arr_1_I_13_U arr_1_I_14_U arr_1_I_15_U arr_1_I_16_U arr_1_I_17_U arr_1_I_18_U arr_1_I_19_U arr_1_I_20_U arr_1_I_21_U arr_1_I_22_U arr_1_I_23_U arr_1_I_24_U arr_1_I_25_U arr_1_I_26_U arr_1_I_27_U arr_1_I_28_U arr_1_I_29_U arr_1_I_30_U arr_1_I_31_U arr_1_Q_U arr_1_Q_1_U arr_1_Q_2_U arr_1_Q_3_U arr_1_Q_4_U arr_1_Q_5_U arr_1_Q_6_U arr_1_Q_7_U arr_1_Q_8_U arr_1_Q_9_U arr_1_Q_10_U arr_1_Q_11_U arr_1_Q_12_U arr_1_Q_13_U arr_1_Q_14_U arr_1_Q_15_U arr_1_Q_16_U arr_1_Q_17_U arr_1_Q_18_U arr_1_Q_19_U arr_1_Q_20_U arr_1_Q_21_U arr_1_Q_22_U arr_1_Q_23_U arr_1_Q_24_U arr_1_Q_25_U arr_1_Q_26_U arr_1_Q_27_U arr_1_Q_28_U arr_1_Q_29_U arr_1_Q_30_U arr_1_Q_31_U arr_2_I_U arr_2_I_1_U arr_2_I_2_U arr_2_I_3_U arr_2_I_4_U arr_2_I_5_U arr_2_I_6_U arr_2_I_7_U arr_2_I_8_U arr_2_I_9_U arr_2_I_10_U arr_2_I_11_U arr_2_I_12_U arr_2_I_13_U arr_2_I_14_U arr_2_I_15_U arr_2_I_16_U arr_2_I_17_U arr_2_I_18_U arr_2_I_19_U arr_2_I_20_U arr_2_I_21_U arr_2_I_22_U arr_2_I_23_U arr_2_I_24_U arr_2_I_25_U arr_2_I_26_U arr_2_I_27_U arr_2_I_28_U arr_2_I_29_U arr_2_I_30_U arr_2_I_31_U arr_2_Q_U arr_2_Q_1_U arr_2_Q_2_U arr_2_Q_3_U arr_2_Q_4_U arr_2_Q_5_U arr_2_Q_6_U arr_2_Q_7_U arr_2_Q_8_U arr_2_Q_9_U arr_2_Q_10_U arr_2_Q_11_U arr_2_Q_12_U arr_2_Q_13_U arr_2_Q_14_U arr_2_Q_15_U arr_2_Q_16_U arr_2_Q_17_U arr_2_Q_18_U arr_2_Q_19_U arr_2_Q_20_U arr_2_Q_21_U arr_2_Q_22_U arr_2_Q_23_U arr_2_Q_24_U arr_2_Q_25_U arr_2_Q_26_U arr_2_Q_27_U arr_2_Q_28_U arr_2_Q_29_U arr_2_Q_30_U arr_2_Q_31_U arr_3_I_U arr_3_I_1_U arr_3_I_2_U arr_3_I_3_U arr_3_I_4_U arr_3_I_5_U arr_3_I_6_U arr_3_I_7_U arr_3_Q_U arr_3_Q_1_U arr_3_Q_2_U arr_3_Q_3_U arr_3_Q_4_U arr_3_Q_5_U arr_3_Q_6_U arr_3_Q_7_U arr_4_I_U arr_4_I_1_U arr_4_I_2_U arr_4_I_3_U arr_4_I_4_U arr_4_I_5_U arr_4_I_6_U arr_4_I_7_U arr_4_Q_U arr_4_Q_1_U arr_4_Q_2_U arr_4_Q_3_U arr_4_Q_4_U arr_4_Q_5_U arr_4_Q_6_U arr_4_Q_7_U arr_5_I_U arr_5_I_1_U arr_5_I_2_U arr_5_I_3_U arr_5_Q_U arr_5_Q_1_U arr_5_Q_2_U arr_5_Q_3_U arr_6_I_U arr_6_I_1_U arr_6_Q_U arr_6_Q_1_U arr_7_I_U arr_7_Q_U arr_8_I_U arr_8_Q_U mul_18s_18s_34_1_1_U1168 mul_18s_18s_34_1_1_U1169 add_ln46_fu_4057_p2 add_ln89_fu_4139_p2 add_ln90_fu_4150_p2 add_ln223_fu_4205_p2 add_ln224_fu_4216_p2 add_ln232_fu_4226_p2 add_ln233_fu_4236_p2 corr_accum_I_fu_4287_p2 corr_accum_Q_fu_4293_p2 mul_24s_24s_48_1_1_U1166 mul_24s_24s_48_1_1_U1167 add_ln257_fu_4315_p2 sub_ln257_fu_4359_p2 add_ln257_1_fu_4379_p2 sub_ln257_3_fu_4368_p2 add_ln257_2_fu_4473_p2 sub_ln257_1_fu_4487_p2 add_ln257_3_fu_4513_p2 cos_coefficients_table_U sin_coefficients_table_U samples_I_11_U samples_Q_11_U delay_line_I_7_U delay_line_I_6_U delay_line_I_5_U delay_line_I_4_U delay_line_I_3_U delay_line_I_2_U delay_line_I_1_U delay_line_I_0_U delay_line_Q_7_U delay_line_Q_6_U delay_line_Q_5_U delay_line_Q_4_U delay_line_Q_3_U delay_line_Q_2_U delay_line_Q_1_U delay_line_Q_0_U matched_I_1_U matched_I_2_U matched_I_3_U matched_I_4_U matched_I_5_U matched_I_6_U matched_I_7_U matched_I_8_U matched_I_9_U matched_I_10_U matched_I_11_U matched_I_0_U matched_Q_11_U matched_Q_1_U matched_Q_0_U matched_Q_2_U matched_Q_3_U matched_Q_4_U matched_Q_5_U matched_Q_6_U matched_Q_7_U matched_Q_8_U matched_Q_9_U matched_Q_10_U matched_I_12_U matched_I_13_U matched_I_14_U matched_I_15_U matched_I_16_U matched_I_17_U matched_I_18_U matched_I_19_U matched_I_20_U matched_I_21_U matched_I_22_U matched_I_23_U matched_I_24_U matched_I_25_U matched_I_26_U matched_I_27_U matched_I_28_U matched_I_29_U matched_I_30_U matched_I_31_U matched_Q_12_U matched_Q_13_U matched_Q_14_U matched_Q_15_U matched_Q_16_U matched_Q_17_U matched_Q_18_U matched_Q_19_U matched_Q_20_U matched_Q_21_U matched_Q_22_U matched_Q_23_U matched_Q_24_U matched_Q_25_U matched_Q_26_U matched_Q_27_U matched_Q_28_U matched_Q_29_U matched_Q_30_U matched_Q_31_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_52_1</Name>
            <Loops>
                <VITIS_LOOP_52_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>237</Best-caseLatency>
                    <Average-caseLatency>237</Average-caseLatency>
                    <Worst-caseLatency>237</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.370 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.370 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.370 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>237</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_52_1>
                        <Name>VITIS_LOOP_52_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>234</TripCount>
                        <Latency>235</Latency>
                        <AbsoluteTimeLatency>2.350 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_52_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>62</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>22</UTIL_BRAM>
                    <FF>522</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>94</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_1432_p2" SOURCE="receiver.cpp:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_1438_p2" SOURCE="receiver.cpp:54" URAM="0" VARIABLE="add_ln54_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_1_U" SOURCE="" URAM="0" VARIABLE="samples_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_2_U" SOURCE="" URAM="0" VARIABLE="samples_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_3_U" SOURCE="" URAM="0" VARIABLE="samples_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_4_U" SOURCE="" URAM="0" VARIABLE="samples_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_5_U" SOURCE="" URAM="0" VARIABLE="samples_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_6_U" SOURCE="" URAM="0" VARIABLE="samples_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_7_U" SOURCE="" URAM="0" VARIABLE="samples_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_8_U" SOURCE="" URAM="0" VARIABLE="samples_I_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_9_U" SOURCE="" URAM="0" VARIABLE="samples_I_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_10_U" SOURCE="" URAM="0" VARIABLE="samples_I_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_0_U" SOURCE="" URAM="0" VARIABLE="samples_I_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_1_U" SOURCE="" URAM="0" VARIABLE="samples_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_0_U" SOURCE="" URAM="0" VARIABLE="samples_Q_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_2_U" SOURCE="" URAM="0" VARIABLE="samples_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_3_U" SOURCE="" URAM="0" VARIABLE="samples_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_4_U" SOURCE="" URAM="0" VARIABLE="samples_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_5_U" SOURCE="" URAM="0" VARIABLE="samples_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_6_U" SOURCE="" URAM="0" VARIABLE="samples_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_7_U" SOURCE="" URAM="0" VARIABLE="samples_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_8_U" SOURCE="" URAM="0" VARIABLE="samples_Q_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_9_U" SOURCE="" URAM="0" VARIABLE="samples_Q_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_10_U" SOURCE="" URAM="0" VARIABLE="samples_Q_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_12_U" SOURCE="" URAM="0" VARIABLE="samples_I_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_13_U" SOURCE="" URAM="0" VARIABLE="samples_I_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_14_U" SOURCE="" URAM="0" VARIABLE="samples_I_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_15_U" SOURCE="" URAM="0" VARIABLE="samples_I_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_16_U" SOURCE="" URAM="0" VARIABLE="samples_I_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_17_U" SOURCE="" URAM="0" VARIABLE="samples_I_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_18_U" SOURCE="" URAM="0" VARIABLE="samples_I_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_19_U" SOURCE="" URAM="0" VARIABLE="samples_I_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_20_U" SOURCE="" URAM="0" VARIABLE="samples_I_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_21_U" SOURCE="" URAM="0" VARIABLE="samples_I_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_22_U" SOURCE="" URAM="0" VARIABLE="samples_I_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_23_U" SOURCE="" URAM="0" VARIABLE="samples_I_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_24_U" SOURCE="" URAM="0" VARIABLE="samples_I_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_25_U" SOURCE="" URAM="0" VARIABLE="samples_I_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_26_U" SOURCE="" URAM="0" VARIABLE="samples_I_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_27_U" SOURCE="" URAM="0" VARIABLE="samples_I_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_28_U" SOURCE="" URAM="0" VARIABLE="samples_I_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_29_U" SOURCE="" URAM="0" VARIABLE="samples_I_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_30_U" SOURCE="" URAM="0" VARIABLE="samples_I_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_31_U" SOURCE="" URAM="0" VARIABLE="samples_I_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_12_U" SOURCE="" URAM="0" VARIABLE="samples_Q_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_13_U" SOURCE="" URAM="0" VARIABLE="samples_Q_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_14_U" SOURCE="" URAM="0" VARIABLE="samples_Q_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_15_U" SOURCE="" URAM="0" VARIABLE="samples_Q_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_16_U" SOURCE="" URAM="0" VARIABLE="samples_Q_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_17_U" SOURCE="" URAM="0" VARIABLE="samples_Q_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_18_U" SOURCE="" URAM="0" VARIABLE="samples_Q_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_19_U" SOURCE="" URAM="0" VARIABLE="samples_Q_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_20_U" SOURCE="" URAM="0" VARIABLE="samples_Q_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_21_U" SOURCE="" URAM="0" VARIABLE="samples_Q_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_22_U" SOURCE="" URAM="0" VARIABLE="samples_Q_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_23_U" SOURCE="" URAM="0" VARIABLE="samples_Q_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_24_U" SOURCE="" URAM="0" VARIABLE="samples_Q_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_25_U" SOURCE="" URAM="0" VARIABLE="samples_Q_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_26_U" SOURCE="" URAM="0" VARIABLE="samples_Q_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_27_U" SOURCE="" URAM="0" VARIABLE="samples_Q_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_28_U" SOURCE="" URAM="0" VARIABLE="samples_Q_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_29_U" SOURCE="" URAM="0" VARIABLE="samples_Q_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_30_U" SOURCE="" URAM="0" VARIABLE="samples_Q_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_31_U" SOURCE="" URAM="0" VARIABLE="samples_Q_31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_63_2</Name>
            <Loops>
                <VITIS_LOOP_63_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.435</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26</Best-caseLatency>
                    <Average-caseLatency>26</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_63_2>
                        <Name>VITIS_LOOP_63_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>24</Latency>
                        <AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_63_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1249</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1671</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_652_p2" SOURCE="receiver.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_683_p2" SOURCE="receiver.cpp:65" URAM="0" VARIABLE="add_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_2_fu_705_p2" SOURCE="receiver.cpp:65" URAM="0" VARIABLE="add_ln65_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_3_fu_727_p2" SOURCE="receiver.cpp:65" URAM="0" VARIABLE="add_ln65_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_4_fu_749_p2" SOURCE="receiver.cpp:65" URAM="0" VARIABLE="add_ln65_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_5_fu_771_p2" SOURCE="receiver.cpp:65" URAM="0" VARIABLE="add_ln65_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_6_fu_793_p2" SOURCE="receiver.cpp:65" URAM="0" VARIABLE="add_ln65_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_7_fu_815_p2" SOURCE="receiver.cpp:65" URAM="0" VARIABLE="add_ln65_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_75_3</Name>
            <Loops>
                <VITIS_LOOP_75_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.593</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>29</Best-caseLatency>
                    <Average-caseLatency>29</Average-caseLatency>
                    <Worst-caseLatency>29</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.290 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.290 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.290 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>29</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_3>
                        <Name>VITIS_LOOP_75_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>27</Latency>
                        <AbsoluteTimeLatency>0.270 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_75_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>830</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>284</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15s_18s_33_1_1_U20" SOURCE="receiver.cpp:77" URAM="0" VARIABLE="mul_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U21" SOURCE="receiver.cpp:78" URAM="0" VARIABLE="mul_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15s_18s_33_1_1_U22" SOURCE="receiver.cpp:77" URAM="0" VARIABLE="mul_ln77_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U23" SOURCE="receiver.cpp:77" URAM="0" VARIABLE="mul_ln77_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U24" SOURCE="receiver.cpp:77" URAM="0" VARIABLE="mul_ln77_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U25" SOURCE="receiver.cpp:77" URAM="0" VARIABLE="mul_ln77_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U26" SOURCE="receiver.cpp:77" URAM="0" VARIABLE="mul_ln77_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U27" SOURCE="receiver.cpp:77" URAM="0" VARIABLE="mul_ln77_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15s_18s_33_1_1_U28" SOURCE="receiver.cpp:77" URAM="0" VARIABLE="mul_ln77_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U29" SOURCE="receiver.cpp:78" URAM="0" VARIABLE="mul_ln78_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U30" SOURCE="receiver.cpp:78" URAM="0" VARIABLE="mul_ln78_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U31" SOURCE="receiver.cpp:78" URAM="0" VARIABLE="mul_ln78_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U32" SOURCE="receiver.cpp:78" URAM="0" VARIABLE="mul_ln78_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U33" SOURCE="receiver.cpp:78" URAM="0" VARIABLE="mul_ln78_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U34" SOURCE="receiver.cpp:78" URAM="0" VARIABLE="mul_ln78_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_15s_33_1_1_U35" SOURCE="receiver.cpp:78" URAM="0" VARIABLE="mul_ln78_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_761_p2" SOURCE="receiver.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="h_U" SOURCE="" URAM="0" VARIABLE="h"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_84_4</Name>
            <Loops>
                <VITIS_LOOP_84_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.751</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_84_4>
                        <Name>VITIS_LOOP_84_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_84_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>473</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="filt_1_I_d0" SOURCE="receiver.cpp:86" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="filt_1_I_1_d0" SOURCE="receiver.cpp:86" URAM="0" VARIABLE="add_ln86_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="filt_1_I_2_d0" SOURCE="receiver.cpp:86" URAM="0" VARIABLE="add_ln86_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="filt_1_I_3_d0" SOURCE="receiver.cpp:86" URAM="0" VARIABLE="add_ln86_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="filt_1_I_4_d0" SOURCE="receiver.cpp:86" URAM="0" VARIABLE="add_ln86_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="filt_1_I_5_d0" SOURCE="receiver.cpp:86" URAM="0" VARIABLE="add_ln86_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="filt_1_I_6_d0" SOURCE="receiver.cpp:86" URAM="0" VARIABLE="add_ln86_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="filt_1_I_7_d0" SOURCE="receiver.cpp:86" URAM="0" VARIABLE="add_ln86_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="filt_1_Q_d0" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="filt_1_Q_4_d0" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="add_ln87_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="filt_1_Q_1_d0" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="add_ln87_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="filt_1_Q_5_d0" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="add_ln87_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="filt_1_Q_2_d0" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="add_ln87_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="filt_1_Q_6_d0" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="add_ln87_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="filt_1_Q_3_d0" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="add_ln87_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="filt_1_Q_7_d0" SOURCE="receiver.cpp:87" URAM="0" VARIABLE="add_ln87_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_794_p2" SOURCE="receiver.cpp:84" URAM="0" VARIABLE="add_ln84"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_95_5</Name>
            <Loops>
                <VITIS_LOOP_95_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.780</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>80.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_95_5>
                        <Name>VITIS_LOOP_95_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>6</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>60.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_95_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>470</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_I_d0" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_I_1_d0" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="add_ln97_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_I_2_d0" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="add_ln97_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_I_3_d0" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="add_ln97_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_I_4_d0" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="add_ln97_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_I_5_d0" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="add_ln97_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_I_6_d0" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="add_ln97_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_I_7_d0" SOURCE="receiver.cpp:97" URAM="0" VARIABLE="add_ln97_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_Q_d0" SOURCE="receiver.cpp:98" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_Q_4_d0" SOURCE="receiver.cpp:98" URAM="0" VARIABLE="add_ln98_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_Q_1_d0" SOURCE="receiver.cpp:98" URAM="0" VARIABLE="add_ln98_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_Q_5_d0" SOURCE="receiver.cpp:98" URAM="0" VARIABLE="add_ln98_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_Q_2_d0" SOURCE="receiver.cpp:98" URAM="0" VARIABLE="add_ln98_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_Q_6_d0" SOURCE="receiver.cpp:98" URAM="0" VARIABLE="add_ln98_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_Q_3_d0" SOURCE="receiver.cpp:98" URAM="0" VARIABLE="add_ln98_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="filt_2_Q_7_d0" SOURCE="receiver.cpp:98" URAM="0" VARIABLE="add_ln98_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_95_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_794_p2" SOURCE="receiver.cpp:95" URAM="0" VARIABLE="add_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_102_6</Name>
            <Loops>
                <VITIS_LOOP_102_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.643</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_102_6>
                        <Name>VITIS_LOOP_102_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24</TripCount>
                        <Latency>25</Latency>
                        <AbsoluteTimeLatency>0.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_102_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>58</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>264</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_410_p2" SOURCE="receiver.cpp:103" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln104_fu_465_p2" SOURCE="receiver.cpp:104" URAM="0" VARIABLE="add_ln104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_102_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_356_p2" SOURCE="receiver.cpp:102" URAM="0" VARIABLE="add_ln102"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_108_7</Name>
            <Loops>
                <VITIS_LOOP_108_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.780</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_108_7>
                        <Name>VITIS_LOOP_108_7</Name>
                        <Slack>7.30</Slack>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_108_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>119</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_7" OPTYPE="add" PRAGMA="" RTLNAME="filt_4_I_d0" SOURCE="receiver.cpp:109" URAM="0" VARIABLE="add_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_7" OPTYPE="add" PRAGMA="" RTLNAME="filt_4_Q_d0" SOURCE="receiver.cpp:110" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_162_p2" SOURCE="receiver.cpp:108" URAM="0" VARIABLE="add_ln108"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_114_8</Name>
            <Loops>
                <VITIS_LOOP_114_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.780</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>80.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_114_8>
                        <Name>VITIS_LOOP_114_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>6</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>60.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_114_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>118</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_114_8" OPTYPE="add" PRAGMA="" RTLNAME="filt_5_I_d0" SOURCE="receiver.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_114_8" OPTYPE="add" PRAGMA="" RTLNAME="filt_5_Q_d0" SOURCE="receiver.cpp:116" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_114_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_162_p2" SOURCE="receiver.cpp:114" URAM="0" VARIABLE="add_ln114"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_120_9</Name>
            <Loops>
                <VITIS_LOOP_120_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.046</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_120_9>
                        <Name>VITIS_LOOP_120_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_120_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>116</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>131</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_120_9" OPTYPE="add" PRAGMA="" RTLNAME="filt_6_I_1_4_fu_239_p2" SOURCE="receiver.cpp:121" URAM="0" VARIABLE="filt_6_I_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_120_9" OPTYPE="add" PRAGMA="" RTLNAME="filt_6_Q_1_4_fu_260_p2" SOURCE="receiver.cpp:122" URAM="0" VARIABLE="filt_6_Q_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_120_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_228_p2" SOURCE="receiver.cpp:120" URAM="0" VARIABLE="add_ln120"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_132_10</Name>
            <Loops>
                <VITIS_LOOP_132_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.508</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>237</Best-caseLatency>
                    <Average-caseLatency>237</Average-caseLatency>
                    <Worst-caseLatency>237</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.370 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.370 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.370 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>237</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_132_10>
                        <Name>VITIS_LOOP_132_10</Name>
                        <Slack>7.30</Slack>
                        <TripCount>234</TripCount>
                        <Latency>235</Latency>
                        <AbsoluteTimeLatency>2.350 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_132_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>522</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>94</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_1432_p2" SOURCE="receiver.cpp:134" URAM="0" VARIABLE="add_ln134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_1_fu_1438_p2" SOURCE="receiver.cpp:134" URAM="0" VARIABLE="add_ln134_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_149_11</Name>
            <Loops>
                <VITIS_LOOP_149_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.593</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>39</Best-caseLatency>
                    <Average-caseLatency>39</Average-caseLatency>
                    <Worst-caseLatency>39</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.390 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.390 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.390 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>39</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_149_11>
                        <Name>VITIS_LOOP_149_11</Name>
                        <Slack>7.30</Slack>
                        <TripCount>35</TripCount>
                        <Latency>37</Latency>
                        <AbsoluteTimeLatency>0.370 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_149_11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>128</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>45</UTIL_BRAM>
                    <DSP>128</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>58</UTIL_DSP>
                    <FF>10131</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>4176</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_fu_4749_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U238" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U239" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_1_fu_4770_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U240" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U241" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_2_fu_4791_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U242" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U243" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_3_fu_4812_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U244" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U245" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_4_fu_4833_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U246" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U247" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_5_fu_4854_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U248" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U249" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_6_fu_4875_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U250" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U251" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_7_fu_4896_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U252" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U253" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_8_fu_4917_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U254" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U255" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_9_fu_4938_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U256" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U257" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_10_fu_4959_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U258" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U259" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_11_fu_4980_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U260" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U261" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_12_fu_5001_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U262" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U263" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_13_fu_5022_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U264" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U265" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_14_fu_5043_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U266" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U267" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_15_fu_5064_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U268" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U269" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_16_fu_5085_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U270" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U271" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_17_fu_5106_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U272" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U273" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_18_fu_5127_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U274" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U275" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_19_fu_5148_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U276" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U277" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_5169_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_20_fu_5191_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U278" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U279" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_1_fu_5212_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_21_fu_5234_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U280" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U281" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_2_fu_5255_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_22_fu_5277_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U282" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U283" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_3_fu_5298_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_23_fu_5320_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U284" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U285" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_4_fu_5341_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_24_fu_5363_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U286" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U287" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_5_fu_5384_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_25_fu_5406_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U288" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U289" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_6_fu_5427_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_26_fu_5449_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U290" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U291" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_7_fu_5470_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_27_fu_5492_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U292" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U293" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_8_fu_5513_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_28_fu_5535_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U294" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U295" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_9_fu_5556_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_29_fu_5578_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U296" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U297" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_10_fu_5599_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_30_fu_5621_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U298" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U299" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_11_fu_5642_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_31_fu_5664_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U300" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U301" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_32_fu_5685_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_33_fu_5697_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U302" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U303" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_12_fu_5718_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_34_fu_5740_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U304" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U305" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_13_fu_5761_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_35_fu_5783_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U306" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U307" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_14_fu_5804_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_36_fu_5826_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U308" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U309" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_15_fu_5847_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_37_fu_5869_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U310" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U311" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_16_fu_5890_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_38_fu_5912_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U312" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U313" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_17_fu_5933_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_39_fu_5955_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U314" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U315" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_18_fu_5976_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_40_fu_5998_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U316" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U317" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_19_fu_6019_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_41_fu_6041_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U318" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U319" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_20_fu_6062_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_42_fu_6084_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U320" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U321" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_21_fu_6105_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_43_fu_6127_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U322" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U323" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_22_fu_6148_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_44_fu_6170_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U324" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U325" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_23_fu_6191_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_45_fu_6213_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U326" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U327" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_24_fu_6234_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_46_fu_6256_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U328" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U329" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_25_fu_6277_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_47_fu_6299_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U330" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U331" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_26_fu_6320_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_48_fu_6342_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U332" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U333" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_27_fu_6363_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_49_fu_6385_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U334" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U335" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_28_fu_6406_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_50_fu_6428_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U336" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U337" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_29_fu_6449_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_51_fu_6471_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U338" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U339" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_30_fu_6492_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_52_fu_6514_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U340" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U341" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_31_fu_6535_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_53_fu_6557_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U342" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U343" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_32_fu_6578_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_54_fu_6600_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U344" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U345" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_33_fu_6621_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_55_fu_6643_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U346" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U347" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_34_fu_6664_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_56_fu_6686_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U348" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U349" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_35_fu_6707_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_57_fu_6729_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U350" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U351" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_36_fu_6750_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_58_fu_6772_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U352" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U353" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_37_fu_6793_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_59_fu_6815_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U354" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U355" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_38_fu_6836_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_60_fu_6858_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U356" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U357" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_39_fu_6879_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_61_fu_6901_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U358" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U359" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_40_fu_6922_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_62_fu_6944_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U360" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U361" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_41_fu_6965_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_63_fu_6987_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U362" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U363" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_42_fu_7008_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_64_fu_7030_p2" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="add_ln151_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_18s_34_1_1_U364" SOURCE="receiver.cpp:151" URAM="0" VARIABLE="mul_ln151_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_16s_34_1_1_U365" SOURCE="receiver.cpp:152" URAM="0" VARIABLE="mul_ln152_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_149_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_43_fu_7051_p2" SOURCE="receiver.cpp:149" URAM="0" VARIABLE="add_ln149_43"/>
                <BindNode BINDTYPE="storage" BRAM="128" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="preamble_upsampled_U" SOURCE="" URAM="0" VARIABLE="preamble_upsampled"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_161_12</Name>
            <Loops>
                <VITIS_LOOP_161_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.780</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37</Best-caseLatency>
                    <Average-caseLatency>37</Average-caseLatency>
                    <Worst-caseLatency>37</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.370 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.370 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.370 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_161_12>
                        <Name>VITIS_LOOP_161_12</Name>
                        <Slack>7.30</Slack>
                        <TripCount>35</TripCount>
                        <Latency>35</Latency>
                        <AbsoluteTimeLatency>0.350 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_161_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1662</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_1_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_2_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_3_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_4_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_5_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_6_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_7_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_8_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_9_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_10_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_11_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_12_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_13_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_14_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_15_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_16_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_17_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_18_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_19_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_20_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_21_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_22_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_23_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_24_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_25_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_26_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_27_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_28_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_29_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_30_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_I_31_d0" SOURCE="receiver.cpp:163" URAM="0" VARIABLE="add_ln163_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_1_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_2_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_3_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_4_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_5_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_6_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_7_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_8_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_9_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_10_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_11_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_12_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_13_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_14_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_15_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_16_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_17_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_18_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_19_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_20_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_21_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_22_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_23_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_24_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_25_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_26_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_27_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_28_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_29_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_30_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_Q_31_d0" SOURCE="receiver.cpp:164" URAM="0" VARIABLE="add_ln164_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_161_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_3072_p2" SOURCE="receiver.cpp:161" URAM="0" VARIABLE="add_ln161"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_171_13</Name>
            <Loops>
                <VITIS_LOOP_171_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.780</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>20</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_171_13>
                        <Name>VITIS_LOOP_171_13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>17</TripCount>
                        <Latency>18</Latency>
                        <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_171_13>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1743</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_2937_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_1_fu_3027_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_2_fu_3050_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_3_fu_3073_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_4_fu_3096_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_5_fu_3119_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_6_fu_3142_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_7_fu_3165_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_8_fu_3188_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_9_fu_3211_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_10_fu_3234_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_11_fu_3257_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_12_fu_3280_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_13_fu_3303_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_14_fu_3326_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_15_fu_3349_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_3372_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_1_fu_3395_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_2_fu_3418_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_3_fu_3441_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_4_fu_3464_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_5_fu_3487_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_6_fu_3510_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_7_fu_3533_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_8_fu_3556_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_9_fu_3579_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_10_fu_3602_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_11_fu_3625_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_12_fu_3648_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_13_fu_3671_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_14_fu_3694_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_15_fu_3717_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_16_fu_3740_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_17_fu_3763_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_18_fu_3786_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_19_fu_3809_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_20_fu_3832_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_21_fu_3855_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_22_fu_3878_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_23_fu_3901_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_24_fu_3924_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_25_fu_3947_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_26_fu_3970_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_27_fu_3993_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_28_fu_4016_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_29_fu_4039_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_30_fu_4062_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_31_fu_4085_p2" SOURCE="receiver.cpp:173" URAM="0" VARIABLE="add_ln173_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_16_fu_4108_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_17_fu_4131_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_18_fu_4154_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_19_fu_4177_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_20_fu_4200_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_21_fu_4223_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_22_fu_4246_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_23_fu_4269_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_24_fu_4292_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_25_fu_4315_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_26_fu_4338_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_27_fu_4361_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_28_fu_4384_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_29_fu_4407_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_30_fu_4430_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_31_fu_4453_p2" SOURCE="receiver.cpp:174" URAM="0" VARIABLE="add_ln174_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_2918_p2" SOURCE="receiver.cpp:171" URAM="0" VARIABLE="add_ln171"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_181_14</Name>
            <Loops>
                <VITIS_LOOP_181_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>37</Best-caseLatency>
                    <Average-caseLatency>37</Average-caseLatency>
                    <Worst-caseLatency>37</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.370 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.370 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.370 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>37</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_181_14>
                        <Name>VITIS_LOOP_181_14</Name>
                        <Slack>7.30</Slack>
                        <TripCount>35</TripCount>
                        <Latency>35</Latency>
                        <AbsoluteTimeLatency>0.350 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_181_14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>20</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1405</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="arr_3_I_d0" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="arr_3_I_1_d0" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="arr_3_I_2_d0" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="arr_3_I_3_d0" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="arr_3_I_4_d0" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="arr_3_I_5_d0" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="arr_3_I_6_d0" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="arr_3_I_7_d0" SOURCE="receiver.cpp:183" URAM="0" VARIABLE="add_ln183_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="arr_3_Q_d0" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="arr_3_Q_1_d0" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="arr_3_Q_2_d0" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="arr_3_Q_3_d0" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="arr_3_Q_4_d0" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="arr_3_Q_5_d0" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="arr_3_Q_6_d0" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="arr_3_Q_7_d0" SOURCE="receiver.cpp:184" URAM="0" VARIABLE="add_ln184_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_181_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_1354_p2" SOURCE="receiver.cpp:181" URAM="0" VARIABLE="add_ln181"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_191_15</Name>
            <Loops>
                <VITIS_LOOP_191_15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.018</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>20</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_191_15>
                        <Name>VITIS_LOOP_191_15</Name>
                        <Slack>7.30</Slack>
                        <TripCount>17</TripCount>
                        <Latency>18</Latency>
                        <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_191_15>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>625</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="arr_4_I_d0" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="arr_4_I_1_d0" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="arr_4_I_2_d0" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="arr_4_I_3_d0" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="arr_4_Q_d0" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="arr_4_Q_1_d0" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="arr_4_Q_2_d0" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="arr_4_Q_3_d0" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="arr_4_I_4_d0" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="arr_4_I_5_d0" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="arr_4_I_6_d0" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="arr_4_I_7_d0" SOURCE="receiver.cpp:193" URAM="0" VARIABLE="add_ln193_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="arr_4_Q_4_d0" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="arr_4_Q_5_d0" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="arr_4_Q_6_d0" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="arr_4_Q_7_d0" SOURCE="receiver.cpp:194" URAM="0" VARIABLE="add_ln194_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_fu_802_p2" SOURCE="receiver.cpp:191" URAM="0" VARIABLE="add_ln191"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_201_16</Name>
            <Loops>
                <VITIS_LOOP_201_16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.048</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>20</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_201_16>
                        <Name>VITIS_LOOP_201_16</Name>
                        <Slack>7.30</Slack>
                        <TripCount>17</TripCount>
                        <Latency>18</Latency>
                        <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_201_16>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>356</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_16" OPTYPE="add" PRAGMA="" RTLNAME="arr_5_I_d0" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="add_ln203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_16" OPTYPE="add" PRAGMA="" RTLNAME="arr_5_I_1_d0" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="add_ln203_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_16" OPTYPE="add" PRAGMA="" RTLNAME="arr_5_Q_d0" SOURCE="receiver.cpp:204" URAM="0" VARIABLE="add_ln204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_16" OPTYPE="add" PRAGMA="" RTLNAME="arr_5_Q_1_d0" SOURCE="receiver.cpp:204" URAM="0" VARIABLE="add_ln204_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_16" OPTYPE="add" PRAGMA="" RTLNAME="arr_5_I_2_d0" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="add_ln203_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_16" OPTYPE="add" PRAGMA="" RTLNAME="arr_5_I_3_d0" SOURCE="receiver.cpp:203" URAM="0" VARIABLE="add_ln203_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_16" OPTYPE="add" PRAGMA="" RTLNAME="arr_5_Q_2_d0" SOURCE="receiver.cpp:204" URAM="0" VARIABLE="add_ln204_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_16" OPTYPE="add" PRAGMA="" RTLNAME="arr_5_Q_3_d0" SOURCE="receiver.cpp:204" URAM="0" VARIABLE="add_ln204_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_201_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_fu_448_p2" SOURCE="receiver.cpp:201" URAM="0" VARIABLE="add_ln201"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_211_17</Name>
            <Loops>
                <VITIS_LOOP_211_17/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.077</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>20</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.200 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.200 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_211_17>
                        <Name>VITIS_LOOP_211_17</Name>
                        <Slack>7.30</Slack>
                        <TripCount>17</TripCount>
                        <Latency>18</Latency>
                        <AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_211_17>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>217</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_17" OPTYPE="add" PRAGMA="" RTLNAME="arr_6_I_d0" SOURCE="receiver.cpp:213" URAM="0" VARIABLE="add_ln213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_17" OPTYPE="add" PRAGMA="" RTLNAME="arr_6_Q_d0" SOURCE="receiver.cpp:214" URAM="0" VARIABLE="add_ln214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_17" OPTYPE="add" PRAGMA="" RTLNAME="arr_6_I_1_d0" SOURCE="receiver.cpp:213" URAM="0" VARIABLE="add_ln213_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_17" OPTYPE="add" PRAGMA="" RTLNAME="arr_6_Q_1_d0" SOURCE="receiver.cpp:214" URAM="0" VARIABLE="add_ln214_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln211_fu_260_p2" SOURCE="receiver.cpp:211" URAM="0" VARIABLE="add_ln211"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_219_18</Name>
            <Loops>
                <VITIS_LOOP_219_18/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.107</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_219_18>
                        <Name>VITIS_LOOP_219_18</Name>
                        <Slack>7.30</Slack>
                        <TripCount>17</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_219_18>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>140</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_219_18" OPTYPE="add" PRAGMA="" RTLNAME="arr_7_I_d0" SOURCE="receiver.cpp:220" URAM="0" VARIABLE="add_ln220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_219_18" OPTYPE="add" PRAGMA="" RTLNAME="arr_7_Q_d0" SOURCE="receiver.cpp:221" URAM="0" VARIABLE="add_ln221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_219_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_fu_156_p2" SOURCE="receiver.cpp:219" URAM="0" VARIABLE="add_ln219"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_228_19</Name>
            <Loops>
                <VITIS_LOOP_228_19/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.137</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_228_19>
                        <Name>VITIS_LOOP_228_19</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_228_19>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>131</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_228_19" OPTYPE="add" PRAGMA="" RTLNAME="arr_8_I_d0" SOURCE="receiver.cpp:229" URAM="0" VARIABLE="add_ln229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_228_19" OPTYPE="add" PRAGMA="" RTLNAME="arr_8_Q_d0" SOURCE="receiver.cpp:230" URAM="0" VARIABLE="add_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_228_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln228_fu_170_p2" SOURCE="receiver.cpp:228" URAM="0" VARIABLE="add_ln228"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_237_20</Name>
            <Loops>
                <VITIS_LOOP_237_20/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.432</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_237_20>
                        <Name>VITIS_LOOP_237_20</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_237_20>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>201</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>150</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_237_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln238_fu_289_p2" SOURCE="receiver.cpp:238" URAM="0" VARIABLE="add_ln238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_237_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_fu_333_p2" SOURCE="receiver.cpp:239" URAM="0" VARIABLE="add_ln239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_237_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln237_fu_270_p2" SOURCE="receiver.cpp:237" URAM="0" VARIABLE="add_ln237"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_244_21</Name>
            <Loops>
                <VITIS_LOOP_244_21/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.161</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_244_21>
                        <Name>VITIS_LOOP_244_21</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_244_21>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>102</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>334</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_244_21" OPTYPE="add" PRAGMA="" RTLNAME="arr_10_I_0_fu_228_p2" SOURCE="receiver.cpp:245" URAM="0" VARIABLE="arr_10_I_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_244_21" OPTYPE="add" PRAGMA="" RTLNAME="arr_10_Q_0_fu_270_p2" SOURCE="receiver.cpp:246" URAM="0" VARIABLE="arr_10_Q_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_244_21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_292_p2" SOURCE="receiver.cpp:244" URAM="0" VARIABLE="add_ln244"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver_Pipeline_VITIS_LOOP_264_22</Name>
            <Loops>
                <VITIS_LOOP_264_22/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.540</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>117</Best-caseLatency>
                    <Average-caseLatency>117</Average-caseLatency>
                    <Worst-caseLatency>117</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>117</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_264_22>
                        <Name>VITIS_LOOP_264_22</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14</TripCount>
                        <Latency>115</Latency>
                        <AbsoluteTimeLatency>1.150 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_264_22>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>64</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>29</UTIL_DSP>
                    <FF>2703</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1799</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1061" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1093" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1093" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1094" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1062" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1094" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_fu_912_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_1_fu_932_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_2_fu_943_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_3_fu_970_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_4_fu_981_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_5_fu_1016_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_6_fu_1027_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_7_fu_1105_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_8_fu_1116_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_9_fu_1179_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_10_fu_1190_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_11_fu_1273_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_12_fu_1284_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_13_fu_1367_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_14_fu_1378_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1063" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1095" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1065" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1097" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1066" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1098" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1069" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1101" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1070" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1102" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1073" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1105" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1074" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1106" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1077" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1109" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1078" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1110" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1081" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1113" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1082" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1114" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1085" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1117" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1086" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1118" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1089" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1121" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1096" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1096" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1064" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1095" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1099" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1099" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1067" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1097" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1100" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1100" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1068" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1098" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1103" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1103" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1071" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1101" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1104" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1104" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1072" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1102" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1107" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1107" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1075" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1105" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1108" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1108" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1076" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1106" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1111" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1111" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1079" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1109" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1112" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1112" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1080" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1110" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1115" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1115" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1083" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1113" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1116" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1116" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1084" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1114" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1119" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1119" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1087" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1117" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1120" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1120" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1088" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1118" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1122" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1122" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1090" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1121" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1091" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1123" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="mul_ln268_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_24s_18s_40s_40_4_1_U1123" SOURCE="receiver.cpp:268" URAM="0" VARIABLE="sub_ln268_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1124" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_18s_40_1_1_U1092" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="mul_ln269_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_24s_18s_40s_40_4_1_U1124" SOURCE="receiver.cpp:269" URAM="0" VARIABLE="add_ln269_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln270_fu_1461_p2" SOURCE="receiver.cpp:270" URAM="0" VARIABLE="add_ln270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_264_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_15_fu_1466_p2" SOURCE="receiver.cpp:264" URAM="0" VARIABLE="add_ln264_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>receiver</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.216</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>631</Best-caseLatency>
                    <Average-caseLatency>690</Average-caseLatency>
                    <Worst-caseLatency>748</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.900 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>632 ~ 749</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>260</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>92</UTIL_BRAM>
                    <DSP>214</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>97</UTIL_DSP>
                    <FF>27749</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>26</UTIL_FF>
                    <LUT>42346</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>79</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_U" SOURCE="receiver.cpp:71" URAM="0" VARIABLE="filt_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_1_U" SOURCE="receiver.cpp:71" URAM="0" VARIABLE="filt_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_2_U" SOURCE="receiver.cpp:71" URAM="0" VARIABLE="filt_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_3_U" SOURCE="receiver.cpp:71" URAM="0" VARIABLE="filt_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_4_U" SOURCE="receiver.cpp:71" URAM="0" VARIABLE="filt_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_5_U" SOURCE="receiver.cpp:71" URAM="0" VARIABLE="filt_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_6_U" SOURCE="receiver.cpp:71" URAM="0" VARIABLE="filt_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_I_7_U" SOURCE="receiver.cpp:71" URAM="0" VARIABLE="filt_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_U" SOURCE="receiver.cpp:72" URAM="0" VARIABLE="filt_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_1_U" SOURCE="receiver.cpp:72" URAM="0" VARIABLE="filt_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_2_U" SOURCE="receiver.cpp:72" URAM="0" VARIABLE="filt_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_3_U" SOURCE="receiver.cpp:72" URAM="0" VARIABLE="filt_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_4_U" SOURCE="receiver.cpp:72" URAM="0" VARIABLE="filt_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_5_U" SOURCE="receiver.cpp:72" URAM="0" VARIABLE="filt_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_6_U" SOURCE="receiver.cpp:72" URAM="0" VARIABLE="filt_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_Q_7_U" SOURCE="receiver.cpp:72" URAM="0" VARIABLE="filt_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_U" SOURCE="receiver.cpp:80" URAM="0" VARIABLE="filt_1_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_1_U" SOURCE="receiver.cpp:80" URAM="0" VARIABLE="filt_1_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_2_U" SOURCE="receiver.cpp:80" URAM="0" VARIABLE="filt_1_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_3_U" SOURCE="receiver.cpp:80" URAM="0" VARIABLE="filt_1_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_4_U" SOURCE="receiver.cpp:80" URAM="0" VARIABLE="filt_1_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_5_U" SOURCE="receiver.cpp:80" URAM="0" VARIABLE="filt_1_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_6_U" SOURCE="receiver.cpp:80" URAM="0" VARIABLE="filt_1_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_I_7_U" SOURCE="receiver.cpp:80" URAM="0" VARIABLE="filt_1_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_U" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="filt_1_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_1_U" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="filt_1_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_2_U" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="filt_1_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_3_U" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="filt_1_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_4_U" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="filt_1_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_5_U" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="filt_1_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_6_U" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="filt_1_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_1_Q_7_U" SOURCE="receiver.cpp:81" URAM="0" VARIABLE="filt_1_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_U" SOURCE="receiver.cpp:91" URAM="0" VARIABLE="filt_2_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_1_U" SOURCE="receiver.cpp:91" URAM="0" VARIABLE="filt_2_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_2_U" SOURCE="receiver.cpp:91" URAM="0" VARIABLE="filt_2_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_3_U" SOURCE="receiver.cpp:91" URAM="0" VARIABLE="filt_2_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_4_U" SOURCE="receiver.cpp:91" URAM="0" VARIABLE="filt_2_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_5_U" SOURCE="receiver.cpp:91" URAM="0" VARIABLE="filt_2_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_6_U" SOURCE="receiver.cpp:91" URAM="0" VARIABLE="filt_2_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_I_7_U" SOURCE="receiver.cpp:91" URAM="0" VARIABLE="filt_2_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_U" SOURCE="receiver.cpp:92" URAM="0" VARIABLE="filt_2_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_1_U" SOURCE="receiver.cpp:92" URAM="0" VARIABLE="filt_2_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_2_U" SOURCE="receiver.cpp:92" URAM="0" VARIABLE="filt_2_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_3_U" SOURCE="receiver.cpp:92" URAM="0" VARIABLE="filt_2_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_4_U" SOURCE="receiver.cpp:92" URAM="0" VARIABLE="filt_2_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_5_U" SOURCE="receiver.cpp:92" URAM="0" VARIABLE="filt_2_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_6_U" SOURCE="receiver.cpp:92" URAM="0" VARIABLE="filt_2_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="filt_2_Q_7_U" SOURCE="receiver.cpp:92" URAM="0" VARIABLE="filt_2_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_3_I_U" SOURCE="receiver.cpp:100" URAM="0" VARIABLE="filt_3_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_3_Q_U" SOURCE="receiver.cpp:101" URAM="0" VARIABLE="filt_3_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_4_I_U" SOURCE="receiver.cpp:106" URAM="0" VARIABLE="filt_4_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_4_Q_U" SOURCE="receiver.cpp:107" URAM="0" VARIABLE="filt_4_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_5_I_U" SOURCE="receiver.cpp:112" URAM="0" VARIABLE="filt_5_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="filt_5_Q_U" SOURCE="receiver.cpp:113" URAM="0" VARIABLE="filt_5_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_1_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_2_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_3_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_4_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_5_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_6_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_7_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_8_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_9_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_10_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_11_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_12_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_13_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_14_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_15_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_16_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_17_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_18_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_19_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_20_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_21_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_22_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_23_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_24_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_25_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_26_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_27_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_28_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_29_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_30_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_31_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_32_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_33_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_34_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_35_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_36_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_37_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_38_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_39_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_40_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_41_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_42_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_43_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_44_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_45_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_46_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_47_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_48_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_49_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_50_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_51_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_52_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_53_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_54_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_55_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_56_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_57_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_58_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_59_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_60_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_61_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_62_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_I_63_U" SOURCE="receiver.cpp:145" URAM="0" VARIABLE="arr_I_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_1_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_2_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_3_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_4_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_5_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_6_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_7_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_8_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_9_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_10_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_11_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_12_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_13_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_14_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_15_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_16_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_17_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_18_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_19_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_20_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_21_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_22_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_23_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_24_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_25_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_26_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_27_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_28_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_29_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_30_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_31_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_32_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_33_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_34_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_35_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_36_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_37_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_38_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_39_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_40_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_41_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_42_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_43_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_44_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_45_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_46_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_47_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_48_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_49_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_50_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_51_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_52_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_53_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_54_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_55_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_56_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_57_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_58_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_59_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_60_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_61_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_62_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_Q_63_U" SOURCE="receiver.cpp:146" URAM="0" VARIABLE="arr_Q_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_1_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_2_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_3_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_4_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_5_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_6_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_7_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_8_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_9_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_10_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_11_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_12_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_13_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_14_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_15_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_16_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_17_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_18_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_19_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_20_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_21_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_22_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_23_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_24_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_25_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_26_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_27_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_28_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_29_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_30_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_I_31_U" SOURCE="receiver.cpp:156" URAM="0" VARIABLE="arr_1_I_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_1_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_2_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_3_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_4_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_5_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_6_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_7_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_8_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_9_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_10_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_11_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_12_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_13_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_14_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_15_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_16_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_17_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_18_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_19_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_20_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_21_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_22_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_23_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_24_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_25_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_26_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_27_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_28_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_29_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_30_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_1_Q_31_U" SOURCE="receiver.cpp:157" URAM="0" VARIABLE="arr_1_Q_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_1_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_2_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_3_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_4_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_5_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_6_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_7_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_8_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_9_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_10_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_11_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_12_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_13_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_14_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_15_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_16_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_17_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_18_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_19_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_20_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_21_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_22_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_23_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_24_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_25_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_26_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_27_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_28_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_29_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_30_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_I_31_U" SOURCE="receiver.cpp:166" URAM="0" VARIABLE="arr_2_I_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_1_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_2_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_3_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_4_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_5_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_6_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_7_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_8_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_9_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_10_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_11_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_12_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_13_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_14_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_15_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_16_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_17_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_18_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_19_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_20_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_21_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_22_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_23_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_24_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_25_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_26_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_27_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_28_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_29_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_30_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_2_Q_31_U" SOURCE="receiver.cpp:167" URAM="0" VARIABLE="arr_2_Q_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_3_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_1_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_3_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_2_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_3_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_3_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_3_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_4_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_3_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_5_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_3_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_6_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_3_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_I_7_U" SOURCE="receiver.cpp:176" URAM="0" VARIABLE="arr_3_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_3_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_1_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_3_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_2_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_3_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_3_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_3_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_4_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_3_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_5_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_3_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_6_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_3_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_3_Q_7_U" SOURCE="receiver.cpp:177" URAM="0" VARIABLE="arr_3_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_4_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_1_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_4_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_2_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_4_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_3_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_4_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_4_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_4_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_5_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_4_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_6_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_4_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_I_7_U" SOURCE="receiver.cpp:186" URAM="0" VARIABLE="arr_4_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_4_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_1_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_4_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_2_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_4_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_3_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_4_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_4_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_4_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_5_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_4_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_6_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_4_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_4_Q_7_U" SOURCE="receiver.cpp:187" URAM="0" VARIABLE="arr_4_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_I_U" SOURCE="receiver.cpp:196" URAM="0" VARIABLE="arr_5_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_I_1_U" SOURCE="receiver.cpp:196" URAM="0" VARIABLE="arr_5_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_I_2_U" SOURCE="receiver.cpp:196" URAM="0" VARIABLE="arr_5_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_I_3_U" SOURCE="receiver.cpp:196" URAM="0" VARIABLE="arr_5_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_Q_U" SOURCE="receiver.cpp:197" URAM="0" VARIABLE="arr_5_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_Q_1_U" SOURCE="receiver.cpp:197" URAM="0" VARIABLE="arr_5_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_Q_2_U" SOURCE="receiver.cpp:197" URAM="0" VARIABLE="arr_5_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_5_Q_3_U" SOURCE="receiver.cpp:197" URAM="0" VARIABLE="arr_5_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_6_I_U" SOURCE="receiver.cpp:206" URAM="0" VARIABLE="arr_6_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_6_I_1_U" SOURCE="receiver.cpp:206" URAM="0" VARIABLE="arr_6_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_6_Q_U" SOURCE="receiver.cpp:207" URAM="0" VARIABLE="arr_6_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="arr_6_Q_1_U" SOURCE="receiver.cpp:207" URAM="0" VARIABLE="arr_6_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_7_I_U" SOURCE="receiver.cpp:216" URAM="0" VARIABLE="arr_7_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_7_Q_U" SOURCE="receiver.cpp:217" URAM="0" VARIABLE="arr_7_Q"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_8_I_U" SOURCE="receiver.cpp:225" URAM="0" VARIABLE="arr_8_I"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="arr_8_Q_U" SOURCE="receiver.cpp:226" URAM="0" VARIABLE="arr_8_Q"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_34_1_1_U1168" SOURCE="receiver.cpp:44" URAM="0" VARIABLE="mul_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18s_18s_34_1_1_U1169" SOURCE="receiver.cpp:45" URAM="0" VARIABLE="mul_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_4057_p2" SOURCE="receiver.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_4139_p2" SOURCE="receiver.cpp:89" URAM="0" VARIABLE="add_ln89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_4150_p2" SOURCE="receiver.cpp:90" URAM="0" VARIABLE="add_ln90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_4205_p2" SOURCE="receiver.cpp:223" URAM="0" VARIABLE="add_ln223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_4216_p2" SOURCE="receiver.cpp:224" URAM="0" VARIABLE="add_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_4226_p2" SOURCE="receiver.cpp:232" URAM="0" VARIABLE="add_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_fu_4236_p2" SOURCE="receiver.cpp:233" URAM="0" VARIABLE="add_ln233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="corr_accum_I_fu_4287_p2" SOURCE="receiver.cpp:249" URAM="0" VARIABLE="corr_accum_I"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="corr_accum_Q_fu_4293_p2" SOURCE="receiver.cpp:250" URAM="0" VARIABLE="corr_accum_Q"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U1166" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="mul_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U1167" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="mul_ln257_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_fu_4315_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="add_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln257_fu_4359_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="sub_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_1_fu_4379_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="add_ln257_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln257_3_fu_4368_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="sub_ln257_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_2_fu_4473_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="add_ln257_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln257_1_fu_4487_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="sub_ln257_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_3_fu_4513_p2" SOURCE="receiver.cpp:257" URAM="0" VARIABLE="add_ln257_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="cos_coefficients_table_U" SOURCE="" URAM="0" VARIABLE="cos_coefficients_table"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sin_coefficients_table_U" SOURCE="" URAM="0" VARIABLE="sin_coefficients_table"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_I_11_U" SOURCE="" URAM="0" VARIABLE="samples_I_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="samples_Q_11_U" SOURCE="" URAM="0" VARIABLE="samples_Q_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_7_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_6_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_5_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_4_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_3_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_2_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_1_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_I_0_U" SOURCE="" URAM="0" VARIABLE="delay_line_I_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_7_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_6_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_5_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_4_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_3_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_2_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_1_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="delay_line_Q_0_U" SOURCE="" URAM="0" VARIABLE="delay_line_Q_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_1_U" SOURCE="" URAM="0" VARIABLE="matched_I_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_2_U" SOURCE="" URAM="0" VARIABLE="matched_I_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_3_U" SOURCE="" URAM="0" VARIABLE="matched_I_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_4_U" SOURCE="" URAM="0" VARIABLE="matched_I_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_5_U" SOURCE="" URAM="0" VARIABLE="matched_I_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_6_U" SOURCE="" URAM="0" VARIABLE="matched_I_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_7_U" SOURCE="" URAM="0" VARIABLE="matched_I_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_8_U" SOURCE="" URAM="0" VARIABLE="matched_I_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_9_U" SOURCE="" URAM="0" VARIABLE="matched_I_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_10_U" SOURCE="" URAM="0" VARIABLE="matched_I_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_11_U" SOURCE="" URAM="0" VARIABLE="matched_I_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_0_U" SOURCE="" URAM="0" VARIABLE="matched_I_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_11_U" SOURCE="" URAM="0" VARIABLE="matched_Q_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_1_U" SOURCE="" URAM="0" VARIABLE="matched_Q_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_0_U" SOURCE="" URAM="0" VARIABLE="matched_Q_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_2_U" SOURCE="" URAM="0" VARIABLE="matched_Q_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_3_U" SOURCE="" URAM="0" VARIABLE="matched_Q_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_4_U" SOURCE="" URAM="0" VARIABLE="matched_Q_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_5_U" SOURCE="" URAM="0" VARIABLE="matched_Q_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_6_U" SOURCE="" URAM="0" VARIABLE="matched_Q_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_7_U" SOURCE="" URAM="0" VARIABLE="matched_Q_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_8_U" SOURCE="" URAM="0" VARIABLE="matched_Q_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_9_U" SOURCE="" URAM="0" VARIABLE="matched_Q_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_10_U" SOURCE="" URAM="0" VARIABLE="matched_Q_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_12_U" SOURCE="" URAM="0" VARIABLE="matched_I_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_13_U" SOURCE="" URAM="0" VARIABLE="matched_I_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_14_U" SOURCE="" URAM="0" VARIABLE="matched_I_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_15_U" SOURCE="" URAM="0" VARIABLE="matched_I_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_16_U" SOURCE="" URAM="0" VARIABLE="matched_I_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_17_U" SOURCE="" URAM="0" VARIABLE="matched_I_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_18_U" SOURCE="" URAM="0" VARIABLE="matched_I_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_19_U" SOURCE="" URAM="0" VARIABLE="matched_I_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_20_U" SOURCE="" URAM="0" VARIABLE="matched_I_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_21_U" SOURCE="" URAM="0" VARIABLE="matched_I_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_22_U" SOURCE="" URAM="0" VARIABLE="matched_I_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_23_U" SOURCE="" URAM="0" VARIABLE="matched_I_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_24_U" SOURCE="" URAM="0" VARIABLE="matched_I_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_25_U" SOURCE="" URAM="0" VARIABLE="matched_I_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_26_U" SOURCE="" URAM="0" VARIABLE="matched_I_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_27_U" SOURCE="" URAM="0" VARIABLE="matched_I_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_28_U" SOURCE="" URAM="0" VARIABLE="matched_I_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_29_U" SOURCE="" URAM="0" VARIABLE="matched_I_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_30_U" SOURCE="" URAM="0" VARIABLE="matched_I_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_I_31_U" SOURCE="" URAM="0" VARIABLE="matched_I_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_12_U" SOURCE="" URAM="0" VARIABLE="matched_Q_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_13_U" SOURCE="" URAM="0" VARIABLE="matched_Q_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_14_U" SOURCE="" URAM="0" VARIABLE="matched_Q_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_15_U" SOURCE="" URAM="0" VARIABLE="matched_Q_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_16_U" SOURCE="" URAM="0" VARIABLE="matched_Q_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_17_U" SOURCE="" URAM="0" VARIABLE="matched_Q_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_18_U" SOURCE="" URAM="0" VARIABLE="matched_Q_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_19_U" SOURCE="" URAM="0" VARIABLE="matched_Q_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_20_U" SOURCE="" URAM="0" VARIABLE="matched_Q_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_21_U" SOURCE="" URAM="0" VARIABLE="matched_Q_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_22_U" SOURCE="" URAM="0" VARIABLE="matched_Q_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_23_U" SOURCE="" URAM="0" VARIABLE="matched_Q_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_24_U" SOURCE="" URAM="0" VARIABLE="matched_Q_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_25_U" SOURCE="" URAM="0" VARIABLE="matched_Q_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_26_U" SOURCE="" URAM="0" VARIABLE="matched_Q_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_27_U" SOURCE="" URAM="0" VARIABLE="matched_Q_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_28_U" SOURCE="" URAM="0" VARIABLE="matched_Q_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_29_U" SOURCE="" URAM="0" VARIABLE="matched_Q_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_30_U" SOURCE="" URAM="0" VARIABLE="matched_Q_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="matched_Q_31_U" SOURCE="" URAM="0" VARIABLE="matched_Q_31"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="result_I" index="0" direction="out" srcType="ap_fixed&lt;24, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="result_I_0_address0" name="result_I_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_0_ce0" name="result_I_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_0_we0" name="result_I_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_0_d0" name="result_I_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_1_address0" name="result_I_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_1_ce0" name="result_I_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_1_we0" name="result_I_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_1_d0" name="result_I_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_2_address0" name="result_I_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_2_ce0" name="result_I_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_2_we0" name="result_I_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_2_d0" name="result_I_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_3_address0" name="result_I_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_3_ce0" name="result_I_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_3_we0" name="result_I_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_3_d0" name="result_I_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_4_address0" name="result_I_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_4_ce0" name="result_I_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_4_we0" name="result_I_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_4_d0" name="result_I_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_5_address0" name="result_I_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_5_ce0" name="result_I_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_5_we0" name="result_I_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_5_d0" name="result_I_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_6_address0" name="result_I_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_6_ce0" name="result_I_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_6_we0" name="result_I_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_6_d0" name="result_I_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_7_address0" name="result_I_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_7_ce0" name="result_I_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_7_we0" name="result_I_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_7_d0" name="result_I_7_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_8_address0" name="result_I_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_8_ce0" name="result_I_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_8_we0" name="result_I_8_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_8_d0" name="result_I_8_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_9_address0" name="result_I_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_9_ce0" name="result_I_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_9_we0" name="result_I_9_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_9_d0" name="result_I_9_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_10_address0" name="result_I_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_10_ce0" name="result_I_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_10_we0" name="result_I_10_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_10_d0" name="result_I_10_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_11_address0" name="result_I_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_11_ce0" name="result_I_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_11_we0" name="result_I_11_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_11_d0" name="result_I_11_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_12_address0" name="result_I_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_12_ce0" name="result_I_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_12_we0" name="result_I_12_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_12_d0" name="result_I_12_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_13_address0" name="result_I_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_13_ce0" name="result_I_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_13_we0" name="result_I_13_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_13_d0" name="result_I_13_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_14_address0" name="result_I_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_14_ce0" name="result_I_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_14_we0" name="result_I_14_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_14_d0" name="result_I_14_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_I_15_address0" name="result_I_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_I_15_ce0" name="result_I_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_15_we0" name="result_I_15_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_I_15_d0" name="result_I_15_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="result_Q" index="1" direction="out" srcType="ap_fixed&lt;24, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="result_Q_0_address0" name="result_Q_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_0_ce0" name="result_Q_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_0_we0" name="result_Q_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_0_d0" name="result_Q_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_1_address0" name="result_Q_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_1_ce0" name="result_Q_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_1_we0" name="result_Q_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_1_d0" name="result_Q_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_2_address0" name="result_Q_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_2_ce0" name="result_Q_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_2_we0" name="result_Q_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_2_d0" name="result_Q_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_3_address0" name="result_Q_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_3_ce0" name="result_Q_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_3_we0" name="result_Q_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_3_d0" name="result_Q_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_4_address0" name="result_Q_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_4_ce0" name="result_Q_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_4_we0" name="result_Q_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_4_d0" name="result_Q_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_5_address0" name="result_Q_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_5_ce0" name="result_Q_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_5_we0" name="result_Q_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_5_d0" name="result_Q_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_6_address0" name="result_Q_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_6_ce0" name="result_Q_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_6_we0" name="result_Q_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_6_d0" name="result_Q_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_7_address0" name="result_Q_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_7_ce0" name="result_Q_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_7_we0" name="result_Q_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_7_d0" name="result_Q_7_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_8_address0" name="result_Q_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_8_ce0" name="result_Q_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_8_we0" name="result_Q_8_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_8_d0" name="result_Q_8_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_9_address0" name="result_Q_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_9_ce0" name="result_Q_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_9_we0" name="result_Q_9_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_9_d0" name="result_Q_9_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_10_address0" name="result_Q_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_10_ce0" name="result_Q_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_10_we0" name="result_Q_10_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_10_d0" name="result_Q_10_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_11_address0" name="result_Q_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_11_ce0" name="result_Q_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_11_we0" name="result_Q_11_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_11_d0" name="result_Q_11_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_12_address0" name="result_Q_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_12_ce0" name="result_Q_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_12_we0" name="result_Q_12_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_12_d0" name="result_Q_12_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_13_address0" name="result_Q_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_13_ce0" name="result_Q_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_13_we0" name="result_Q_13_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_13_d0" name="result_Q_13_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_14_address0" name="result_Q_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_14_ce0" name="result_Q_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_14_we0" name="result_Q_14_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_14_d0" name="result_Q_14_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="result_Q_15_address0" name="result_Q_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="result_Q_15_ce0" name="result_Q_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_15_we0" name="result_Q_15_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="result_Q_15_d0" name="result_Q_15_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="new_sample" index="2" direction="in" srcType="ap_fixed&lt;18, 2, AP_TRN, AP_WRAP, 0&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="new_sample" name="new_sample" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="result_I_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_8_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_8_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_8_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_9_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_9_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_9_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_10_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_10_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_10_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_11_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_11_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_11_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_12_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_12_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_12_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_13_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_13_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_13_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_14_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_14_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_14_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_I_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_I_15_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_I_15_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_I_15_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_I"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_8_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_8_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_8_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_9_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_9_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_9_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_10_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_10_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_10_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_11_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_11_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_11_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_12_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_12_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_12_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_13_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_13_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_13_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_14_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_14_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_14_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="result_Q_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="result_Q_15_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="result_Q_15_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>result_Q_15_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="result_Q"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="new_sample" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="18">
            <portMaps>
                <portMap portMapName="new_sample">DATA</portMap>
            </portMaps>
            <ports>
                <port>new_sample</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="new_sample"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="result_I_0_address0">out, 1</column>
                    <column name="result_I_0_d0">out, 24</column>
                    <column name="result_I_10_address0">out, 1</column>
                    <column name="result_I_10_d0">out, 24</column>
                    <column name="result_I_11_address0">out, 1</column>
                    <column name="result_I_11_d0">out, 24</column>
                    <column name="result_I_12_address0">out, 1</column>
                    <column name="result_I_12_d0">out, 24</column>
                    <column name="result_I_13_address0">out, 1</column>
                    <column name="result_I_13_d0">out, 24</column>
                    <column name="result_I_14_address0">out, 1</column>
                    <column name="result_I_14_d0">out, 24</column>
                    <column name="result_I_15_address0">out, 1</column>
                    <column name="result_I_15_d0">out, 24</column>
                    <column name="result_I_1_address0">out, 1</column>
                    <column name="result_I_1_d0">out, 24</column>
                    <column name="result_I_2_address0">out, 1</column>
                    <column name="result_I_2_d0">out, 24</column>
                    <column name="result_I_3_address0">out, 1</column>
                    <column name="result_I_3_d0">out, 24</column>
                    <column name="result_I_4_address0">out, 1</column>
                    <column name="result_I_4_d0">out, 24</column>
                    <column name="result_I_5_address0">out, 1</column>
                    <column name="result_I_5_d0">out, 24</column>
                    <column name="result_I_6_address0">out, 1</column>
                    <column name="result_I_6_d0">out, 24</column>
                    <column name="result_I_7_address0">out, 1</column>
                    <column name="result_I_7_d0">out, 24</column>
                    <column name="result_I_8_address0">out, 1</column>
                    <column name="result_I_8_d0">out, 24</column>
                    <column name="result_I_9_address0">out, 1</column>
                    <column name="result_I_9_d0">out, 24</column>
                    <column name="result_Q_0_address0">out, 1</column>
                    <column name="result_Q_0_d0">out, 24</column>
                    <column name="result_Q_10_address0">out, 1</column>
                    <column name="result_Q_10_d0">out, 24</column>
                    <column name="result_Q_11_address0">out, 1</column>
                    <column name="result_Q_11_d0">out, 24</column>
                    <column name="result_Q_12_address0">out, 1</column>
                    <column name="result_Q_12_d0">out, 24</column>
                    <column name="result_Q_13_address0">out, 1</column>
                    <column name="result_Q_13_d0">out, 24</column>
                    <column name="result_Q_14_address0">out, 1</column>
                    <column name="result_Q_14_d0">out, 24</column>
                    <column name="result_Q_15_address0">out, 1</column>
                    <column name="result_Q_15_d0">out, 24</column>
                    <column name="result_Q_1_address0">out, 1</column>
                    <column name="result_Q_1_d0">out, 24</column>
                    <column name="result_Q_2_address0">out, 1</column>
                    <column name="result_Q_2_d0">out, 24</column>
                    <column name="result_Q_3_address0">out, 1</column>
                    <column name="result_Q_3_d0">out, 24</column>
                    <column name="result_Q_4_address0">out, 1</column>
                    <column name="result_Q_4_d0">out, 24</column>
                    <column name="result_Q_5_address0">out, 1</column>
                    <column name="result_Q_5_d0">out, 24</column>
                    <column name="result_Q_6_address0">out, 1</column>
                    <column name="result_Q_6_d0">out, 24</column>
                    <column name="result_Q_7_address0">out, 1</column>
                    <column name="result_Q_7_d0">out, 24</column>
                    <column name="result_Q_8_address0">out, 1</column>
                    <column name="result_Q_8_d0">out, 24</column>
                    <column name="result_Q_9_address0">out, 1</column>
                    <column name="result_Q_9_d0">out, 24</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="ap_return">, out, 32</column>
                    <column name="new_sample">ap_none, in, 18</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="result_I">out, ap_fixed&lt;24 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="result_Q">out, ap_fixed&lt;24 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="new_sample">in, ap_fixed&lt;18 2 AP_TRN AP_WRAP 0&gt;</column>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="result_I">result_I_0_address0, port, offset</column>
                    <column name="result_I">result_I_0_ce0, port, </column>
                    <column name="result_I">result_I_0_we0, port, </column>
                    <column name="result_I">result_I_0_d0, port, </column>
                    <column name="result_I">result_I_1_address0, port, offset</column>
                    <column name="result_I">result_I_1_ce0, port, </column>
                    <column name="result_I">result_I_1_we0, port, </column>
                    <column name="result_I">result_I_1_d0, port, </column>
                    <column name="result_I">result_I_2_address0, port, offset</column>
                    <column name="result_I">result_I_2_ce0, port, </column>
                    <column name="result_I">result_I_2_we0, port, </column>
                    <column name="result_I">result_I_2_d0, port, </column>
                    <column name="result_I">result_I_3_address0, port, offset</column>
                    <column name="result_I">result_I_3_ce0, port, </column>
                    <column name="result_I">result_I_3_we0, port, </column>
                    <column name="result_I">result_I_3_d0, port, </column>
                    <column name="result_I">result_I_4_address0, port, offset</column>
                    <column name="result_I">result_I_4_ce0, port, </column>
                    <column name="result_I">result_I_4_we0, port, </column>
                    <column name="result_I">result_I_4_d0, port, </column>
                    <column name="result_I">result_I_5_address0, port, offset</column>
                    <column name="result_I">result_I_5_ce0, port, </column>
                    <column name="result_I">result_I_5_we0, port, </column>
                    <column name="result_I">result_I_5_d0, port, </column>
                    <column name="result_I">result_I_6_address0, port, offset</column>
                    <column name="result_I">result_I_6_ce0, port, </column>
                    <column name="result_I">result_I_6_we0, port, </column>
                    <column name="result_I">result_I_6_d0, port, </column>
                    <column name="result_I">result_I_7_address0, port, offset</column>
                    <column name="result_I">result_I_7_ce0, port, </column>
                    <column name="result_I">result_I_7_we0, port, </column>
                    <column name="result_I">result_I_7_d0, port, </column>
                    <column name="result_I">result_I_8_address0, port, offset</column>
                    <column name="result_I">result_I_8_ce0, port, </column>
                    <column name="result_I">result_I_8_we0, port, </column>
                    <column name="result_I">result_I_8_d0, port, </column>
                    <column name="result_I">result_I_9_address0, port, offset</column>
                    <column name="result_I">result_I_9_ce0, port, </column>
                    <column name="result_I">result_I_9_we0, port, </column>
                    <column name="result_I">result_I_9_d0, port, </column>
                    <column name="result_I">result_I_10_address0, port, offset</column>
                    <column name="result_I">result_I_10_ce0, port, </column>
                    <column name="result_I">result_I_10_we0, port, </column>
                    <column name="result_I">result_I_10_d0, port, </column>
                    <column name="result_I">result_I_11_address0, port, offset</column>
                    <column name="result_I">result_I_11_ce0, port, </column>
                    <column name="result_I">result_I_11_we0, port, </column>
                    <column name="result_I">result_I_11_d0, port, </column>
                    <column name="result_I">result_I_12_address0, port, offset</column>
                    <column name="result_I">result_I_12_ce0, port, </column>
                    <column name="result_I">result_I_12_we0, port, </column>
                    <column name="result_I">result_I_12_d0, port, </column>
                    <column name="result_I">result_I_13_address0, port, offset</column>
                    <column name="result_I">result_I_13_ce0, port, </column>
                    <column name="result_I">result_I_13_we0, port, </column>
                    <column name="result_I">result_I_13_d0, port, </column>
                    <column name="result_I">result_I_14_address0, port, offset</column>
                    <column name="result_I">result_I_14_ce0, port, </column>
                    <column name="result_I">result_I_14_we0, port, </column>
                    <column name="result_I">result_I_14_d0, port, </column>
                    <column name="result_I">result_I_15_address0, port, offset</column>
                    <column name="result_I">result_I_15_ce0, port, </column>
                    <column name="result_I">result_I_15_we0, port, </column>
                    <column name="result_I">result_I_15_d0, port, </column>
                    <column name="result_Q">result_Q_0_address0, port, offset</column>
                    <column name="result_Q">result_Q_0_ce0, port, </column>
                    <column name="result_Q">result_Q_0_we0, port, </column>
                    <column name="result_Q">result_Q_0_d0, port, </column>
                    <column name="result_Q">result_Q_1_address0, port, offset</column>
                    <column name="result_Q">result_Q_1_ce0, port, </column>
                    <column name="result_Q">result_Q_1_we0, port, </column>
                    <column name="result_Q">result_Q_1_d0, port, </column>
                    <column name="result_Q">result_Q_2_address0, port, offset</column>
                    <column name="result_Q">result_Q_2_ce0, port, </column>
                    <column name="result_Q">result_Q_2_we0, port, </column>
                    <column name="result_Q">result_Q_2_d0, port, </column>
                    <column name="result_Q">result_Q_3_address0, port, offset</column>
                    <column name="result_Q">result_Q_3_ce0, port, </column>
                    <column name="result_Q">result_Q_3_we0, port, </column>
                    <column name="result_Q">result_Q_3_d0, port, </column>
                    <column name="result_Q">result_Q_4_address0, port, offset</column>
                    <column name="result_Q">result_Q_4_ce0, port, </column>
                    <column name="result_Q">result_Q_4_we0, port, </column>
                    <column name="result_Q">result_Q_4_d0, port, </column>
                    <column name="result_Q">result_Q_5_address0, port, offset</column>
                    <column name="result_Q">result_Q_5_ce0, port, </column>
                    <column name="result_Q">result_Q_5_we0, port, </column>
                    <column name="result_Q">result_Q_5_d0, port, </column>
                    <column name="result_Q">result_Q_6_address0, port, offset</column>
                    <column name="result_Q">result_Q_6_ce0, port, </column>
                    <column name="result_Q">result_Q_6_we0, port, </column>
                    <column name="result_Q">result_Q_6_d0, port, </column>
                    <column name="result_Q">result_Q_7_address0, port, offset</column>
                    <column name="result_Q">result_Q_7_ce0, port, </column>
                    <column name="result_Q">result_Q_7_we0, port, </column>
                    <column name="result_Q">result_Q_7_d0, port, </column>
                    <column name="result_Q">result_Q_8_address0, port, offset</column>
                    <column name="result_Q">result_Q_8_ce0, port, </column>
                    <column name="result_Q">result_Q_8_we0, port, </column>
                    <column name="result_Q">result_Q_8_d0, port, </column>
                    <column name="result_Q">result_Q_9_address0, port, offset</column>
                    <column name="result_Q">result_Q_9_ce0, port, </column>
                    <column name="result_Q">result_Q_9_we0, port, </column>
                    <column name="result_Q">result_Q_9_d0, port, </column>
                    <column name="result_Q">result_Q_10_address0, port, offset</column>
                    <column name="result_Q">result_Q_10_ce0, port, </column>
                    <column name="result_Q">result_Q_10_we0, port, </column>
                    <column name="result_Q">result_Q_10_d0, port, </column>
                    <column name="result_Q">result_Q_11_address0, port, offset</column>
                    <column name="result_Q">result_Q_11_ce0, port, </column>
                    <column name="result_Q">result_Q_11_we0, port, </column>
                    <column name="result_Q">result_Q_11_d0, port, </column>
                    <column name="result_Q">result_Q_12_address0, port, offset</column>
                    <column name="result_Q">result_Q_12_ce0, port, </column>
                    <column name="result_Q">result_Q_12_we0, port, </column>
                    <column name="result_Q">result_Q_12_d0, port, </column>
                    <column name="result_Q">result_Q_13_address0, port, offset</column>
                    <column name="result_Q">result_Q_13_ce0, port, </column>
                    <column name="result_Q">result_Q_13_we0, port, </column>
                    <column name="result_Q">result_Q_13_d0, port, </column>
                    <column name="result_Q">result_Q_14_address0, port, offset</column>
                    <column name="result_Q">result_Q_14_ce0, port, </column>
                    <column name="result_Q">result_Q_14_we0, port, </column>
                    <column name="result_Q">result_Q_14_d0, port, </column>
                    <column name="result_Q">result_Q_15_address0, port, offset</column>
                    <column name="result_Q">result_Q_15_ce0, port, </column>
                    <column name="result_Q">result_Q_15_we0, port, </column>
                    <column name="result_Q">result_Q_15_d0, port, </column>
                    <column name="new_sample">new_sample, port, </column>
                    <column name="return">ap_return, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="receiver.cpp:31" status="valid" parentFunction="receiver" variable="samples_I" isDirective="0" options="variable=samples_I type=cyclic factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:32" status="valid" parentFunction="receiver" variable="samples_Q" isDirective="0" options="variable=samples_Q type=cyclic factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:33" status="valid" parentFunction="receiver" variable="matched_I" isDirective="0" options="variable=matched_I type=cyclic factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:34" status="valid" parentFunction="receiver" variable="matched_Q" isDirective="0" options="variable=matched_Q type=cyclic factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:35" status="valid" parentFunction="receiver" variable="delay_line_I" isDirective="0" options="variable=delay_line_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:36" status="valid" parentFunction="receiver" variable="delay_line_Q" isDirective="0" options="variable=delay_line_Q type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:37" status="valid" parentFunction="receiver" variable="result_I" isDirective="0" options="variable=result_I type=cyclic factor=16"/>
        <Pragma type="array_partition" location="receiver.cpp:38" status="valid" parentFunction="receiver" variable="result_Q" isDirective="0" options="variable=result_Q type=cyclic factor=16"/>
        <Pragma type="unroll" location="receiver.cpp:53" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=32"/>
        <Pragma type="unroll" location="receiver.cpp:64" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:73" status="valid" parentFunction="receiver" variable="filt_I" isDirective="0" options="variable=filt_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:74" status="valid" parentFunction="receiver" variable="filt_Q" isDirective="0" options="variable=filt_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:76" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:82" status="valid" parentFunction="receiver" variable="filt_1_I" isDirective="0" options="variable=filt_1_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:83" status="valid" parentFunction="receiver" variable="filt_1_Q" isDirective="0" options="variable=filt_1_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:85" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:93" status="valid" parentFunction="receiver" variable="filt_2_I" isDirective="0" options="variable=filt_2_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:94" status="valid" parentFunction="receiver" variable="filt_2_Q" isDirective="0" options="variable=filt_2_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:96" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:133" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:147" status="valid" parentFunction="receiver" variable="arr_I" isDirective="0" options="variable=arr_I type=cyclic factor=64"/>
        <Pragma type="array_partition" location="receiver.cpp:148" status="valid" parentFunction="receiver" variable="arr_Q" isDirective="0" options="variable=arr_Q type=cyclic factor=64"/>
        <Pragma type="unroll" location="receiver.cpp:150" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=64"/>
        <Pragma type="array_partition" location="receiver.cpp:158" status="valid" parentFunction="receiver" variable="arr_1_I" isDirective="0" options="variable=arr_1_I type=cyclic factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:159" status="valid" parentFunction="receiver" variable="arr_1_Q" isDirective="0" options="variable=arr_1_Q type=cyclic factor=32"/>
        <Pragma type="unroll" location="receiver.cpp:162" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:168" status="valid" parentFunction="receiver" variable="arr_2_I" isDirective="0" options="variable=arr_2_I type=cyclic factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:169" status="valid" parentFunction="receiver" variable="arr_2_Q" isDirective="0" options="variable=arr_2_Q type=cyclic factor=32"/>
        <Pragma type="unroll" location="receiver.cpp:172" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=32"/>
        <Pragma type="array_partition" location="receiver.cpp:178" status="valid" parentFunction="receiver" variable="arr_3_I" isDirective="0" options="variable=arr_3_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:179" status="valid" parentFunction="receiver" variable="arr_3_Q" isDirective="0" options="variable=arr_3_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:182" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:188" status="valid" parentFunction="receiver" variable="arr_4_I" isDirective="0" options="variable=arr_4_I type=cyclic factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:189" status="valid" parentFunction="receiver" variable="arr_4_Q" isDirective="0" options="variable=arr_4_Q type=cyclic factor=8"/>
        <Pragma type="unroll" location="receiver.cpp:192" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="array_partition" location="receiver.cpp:198" status="valid" parentFunction="receiver" variable="arr_5_I" isDirective="0" options="variable=arr_5_I type=cyclic factor=4"/>
        <Pragma type="array_partition" location="receiver.cpp:199" status="valid" parentFunction="receiver" variable="arr_5_Q" isDirective="0" options="variable=arr_5_Q type=cyclic factor=4"/>
        <Pragma type="unroll" location="receiver.cpp:202" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="array_partition" location="receiver.cpp:208" status="valid" parentFunction="receiver" variable="arr_6_I" isDirective="0" options="variable=arr_6_I type=cyclic factor=2"/>
        <Pragma type="array_partition" location="receiver.cpp:209" status="valid" parentFunction="receiver" variable="arr_6_Q" isDirective="0" options="variable=arr_6_Q type=cyclic factor=2"/>
        <Pragma type="unroll" location="receiver.cpp:212" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="receiver.cpp:265" status="valid" parentFunction="receiver" variable="" isDirective="0" options="factor=16"/>
    </PragmaReport>
</profile>

