#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jan 20 18:24:18 2023
# Process ID: 67865
# Current directory: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2
# Command line: vivado -mode gui -source ./vivado/noelvmp_vivado.tcl
# Log file: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado.log
# Journal file: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado.jou
#-----------------------------------------------------------
start_gui
source ./vivado/noelvmp_vivado.tcl
# create_project noelv-digilent-genesys2 ./vivado/noelv-digilent-genesys2 -part xc7k325t-ffg900-2 -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
# set_property source_mgmt_mode DisplayOnly [current_project]
# set_property top testbench [get_filesets sim_1]
# set_property top_lib work [get_filesets sim_1]
# set_property target_language verilog [current_project]
# set_property strategy {Vivado Synthesis Defaults} [get_runs synth_1]
# set_property strategy {Performance_ExplorePostRoutePhysOpt} [get_runs impl_1]
# read_vhdl -library grlib ./../../lib/grlib/stdlib/version.vhd
# read_vhdl -library grlib ./../../lib/grlib/stdlib/config_types.vhd
# read_vhdl -library grlib ./grlib_config.vhd
# read_vhdl -library grlib ./../../lib/grlib/stdlib/stdlib.vhd
# read_vhdl -library grlib ./../../lib/grlib/stdlib/stdio.vhd
# set_property used_in_synthesis false [get_files ./../../lib/grlib/stdlib/stdio.vhd]
# read_vhdl -library grlib ./../../lib/grlib/stdlib/testlib.vhd
# set_property used_in_synthesis false [get_files ./../../lib/grlib/stdlib/testlib.vhd]
# read_vhdl -library grlib ./../../lib/grlib/util/util.vhd
# set_property used_in_synthesis false [get_files ./../../lib/grlib/util/util.vhd]
# read_vhdl -library grlib ./../../lib/grlib/sparc/sparc.vhd
# read_vhdl -library grlib ./../../lib/grlib/sparc/sparc_disas.vhd
# set_property used_in_synthesis false [get_files ./../../lib/grlib/sparc/sparc_disas.vhd]
# read_vhdl -library grlib ./../../lib/grlib/sparc/cpu_disas.vhd
# set_property used_in_synthesis false [get_files ./../../lib/grlib/sparc/cpu_disas.vhd]
# read_vhdl -library grlib ./../../lib/grlib/riscv/riscv.vhd
# read_vhdl -library grlib ./../../lib/grlib/riscv/riscv_disas.vhd
# set_property used_in_synthesis false [get_files ./../../lib/grlib/riscv/riscv_disas.vhd]
# read_vhdl -library grlib ./../../lib/grlib/riscv/cpu_disas.vhd
# set_property used_in_synthesis false [get_files ./../../lib/grlib/riscv/cpu_disas.vhd]
# read_vhdl -library grlib ./../../lib/grlib/modgen/multlib.vhd
# read_vhdl -library grlib ./../../lib/grlib/modgen/leaves.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/amba.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/devices.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/defmst.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/apbctrl.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/apbctrlx.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/apbctrlsp.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/apbctrldp.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/apbctrl3p.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/apbctrl4p.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/ahbctrl.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/dma2ahb_pkg.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/dma2ahb.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/ahbmst.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/ahblitm2ahbm.vhd
# read_vhdl -library grlib ./../../lib/grlib/amba/dma2ahb_tp.vhd
# set_property used_in_synthesis false [get_files ./../../lib/grlib/amba/dma2ahb_tp.vhd]
# read_vhdl -library grlib ./../../lib/grlib/amba/amba_tp.vhd
# set_property used_in_synthesis false [get_files ./../../lib/grlib/amba/amba_tp.vhd]
# read_vhdl -library grlib ./../../lib/grlib/dftlib/dftlib.vhd
# read_vhdl -library grlib ./../../lib/grlib/dftlib/trstmux.vhd
# read_vhdl -library grlib ./../../lib/grlib/dftlib/synciotest.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/generic_bm_pkg.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/ahb_be.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/axi4_be.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/bmahbmst.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/bm_fre.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/bm_me_rc.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/bm_me_wc.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/fifo_control_rc.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/fifo_control_wc.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/generic_bm_ahb.vhd
# read_vhdl -library grlib ./../../lib/grlib/generic_bm/generic_bm_axi.vhd
# read_vhdl -library techmap ./../../lib/techmap/gencomp/gencomp.vhd
# read_vhdl -library techmap ./../../lib/techmap/gencomp/netcomp.vhd
# read_vhdl -library techmap ./../../lib/techmap/alltech/allclkgen.vhd
# read_vhdl -library techmap ./../../lib/techmap/alltech/allddr.vhd
# read_vhdl -library techmap ./../../lib/techmap/alltech/allmem.vhd
# read_vhdl -library techmap ./../../lib/techmap/alltech/allmul.vhd
# read_vhdl -library techmap ./../../lib/techmap/alltech/allpads.vhd
# read_vhdl -library techmap ./../../lib/techmap/alltech/alltap.vhd
# read_vhdl -library techmap ./../../lib/techmap/inferred/memory_inferred.vhd
# read_vhdl -library techmap ./../../lib/techmap/inferred/ddr_inferred.vhd
# read_vhdl -library techmap ./../../lib/techmap/inferred/mul_inferred.vhd
# read_vhdl -library techmap ./../../lib/techmap/inferred/ddr_phy_inferred.vhd
# read_vhdl -library techmap ./../../lib/techmap/inferred/ddrphy_datapath.vhd
# read_vhdl -library techmap ./../../lib/techmap/inferred/fifo_inferred.vhd
# read_vhdl -library techmap ./../../lib/techmap/inferred/sim_pll.vhd
# set_property used_in_synthesis false [get_files ./../../lib/techmap/inferred/sim_pll.vhd]
# read_vhdl -library techmap ./../../lib/techmap/inferred/lpddr2_phy_inferred.vhd
# set_property used_in_synthesis false [get_files ./../../lib/techmap/inferred/lpddr2_phy_inferred.vhd]
# read_vhdl -library techmap ./../../lib/techmap/unisim/memory_kintex7.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/memory_ultrascale.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/memory_unisim.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/buffer_unisim.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/pads_unisim.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/clkgen_unisim.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/tap_unisim.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/ddr_unisim.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/ddr_phy_unisim.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/sysmon_unisim.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/mul_unisim.vhd
# read_vhdl -library techmap ./../../lib/techmap/unisim/spictrl_unisim.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/techbuf.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/clkgen.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/clkmux.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/clkinv.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/clkand.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/grgates.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/ddr_ireg.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/ddr_oreg.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/clkpad.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/clkpad_ds.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/inpad.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/inpad_ds.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/iodpad.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/iopad.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/iopad_ds.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/lvds_combo.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/odpad.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/outpad.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/outpad_ds.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/toutpad.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/toutpad_ds.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/skew_outpad.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/ddrphy.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncram.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncram64.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncram_2p.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncram_dp.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncfifo_2p.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/regfile_3p.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/tap.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/nandtree.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/grlfpw_net.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/grfpw_net.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/leon3_net.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/leon4_net.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/mul_61x61.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/cpu_disas_net.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/ringosc.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/grpci2_phy_net.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/system_monitor.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/inpad_ddr.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/outpad_ddr.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/iopad_ddr.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncram128bw.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncram256bw.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncram128.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncram156bw.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/techmult.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/spictrl_net.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/scanreg.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncrambw.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncram_2pbw.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/sdram_phy.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/syncreg.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/serdes.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/iopad_tm.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/toutpad_tm.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/memrwcol.vhd
# read_vhdl -library techmap ./../../lib/techmap/maps/cdcbus.vhd
# read_vhdl -library eth ./../../lib/eth/comp/ethcomp.vhd
# read_vhdl -library eth ./../../lib/eth/core/greth_pkg.vhd
# read_vhdl -library eth ./../../lib/eth/core/eth_rstgen.vhd
# read_vhdl -library eth ./../../lib/eth/core/eth_edcl_ahb_mst.vhd
# read_vhdl -library eth ./../../lib/eth/core/eth_ahb_mst.vhd
# read_vhdl -library eth ./../../lib/eth/core/greth_tx.vhd
# read_vhdl -library eth ./../../lib/eth/core/greth_rx.vhd
# read_vhdl -library eth ./../../lib/eth/core/grethc.vhd
# read_vhdl -library eth ./../../lib/eth/wrapper/greth_gen.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/arith/arith.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/arith/mul32.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/arith/div32.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/memctrl/memctrl.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/memctrl/sdctrl.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/memctrl/sdctrl64.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/memctrl/sdmctrl.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/memctrl/srctrl.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/srmmu/mmuconfig.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/srmmu/mmuiface.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/srmmu/libmmu.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/srmmu/mmutlbcam.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/srmmu/mmulrue.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/srmmu/mmulru.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/srmmu/mmutlb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/srmmu/mmutw.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/srmmu/mmu.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3/leon3.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3/grfpushwx.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/tbufmem.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/tbufmem_2p.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/dsu3x.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/dsu3.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/dsu3_mb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/libfpu.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/libiu.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/libcache.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/libleon3.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/regfile_3p_l3.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/mmu_acache.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/mmu_icache.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/mmu_dcache.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/cachemem.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/mmu_cache.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/grfpwx.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/grlfpwx.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/iu3.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/proc3.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/grfpwxsh.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/leon3x.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/leon3cg.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/leon3s.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/leon3sh.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/l3stat.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon3v3/cmvalidbits.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon4/leon4.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/irqmp/irqmp.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/irqmp/irqamp.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/irqmp/irqmp_bmode.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/l2cache/pkg/l2cache.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/canfd/canfd.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/axi/axi.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/axi/ahbm2axi.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/axi/ahbm2axi3.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/axi/ahbm2axi4.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/axi/axinullslv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/axi/ahb2axib.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/axi/ahb2axi3b.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/axi/ahb2axi4b.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/axi/ahb2axi_l.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/misc.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/rstgen.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/gptimer.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/ahbram.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/ahbdpram.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/ahbtrace_mmb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/ahbtrace_mb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/ahbtrace.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/grgpio.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/ahbstat.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/logan.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/apbps2.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/charrom_package.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/charrom.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/apbvga.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/svgactrl.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/grsysmon.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/gracectrl.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/grgpreg.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/ahb_mst_iface.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/grgprbank.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/grversion.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/apb3cdc.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/ahbsmux.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/ahbmmux.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/misc/grtachom.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/net/net.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/uart/uart.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/uart/libdcom.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/uart/apbuart.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/uart/dcom.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/uart/dcom_uart.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/uart/ahbuart.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/sim/sim.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/sim.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/sram.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/sram.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/sram16.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/sram16.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/phy.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/phy.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/ser_phy.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/ser_phy.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/ahbrep.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/ahbrep.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/delay_wire.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/delay_wire.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/pwm_check.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/pwm_check.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/ramback.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/ramback.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/slavecheck_slv.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/slavecheck_slv.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/ddrram.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/ddrram.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/ddr2ram.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/ddr2ram.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/ddr3ram.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/ddr3ram.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/sdrtestmod.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/sdrtestmod.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/ahbram_sim.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/ahbram_sim.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/aximem.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/aximem.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/axirep.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/axirep.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/axixmem.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/axixmem.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/sramtestmod.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/sramtestmod.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/uartprint.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/uartprint.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/dfi_phy_sim.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/dfi_phy_sim.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/sim/dfi_phy_sim_fr.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/sim/dfi_phy_sim_fr.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/jtag.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/libjtagcom.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/jtagcom.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/bscanregs.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/bscanregsbd.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/jtagcom2.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/ahbjtag.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/ahbjtag_bsd.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/jtagcomrv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/ahbjtagrv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/jtagtst.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/jtag/jtagtst.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/jtag/jtag_rv.vhd
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/jtag/jtag_rv.vhd]
# read_vhdl -library gaisler ./../../lib/gaisler/greth/ethernet_mac.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/greth.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/greth_mb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/greth_gbit.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/greths.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/greth_gbit_mb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/greths_mb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/grethm.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/grethm_mb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/adapters/rgmii.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/adapters/rgmii_kc705.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/adapters/rgmii_series6.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/adapters/comma_detect.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/adapters/elastic_buffer.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/adapters/gmii_to_mii.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/greth/adapters/word_aligner.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddrpkg.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddrintpkg.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddrphy_wrap.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddr2spax_ahb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddr2spax_ddr.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddr2buf.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddr2spax.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddr2spa.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddr1spax.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddr1spax_ddr.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ddrspa.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ahb2mig_7series_pkg.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ahb2mig_7series.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ahb2mig_7series_ddr2_dq16_ad13_ba3.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ahb2mig_7series_ddr3_dq16_ad15_ba3.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ahb2mig_7series_cpci_xc7k.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ahb2axi_mig_7series.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/axi_mig_7series.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ahb2avl_async.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/ddr/ahb2avl_async_be.vhd
# read_verilog -library gaisler ./../../lib/gaisler/ddr/mig_interface_model.v
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
# set_property used_in_synthesis false [get_files ./../../lib/gaisler/ddr/mig_interface_model.v]
# read_vhdl -library gaisler ./../../lib/gaisler/nand/nandpkg.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/grdmac2/grdmac2_pkg.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/grdmac2/grdmac2_apb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/grdmac2/mem2buf.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/grdmac2/buf2mem.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/grdmac2/grdmac2_ctrl.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/grdmac2/grdmac2.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/grdmac2/grdmac2_ahb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/grdmac2/grdmac2_acc.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/grdmac2/grdmac2_axi.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/subsys/subsys.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/subsys/leon_dsu_stat_base.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/plic/plic.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/plic/grplic.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/plic/plic_encoder.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/plic/plic_gateway.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/plic/plic_target.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/plic/grplic_ahb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5/leon5.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/leon5int.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/itbufmem5.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/bht_pap.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/btb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/inst_text.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/iu5.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/cctrl5.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/cachemem5.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/regfile5_ram.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/regfile5_dff.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/nanofpu.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/cpucore5.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/tbufmem5.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/dbgmod5.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/irqmp5.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/l5stat.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/leon5v0/leon5sys.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/l2c_lite/l2c_lite.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/l2c_lite/l2c_lite_mem.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/l2c_lite/l2c_lite_ctrl.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/l2c_lite/l2c_lite_ahb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/l2c_lite/l2c_lite_axi.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/pkg_64/../pkg/noelv_cfg_64.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/pkg_64/../pkg/noelv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/pkg_64/../pkg/noelv_cpu_cfg.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/clint/clint.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/clint/clint_ahb.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/utilnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/noelvint.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/nvsupport.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/mmuconfig.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/bhtnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/btbnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/btbdmnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/rasnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/tbufmemnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/fputilnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/cachememnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/mul64.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/div64.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/regfile64sramnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/regfile64dffnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/progbuf.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/alunv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/rvvi.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/iunv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/itracenv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/cpucorenv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/rvdmx.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/rvdm.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/cctrlnv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/mulfp.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/core/nanofpunv.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/subsys/noelvcpu.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/subsys/dummy_pnp.vhd
# read_vhdl -library gaisler ./../../lib/gaisler/noelv/subsys/noelvsys.vhd
# read_vhdl -library work ./../../lib/work/debug/debug.vhd
# set_property used_in_synthesis false [get_files ./../../lib/work/debug/debug.vhd]
# read_vhdl -library work ./../../lib/work/debug/grtestmod.vhd
# set_property used_in_synthesis false [get_files ./../../lib/work/debug/grtestmod.vhd]
# read_vhdl -library work ./../../lib/work/debug/cpu_disas.vhd
# set_property used_in_synthesis false [get_files ./../../lib/work/debug/cpu_disas.vhd]
# read_vhdl -library work ./rtl/axi_mig3_7series.vhd
# read_vhdl -library work ./../../boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd
# read_vhdl -library work ./rtl/clockers_mig.vhd
# read_vhdl -library work ./config.vhd
# read_vhdl -library work ./cfg/config_local.vhd
# read_vhdl -library work ./../noelv-generic/rtl/core/rev.vhd
# read_vhdl -library work ./../noelv-generic/rtl/core/cfgmap.vhd
# read_vhdl -library work ./../noelv-generic/rtl/core/noelvcore.vhd
# read_vhdl -library work ./rtl/ahbrom.vhd
# read_vhdl -library work ./rtl/ahbrom64.vhd
# read_vhdl -library work ./rtl/ahbrom128.vhd
# read_vhdl -library work ./rtl/noelvmp.vhd
# read_vhdl -library work ./tb/testbench.vhd
# set_property used_in_synthesis false [get_files ./tb/testbench.vhd]
# add_files -fileset sim_1 prom.srec ram.srec
# read_xdc ./../../boards/digilent-genesys2/Genesys-2-xc7k325t.xdc
# set_property used_in_synthesis true [get_files ./../../boards/digilent-genesys2/Genesys-2-xc7k325t.xdc]
# set_property used_in_implementation true [get_files ./../../boards/digilent-genesys2/Genesys-2-xc7k325t.xdc]
# read_xdc ./../../boards/digilent-genesys2/voltage_config.xdc
# set_property used_in_synthesis true [get_files ./../../boards/digilent-genesys2/voltage_config.xdc]
# set_property used_in_implementation true [get_files ./../../boards/digilent-genesys2/voltage_config.xdc]
# read_xdc ./../../boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc
# set_property used_in_synthesis true [get_files ./../../boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc]
# set_property used_in_implementation true [get_files ./../../boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc]
# set_property target_simulator ModelSim [current_project]
# set_property top_lib work [current_fileset]
# set_property top_arch rtl [current_fileset]
# set_property top noelvmp [current_fileset]
# set_property target_language verilog [current_project]
# import_ip -files vivado/mig.xci -name mig
# import_ip -files vivado/clk_100MHz.xci -name clk_100MHz
# import_ip -files vivado/mig_cdc.xci -name mig_cdc
# generate_target  all [get_files ./vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig.xci] -force 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mig'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mig'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mig'...
# generate_target  all [get_files ./vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig_cdc/mig_cdc.xci] -force 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig_cdc'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig_cdc'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig_cdc/mig_cdc_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mig_cdc'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mig_cdc'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mig_cdc'...
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_100MHz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_100MHz'...
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
[Fri Jan 20 18:28:47 2023] Launched mig_synth_1, clk_100MHz_synth_1, mig_cdc_synth_1, synth_1...
Run output will be captured here:
mig_synth_1: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/mig_synth_1/runme.log
clk_100MHz_synth_1: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/clk_100MHz_synth_1/runme.log
mig_cdc_synth_1: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/mig_cdc_synth_1/runme.log
synth_1: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/synth_1/runme.log
[Fri Jan 20 18:28:47 2023] Launched impl_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:06:40
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300B0BCBD
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/200300B0BCBD.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/200300B0BCBD
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300B0BCBDB
set_property PROGRAM.FILE {/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/impl_1/noelvmp.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/impl_1/noelvmp.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7974.504 ; gain = 0.000 ; free physical = 4233 ; free virtual = 45826
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/200300B0BCBDB
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300B0BCBDB
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/impl_1/noelvmp.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7996.410 ; gain = 0.000 ; free physical = 5025 ; free virtual = 45132
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
[Fri Jan 20 19:12:18 2023] Launched synth_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/synth_1/runme.log
[Fri Jan 20 19:12:18 2023] Launched impl_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
[Fri Jan 20 19:17:07 2023] Launched synth_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/synth_1/runme.log
[Fri Jan 20 19:17:07 2023] Launched impl_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:06:40
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300B0BCBD
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/200300B0BCBD.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/200300B0BCBD
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300B0BCBDB
set_property PROGRAM.FILE {/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/impl_1/noelvmp.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/impl_1/noelvmp.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8368.105 ; gain = 0.000 ; free physical = 10012 ; free virtual = 45104
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
[Fri Jan 20 22:44:20 2023] Launched synth_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/synth_1/runme.log
[Fri Jan 20 22:44:21 2023] Launched impl_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
[Fri Jan 20 22:58:17 2023] Launched synth_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/synth_1/runme.log
[Fri Jan 20 22:58:17 2023] Launched impl_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:06:40
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300B0BCBDB
set_property PROGRAM.FILE {/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/impl_1/noelvmp.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/impl_1/noelvmp.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8485.156 ; gain = 0.000 ; free physical = 8375 ; free virtual = 43898
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/200300B0BCBDB
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
[Fri Jan 20 23:16:55 2023] Launched synth_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/synth_1/runme.log
[Fri Jan 20 23:16:55 2023] Launched impl_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
[Fri Jan 20 23:30:09 2023] Launched synth_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/synth_1/runme.log
[Fri Jan 20 23:30:09 2023] Launched impl_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Netlist 29-17] Analyzing 2980 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 9306.961 ; gain = 87.961 ; free physical = 7058 ; free virtual = 42915
Restored from archive | CPU: 3.300000 secs | Memory: 92.330406 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 9306.961 ; gain = 87.961 ; free physical = 7058 ; free virtual = 42914
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9306.961 ; gain = 0.000 ; free physical = 7071 ; free virtual = 42926
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 229 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 2 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 208 instances
  SRLC32E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 9492.781 ; gain = 917.480 ; free physical = 6963 ; free virtual = 42918
open_report: Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 9693.074 ; gain = 198.293 ; free physical = 6424 ; free virtual = 42511
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Genesys 2-200300B0BCBDjsn-Genesys 2-200300B0BCBDB" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300B0BCBD
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Digilent/200300B0BCBD is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300B0BCBDB
set_property PROGRAM.FILE {/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/impl_1/noelvmp.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/impl_1/noelvmp.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9693.074 ; gain = 0.000 ; free physical = 6345 ; free virtual = 42411
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/ddr/mig_interface_model.v:]
[Sat Jan 21 00:15:34 2023] Launched synth_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/synth_1/runme.log
[Sat Jan 21 00:15:34 2023] Launched impl_1...
Run output will be captured here: /home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:06:40
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300B0BCBD
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/200300B0BCBD.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/200300B0BCBD
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300B0BCBDB
set_property PROGRAM.FILE {/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/impl_1/noelvmp.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.runs/impl_1/noelvmp.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9942.363 ; gain = 0.000 ; free physical = 4859 ; free virtual = 41783
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k325tffg900-2
Top: noelvmp
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9942.363 ; gain = 0.000 ; free physical = 4536 ; free virtual = 41583
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noelvmp' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:113]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter padtech bound to: 49 - type: integer 
	Parameter clktech bound to: 49 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter SIMULATION bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:32' bound to instance 'rst_pad' of component 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:247]
INFO: [Synth 8-638] synthesizing module 'inpad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'unisim_inpad' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:35' bound to instance 'x0' of component 'unisim_inpad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:49]
INFO: [Synth 8-638] synthesizing module 'unisim_inpad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39]
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVTTL - type: string 
INFO: [Synth 8-3491] module 'IBUF' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856' bound to instance 'ip' of component 'IBUF' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:57]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVTTL - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-256] done synthesizing module 'unisim_inpad' (2#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'inpad' (3#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39]
	Parameter acthigh bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rstgen' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:32' bound to instance 'rst1' of component 'rstgen' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:254]
INFO: [Synth 8-638] synthesizing module 'rstgen' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49]
	Parameter acthigh bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'rstgen' (4#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49]
INFO: [Synth 8-3491] module 'clk_100MHz' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/.Xil/Vivado-67865-coding/realtime/clk_100MHz_stub.v:5' bound to instance 'clocker100MHz' of component 'clk_100MHz' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:258]
INFO: [Synth 8-6157] synthesizing module 'clk_100MHz' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/.Xil/Vivado-67865-coding/realtime/clk_100MHz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_100MHz' (5#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/.Xil/Vivado-67865-coding/realtime/clk_100MHz_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clockers_mig' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/clockers_mig.vhd:19]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/clockers_mig.vhd:28]
INFO: [Synth 8-113] binding component instance 'clkout2_buf' to cell 'BUFG' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/clockers_mig.vhd:33]
INFO: [Synth 8-113] binding component instance 'clkout3_buf' to cell 'BUFG' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/clockers_mig.vhd:38]
INFO: [Synth 8-113] binding component instance 'clkout4_buf' to cell 'BUFG' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/clockers_mig.vhd:43]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'plle2_adv_inst' to cell 'PLLE2_ADV' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/clockers_mig.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'clockers_mig' (6#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/clockers_mig.vhd:19]
INFO: [Synth 8-638] synthesizing module 'noelvcore' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:115]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter padtech bound to: 49 - type: integer 
	Parameter clktech bound to: 49 - type: integer 
	Parameter cpu_freq bound to: 83333 - type: integer 
	Parameter devid bound to: 816 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter acthigh bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rstgen' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:32' bound to instance 'rst0' of component 'rstgen' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:203]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter mularch bound to: 0 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter nextmst bound to: 1 - type: integer 
	Parameter nextslv bound to: 3 - type: integer 
	Parameter nextapb bound to: 7 - type: integer 
	Parameter ndbgmst bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 20735 - type: integer 
	Parameter busw bound to: 128 - type: integer 
	Parameter cmemconf bound to: 0 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter fpuconf bound to: 0 - type: integer 
	Parameter tcmconf bound to: 0 - type: integer 
	Parameter mulconf bound to: 0 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter cfg bound to: 896 - type: integer 
	Parameter devid bound to: 816 - type: integer 
	Parameter nodbus bound to: 1 - type: integer 
	Parameter trace bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'noelvsys' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:40' bound to instance 'noelv0' of component 'noelvsys' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:213]
INFO: [Synth 8-638] synthesizing module 'noelvsys' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:101]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter mularch bound to: 0 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter nextmst bound to: 1 - type: integer 
	Parameter nextslv bound to: 3 - type: integer 
	Parameter nextapb bound to: 7 - type: integer 
	Parameter ndbgmst bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 20735 - type: integer 
	Parameter busw bound to: 128 - type: integer 
	Parameter cmemconf bound to: 0 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter fpuconf bound to: 0 - type: integer 
	Parameter tcmconf bound to: 0 - type: integer 
	Parameter mulconf bound to: 0 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter cfg bound to: 896 - type: integer 
	Parameter devid bound to: 816 - type: integer 
	Parameter nodbus bound to: 1 - type: integer 
	Parameter trace bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 1 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 5 - type: integer 
	Parameter nahbs bound to: 11 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 1 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 816 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 1 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
	Parameter ahbendian bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'ahbctrl' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:39' bound to instance 'ac0' of component 'ahbctrl' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:196]
INFO: [Synth 8-638] synthesizing module 'ahbctrl' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:91]
	Parameter defmast bound to: 0 - type: integer 
	Parameter split bound to: 1 - type: integer 
	Parameter rrobin bound to: 1 - type: integer 
	Parameter timeout bound to: 0 - type: integer 
	Parameter ioaddr bound to: 4095 - type: integer 
	Parameter iomask bound to: 4095 - type: integer 
	Parameter cfgaddr bound to: 4080 - type: integer 
	Parameter cfgmask bound to: 4080 - type: integer 
	Parameter nahbm bound to: 5 - type: integer 
	Parameter nahbs bound to: 11 - type: integer 
	Parameter ioen bound to: 1 - type: integer 
	Parameter disirq bound to: 0 - type: integer 
	Parameter fixbrst bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter fpnpen bound to: 1 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter devid bound to: 816 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter hmstdisable bound to: 0 - type: integer 
	Parameter hslvdisable bound to: 0 - type: integer 
	Parameter arbdisable bound to: 0 - type: integer 
	Parameter mprio bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter acdm bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter ahbtrace bound to: 0 - type: integer 
	Parameter hwdebug bound to: 0 - type: integer 
	Parameter fourgslv bound to: 0 - type: integer 
	Parameter shadow bound to: 1 - type: integer 
	Parameter unmapslv bound to: 0 - type: integer 
	Parameter ahbendian bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[hsize] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:722]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[beat] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:722]
INFO: [Synth 8-256] done synthesizing module 'ahbctrl' (7#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbctrl.vhd:91]
	Parameter hindex bound to: 3 - type: integer 
	Parameter haddr bound to: 4032 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter nslaves bound to: 10 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'apbctrl' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:34' bound to instance 'ap0' of component 'apbctrl' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:279]
INFO: [Synth 8-638] synthesizing module 'apbctrl' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:59]
	Parameter hindex bound to: 3 - type: integer 
	Parameter haddr bound to: 4032 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter nslaves bound to: 10 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
	Parameter hindex0 bound to: 3 - type: integer 
	Parameter haddr0 bound to: 4032 - type: integer 
	Parameter hmask0 bound to: 4095 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter hindex2 bound to: 0 - type: integer 
	Parameter haddr2 bound to: 0 - type: integer 
	Parameter hmask2 bound to: 0 - type: integer 
	Parameter hindex3 bound to: 0 - type: integer 
	Parameter haddr3 bound to: 0 - type: integer 
	Parameter hmask3 bound to: 0 - type: integer 
	Parameter nslaves bound to: 10 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'apbctrlx' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:38' bound to instance 'apbx' of component 'apbctrlx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:73]
INFO: [Synth 8-638] synthesizing module 'apbctrlx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:76]
	Parameter hindex0 bound to: 3 - type: integer 
	Parameter haddr0 bound to: 4032 - type: integer 
	Parameter hmask0 bound to: 4095 - type: integer 
	Parameter hindex1 bound to: 0 - type: integer 
	Parameter haddr1 bound to: 0 - type: integer 
	Parameter hmask1 bound to: 0 - type: integer 
	Parameter hindex2 bound to: 0 - type: integer 
	Parameter haddr2 bound to: 0 - type: integer 
	Parameter hmask2 bound to: 0 - type: integer 
	Parameter hindex3 bound to: 0 - type: integer 
	Parameter haddr3 bound to: 0 - type: integer 
	Parameter hmask3 bound to: 0 - type: integer 
	Parameter nslaves bound to: 10 - type: integer 
	Parameter nports bound to: 1 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter debug bound to: 2 - type: integer 
	Parameter icheck bound to: 1 - type: integer 
	Parameter enbusmon bound to: 0 - type: integer 
	Parameter asserterr bound to: 0 - type: integer 
	Parameter assertwarn bound to: 0 - type: integer 
	Parameter pslvdisable bound to: 0 - type: integer 
	Parameter mcheck bound to: 1 - type: integer 
	Parameter ccheck bound to: 1 - type: integer 
WARNING: [Synth 8-5858] RAM ahbo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM apbi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[p][0][hmaster] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:410]
INFO: [Synth 8-256] done synthesizing module 'apbctrlx' (8#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrlx.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'apbctrl' (9#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/apbctrl.vhd:59]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter mularch bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 20735 - type: integer 
	Parameter busw bound to: 128 - type: integer 
	Parameter cmemconf bound to: 0 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter fpuconf bound to: 0 - type: integer 
	Parameter tcmconf bound to: 0 - type: integer 
	Parameter mulconf bound to: 0 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter pbaddr bound to: 589824 - type: integer 
	Parameter cfg bound to: 896 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'noelvcpu' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvcpu.vhd:34' bound to instance 'core' of component 'noelvcpu' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:307]
INFO: [Synth 8-638] synthesizing module 'noelvcpu' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvcpu.vhd:69]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter mularch bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 20735 - type: integer 
	Parameter busw bound to: 128 - type: integer 
	Parameter cmemconf bound to: 0 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter fpuconf bound to: 0 - type: integer 
	Parameter tcmconf bound to: 0 - type: integer 
	Parameter mulconf bound to: 0 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter pbaddr bound to: 589824 - type: integer 
	Parameter cfg bound to: 896 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter dmen bound to: 1 - type: integer 
	Parameter pbaddr bound to: 589824 - type: integer 
	Parameter tbuf bound to: 4 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 20735 - type: integer 
	Parameter busw bound to: 128 - type: integer 
	Parameter cmemconf bound to: 0 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter tcmconf bound to: 0 - type: integer 
	Parameter mulconf bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter iwaysize bound to: 4 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dwaysize bound to: 4 - type: integer 
	Parameter bhtentries bound to: 64 - type: integer 
	Parameter bhtlength bound to: 5 - type: integer 
	Parameter predictor bound to: 2 - type: integer 
	Parameter btbentries bound to: 16 - type: integer 
	Parameter btbsets bound to: 2 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter htlbnum bound to: 8 - type: integer 
	Parameter tlbforepl bound to: 4 - type: integer 
	Parameter riscv_mmu bound to: 2 - type: integer 
	Parameter tlb_pmp bound to: 1 - type: integer 
	Parameter pmp_no_tor bound to: 0 - type: integer 
	Parameter pmp_entries bound to: 0 - type: integer 
	Parameter pmp_g bound to: 10 - type: integer 
	Parameter asidlen bound to: 0 - type: integer 
	Parameter vmidlen bound to: 0 - type: integer 
	Parameter ext_m bound to: 1 - type: integer 
	Parameter ext_a bound to: 1 - type: integer 
	Parameter ext_c bound to: 1 - type: integer 
	Parameter ext_h bound to: 0 - type: integer 
	Parameter ext_zba bound to: 1 - type: integer 
	Parameter ext_zbb bound to: 1 - type: integer 
	Parameter ext_zbc bound to: 0 - type: integer 
	Parameter ext_zbs bound to: 1 - type: integer 
	Parameter ext_zbkb bound to: 0 - type: integer 
	Parameter ext_zbkc bound to: 0 - type: integer 
	Parameter ext_zbkx bound to: 0 - type: integer 
	Parameter ext_sscofpmf bound to: 1 - type: integer 
	Parameter ext_sstc bound to: 2 - type: integer 
	Parameter ext_zicbom bound to: 1 - type: integer 
	Parameter mode_s bound to: 1 - type: integer 
	Parameter mode_u bound to: 1 - type: integer 
	Parameter fpulen bound to: 64 - type: integer 
	Parameter trigger bound to: 2 - type: integer 
	Parameter late_branch bound to: 1 - type: integer 
	Parameter late_alu bound to: 1 - type: integer 
	Parameter physaddr bound to: 32 - type: integer 
	Parameter rstaddr bound to: 786432 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter perf_cnts bound to: 3 - type: integer 
	Parameter perf_evts bound to: 16 - type: integer 
	Parameter perf_bits bound to: 32 - type: integer 
	Parameter illegalTval0 bound to: 0 - type: integer 
	Parameter no_muladd bound to: 0 - type: integer 
	Parameter single_issue bound to: 0 - type: integer 
	Parameter mularch bound to: 0 - type: integer 
	Parameter div_hiperf bound to: 1 - type: integer 
	Parameter div_small bound to: 0 - type: integer 
	Parameter hw_fpu bound to: 1 - type: integer 
	Parameter rfreadhold bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter endian bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cpucorenv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:50' bound to instance 'u0' of component 'cpucorenv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvcpu.vhd:513]
INFO: [Synth 8-638] synthesizing module 'cpucorenv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:152]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter dmen bound to: 1 - type: integer 
	Parameter pbaddr bound to: 589824 - type: integer 
	Parameter tbuf bound to: 4 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 20735 - type: integer 
	Parameter busw bound to: 128 - type: integer 
	Parameter cmemconf bound to: 0 - type: integer 
	Parameter rfconf bound to: 0 - type: integer 
	Parameter tcmconf bound to: 0 - type: integer 
	Parameter mulconf bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter iwaysize bound to: 4 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dwaysize bound to: 4 - type: integer 
	Parameter bhtentries bound to: 64 - type: integer 
	Parameter bhtlength bound to: 5 - type: integer 
	Parameter predictor bound to: 2 - type: integer 
	Parameter btbentries bound to: 16 - type: integer 
	Parameter btbsets bound to: 2 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter htlbnum bound to: 8 - type: integer 
	Parameter tlbforepl bound to: 4 - type: integer 
	Parameter riscv_mmu bound to: 2 - type: integer 
	Parameter tlb_pmp bound to: 1 - type: integer 
	Parameter pmp_no_tor bound to: 0 - type: integer 
	Parameter pmp_entries bound to: 0 - type: integer 
	Parameter pmp_g bound to: 10 - type: integer 
	Parameter asidlen bound to: 0 - type: integer 
	Parameter vmidlen bound to: 0 - type: integer 
	Parameter ext_m bound to: 1 - type: integer 
	Parameter ext_a bound to: 1 - type: integer 
	Parameter ext_c bound to: 1 - type: integer 
	Parameter ext_h bound to: 0 - type: integer 
	Parameter ext_zba bound to: 1 - type: integer 
	Parameter ext_zbb bound to: 1 - type: integer 
	Parameter ext_zbc bound to: 0 - type: integer 
	Parameter ext_zbs bound to: 1 - type: integer 
	Parameter ext_zbkb bound to: 0 - type: integer 
	Parameter ext_zbkc bound to: 0 - type: integer 
	Parameter ext_zbkx bound to: 0 - type: integer 
	Parameter ext_sscofpmf bound to: 1 - type: integer 
	Parameter ext_sstc bound to: 2 - type: integer 
	Parameter ext_zicbom bound to: 1 - type: integer 
	Parameter mode_s bound to: 1 - type: integer 
	Parameter mode_u bound to: 1 - type: integer 
	Parameter fpulen bound to: 64 - type: integer 
	Parameter trigger bound to: 2 - type: integer 
	Parameter late_branch bound to: 1 - type: integer 
	Parameter late_alu bound to: 1 - type: integer 
	Parameter physaddr bound to: 32 - type: integer 
	Parameter rstaddr bound to: 786432 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter perf_cnts bound to: 3 - type: integer 
	Parameter perf_evts bound to: 16 - type: integer 
	Parameter perf_bits bound to: 32 - type: integer 
	Parameter illegalTval0 bound to: 0 - type: integer 
	Parameter no_muladd bound to: 0 - type: integer 
	Parameter single_issue bound to: 0 - type: integer 
	Parameter mularch bound to: 0 - type: integer 
	Parameter div_hiperf bound to: 1 - type: integer 
	Parameter div_small bound to: 0 - type: integer 
	Parameter hw_fpu bound to: 1 - type: integer 
	Parameter rfreadhold bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter endian bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'itracenv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:134]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter single_issue bound to: 0 - type: integer 
	Parameter dmen bound to: 1 - type: integer 
	Parameter tbuf bound to: 4 - type: integer 
	Parameter disas bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter fpu_lane bound to: 0 - type: integer 
	Parameter csr_lane bound to: 0 - type: integer 
	Parameter pipeline_in bound to: 1 - type: integer 
	Parameter pipeline_fpu bound to: 1 - type: integer 
	Parameter pipeline_out bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[itracei][is_amo] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[itracei][is_ld] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[itracei][is_st] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[itracei][info][lanes][0][int_res] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[itracei][info][lanes][0][csr_write] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[itracei][info][lanes][0][xdata] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[itracei][info][lanes][1][int_res] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[itracei][info][lanes][1][csr_write] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[itracei][info][lanes][1][xdata] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[fpo][data2int] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[fpo][flags] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[fpo][flags_wen] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[fpo][flags2int] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[fpo][ready] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[fpo][holdn] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[fpo][idle] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[fpo][now2int] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[fpo][id2int] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[fpo][events] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
INFO: [Synth 8-4471] merging register 'syncrregs.r_reg[tcnt][11:0]' into 'syncrregs.r_reg[itraceo][tcnt][11:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[tcnt] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:729]
INFO: [Synth 8-256] done synthesizing module 'itracenv' (10#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/itracenv.vhd:134]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter physaddr bound to: 32 - type: integer 
	Parameter addr_bits bound to: 39 - type: integer 
	Parameter rstaddr bound to: 786432 - type: integer 
	Parameter perf_cnts bound to: 3 - type: integer 
	Parameter perf_evts bound to: 16 - type: integer 
	Parameter perf_bits bound to: 32 - type: integer 
	Parameter illegalTval0 bound to: 0 - type: integer 
	Parameter no_muladd bound to: 0 - type: integer 
	Parameter single_issue bound to: 0 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter itcmen bound to: 0 - type: integer 
	Parameter dtcmen bound to: 0 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter riscv_mmu bound to: 2 - type: integer 
	Parameter pmp_no_tor bound to: 0 - type: integer 
	Parameter pmp_entries bound to: 0 - type: integer 
	Parameter pmp_g bound to: 10 - type: integer 
	Parameter ext_m bound to: 1 - type: integer 
	Parameter ext_a bound to: 1 - type: integer 
	Parameter ext_c bound to: 1 - type: integer 
	Parameter ext_h bound to: 0 - type: integer 
	Parameter ext_zba bound to: 1 - type: integer 
	Parameter ext_zbb bound to: 1 - type: integer 
	Parameter ext_zbc bound to: 0 - type: integer 
	Parameter ext_zbs bound to: 1 - type: integer 
	Parameter ext_zbkb bound to: 0 - type: integer 
	Parameter ext_zbkc bound to: 0 - type: integer 
	Parameter ext_zbkx bound to: 0 - type: integer 
	Parameter ext_sscofpmf bound to: 1 - type: integer 
	Parameter ext_sstc bound to: 2 - type: integer 
	Parameter ext_zicbom bound to: 1 - type: integer 
	Parameter mode_s bound to: 1 - type: integer 
	Parameter mode_u bound to: 1 - type: integer 
	Parameter dmen bound to: 1 - type: integer 
	Parameter fpulen bound to: 64 - type: integer 
	Parameter fpuconf bound to: 0 - type: integer 
	Parameter trigger bound to: 2 - type: integer 
	Parameter late_branch bound to: 1 - type: integer 
	Parameter late_alu bound to: 1 - type: integer 
	Parameter pbaddr bound to: 589824 - type: integer 
	Parameter tbuf bound to: 4 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter rfreadhold bound to: 0 - type: integer 
	Parameter endian bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'iunv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:110' bound to instance 'iu0' of component 'iunv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:356]
INFO: [Synth 8-638] synthesizing module 'iunv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:213]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 49 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter physaddr bound to: 32 - type: integer 
	Parameter addr_bits bound to: 39 - type: integer 
	Parameter rstaddr bound to: 786432 - type: integer 
	Parameter perf_cnts bound to: 3 - type: integer 
	Parameter perf_evts bound to: 16 - type: integer 
	Parameter perf_bits bound to: 32 - type: integer 
	Parameter illegalTval0 bound to: 0 - type: integer 
	Parameter no_muladd bound to: 0 - type: integer 
	Parameter single_issue bound to: 0 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter itcmen bound to: 0 - type: integer 
	Parameter dtcmen bound to: 0 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter riscv_mmu bound to: 2 - type: integer 
	Parameter pmp_no_tor bound to: 0 - type: integer 
	Parameter pmp_entries bound to: 0 - type: integer 
	Parameter pmp_g bound to: 10 - type: integer 
	Parameter asidlen bound to: 0 - type: integer 
	Parameter vmidlen bound to: 0 - type: integer 
	Parameter ext_m bound to: 1 - type: integer 
	Parameter ext_a bound to: 1 - type: integer 
	Parameter ext_c bound to: 1 - type: integer 
	Parameter ext_h bound to: 0 - type: integer 
	Parameter ext_zba bound to: 1 - type: integer 
	Parameter ext_zbb bound to: 1 - type: integer 
	Parameter ext_zbc bound to: 0 - type: integer 
	Parameter ext_zbs bound to: 1 - type: integer 
	Parameter ext_zbkb bound to: 0 - type: integer 
	Parameter ext_zbkc bound to: 0 - type: integer 
	Parameter ext_zbkx bound to: 0 - type: integer 
	Parameter ext_sscofpmf bound to: 1 - type: integer 
	Parameter ext_sstc bound to: 2 - type: integer 
	Parameter ext_zicbom bound to: 1 - type: integer 
	Parameter mode_s bound to: 1 - type: integer 
	Parameter mode_u bound to: 1 - type: integer 
	Parameter dmen bound to: 1 - type: integer 
	Parameter fpulen bound to: 64 - type: integer 
	Parameter fpuconf bound to: 0 - type: integer 
	Parameter trigger bound to: 2 - type: integer 
	Parameter late_branch bound to: 1 - type: integer 
	Parameter late_alu bound to: 1 - type: integer 
	Parameter pbaddr bound to: 589824 - type: integer 
	Parameter tbuf bound to: 4 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter rfreadhold bound to: 0 - type: integer 
	Parameter fpu_debug bound to: 0 - type: integer 
	Parameter fpu_lane bound to: 0 - type: integer 
	Parameter csr_lane bound to: 0 - type: integer 
	Parameter endian bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:1299]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:878]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:1299]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:878]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:1299]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:878]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:1299]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:878]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:341]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:341]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2236]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2327]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2359]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2467]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2236]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2327]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2359]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2467]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2236]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2327]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2359]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2467]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2236]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2327]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2359]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:2467]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:1751]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:556]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:648]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:5713]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:556]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/alunv.vhd:648]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:5713]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:10757]
WARNING: [Synth 8-5858] RAM ra_alu_ctrl_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM de_inst_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM de_rvc_aligned_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM de_mux_instruction_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM de_inst_buff_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][inst][1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][inst][2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][inst][3] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][buff][inst][lpc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][buff][inst][dc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][buff][inst][xc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][buff][inst][c] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][buff][xc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][xc] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][cause] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][tval] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][way] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][tval2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][tval2type] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[d][hit] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][0][branch][dir] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][0][branch][addr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][0][branch][naddr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][0][branch][hit] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][0][branch][mpred] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][0][rd_vs_rs][rfa1][0] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][0][rd_vs_rs][rfa2][0] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][0][fpu_flush] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][1][branch][mpred] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][1][rd_vs_rs][rfa1][0] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][1][rd_vs_rs][rfa2][0] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][1][csrdo] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][1][fpu] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][ctrl][1][fpu_flush] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][csr][r] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][csr][w] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][csr][v] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][raso][rdata] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][raso][hit] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][rasi][push] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][rasi][pop] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][rasi][wdata] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[a][rasi][flush] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][branch][dir] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][branch][addr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][branch][naddr] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][branch][hit] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][branch][mpred] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][rd_vs_rs][rfa1][0] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][rd_vs_rs][rfa1][1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][rd_vs_rs][rfa1][2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][rd_vs_rs][rfa1][3] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][rd_vs_rs][rfa1][4] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][rd_vs_rs][rfa2][0] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][rd_vs_rs][rfa2][1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][rd_vs_rs][rfa2][2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][rd_vs_rs][rfa2][3] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][0][fpu_flush] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][branch][mpred] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][rd_vs_rs][rfa1][0] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][rd_vs_rs][rfa1][1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][rd_vs_rs][rfa1][2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][rd_vs_rs][rfa1][3] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][rd_vs_rs][rfa1][4] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][rd_vs_rs][rfa2][0] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][rd_vs_rs][rfa2][1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][rd_vs_rs][rfa2][2] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][rd_vs_rs][rfa2][3] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][rd_vs_rs][rfa2][4] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][csrdo] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][fpu] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][ctrl][1][fpu_flush] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][csr][r] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][csr][w] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][jumpforw][0] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][jumpforw][1] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][raso][rdata] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][raso][hit] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][rasi][push] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][rasi][pop] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][rasi][wdata] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
WARNING: [Synth 8-6014] Unused sequential element syncrregs.r_reg[e][rasi][flush] was removed.  [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:11653]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net de_ras_jump_xc in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:7993]
WARNING: [Synth 8-3848] Net de_ras_jump_cause in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:7994]
WARNING: [Synth 8-3848] Net de_branch in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:7959]
WARNING: [Synth 8-3848] Net de_ras_jump_tval in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:7995]
WARNING: [Synth 8-3848] Net de_bhto_dir1 in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:7981]
WARNING: [Synth 8-3848] Net vrasi[push] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:8200]
WARNING: [Synth 8-3848] Net vrasi[pop] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:8200]
WARNING: [Synth 8-3848] Net vrasi[wdata] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:8200]
WARNING: [Synth 8-3848] Net vrasi[flush] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:8200]
WARNING: [Synth 8-3848] Net dbgo[istat][cmiss] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:191]
WARNING: [Synth 8-3848] Net dbgo[istat][tmiss] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:191]
WARNING: [Synth 8-3848] Net dbgo[istat][chold] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:191]
WARNING: [Synth 8-3848] Net dbgo[istat][mhold] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:191]
WARNING: [Synth 8-3848] Net dbgo[dstat][cmiss] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:191]
WARNING: [Synth 8-3848] Net dbgo[dstat][tmiss] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:191]
WARNING: [Synth 8-3848] Net dbgo[dstat][chold] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:191]
WARNING: [Synth 8-3848] Net dbgo[dstat][mhold] in module/entity iunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'iunv' (11#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/iunv.vhd:213]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mul64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/mul64.vhd:43' bound to instance 'mul0' of component 'mul64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:454]
INFO: [Synth 8-638] synthesizing module 'mul64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/mul64.vhd:64]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter split bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 65 - type: integer 
	Parameter b_width bound to: 65 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'techmult' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:35' bound to instance 'm0' of component 'techmult' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/mul64.vhd:230]
INFO: [Synth 8-638] synthesizing module 'techmult' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:52]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 65 - type: integer 
	Parameter b_width bound to: 65 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
	Parameter a_width bound to: 65 - type: integer 
	Parameter b_width bound to: 65 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_mult_pipe' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:78' bound to instance 'dwm' of component 'gen_mult_pipe' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:133]
INFO: [Synth 8-638] synthesizing module 'gen_mult_pipe' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:93]
	Parameter a_width bound to: 65 - type: integer 
	Parameter b_width bound to: 65 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_mult_pipe' (12#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/mul_inferred.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'techmult' (13#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/techmult.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'mul64' (14#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/mul64.vhd:64]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter hiperf bound to: 1 - type: integer 
	Parameter small bound to: 0 - type: integer 
	Parameter in_pipe bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:43' bound to instance 'div0' of component 'div64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:476]
INFO: [Synth 8-638] synthesizing module 'div64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:62]
	Parameter fabtech bound to: 49 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter hiperf bound to: 1 - type: integer 
	Parameter small bound to: 0 - type: integer 
	Parameter in_pipe bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div64' (15#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/div64.vhd:62]
	Parameter hindex bound to: 0 - type: integer 
	Parameter physaddr bound to: 32 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter iwaysize bound to: 4 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dwaysize bound to: 4 - type: integer 
	Parameter dtagconf bound to: 0 - type: integer 
	Parameter dusebw bound to: 0 - type: integer 
	Parameter itcmen bound to: 0 - type: integer 
	Parameter itcmabits bound to: 1 - type: integer 
	Parameter dtcmen bound to: 0 - type: integer 
	Parameter dtcmabits bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter htlbnum bound to: 8 - type: integer 
	Parameter riscv_mmu bound to: 2 - type: integer 
	Parameter pmp_no_tor bound to: 0 - type: integer 
	Parameter pmp_entries bound to: 0 - type: integer 
	Parameter pmp_g bound to: 10 - type: integer 
	Parameter asidlen bound to: 0 - type: integer 
	Parameter vmidlen bound to: 0 - type: integer 
	Parameter ext_a bound to: 1 - type: integer 
	Parameter ext_h bound to: 0 - type: integer 
	Parameter ext_zicbom bound to: 1 - type: integer 
	Parameter tlb_pmp bound to: 1 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 20735 - type: integer 
	Parameter busw bound to: 128 - type: integer 
	Parameter cdataw bound to: 64 - type: integer 
	Parameter icrepl bound to: 4 - type: integer 
	Parameter dcrepl bound to: 4 - type: integer 
	Parameter hrepl bound to: 4 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter endian bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cctrlnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:99' bound to instance 'mmu0' of component 'cctrlnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:500]
INFO: [Synth 8-638] synthesizing module 'cctrlnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:176]
	Parameter hindex bound to: 0 - type: integer 
	Parameter physaddr bound to: 32 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter iwaysize bound to: 4 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter dwaysize bound to: 4 - type: integer 
	Parameter dtagconf bound to: 0 - type: integer 
	Parameter dusebw bound to: 0 - type: integer 
	Parameter itcmen bound to: 0 - type: integer 
	Parameter itcmabits bound to: 1 - type: integer 
	Parameter dtcmen bound to: 0 - type: integer 
	Parameter dtcmabits bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 8 - type: integer 
	Parameter htlbnum bound to: 8 - type: integer 
	Parameter riscv_mmu bound to: 2 - type: integer 
	Parameter pmp_no_tor bound to: 0 - type: integer 
	Parameter pmp_entries bound to: 0 - type: integer 
	Parameter pmp_g bound to: 10 - type: integer 
	Parameter asidlen bound to: 0 - type: integer 
	Parameter vmidlen bound to: 0 - type: integer 
	Parameter ext_a bound to: 1 - type: integer 
	Parameter ext_h bound to: 0 - type: integer 
	Parameter ext_zicbom bound to: 1 - type: integer 
	Parameter tlb_pmp bound to: 1 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter wbmask bound to: 20735 - type: integer 
	Parameter busw bound to: 128 - type: integer 
	Parameter cdataw bound to: 64 - type: integer 
	Parameter icrepl bound to: 4 - type: integer 
	Parameter dcrepl bound to: 4 - type: integer 
	Parameter hrepl bound to: 4 - type: integer 
	Parameter addr_check bound to: 255 - type: integer 
	Parameter mmu_debug bound to: 0 - type: bool 
	Parameter walk_state bound to: 1 - type: bool 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter endian bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nvsupport.vhd:7901]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[i1pc_repl][1][38:0]' into 'srstregs.r_reg[i1pc_repl][0][38:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[i1pc_repl][2][38:0]' into 'srstregs.r_reg[i1pc_repl][0][38:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[i1pc_repl][3][38:0]' into 'srstregs.r_reg[i1pc_repl][0][38:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[d1vaddr_repl][1][38:0]' into 'srstregs.r_reg[d1vaddr_repl][0][38:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[d1vaddr_repl][2][38:0]' into 'srstregs.r_reg[d1vaddr_repl][0][38:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[d1vaddr_repl][3][38:0]' into 'srstregs.r_reg[d1vaddr_repl][0][38:0]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:7390]
INFO: [Synth 8-256] done synthesizing module 'cctrlnv' (16#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cctrlnv.vhd:176]
	Parameter tech bound to: 49 - type: integer 
	Parameter nentries bound to: 64 - type: integer 
	Parameter hlength bound to: 5 - type: integer 
	Parameter predictor bound to: 2 - type: integer 
	Parameter ext_c bound to: 1 - type: integer 
	Parameter dissue bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'bhtnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/bhtnv.vhd:42' bound to instance 'bht0' of component 'bhtnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:579]
INFO: [Synth 8-638] synthesizing module 'bhtnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/bhtnv.vhd:62]
	Parameter tech bound to: 49 - type: integer 
	Parameter nentries bound to: 64 - type: integer 
	Parameter hlength bound to: 5 - type: integer 
	Parameter predictor bound to: 2 - type: integer 
	Parameter ext_c bound to: 1 - type: integer 
	Parameter dissue bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'phtable' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/bhtnv.vhd:154]
INFO: [Synth 8-638] synthesizing module 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:31' bound to instance 'rwcol0' of component 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:182]
INFO: [Synth 8-638] synthesizing module 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol' (17#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 6 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:111' bound to instance 'xk7_2p' of component 'kintex7_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:261]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
	Parameter abits bound to: 6 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram_2p' (18#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p' (19#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'bhtnv' (20#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/bhtnv.vhd:62]
	Parameter nentries bound to: 16 - type: integer 
	Parameter pcbits bound to: 41 - type: integer 
	Parameter dissue bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'btbdmnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/btbdmnv.vhd:38' bound to instance 'btb0' of component 'btbdmnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:599]
INFO: [Synth 8-638] synthesizing module 'btbdmnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/btbdmnv.vhd:52]
	Parameter nentries bound to: 16 - type: integer 
	Parameter pcbits bound to: 41 - type: integer 
	Parameter dissue bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'btbdmnv' (21#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/btbdmnv.vhd:52]
	Parameter depth bound to: 8 - type: integer 
	Parameter pcbits bound to: 41 - type: integer 
INFO: [Synth 8-3491] module 'rasnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rasnv.vhd:33' bound to instance 'ras0' of component 'rasnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:613]
INFO: [Synth 8-638] synthesizing module 'rasnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rasnv.vhd:46]
	Parameter depth bound to: 8 - type: integer 
	Parameter pcbits bound to: 41 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rasnv' (22#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rasnv.vhd:46]
	Parameter tech bound to: 49 - type: integer 
	Parameter reg0write bound to: 0 - type: integer 
	Parameter dissue bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regfile64sramnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:39' bound to instance 'rf0' of component 'regfile64sramnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:627]
INFO: [Synth 8-638] synthesizing module 'regfile64sramnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:78]
	Parameter tech bound to: 49 - type: integer 
	Parameter reg0write bound to: 0 - type: integer 
	Parameter dissue bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: statements in entity [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:71]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x0' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:148]
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:31' bound to instance 'rwcol0' of component 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:182]
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized1' (22#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'generic_syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:136' bound to instance 'x0' of component 'generic_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:243]
INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156]
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p' (23#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized1' (23#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x1' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:152]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x2' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:158]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x3' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:162]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x4' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:168]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x5' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:172]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x6' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:178]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x7' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'regfile64sramnv' (24#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:78]
	Parameter tech bound to: 49 - type: integer 
	Parameter reg0write bound to: 1 - type: integer 
	Parameter dissue bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regfile64sramnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:39' bound to instance 'rf1' of component 'regfile64sramnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:693]
INFO: [Synth 8-638] synthesizing module 'regfile64sramnv__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:78]
	Parameter tech bound to: 49 - type: integer 
	Parameter reg0write bound to: 1 - type: integer 
	Parameter dissue bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: statements in entity [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:71]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x0' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:148]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x1' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:152]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x2' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:158]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x3' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:162]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x4' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:168]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x5' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:172]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x6' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:178]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 5 - type: integer 
	Parameter dbits bound to: 64 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'x7' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'regfile64sramnv__parameterized1' (24#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/regfile64sramnv.vhd:78]
	Parameter tech bound to: 49 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter iidxwidth bound to: 7 - type: integer 
	Parameter itagwidth bound to: 21 - type: integer 
	Parameter itcmen bound to: 0 - type: integer 
	Parameter itcmabits bound to: 1 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter didxwidth bound to: 7 - type: integer 
	Parameter dtagwidth bound to: 21 - type: integer 
	Parameter dtagconf bound to: 0 - type: integer 
	Parameter dusebw bound to: 0 - type: integer 
	Parameter dtcmen bound to: 0 - type: integer 
	Parameter dtcmabits bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cachememnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:43' bound to instance 'cmem1' of component 'cachememnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:761]
INFO: [Synth 8-638] synthesizing module 'cachememnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:74]
	Parameter tech bound to: 49 - type: integer 
	Parameter iways bound to: 4 - type: integer 
	Parameter ilinesize bound to: 8 - type: integer 
	Parameter iidxwidth bound to: 7 - type: integer 
	Parameter itagwidth bound to: 21 - type: integer 
	Parameter itcmen bound to: 0 - type: integer 
	Parameter itcmabits bound to: 1 - type: integer 
	Parameter dways bound to: 4 - type: integer 
	Parameter dlinesize bound to: 8 - type: integer 
	Parameter didxwidth bound to: 7 - type: integer 
	Parameter dtagwidth bound to: 21 - type: integer 
	Parameter dtagconf bound to: 0 - type: integer 
	Parameter dusebw bound to: 0 - type: integer 
	Parameter dtcmen bound to: 0 - type: integer 
	Parameter dtcmabits bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'itagmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:93]
INFO: [Synth 8-638] synthesizing module 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:173' bound to instance 'xk7_s' of component 'kintex7_syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:207]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram' (25#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'syncram' (26#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'itagmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:93]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'itagmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:93]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'itagmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:93]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:119]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized2' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:173' bound to instance 'xk7_s' of component 'kintex7_syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:207]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram__parameterized1' (26#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized2' (26#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:139]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:119]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:139]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:119]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:139]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:119]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'idatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:139]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 2 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'dtagcmem' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:211]
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 2 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:31' bound to instance 'rwcol0' of component 'memrwcol' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:182]
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized3' (26#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:111' bound to instance 'xk7_2p' of component 'kintex7_syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:261]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram_2p__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram_2p__parameterized1' (26#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized3' (26#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'dtagsmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:236]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized4' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:173' bound to instance 'xk7_s' of component 'kintex7_syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:207]
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram__parameterized3' (26#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized4' (26#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 2 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'dtagcmem' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:211]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'dtagsmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:236]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 2 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'dtagcmem' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:211]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'dtagsmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:236]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 21 - type: integer 
	Parameter sepclk bound to: 2 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:39' bound to instance 'dtagcmem' of component 'syncram_2p' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:211]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 20 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'dtagsmem' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:236]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:408]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:428]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:408]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:428]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:408]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:428]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatamemh' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:408]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 1 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ddatameml' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:428]
INFO: [Synth 8-256] done synthesizing module 'cachememnv' (27#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cachememnv.vhd:74]
	Parameter tech bound to: 49 - type: integer 
	Parameter tbuf bound to: 4 - type: integer 
	Parameter dwidth bound to: 64 - type: integer 
	Parameter proc bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tbufmemnv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:37' bound to instance 'tbmem0' of component 'tbufmemnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:791]
INFO: [Synth 8-638] synthesizing module 'tbufmemnv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:55]
	Parameter tech bound to: 49 - type: integer 
	Parameter tbuf bound to: 4 - type: integer 
	Parameter dwidth bound to: 64 - type: integer 
	Parameter proc bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85]
INFO: [Synth 8-638] synthesizing module 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:52]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter abits bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:673' bound to instance 'x0' of component 'unisim_syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:685]
	Parameter abits bound to: 6 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73636' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:729]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S36_S36' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73636]
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S36_S36' (28#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73636]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram64' (29#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:685]
INFO: [Synth 8-256] done synthesizing module 'syncram64' (30#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:52]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 6 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:85]
WARNING: [Synth 8-3919] null assignment ignored [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'tbufmemnv' (31#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/tbufmemnv.vhd:55]
WARNING: [Synth 8-5640] Port 'state_d' is missing in component declaration [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/noelvint.vhd:1209]
WARNING: [Synth 8-5640] Port 'data_d' is missing in component declaration [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/noelvint.vhd:1209]
	Parameter fpulen bound to: 64 - type: integer 
	Parameter no_muladd bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'nanofpunv' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd:61' bound to instance 'nano' of component 'nanofpunv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:829]
INFO: [Synth 8-638] synthesizing module 'nanofpunv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd:122]
	Parameter fpulen bound to: 64 - type: integer 
	Parameter no_muladd bound to: 0 - type: integer 
	Parameter extmul bound to: 0 - type: integer 
	Parameter do_addsel bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'srstregs.r_reg[flags_wen]' into 'srstregs.r_reg[wen]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd:2724]
WARNING: [Synth 8-3848] Net data_d in module/entity nanofpunv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'nanofpunv' (32#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/nanofpunv.vhd:122]
WARNING: [Synth 8-3848] Net fpc_miso[accrdy] in module/entity cpucorenv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:287]
WARNING: [Synth 8-3848] Net fpc_miso[rddata] in module/entity cpucorenv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:287]
WARNING: [Synth 8-3848] Net c2c_miso[accrdy] in module/entity cpucorenv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:289]
WARNING: [Synth 8-3848] Net c2c_miso[rddata] in module/entity cpucorenv does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:289]
INFO: [Synth 8-256] done synthesizing module 'cpucorenv' (33#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/cpucorenv.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'noelvcpu' (34#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvcpu.vhd:69]
	Parameter hindex bound to: 7 - type: integer 
	Parameter haddr bound to: 4064 - type: integer 
	Parameter hmask bound to: 4080 - type: integer 
	Parameter nharts bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rvdm' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdm.vhd:36' bound to instance 'dm0' of component 'rvdm' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:347]
INFO: [Synth 8-638] synthesizing module 'rvdm' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdm.vhd:64]
	Parameter hindex bound to: 7 - type: integer 
	Parameter haddr bound to: 4064 - type: integer 
	Parameter hmask bound to: 4080 - type: integer 
	Parameter nharts bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter hindex bound to: 7 - type: integer 
	Parameter haddr bound to: 4064 - type: integer 
	Parameter hmask bound to: 4080 - type: integer 
	Parameter nharts bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter datacount bound to: 4 - type: integer 
	Parameter nscratch bound to: 2 - type: integer 
	Parameter unavailtimeout bound to: 64 - type: integer 
	Parameter progbufsize bound to: 8 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'rvdmx' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdmx.vhd:56' bound to instance 'x0' of component 'rvdmx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdm.vhd:78]
INFO: [Synth 8-638] synthesizing module 'rvdmx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdmx.vhd:95]
	Parameter hindex bound to: 7 - type: integer 
	Parameter haddr bound to: 4064 - type: integer 
	Parameter hmask bound to: 4080 - type: integer 
	Parameter nharts bound to: 1 - type: integer 
	Parameter tbits bound to: 30 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter datacount bound to: 4 - type: integer 
	Parameter nscratch bound to: 2 - type: integer 
	Parameter unavailtimeout bound to: 64 - type: integer 
	Parameter progbufsize bound to: 8 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'progbuf' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/progbuf.vhd:35' bound to instance 'pb0' of component 'progbuf' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdmx.vhd:1145]
INFO: [Synth 8-638] synthesizing module 'progbuf' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/progbuf.vhd:47]
	Parameter size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'progbuf' (35#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/progbuf.vhd:47]
WARNING: [Synth 8-5858] RAM dbgo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM pbi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'rvdmx' (36#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdmx.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'rvdm' (37#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/core/rvdm.vhd:64]
	Parameter hindex bound to: 10 - type: integer 
	Parameter ioaddr bound to: 0 - type: integer 
	Parameter iomask bound to: 3584 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter bwidth bound to: 128 - type: integer 
	Parameter ahbfilt bound to: 2 - type: integer 
	Parameter ntrace bound to: 2 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter exttimer bound to: 1 - type: integer 
	Parameter exten bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ahbtrace_mmb' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace_mmb.vhd:37' bound to instance 'ahbtrace0' of component 'ahbtrace_mmb' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:399]
INFO: [Synth 8-638] synthesizing module 'ahbtrace_mmb' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace_mmb.vhd:65]
	Parameter hindex bound to: 10 - type: integer 
	Parameter ioaddr bound to: 0 - type: integer 
	Parameter iomask bound to: 3584 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter irq bound to: 0 - type: integer 
	Parameter kbytes bound to: 2 - type: integer 
	Parameter bwidth bound to: 128 - type: integer 
	Parameter ahbfilt bound to: 2 - type: integer 
	Parameter ntrace bound to: 2 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter exttimer bound to: 1 - type: integer 
	Parameter exten bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace_mmb.vhd:654]
INFO: [Synth 8-638] synthesizing module 'syncram64__parameterized2' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:52]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter abits bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:673' bound to instance 'x0' of component 'unisim_syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:132]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram64__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:685]
	Parameter abits bound to: 7 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:73636' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:729]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram64__parameterized1' (37#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_unisim.vhd:685]
INFO: [Synth 8-256] done synthesizing module 'syncram64__parameterized2' (37#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:52]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram64.vhd:37' bound to instance 'ram0' of component 'syncram64' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace_mmb.vhd:654]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:35' bound to instance 'ram0' of component 'syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace_mmb.vhd:662]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized6' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter gatedwr bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'kintex7_syncram' declared at '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:173' bound to instance 'xk7_s' of component 'kintex7_syncram' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:207]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram__parameterized5' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram__parameterized5' (37#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized6' (37#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram.vhd:51]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'tbi_reg[data]' and it is trimmed from '256' to '224' bits. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace_mmb.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'ahbtrace_mmb' (38#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbtrace_mmb.vhd:65]
	Parameter pindex bound to: 8 - type: integer 
	Parameter paddr bound to: 16 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 1 - type: integer 
	Parameter pirq bound to: 1 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'apbuart' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/apbuart.vhd:63]
	Parameter pindex bound to: 8 - type: integer 
	Parameter paddr bound to: 16 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter console bound to: 1 - type: integer 
	Parameter pirq bound to: 1 - type: integer 
	Parameter parity bound to: 1 - type: integer 
	Parameter flow bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter sbits bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'apbuart' (39#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/apbuart.vhd:63]
	Parameter pindex bound to: 7 - type: integer 
	Parameter paddr bound to: 0 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 2 - type: integer 
	Parameter sepirq bound to: 1 - type: integer 
	Parameter sbits bound to: 16 - type: integer 
	Parameter ntimers bound to: 2 - type: integer 
	Parameter nbits bound to: 32 - type: integer 
	Parameter wdog bound to: 0 - type: integer 
	Parameter ewdogen bound to: 0 - type: integer 
	Parameter glatch bound to: 0 - type: integer 
	Parameter gextclk bound to: 0 - type: integer 
	Parameter gset bound to: 0 - type: integer 
	Parameter gelatch bound to: 0 - type: integer 
	Parameter wdogwin bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gptimer' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/gptimer.vhd:83]
	Parameter pindex bound to: 7 - type: integer 
	Parameter paddr bound to: 0 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 2 - type: integer 
	Parameter sepirq bound to: 1 - type: integer 
	Parameter sbits bound to: 16 - type: integer 
	Parameter ntimers bound to: 2 - type: integer 
	Parameter nbits bound to: 32 - type: integer 
	Parameter wdog bound to: 0 - type: integer 
	Parameter ewdogen bound to: 0 - type: integer 
	Parameter glatch bound to: 0 - type: integer 
	Parameter gextclk bound to: 0 - type: integer 
	Parameter gset bound to: 0 - type: integer 
	Parameter gelatch bound to: 0 - type: integer 
	Parameter wdogwin bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/gptimer.vhd:384]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/gptimer.vhd:384]
WARNING: [Synth 8-5858] RAM vtimers_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'gptimer' (40#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/gptimer.vhd:83]
	Parameter hindex bound to: 4 - type: integer 
	Parameter haddr bound to: 3584 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clint_ahb' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/clint/clint_ahb.vhd:60]
	Parameter hindex bound to: 4 - type: integer 
	Parameter haddr bound to: 3584 - type: integer 
	Parameter hmask bound to: 4095 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
WARNING: [Synth 8-5858] RAM irqo_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net irqo[0][hgeip] in module/entity clint_ahb does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/clint/clint_ahb.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'clint_ahb' (41#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/clint/clint_ahb.vhd:60]
	Parameter hindex bound to: 5 - type: integer 
	Parameter haddr bound to: 3968 - type: integer 
	Parameter hmask bound to: 4032 - type: integer 
	Parameter nsources bound to: 32 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter priorities bound to: 8 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter thrshld bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grplic_ahb' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/grplic_ahb.vhd:71]
	Parameter hindex bound to: 5 - type: integer 
	Parameter haddr bound to: 3968 - type: integer 
	Parameter hmask bound to: 4032 - type: integer 
	Parameter nsources bound to: 32 - type: integer 
	Parameter ncpu bound to: 1 - type: integer 
	Parameter priorities bound to: 8 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter thrshld bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'plic_gateway' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_gateway.vhd:55]
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plic_gateway' (42#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_gateway.vhd:55]
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter pendingbuff bound to: 1 - type: integer 
	Parameter irqtype bound to: 1 - type: integer 
	Parameter nsources bound to: 32 - type: integer 
	Parameter ntargets bound to: 4 - type: integer 
	Parameter srcbits bound to: 5 - type: integer 
	Parameter prbits bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'plic_encoder' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_encoder.vhd:62]
	Parameter nsources bound to: 32 - type: integer 
	Parameter ntargets bound to: 4 - type: integer 
	Parameter srcbits bound to: 5 - type: integer 
	Parameter prbits bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plic_encoder' (43#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_encoder.vhd:62]
	Parameter nsources bound to: 32 - type: integer 
	Parameter ntargets bound to: 4 - type: integer 
	Parameter srcbits bound to: 5 - type: integer 
	Parameter prbits bound to: 3 - type: integer 
	Parameter nsources bound to: 32 - type: integer 
	Parameter ntargets bound to: 4 - type: integer 
	Parameter srcbits bound to: 5 - type: integer 
	Parameter prbits bound to: 3 - type: integer 
	Parameter nsources bound to: 32 - type: integer 
	Parameter ntargets bound to: 4 - type: integer 
	Parameter srcbits bound to: 5 - type: integer 
	Parameter prbits bound to: 3 - type: integer 
	Parameter prbits bound to: 3 - type: integer 
	Parameter srcbits bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'plic_target' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_target.vhd:51]
	Parameter prbits bound to: 3 - type: integer 
	Parameter srcbits bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plic_target' (44#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/plic_target.vhd:51]
	Parameter prbits bound to: 3 - type: integer 
	Parameter srcbits bound to: 5 - type: integer 
	Parameter prbits bound to: 3 - type: integer 
	Parameter srcbits bound to: 5 - type: integer 
	Parameter prbits bound to: 3 - type: integer 
	Parameter srcbits bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grplic_ahb' (45#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/plic/grplic_ahb.vhd:71]
WARNING: [Synth 8-5858] RAM dbgmo_x_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM dbgmi_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM ahbmiv_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM ahbsiv_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM trace_ahbmiv_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM trace_ahbsiv_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net dbgahbmi[hgrant] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
WARNING: [Synth 8-3848] Net dbgahbmi[hready] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
WARNING: [Synth 8-3848] Net dbgahbmi[hresp] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
WARNING: [Synth 8-3848] Net dbgahbmi[hrdata] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
WARNING: [Synth 8-3848] Net dbgahbmi[hirq] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
WARNING: [Synth 8-3848] Net dbgahbmi[testen] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
WARNING: [Synth 8-3848] Net dbgahbmi[testrst] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
WARNING: [Synth 8-3848] Net dbgahbmi[scanen] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
WARNING: [Synth 8-3848] Net dbgahbmi[testoen] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
WARNING: [Synth 8-3848] Net dbgahbmi[testin] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
WARNING: [Synth 8-3848] Net dbgahbmi[endian] in module/entity noelvsys does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'noelvsys' (46#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/noelv/subsys/noelvsys.vhd:101]
	Parameter hindex bound to: 0 - type: integer 
	Parameter pindex bound to: 6 - type: integer 
	Parameter paddr bound to: 2144 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbuart' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/ahbuart.vhd:55]
	Parameter hindex bound to: 0 - type: integer 
	Parameter pindex bound to: 6 - type: integer 
	Parameter paddr bound to: 2144 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 7 - type: integer 
	Parameter version bound to: 0 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbmst' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbmst.vhd:54]
	Parameter hindex bound to: 0 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 7 - type: integer 
	Parameter version bound to: 0 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbmst' (47#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbmst.vhd:54]
	Parameter pindex bound to: 6 - type: integer 
	Parameter paddr bound to: 2144 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dcom_uart' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom_uart.vhd:59]
	Parameter pindex bound to: 6 - type: integer 
	Parameter paddr bound to: 2144 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom_uart.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'dcom_uart' (48#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom_uart.vhd:59]
INFO: [Synth 8-638] synthesizing module 'dcom' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'dcom' (49#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/dcom.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ahbuart' (50#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/uart/ahbuart.vhd:55]
	Parameter tech bound to: 49 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
	Parameter versel bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbjtag' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/ahbjtag.vhd:80]
	Parameter tech bound to: 49 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter nsync bound to: 1 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
	Parameter versel bound to: 1 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 28 - type: integer 
	Parameter version bound to: 2 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbmst__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbmst.vhd:54]
	Parameter hindex bound to: 1 - type: integer 
	Parameter hirq bound to: 0 - type: integer 
	Parameter venid bound to: 1 - type: integer 
	Parameter devid bound to: 28 - type: integer 
	Parameter version bound to: 2 - type: integer 
	Parameter chprot bound to: 3 - type: integer 
	Parameter incaddr bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbmst__parameterized1' (50#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/amba/ahbmst.vhd:54]
	Parameter tech bound to: 49 - type: integer 
	Parameter irlen bound to: 6 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter trsten bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tap' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/tap.vhd:79]
	Parameter tech bound to: 49 - type: integer 
	Parameter irlen bound to: 6 - type: integer 
	Parameter idcode bound to: 9 - type: integer 
	Parameter manf bound to: 804 - type: integer 
	Parameter part bound to: 0 - type: integer 
	Parameter ver bound to: 0 - type: integer 
	Parameter trsten bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter oepol bound to: 1 - type: integer 
	Parameter tcknen bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kintex7_tap' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/tap_unisim.vhd:666]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (51#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized1' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized1' (51#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:876]
INFO: [Synth 8-256] done synthesizing module 'kintex7_tap' (52#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/tap_unisim.vhd:666]
INFO: [Synth 8-256] done synthesizing module 'tap' (53#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/tap.vhd:79]
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 49 - type: integer 
INFO: [Synth 8-638] synthesizing module 'techbuf' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/techbuf.vhd:38]
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter buftype bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkbuf_xilinx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/buffer_unisim.vhd:42]
	Parameter buftype bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (54#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-256] done synthesizing module 'clkbuf_xilinx' (55#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/buffer_unisim.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'techbuf' (56#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/techbuf.vhd:38]
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grdff' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:116]
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grdff' (57#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:116]
	Parameter gatetech bound to: 49 - type: integer 
	Parameter isel bound to: 1 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jtagcom2' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtagcom2.vhd:61]
	Parameter gatetech bound to: 49 - type: integer 
	Parameter isel bound to: 1 - type: integer 
	Parameter ainst bound to: 2 - type: integer 
	Parameter dinst bound to: 3 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grnand2' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:255]
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grnand2' (58#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/grgates.vhd:255]
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'ar_reg[qual_areg]' into 'ar_reg[qual_dreg]' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtagcom2.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'jtagcom2' (59#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/jtagcom2.vhd:61]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trstmux' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/dftlib/trstmux.vhd:42]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trstmux' (60#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/grlib/dftlib/trstmux.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ahbjtag' (61#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/jtag/ahbjtag.vhd:80]
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 2080 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 4 - type: integer 
	Parameter nftslv bound to: 1 - type: integer 
	Parameter ver bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahbstat' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbstat.vhd:57]
	Parameter pindex bound to: 2 - type: integer 
	Parameter paddr bound to: 2080 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 4 - type: integer 
	Parameter nftslv bound to: 1 - type: integer 
	Parameter ver bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ahbstat' (62#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/ahbstat.vhd:57]
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 2096 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter imask bound to: 65534 - type: integer 
	Parameter nbits bound to: 20 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter bypass bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter bpdir bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter irqgen bound to: 0 - type: integer 
	Parameter iflagreg bound to: 0 - type: integer 
	Parameter bpmode bound to: 0 - type: integer 
	Parameter inpen bound to: 0 - type: integer 
	Parameter doutresv bound to: 0 - type: integer 
	Parameter dirresv bound to: 0 - type: integer 
	Parameter bpresv bound to: 0 - type: integer 
	Parameter inpresv bound to: 0 - type: integer 
	Parameter pulse bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grgpio' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grgpio.vhd:73]
	Parameter pindex bound to: 3 - type: integer 
	Parameter paddr bound to: 2096 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter imask bound to: 65534 - type: integer 
	Parameter nbits bound to: 20 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter bypass bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter bpdir bound to: 0 - type: integer 
	Parameter pirq bound to: 0 - type: integer 
	Parameter irqgen bound to: 0 - type: integer 
	Parameter iflagreg bound to: 0 - type: integer 
	Parameter bpmode bound to: 0 - type: integer 
	Parameter inpen bound to: 0 - type: integer 
	Parameter doutresv bound to: 0 - type: integer 
	Parameter dirresv bound to: 0 - type: integer 
	Parameter bpresv bound to: 0 - type: integer 
	Parameter inpresv bound to: 0 - type: integer 
	Parameter pulse bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grgpio' (63#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grgpio.vhd:73]
	Parameter pindex bound to: 1 - type: integer 
	Parameter paddr bound to: 2064 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter versionnr bound to: 896 - type: integer 
	Parameter revisionnr bound to: 130 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grversion' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grversion.vhd:68]
	Parameter pindex bound to: 1 - type: integer 
	Parameter paddr bound to: 2064 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter versionnr bound to: 896 - type: integer 
	Parameter revisionnr bound to: 130 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'grversion' (64#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/grversion.vhd:68]
	Parameter hindex bound to: 1 - type: integer 
	Parameter ehindex bound to: 2 - type: integer 
	Parameter pindex bound to: 4 - type: integer 
	Parameter paddr bound to: 2112 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 5 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter slot_time bound to: 128 - type: integer 
	Parameter mdcscaler bound to: 83 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter burstlength bound to: 32 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 51 - type: integer 
	Parameter phyrstadr bound to: 1 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter sim bound to: 0 - type: integer 
	Parameter giga bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter edclft bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahb bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grethm_mb' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/grethm_mb.vhd:90]
	Parameter hindex bound to: 1 - type: integer 
	Parameter ehindex bound to: 2 - type: integer 
	Parameter pindex bound to: 4 - type: integer 
	Parameter paddr bound to: 2112 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 5 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter slot_time bound to: 128 - type: integer 
	Parameter mdcscaler bound to: 83 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter burstlength bound to: 32 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 51 - type: integer 
	Parameter phyrstadr bound to: 1 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter sim bound to: 0 - type: integer 
	Parameter giga bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter edclft bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahb bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter hindex bound to: 1 - type: integer 
	Parameter ehindex bound to: 2 - type: integer 
	Parameter pindex bound to: 4 - type: integer 
	Parameter paddr bound to: 2112 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 5 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter slot_time bound to: 128 - type: integer 
	Parameter mdcscaler bound to: 83 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 51 - type: integer 
	Parameter phyrstadr bound to: 1 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter edclft bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahb bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter num_desc bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'greth_mb' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_mb.vhd:93]
	Parameter hindex bound to: 1 - type: integer 
	Parameter ehindex bound to: 2 - type: integer 
	Parameter pindex bound to: 4 - type: integer 
	Parameter paddr bound to: 2112 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter pirq bound to: 5 - type: integer 
	Parameter memtech bound to: 49 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter slot_time bound to: 128 - type: integer 
	Parameter mdcscaler bound to: 83 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 51 - type: integer 
	Parameter phyrstadr bound to: 1 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter ft bound to: 0 - type: integer 
	Parameter edclft bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahb bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter num_desc bound to: 128 - type: integer 
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter mdcscaler bound to: 83 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 51 - type: integer 
	Parameter phyrstadr bound to: 1 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahbg bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter num_desc bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'grethc' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:165]
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter mdcscaler bound to: 83 - type: integer 
	Parameter enable_mdio bound to: 1 - type: integer 
	Parameter fifosize bound to: 8 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter edcl bound to: 1 - type: integer 
	Parameter edclbufsz bound to: 2 - type: integer 
	Parameter macaddrh bound to: 131072 - type: integer 
	Parameter macaddrl bound to: 0 - type: integer 
	Parameter ipaddrh bound to: 49320 - type: integer 
	Parameter ipaddrl bound to: 51 - type: integer 
	Parameter phyrstadr bound to: 1 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter mdint_pol bound to: 0 - type: integer 
	Parameter enable_mdint bound to: 1 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter edclsepahbg bound to: 1 - type: integer 
	Parameter ramdebug bound to: 0 - type: integer 
	Parameter mdiohold bound to: 1 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter num_desc bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:1073]
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'greth_tx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd:50]
	Parameter ifg_gap bound to: 24 - type: integer 
	Parameter attempt_limit bound to: 16 - type: integer 
	Parameter backoff_limit bound to: 10 - type: integer 
	Parameter nsync bound to: 2 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter acthigh bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'eth_rstgen' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:40]
	Parameter acthigh bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'eth_rstgen' (65#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_rstgen.vhd:40]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'greth_tx' (66#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/greth_tx.vhd:50]
	Parameter nsync bound to: 2 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'greth_rx' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/greth_rx.vhd:50]
	Parameter nsync bound to: 2 - type: integer 
	Parameter rmii bound to: 0 - type: integer 
	Parameter multicast bound to: 0 - type: integer 
	Parameter maxsize bound to: 1500 - type: integer 
	Parameter gmiimode bound to: 0 - type: integer 
	Parameter acthigh bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'greth_rx' (67#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/greth_rx.vhd:50]
INFO: [Synth 8-638] synthesizing module 'eth_ahb_mst' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:46]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:130]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:141]
WARNING: [Synth 8-3848] Net ahbmo[endian] in module/entity eth_ahb_mst does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'eth_ahb_mst' (68#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_ahb_mst.vhd:46]
INFO: [Synth 8-638] synthesizing module 'eth_edcl_ahb_mst' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd:47]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd:115]
WARNING: [Synth 8-3848] Net ahbmo[endian] in module/entity eth_edcl_ahb_mst does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'eth_edcl_ahb_mst' (69#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/eth_edcl_ahb_mst.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'grethc' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/eth/core/grethc.vhd:165]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized5' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized5' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized5' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram_2p__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
	Parameter abits bound to: 7 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram_2p__parameterized3' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized5' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized7' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized7' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized7' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p__parameterized1' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized7' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized9' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized9' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized9' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram_2p__parameterized5' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram_2p__parameterized5' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized9' (70#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 84 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'greth_mb' (71#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/greth_mb.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'grethm_mb' (72#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/grethm_mb.vhd:90]
WARNING: [Synth 8-3848] Net dmreset in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:72]
WARNING: [Synth 8-3848] Net mem_aximo[aw][id] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[aw][addr] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[aw][len] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[aw][size] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[aw][burst] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[aw][lock] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[aw][cache] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[aw][prot] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[aw][valid] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[w][id] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[w][data] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[w][strb] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[w][last] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[w][valid] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[b][ready] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[ar][id] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[ar][addr] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[ar][len] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[ar][size] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[ar][burst] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[ar][lock] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[ar][cache] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[ar][prot] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[ar][valid] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net mem_aximo[r][ready] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:85]
WARNING: [Synth 8-3848] Net u1i[extclk] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:173]
WARNING: [Synth 8-3848] Net dui[ctsn] in module/entity noelvcore does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'noelvcore' (73#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-generic/rtl/core/noelvcore.vhd:115]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 12 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'inpad__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 12 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_inpad__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39]
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 12 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS12 - type: string 
INFO: [Synth 8-6157] synthesizing module 'IBUF__parameterized1' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVCMOS12 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF__parameterized1' (73#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-256] done synthesizing module 'unisim_inpad__parameterized1' (73#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'inpad__parameterized1' (73#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'inpad__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_inpad__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39]
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
INFO: [Synth 8-6157] synthesizing module 'IBUF__parameterized3' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF__parameterized3' (73#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-256] done synthesizing module 'unisim_inpad__parameterized3' (73#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'inpad__parameterized3' (73#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'outpad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_outpad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:220]
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVCMOS18 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (74#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
INFO: [Synth 8-256] done synthesizing module 'unisim_outpad' (75#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'outpad' (76#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ahb2axi_mig3_arty_a7' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:81]
	Parameter hindex bound to: 0 - type: integer 
	Parameter haddr bound to: 0 - type: integer 
	Parameter hmask bound to: 2048 - type: integer 
	Parameter pindex bound to: 0 - type: integer 
	Parameter paddr bound to: 2048 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter ahbendian bound to: 1 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 8 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter ahb_endianness bound to: 1 - type: integer 
	Parameter endianness_mode bound to: 0 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 144 - type: integer 
	Parameter bar0 bound to: 229378 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahb2axi4b' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axi4b.vhd:78]
	Parameter hindex bound to: 0 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 8 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter ahb_endianness bound to: 1 - type: integer 
	Parameter endianness_mode bound to: 0 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 144 - type: integer 
	Parameter bar0 bound to: 229378 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 8 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter axi4 bound to: 1 - type: integer 
	Parameter ahb_endianness bound to: 1 - type: integer 
	Parameter endianness_mode bound to: 0 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter ostand_writes bound to: 4 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 144 - type: integer 
	Parameter bar0 bound to: 229378 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahb2axib' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axib.vhd:78]
	Parameter hindex bound to: 0 - type: integer 
	Parameter aximid bound to: 0 - type: integer 
	Parameter wbuffer_num bound to: 8 - type: integer 
	Parameter rprefetch_num bound to: 8 - type: integer 
	Parameter always_secure bound to: 1 - type: integer 
	Parameter axi4 bound to: 1 - type: integer 
	Parameter ahb_endianness bound to: 1 - type: integer 
	Parameter endianness_mode bound to: 0 - type: integer 
	Parameter narrow_acc_mode bound to: 0 - type: integer 
	Parameter ostand_writes bound to: 4 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter vendor bound to: 1 - type: integer 
	Parameter device bound to: 144 - type: integer 
	Parameter bar0 bound to: 229378 - type: integer 
	Parameter bar1 bound to: 0 - type: integer 
	Parameter bar2 bound to: 0 - type: integer 
	Parameter bar3 bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 128 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized11' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 0 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 128 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 128 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized11' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 128 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized11' (76#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 128 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p__parameterized3' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 128 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p__parameterized3' (76#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/inferred/memory_inferred.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized11' (76#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axib.vhd:536]
INFO: [Synth 8-226] default block is never used [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/axi.vhd:573]
INFO: [Synth 8-256] done synthesizing module 'ahb2axib' (77#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axib.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'ahb2axi4b' (78#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/axi/ahb2axi4b.vhd:78]
INFO: [Synth 8-6157] synthesizing module 'mig_cdc' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/.Xil/Vivado-67865-coding/realtime/mig_cdc_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mig_cdc' (79#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/.Xil/Vivado-67865-coding/realtime/mig_cdc_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mig' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/.Xil/Vivado-67865-coding/realtime/mig_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig' (80#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/.Xil/Vivado-67865-coding/realtime/mig_stub.v:5]
WARNING: [Synth 8-3848] Net ui_clk in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:75]
WARNING: [Synth 8-3848] Net ui_clk_sync_rst in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:76]
WARNING: [Synth 8-3848] Net ahbsi_bridge[hmaster] in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:253]
WARNING: [Synth 8-3848] Net ahbsi_bridge[hmastlock] in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:253]
WARNING: [Synth 8-3848] Net ahbsi_bridge[hmbsel] in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:253]
WARNING: [Synth 8-3848] Net ahbsi_bridge[hirq] in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:253]
WARNING: [Synth 8-3848] Net ahbsi_bridge[testen] in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:253]
WARNING: [Synth 8-3848] Net ahbsi_bridge[testrst] in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:253]
WARNING: [Synth 8-3848] Net ahbsi_bridge[scanen] in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:253]
WARNING: [Synth 8-3848] Net ahbsi_bridge[testoen] in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:253]
WARNING: [Synth 8-3848] Net ahbsi_bridge[testin] in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:253]
WARNING: [Synth 8-3848] Net ahbsi_bridge[endian] in module/entity ahb2axi_mig3_arty_a7 does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'ahb2axi_mig3_arty_a7' (81#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/ahb2axi_mig3_arty_a7.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ahbrom128' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/ahbrom128.vhd:38]
	Parameter hindex bound to: 1 - type: integer 
	Parameter haddr bound to: 3072 - type: integer 
	Parameter hmask bound to: 3584 - type: integer 
	Parameter pipe bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter kbytes bound to: 1 - type: integer 
	Parameter wideonly bound to: 0 - type: integer 
WARNING: [Synth 8-614] signal 'ahbsi' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/ahbrom128.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'ahbrom128' (82#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/ahbrom128.vhd:38]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 1 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 12 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 12 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 12 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 12 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 12 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 1 - type: integer 
	Parameter voltage bound to: 12 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter pindex bound to: 5 - type: integer 
	Parameter paddr bound to: 2128 - type: integer 
	Parameter pmask bound to: 4080 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter gmii bound to: 1 - type: integer 
	Parameter debugmem bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter no_clk_mux bound to: 0 - type: integer 
	Parameter pirq bound to: 6 - type: integer 
	Parameter use90degtxclk bound to: 1 - type: integer 
	Parameter mode100 bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rgmii' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:78]
	Parameter pindex bound to: 5 - type: integer 
	Parameter paddr bound to: 2128 - type: integer 
	Parameter pmask bound to: 4080 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter gmii bound to: 1 - type: integer 
	Parameter debugmem bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter no_clk_mux bound to: 0 - type: integer 
	Parameter pirq bound to: 6 - type: integer 
	Parameter use90degtxclk bound to: 1 - type: integer 
	Parameter mode100 bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter rsel bound to: 0 - type: integer 
	Parameter isdummy bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkmux' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkmux.vhd:43]
	Parameter tech bound to: 49 - type: integer 
	Parameter rsel bound to: 0 - type: integer 
	Parameter isdummy bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clkmux_unisim' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/clkgen_unisim.vhd:949]
INFO: [Synth 8-6157] synthesizing module 'BUFGMUX' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1175]
	Parameter CLK_SEL_TYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGMUX' (83#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1175]
INFO: [Synth 8-256] done synthesizing module 'clkmux_unisim' (84#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/clkgen_unisim.vhd:949]
INFO: [Synth 8-256] done synthesizing module 'clkmux' (85#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/clkmux.vhd:43]
	Parameter tech bound to: 49 - type: integer 
	Parameter rsel bound to: 0 - type: integer 
	Parameter isdummy bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter rsel bound to: 0 - type: integer 
	Parameter isdummy bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter rsel bound to: 0 - type: integer 
	Parameter isdummy bound to: 0 - type: integer 
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter buftype bound to: 2 - type: integer 
	Parameter tech bound to: 49 - type: integer 
WARNING: [Synth 8-614] signal 'sync_gbit' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:433]
WARNING: [Synth 8-614] signal 'clkedge_sync' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:433]
WARNING: [Synth 8-614] signal 'sync_speed' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:433]
WARNING: [Synth 8-614] signal 'clk25ni' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:433]
WARNING: [Synth 8-614] signal 'clk25i' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:433]
WARNING: [Synth 8-614] signal 'clk2_5ni' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:433]
WARNING: [Synth 8-614] signal 'clk2_5i' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:433]
	Parameter acthigh bound to: 0 - type: integer 
	Parameter syncrst bound to: 1 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rstgen__parameterized2' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49]
	Parameter acthigh bound to: 0 - type: integer 
	Parameter syncrst bound to: 1 - type: integer 
	Parameter scanen bound to: 0 - type: integer 
	Parameter syncin bound to: 1 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncreg' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncreg.vhd:43]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter imp bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'syncreg' (86#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncreg.vhd:43]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rstgen__parameterized2' (86#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/misc/rstgen.vhd:49]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr_oreg' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/ddr_oreg.vhd:45]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_oddr_reg' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:332]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'U0' to cell 'ODDR' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'unisim_oddr_reg' (87#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'ddr_oreg' (88#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/ddr_oreg.vhd:45]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr_ireg' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/ddr_ireg.vhd:45]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_iddr_reg' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:49]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'U0' to cell 'IDDR' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'unisim_iddr_reg' (89#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/ddr_unisim.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'ddr_ireg' (90#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/ddr_ireg.vhd:45]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
WARNING: [Synth 8-614] signal 'sync_rxctrl_q1_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q1_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q1_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q1_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:570]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q2_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q2_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q2_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q2_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'sync_rxctrl_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int0' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int1' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
WARNING: [Synth 8-614] signal 'rxd_int2' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:589]
	Parameter tech bound to: 49 - type: integer 
	Parameter arch bound to: 1 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
WARNING: [Synth 8-614] signal 'sync_rxctrl_q1_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
WARNING: [Synth 8-614] signal 'sync_rxctrl_c_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
WARNING: [Synth 8-614] signal 'rx_ctl_int' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
WARNING: [Synth 8-614] signal 'rx_dv_int' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
WARNING: [Synth 8-614] signal 'rx_dv_int0' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
WARNING: [Synth 8-614] signal 'rx_dv_int1' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
WARNING: [Synth 8-614] signal 'rx_dv_int2' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
WARNING: [Synth 8-614] signal 'sync_rxctrl_q2_delay' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
WARNING: [Synth 8-614] signal 'rx_ctl_int0' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
WARNING: [Synth 8-614] signal 'rx_ctl_int1' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
WARNING: [Synth 8-614] signal 'rx_ctl_int2' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:629]
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
	Parameter tech bound to: 0 - type: integer 
	Parameter stages bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'RMemRgmiioData' is read in the process but is not in the sensitivity list [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:734]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 1 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized13' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 1 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 1 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized13' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 1 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 1 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized13' (90#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kintex7_syncram_2p__parameterized7' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kintex7_syncram_2p__parameterized7' (90#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/memory_kintex7.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized13' (90#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/syncram_2p.vhd:57]
	Parameter tech bound to: 49 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 16 - type: integer 
	Parameter sepclk bound to: 1 - type: integer 
	Parameter wrfst bound to: 0 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 1 - type: integer 
	Parameter pipeline bound to: 0 - type: integer 
	Parameter rdhold bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net gmiii[tx_clk_90] in module/entity rgmii does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:63]
WARNING: [Synth 8-3848] Net gmiii[tx_clk_100] in module/entity rgmii does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:63]
WARNING: [Synth 8-3848] Net gmiii[tx_clk_50] in module/entity rgmii does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:63]
WARNING: [Synth 8-3848] Net gmiii[tx_clk_25] in module/entity rgmii does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:63]
WARNING: [Synth 8-3848] Net sync_gbit in module/entity rgmii does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:173]
WARNING: [Synth 8-3848] Net clk25i_del in module/entity rgmii does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:207]
WARNING: [Synth 8-3848] Net clk2_5i_del in module/entity rgmii does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'rgmii' (91#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/gaisler/greth/adapters/rgmii.vhd:78]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'iopad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/iopad.vhd:40]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_iopad' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:102]
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVTTL - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVTTL - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (92#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-256] done synthesizing module 'unisim_iopad' (93#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'iopad' (94#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/iopad.vhd:40]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'inpadv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:141]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'inpadv' (95#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/inpad.vhd:141]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter filter bound to: 0 - type: integer 
	Parameter strength bound to: 0 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'outpad__parameterized2' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'unisim_outpad__parameterized1' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:220]
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVTTL - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6157] synthesizing module 'OBUF__parameterized1' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: LVTTL - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF__parameterized1' (95#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
INFO: [Synth 8-256] done synthesizing module 'unisim_outpad__parameterized1' (95#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/unisim/pads_unisim.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'outpad__parameterized2' (95#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:39]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'outpadv' [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:148]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter width bound to: 4 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'outpadv' (96#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:148]
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
	Parameter tech bound to: 49 - type: integer 
	Parameter level bound to: 0 - type: integer 
	Parameter slew bound to: 0 - type: integer 
	Parameter voltage bound to: 3 - type: integer 
	Parameter strength bound to: 12 - type: integer 
WARNING: [Synth 8-3848] Net uart_ctsn_int in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:185]
WARNING: [Synth 8-3848] Net mem_aximi[aw][ready] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net mem_aximi[w][ready] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net mem_aximi[b][id] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net mem_aximi[b][resp] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net mem_aximi[b][valid] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net mem_aximi[ar][ready] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net mem_aximi[r][id] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net mem_aximi[r][data] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net mem_aximi[r][resp] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net mem_aximi[r][last] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net mem_aximi[r][valid] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:174]
WARNING: [Synth 8-3848] Net tck in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:166]
WARNING: [Synth 8-3848] Net tms in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:166]
WARNING: [Synth 8-3848] Net tdi in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:166]
WARNING: [Synth 8-3848] Net rgmiii[gtx_clk] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:714]
WARNING: [Synth 8-3848] Net rgmiii[rmii_clk] in module/entity noelvmp does not have driver. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:714]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'noelvmp' (97#1) [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:113]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[19]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[18]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[17]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[16]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[15]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[14]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[13]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[12]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[11]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[10]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[9]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[8]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[7]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[6]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[5]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[4]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[3]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[2]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[1]
WARNING: [Synth 8-3331] design outpad has unconnected port cfgi[0]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][0]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][1]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][2]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][3]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][4]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][5]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][6]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][7]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][8]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][9]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][10]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][11]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][12]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][13]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][14]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hsel][15]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][31]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][30]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][29]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][28]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][27]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][26]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][25]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][24]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][23]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][22]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][21]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][20]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][19]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][18]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][17]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][16]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][15]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][14]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][13]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][12]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][11]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][10]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][9]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][8]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][1]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[haddr][0]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwrite]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[htrans][1]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[htrans][0]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hburst][2]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hburst][1]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hburst][0]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][127]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][126]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][125]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][124]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][123]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][122]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][121]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][120]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][119]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][118]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][117]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][116]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][115]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][114]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][113]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][112]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][111]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][110]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][109]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][108]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][107]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][106]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][105]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][104]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][103]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][102]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][101]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][100]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][99]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][98]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][97]
WARNING: [Synth 8-3331] design ahbrom128 has unconnected port ahbsi[hwdata][96]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 10445.246 ; gain = 502.883 ; free physical = 3733 ; free virtual = 40799
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 10445.246 ; gain = 502.883 ; free physical = 3971 ; free virtual = 41036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 10445.246 ; gain = 502.883 ; free physical = 3971 ; free virtual = 41036
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/clk_100MHz/clk_100MHz.dcp' for cell 'clocker100MHz'
INFO: [Project 1-454] Reading design checkpoint '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig_cdc/mig_cdc.dcp' for cell 'mig_ahb_gen.ddrc/MCB_CDC'
INFO: [Project 1-454] Reading design checkpoint '/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig.dcp' for cell 'mig_ahb_gen.ddrc/MCB_inst'
INFO: [Netlist 29-17] Analyzing 448 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:390]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:764]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:746]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/iopad.vhd:66]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:773]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:767]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:151]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:151]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:151]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:151]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:770]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:682]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:682]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:682]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/rtl/noelvmp.vhd:682]
WARNING: [Constraints 18-548] Could not create 'slew' constraint because invalid SLEW value '0' specified. 'slew' is ignored by Vivado but preserved for implementation tool. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/lib/techmap/maps/outpad.vhd:51]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc] for cell 'mig_ahb_gen.ddrc/MCB_inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc:388]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc:395]
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc] for cell 'mig_ahb_gen.ddrc/MCB_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/mig/mig/user_design/constraints/mig.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noelvmp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noelvmp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/clk_100MHz/clk_100MHz_board.xdc] for cell 'clocker100MHz/inst'
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/clk_100MHz/clk_100MHz_board.xdc] for cell 'clocker100MHz/inst'
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/clk_100MHz/clk_100MHz.xdc] for cell 'clocker100MHz/inst'
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/clk_100MHz/clk_100MHz.xdc] for cell 'clocker100MHz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/designs/noelv-genesys2/vivado/noelv-digilent-genesys2/noelv-digilent-genesys2.srcs/sources_1/ip/clk_100MHz/clk_100MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noelvmp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noelvmp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc]
WARNING: [Vivado 12-508] No pins matched 'ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/u0/TCK'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:12]
WARNING: [Vivado 12-627] No clocks matched 'ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/lltck'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:16]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:16]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/lltck]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:16]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/lltck'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:27]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:27]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/lltck]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:27]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/lltck'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:29]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'cpu_resetn'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:37]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal eth_int_b cannot be placed on AK16 (IOB_X1Y48) because the pad is already occupied by terminal led[4] possibly due to user constraint [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:89]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal eth_rxctl cannot be placed on AH11 (IOB_X1Y64) because the pad is already occupied by terminal led[5] possibly due to user constraint [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:95]
WARNING: [Vivado 12-180] No cells matched 'ahbjtaggen0.ahbjtag0/newcom.jtagcom0/tnr1_reg[done_sync1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:108]
WARNING: [Vivado 12-180] No cells matched 'ahbjtaggen0.ahbjtag0/newcom.jtagcom0/tpr1_reg[done_sync]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:109]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[rxstart][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:110]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[rxstart][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:111]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[rxwrite][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:112]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[rxwrite][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:113]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[rxdone][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:114]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[rxdone][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:115]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[txread][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:116]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[txread][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:117]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[txrestart][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:118]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[txrestart][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:119]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[txdone][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:120]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/r_reg[txdone][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:121]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[write_ack][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:122]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[write_ack][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:123]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[done_ack][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:124]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[done_ack][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:125]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:126]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[2]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:127]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[fullduplex][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:128]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[fullduplex][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:129]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:130]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[2]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:131]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[start][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:132]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[start][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:133]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[read_ack][0]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:134]
WARNING: [Vivado 12-180] No cells matched 'eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[read_ack][1]'. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc:135]
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/Genesys-2-xc7k325t.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/noelvmp_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/voltage_config.xdc]
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/voltage_config.xdc]
Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc:337]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc:342]
Finished Parsing XDC File [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zhichao/Downloads/GRLIB/grlib-gpl-2022.4-b4280/boards/digilent-genesys2/mig-xc7k325t/mig-xc7k325t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noelvmp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noelvmp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noelvmp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noelvmp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noelvmp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noelvmp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mig_ahb_gen.ddrc/MCB_CDC/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/noelvmp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/noelvmp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, eth0.eth_block.eint_pad/xcv.x0/ttl0.ip, from the path connected to top-level port: eth_int_b 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, eth0.eth_block.erxdv_pad/xcv.x0/ttl0.ip, from the path connected to top-level port: eth_rxctl 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10842.922 ; gain = 0.000 ; free physical = 3458 ; free virtual = 40526
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 240 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 4 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 2 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 205 instances
  RAMB16_S36_S36 => RAMB36E1: 11 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:01:51 ; elapsed = 00:01:33 . Memory (MB): peak = 10854.551 ; gain = 912.188 ; free physical = 3685 ; free virtual = 40756
475 Infos, 458 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:33 . Memory (MB): peak = 10854.551 ; gain = 912.188 ; free physical = 3685 ; free virtual = 40756
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 21 00:43:31 2023...
