######################################################################

# Created by Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1 on Tue Mar 22 10:28:07 -0300 2022

# This file contains the RC script for design:cpu_z80

######################################################################

set_db / .information_level 7
set_db / .init_lib_search_path {. ./lib /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE }
set_db / .design_mode_process 230.0
set_db / .phys_assume_met_fill 0.0
set_db / .lp_insert_clock_gating true
set_db / .runtime_by_stage { {to_generic 14 53 14 49}  {first_condense 33 98 50 104}  {reify 34 132 79 183}  {global_incr_map 17 149 15 200}  {incr_opt 14 178 13 221}  {incr_opt 10 196 9 232} }
set_db / .tinfo_tstamp_file .rs_arthur.ferreira.tstamp
set_db / .script_search_path {. }
set_db / .use_area_from_lef true
set_db / .leakage_power_effort medium
set_db / .flow_metrics_snapshot_uuid 3b3bc4b5
set_db / .syn_generic_effort high
set_db / .super_thread_servers {localhost localhost localhost localhost localhost localhost localhost localhost   }
set_db / .syn_opt_effort medium
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/RC_CG_HIER_INST1/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/RC_CG_HIER_INST2/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/RC_CG_HIER_INST3/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/RC_CG_HIER_INST4/g12/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_RC_CG_HIER_INST10/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_RC_CG_HIER_INST5/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_RC_CG_HIER_INST6/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_RC_CG_HIER_INST7/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_RC_CG_HIER_INST8/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_RC_CG_HIER_INST9/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/B
::legacy::set_attribute -quiet break_timing_paths true pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/B
::legacy::set_attribute -quiet phys_use_segment_parasitics true /
::legacy::set_attribute -quiet probabilistic_extraction true /
::legacy::set_attribute -quiet ple_correlation_factors {1.9000 2.0000} /
::legacy::set_attribute -quiet maximum_interval_of_vias infinity /
::legacy::set_attribute -quiet ple_mode global /
::legacy::set_attribute -quiet wireload_selection wireload_selection:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/4_metls_routing /
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/typ_1_98V_0C
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/typ_1_98V_25C
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/typ_1_62V_70C
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/typ_1_62V_25C
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/typ_1_80V_70C
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/typ_1_80V_0C
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/TYPICAL
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/typ_1_80V_25C
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/D_CELLS_MOSST_typ_1_80V_25C/_nominal_
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C/typ_1_80V_4_50V_25C
::legacy::set_attribute -quiet tree_type balanced_tree operating_condition:default_emulate_libset_max/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C/_nominal_
# BEGIN MSV SECTION
# END MSV SECTION
define_clock -name CLK -domain domain_1 -period 8500.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -design design:cpu_z80 port:cpu_z80/CLK
::legacy::set_attribute -quiet slew {200.0 200.0 200.0 200.0} clock:cpu_z80/CLK
::legacy::set_attribute -quiet waveform { } clock:cpu_z80/CLK
define_cost_group -design design:cpu_z80 -name C2C
define_cost_group -design design:cpu_z80 -name C2O
define_cost_group -design design:cpu_z80 -name CLK
define_cost_group -design design:cpu_z80 -name I2C
define_cost_group -design design:cpu_z80 -name I2O
define_cost_group -design design:cpu_z80 -name cg_enable_group_CLK
external_delay -accumulate -input {0.0 no_value no_value no_value} -clock clock:cpu_z80/CLK -name create_clock_delay_domain_1_CLK_R_0 port:cpu_z80/CLK
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/create_clock_delay_domain_1_CLK_R_0
external_delay -accumulate -input {no_value 0.0 no_value no_value} -clock clock:cpu_z80/CLK -edge_fall -name create_clock_delay_domain_1_CLK_F_0 port:cpu_z80/CLK
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/create_clock_delay_domain_1_CLK_F_0
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_20 {{port:cpu_z80/DI[7]}}
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_20_1_1 {{port:cpu_z80/DI[6]}}
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_20_2_1 {{port:cpu_z80/DI[5]}}
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_20_3_1 {{port:cpu_z80/DI[4]}}
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_20_4_1 {{port:cpu_z80/DI[3]}}
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_20_5_1 {{port:cpu_z80/DI[2]}}
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_20_6_1 {{port:cpu_z80/DI[1]}}
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_20_7_1 {{port:cpu_z80/DI[0]}}
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_20_8_1 port:cpu_z80/CLK
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_20_9_1 port:cpu_z80/RESET
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_20_10_1 port:cpu_z80/INT
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_20_11_1 port:cpu_z80/NMI
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_20_12_1 port:cpu_z80/WAIT
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27 {{port:cpu_z80/DO[7]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_13_1 {{port:cpu_z80/DO[6]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_14_1 {{port:cpu_z80/DO[5]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_15_1 {{port:cpu_z80/DO[4]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_16_1 {{port:cpu_z80/DO[3]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_17_1 {{port:cpu_z80/DO[2]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_18_1 {{port:cpu_z80/DO[1]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_19_1 {{port:cpu_z80/DO[0]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_20_1 {{port:cpu_z80/ADDR[15]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_21_1 {{port:cpu_z80/ADDR[14]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_22_1 {{port:cpu_z80/ADDR[13]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_23_1 {{port:cpu_z80/ADDR[12]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_24_1 {{port:cpu_z80/ADDR[11]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_25_1 {{port:cpu_z80/ADDR[10]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_26_1 {{port:cpu_z80/ADDR[9]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_27_1 {{port:cpu_z80/ADDR[8]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_28_1 {{port:cpu_z80/ADDR[7]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_29_1 {{port:cpu_z80/ADDR[6]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_30_1 {{port:cpu_z80/ADDR[5]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_31_1 {{port:cpu_z80/ADDR[4]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_32_1 {{port:cpu_z80/ADDR[3]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_33_1 {{port:cpu_z80/ADDR[2]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_34_1 {{port:cpu_z80/ADDR[1]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_35_1 {{port:cpu_z80/ADDR[0]}}
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_36_1 port:cpu_z80/WR
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_37_1 port:cpu_z80/MREQ
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_38_1 port:cpu_z80/IORQ
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_39_1 port:cpu_z80/HALT
external_delay -accumulate -output {500.0 500.0 no_value no_value} -clock clock:cpu_z80/CLK -name cpu_z80.sdc_line_27_40_1 port:cpu_z80/M1
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_1 pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_1
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_1
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_2 pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_2
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_2
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_3 pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_3
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_3
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_4 pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_4
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_4
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_5 pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_5
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_5
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_7 pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_7
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_7
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_8 pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_8
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_8
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_9 pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_9
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_9
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_10 pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_10
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_10
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_12 pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_12
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_12
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_13 pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_13
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_13
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_14 pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_14
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_14
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_16 pin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_16
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_16
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_17 pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_17
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_17
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_18 pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_18
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_18
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_19 pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_19
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_19
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_20 pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_20
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_20
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_21 pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_21
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_21
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_22 pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_22
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_22
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_23 pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_23
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_23
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_24 pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_24
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_24
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_25 pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_25
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_25
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_26 pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_26
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_26
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_28 pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_28
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_28
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_29 pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_29
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_29
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_30 pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_30
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_30
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_32 pin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_32
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_32
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_33 pin:cpu_z80/CPU_REGS_RC_CG_HIER_INST5/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_33
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_33
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_34 pin:cpu_z80/CPU_REGS_RC_CG_HIER_INST6/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_34
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_34
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_35 pin:cpu_z80/CPU_REGS_RC_CG_HIER_INST7/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_35
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_35
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_36 pin:cpu_z80/CPU_REGS_RC_CG_HIER_INST8/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_36
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_36
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_37 pin:cpu_z80/CPU_REGS_RC_CG_HIER_INST9/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_37
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_37
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_38 pin:cpu_z80/CPU_REGS_RC_CG_HIER_INST10/g13/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_38
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_38
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_39 pin:cpu_z80/RC_CG_HIER_INST1/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_39
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_39
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_40 pin:cpu_z80/RC_CG_HIER_INST2/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_40
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_40
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_41 pin:cpu_z80/RC_CG_HIER_INST3/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_41
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_41
external_delay -accumulate -output {no_value no_value 0.0 0.0} -clock clock:cpu_z80/CLK -name clk_gating_check_42 pin:cpu_z80/RC_CG_HIER_INST4/g12/B
::legacy::set_attribute -quiet clock_network_latency_included true external_delay:cpu_z80/clk_gating_check_42
::legacy::set_attribute -quiet clock_source_latency_included true external_delay:cpu_z80/clk_gating_check_42
path_group -paths [specify_paths -to clock:cpu_z80/CLK]  -name CLK -group cost_group:cpu_z80/CLK -user_priority -1047552
path_disable -paths [specify_paths -lenient -from port:cpu_z80/RESET]  -name cpu_z80.sdc_line_17 -user_priority -901120
::legacy::set_attribute -quiet sdc_filename_linenumber {{../constraint/cpu_z80.sdc 17}} exception:cpu_z80/cpu_z80.sdc_line_17
path_group -paths [specify_paths -from {{inst:cpu_z80/CPU_REGS_flg_reg[10]} {inst:cpu_z80/CPU_REGS_flg_reg[11]} {inst:cpu_z80/CPU_REGS_flg_reg[12]} {inst:cpu_z80/CPU_REGS_flg_reg[13]} {inst:cpu_z80/CPU_REGS_flg_reg[14]} {inst:cpu_z80/CPU_REGS_flg_reg[15]} {inst:cpu_z80/CPU_REGS_flg_reg[1]} {inst:cpu_z80/CPU_REGS_flg_reg[2]} {inst:cpu_z80/CPU_REGS_flg_reg[3]} {inst:cpu_z80/CPU_REGS_flg_reg[4]} {inst:cpu_z80/CPU_REGS_flg_reg[5]} {inst:cpu_z80/CPU_REGS_flg_reg[6]} {inst:cpu_z80/CPU_REGS_flg_reg[7]} {inst:cpu_z80/CPU_REGS_flg_reg[9]} {inst:cpu_z80/CPU_REGS_r_reg[0]} {inst:cpu_z80/CPU_REGS_r_reg[1]} {inst:cpu_z80/CPU_REGS_r_reg[2]} {inst:cpu_z80/CPU_REGS_r_reg[3]} {inst:cpu_z80/CPU_REGS_r_reg[4]} {inst:cpu_z80/CPU_REGS_r_reg[5]} {inst:cpu_z80/CPU_REGS_r_reg[6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][7]} {inst:cpu_z80/CPUStatus_reg[0]} {inst:cpu_z80/CPUStatus_reg[4]} {inst:cpu_z80/CPUStatus_reg[5]} {inst:cpu_z80/CPUStatus_reg[8]} {inst:cpu_z80/CPUStatus_reg[9]} {inst:cpu_z80/FETCH_reg[0]} {inst:cpu_z80/FETCH_reg[1]} {inst:cpu_z80/FETCH_reg[3]} {inst:cpu_z80/FETCH_reg[5]} {inst:cpu_z80/FETCH_reg[7]} {inst:cpu_z80/STAGE_reg[0]} {inst:cpu_z80/STAGE_reg[2]} inst:cpu_z80/tzf_reg {inst:cpu_z80/CPU_REGS_th_reg[0]} {inst:cpu_z80/CPU_REGS_th_reg[1]} {inst:cpu_z80/CPU_REGS_th_reg[2]} {inst:cpu_z80/CPU_REGS_th_reg[3]} {inst:cpu_z80/CPU_REGS_th_reg[4]} {inst:cpu_z80/CPU_REGS_th_reg[5]} {inst:cpu_z80/CPU_REGS_th_reg[6]} {inst:cpu_z80/CPU_REGS_th_reg[7]} inst:cpu_z80/SINT_reg inst:cpu_z80/SNMI_reg inst:cpu_z80/SRESET_reg {inst:cpu_z80/CPU_REGS_flg_reg[0]} {inst:cpu_z80/CPU_REGS_flg_reg[8]} {inst:cpu_z80/CPU_REGS_pc_reg[0]} {inst:cpu_z80/CPU_REGS_pc_reg[10]} {inst:cpu_z80/CPU_REGS_pc_reg[11]} {inst:cpu_z80/CPU_REGS_pc_reg[12]} {inst:cpu_z80/CPU_REGS_pc_reg[13]} {inst:cpu_z80/CPU_REGS_pc_reg[14]} {inst:cpu_z80/CPU_REGS_pc_reg[15]} {inst:cpu_z80/CPU_REGS_pc_reg[1]} {inst:cpu_z80/CPU_REGS_pc_reg[2]} {inst:cpu_z80/CPU_REGS_pc_reg[3]} {inst:cpu_z80/CPU_REGS_pc_reg[4]} {inst:cpu_z80/CPU_REGS_pc_reg[5]} {inst:cpu_z80/CPU_REGS_pc_reg[6]} {inst:cpu_z80/CPU_REGS_pc_reg[7]} {inst:cpu_z80/CPU_REGS_pc_reg[8]} {inst:cpu_z80/CPU_REGS_pc_reg[9]} {inst:cpu_z80/CPU_REGS_r_reg[7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][7]} {inst:cpu_z80/CPU_REGS_sp_reg[0]} {inst:cpu_z80/CPU_REGS_sp_reg[10]} {inst:cpu_z80/CPU_REGS_sp_reg[11]} {inst:cpu_z80/CPU_REGS_sp_reg[12]} {inst:cpu_z80/CPU_REGS_sp_reg[13]} {inst:cpu_z80/CPU_REGS_sp_reg[14]} {inst:cpu_z80/CPU_REGS_sp_reg[15]} {inst:cpu_z80/CPU_REGS_sp_reg[1]} {inst:cpu_z80/CPU_REGS_sp_reg[2]} {inst:cpu_z80/CPU_REGS_sp_reg[3]} {inst:cpu_z80/CPU_REGS_sp_reg[4]} {inst:cpu_z80/CPU_REGS_sp_reg[5]} {inst:cpu_z80/CPU_REGS_sp_reg[6]} {inst:cpu_z80/CPU_REGS_sp_reg[7]} {inst:cpu_z80/CPU_REGS_sp_reg[8]} {inst:cpu_z80/CPU_REGS_sp_reg[9]} {inst:cpu_z80/FETCH_reg[2]} {inst:cpu_z80/FETCH_reg[6]} {inst:cpu_z80/STAGE_reg[1]} {inst:cpu_z80/FETCH_reg[8]} {inst:cpu_z80/FETCH_reg[9]} {inst:cpu_z80/CPUStatus_reg[1]} {inst:cpu_z80/CPUStatus_reg[2]} {inst:cpu_z80/CPUStatus_reg[3]} inst:cpu_z80/FNMI_reg {inst:cpu_z80/CPUStatus_reg[6]} {inst:cpu_z80/CPUStatus_reg[7]} {inst:cpu_z80/FETCH_reg[4]}} -to {inst:cpu_z80/RC_CG_HIER_INST4/enl_reg inst:cpu_z80/RC_CG_HIER_INST3/enl_reg inst:cpu_z80/RC_CG_HIER_INST2/enl_reg inst:cpu_z80/RC_CG_HIER_INST1/enl_reg {inst:cpu_z80/CPU_REGS_flg_reg[10]} {inst:cpu_z80/CPU_REGS_flg_reg[11]} {inst:cpu_z80/CPU_REGS_flg_reg[12]} {inst:cpu_z80/CPU_REGS_flg_reg[13]} {inst:cpu_z80/CPU_REGS_flg_reg[14]} {inst:cpu_z80/CPU_REGS_flg_reg[15]} {inst:cpu_z80/CPU_REGS_flg_reg[1]} {inst:cpu_z80/CPU_REGS_flg_reg[2]} {inst:cpu_z80/CPU_REGS_flg_reg[3]} {inst:cpu_z80/CPU_REGS_flg_reg[4]} {inst:cpu_z80/CPU_REGS_flg_reg[5]} {inst:cpu_z80/CPU_REGS_flg_reg[6]} {inst:cpu_z80/CPU_REGS_flg_reg[7]} {inst:cpu_z80/CPU_REGS_flg_reg[9]} {inst:cpu_z80/CPU_REGS_r_reg[0]} {inst:cpu_z80/CPU_REGS_r_reg[1]} {inst:cpu_z80/CPU_REGS_r_reg[2]} {inst:cpu_z80/CPU_REGS_r_reg[3]} {inst:cpu_z80/CPU_REGS_r_reg[4]} {inst:cpu_z80/CPU_REGS_r_reg[5]} {inst:cpu_z80/CPU_REGS_r_reg[6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][7]} {inst:cpu_z80/CPUStatus_reg[0]} {inst:cpu_z80/CPUStatus_reg[4]} {inst:cpu_z80/CPUStatus_reg[5]} {inst:cpu_z80/CPUStatus_reg[8]} {inst:cpu_z80/CPUStatus_reg[9]} {inst:cpu_z80/FETCH_reg[0]} {inst:cpu_z80/FETCH_reg[1]} {inst:cpu_z80/FETCH_reg[3]} {inst:cpu_z80/FETCH_reg[5]} {inst:cpu_z80/FETCH_reg[7]} {inst:cpu_z80/STAGE_reg[0]} {inst:cpu_z80/STAGE_reg[2]} inst:cpu_z80/tzf_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg inst:cpu_z80/CPU_REGS_RC_CG_HIER_INST5/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg inst:cpu_z80/CPU_REGS_RC_CG_HIER_INST9/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg inst:cpu_z80/CPU_REGS_RC_CG_HIER_INST7/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg inst:cpu_z80/CPU_REGS_RC_CG_HIER_INST6/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg inst:cpu_z80/CPU_REGS_RC_CG_HIER_INST10/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg {inst:cpu_z80/CPU_REGS_th_reg[0]} {inst:cpu_z80/CPU_REGS_th_reg[1]} {inst:cpu_z80/CPU_REGS_th_reg[2]} {inst:cpu_z80/CPU_REGS_th_reg[3]} {inst:cpu_z80/CPU_REGS_th_reg[4]} {inst:cpu_z80/CPU_REGS_th_reg[5]} {inst:cpu_z80/CPU_REGS_th_reg[6]} {inst:cpu_z80/CPU_REGS_th_reg[7]} inst:cpu_z80/CPU_REGS_RC_CG_HIER_INST8/enl_reg inst:cpu_z80/SINT_reg inst:cpu_z80/SNMI_reg inst:cpu_z80/SRESET_reg {inst:cpu_z80/CPU_REGS_flg_reg[0]} {inst:cpu_z80/CPU_REGS_flg_reg[8]} {inst:cpu_z80/CPU_REGS_pc_reg[0]} {inst:cpu_z80/CPU_REGS_pc_reg[10]} {inst:cpu_z80/CPU_REGS_pc_reg[11]} {inst:cpu_z80/CPU_REGS_pc_reg[12]} {inst:cpu_z80/CPU_REGS_pc_reg[13]} {inst:cpu_z80/CPU_REGS_pc_reg[14]} {inst:cpu_z80/CPU_REGS_pc_reg[15]} {inst:cpu_z80/CPU_REGS_pc_reg[1]} {inst:cpu_z80/CPU_REGS_pc_reg[2]} {inst:cpu_z80/CPU_REGS_pc_reg[3]} {inst:cpu_z80/CPU_REGS_pc_reg[4]} {inst:cpu_z80/CPU_REGS_pc_reg[5]} {inst:cpu_z80/CPU_REGS_pc_reg[6]} {inst:cpu_z80/CPU_REGS_pc_reg[7]} {inst:cpu_z80/CPU_REGS_pc_reg[8]} {inst:cpu_z80/CPU_REGS_pc_reg[9]} {inst:cpu_z80/CPU_REGS_r_reg[7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][7]} {inst:cpu_z80/CPU_REGS_sp_reg[0]} {inst:cpu_z80/CPU_REGS_sp_reg[10]} {inst:cpu_z80/CPU_REGS_sp_reg[11]} {inst:cpu_z80/CPU_REGS_sp_reg[12]} {inst:cpu_z80/CPU_REGS_sp_reg[13]} {inst:cpu_z80/CPU_REGS_sp_reg[14]} {inst:cpu_z80/CPU_REGS_sp_reg[15]} {inst:cpu_z80/CPU_REGS_sp_reg[1]} {inst:cpu_z80/CPU_REGS_sp_reg[2]} {inst:cpu_z80/CPU_REGS_sp_reg[3]} {inst:cpu_z80/CPU_REGS_sp_reg[4]} {inst:cpu_z80/CPU_REGS_sp_reg[5]} {inst:cpu_z80/CPU_REGS_sp_reg[6]} {inst:cpu_z80/CPU_REGS_sp_reg[7]} {inst:cpu_z80/CPU_REGS_sp_reg[8]} {inst:cpu_z80/CPU_REGS_sp_reg[9]} {inst:cpu_z80/FETCH_reg[2]} {inst:cpu_z80/FETCH_reg[6]} {inst:cpu_z80/STAGE_reg[1]} {inst:cpu_z80/FETCH_reg[8]} {inst:cpu_z80/FETCH_reg[9]} {inst:cpu_z80/CPUStatus_reg[1]} {inst:cpu_z80/CPUStatus_reg[2]} {inst:cpu_z80/CPUStatus_reg[3]} inst:cpu_z80/FNMI_reg {inst:cpu_z80/CPUStatus_reg[6]} {inst:cpu_z80/CPUStatus_reg[7]} {inst:cpu_z80/FETCH_reg[4]}}]  -name C2C -group cost_group:cpu_z80/C2C
path_group -paths [specify_paths -from {{inst:cpu_z80/CPU_REGS_flg_reg[10]} {inst:cpu_z80/CPU_REGS_flg_reg[11]} {inst:cpu_z80/CPU_REGS_flg_reg[12]} {inst:cpu_z80/CPU_REGS_flg_reg[13]} {inst:cpu_z80/CPU_REGS_flg_reg[14]} {inst:cpu_z80/CPU_REGS_flg_reg[15]} {inst:cpu_z80/CPU_REGS_flg_reg[1]} {inst:cpu_z80/CPU_REGS_flg_reg[2]} {inst:cpu_z80/CPU_REGS_flg_reg[3]} {inst:cpu_z80/CPU_REGS_flg_reg[4]} {inst:cpu_z80/CPU_REGS_flg_reg[5]} {inst:cpu_z80/CPU_REGS_flg_reg[6]} {inst:cpu_z80/CPU_REGS_flg_reg[7]} {inst:cpu_z80/CPU_REGS_flg_reg[9]} {inst:cpu_z80/CPU_REGS_r_reg[0]} {inst:cpu_z80/CPU_REGS_r_reg[1]} {inst:cpu_z80/CPU_REGS_r_reg[2]} {inst:cpu_z80/CPU_REGS_r_reg[3]} {inst:cpu_z80/CPU_REGS_r_reg[4]} {inst:cpu_z80/CPU_REGS_r_reg[5]} {inst:cpu_z80/CPU_REGS_r_reg[6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][7]} {inst:cpu_z80/CPUStatus_reg[0]} {inst:cpu_z80/CPUStatus_reg[4]} {inst:cpu_z80/CPUStatus_reg[5]} {inst:cpu_z80/CPUStatus_reg[8]} {inst:cpu_z80/CPUStatus_reg[9]} {inst:cpu_z80/FETCH_reg[0]} {inst:cpu_z80/FETCH_reg[1]} {inst:cpu_z80/FETCH_reg[3]} {inst:cpu_z80/FETCH_reg[5]} {inst:cpu_z80/FETCH_reg[7]} {inst:cpu_z80/STAGE_reg[0]} {inst:cpu_z80/STAGE_reg[2]} inst:cpu_z80/tzf_reg {inst:cpu_z80/CPU_REGS_th_reg[0]} {inst:cpu_z80/CPU_REGS_th_reg[1]} {inst:cpu_z80/CPU_REGS_th_reg[2]} {inst:cpu_z80/CPU_REGS_th_reg[3]} {inst:cpu_z80/CPU_REGS_th_reg[4]} {inst:cpu_z80/CPU_REGS_th_reg[5]} {inst:cpu_z80/CPU_REGS_th_reg[6]} {inst:cpu_z80/CPU_REGS_th_reg[7]} inst:cpu_z80/SINT_reg inst:cpu_z80/SNMI_reg inst:cpu_z80/SRESET_reg {inst:cpu_z80/CPU_REGS_flg_reg[0]} {inst:cpu_z80/CPU_REGS_flg_reg[8]} {inst:cpu_z80/CPU_REGS_pc_reg[0]} {inst:cpu_z80/CPU_REGS_pc_reg[10]} {inst:cpu_z80/CPU_REGS_pc_reg[11]} {inst:cpu_z80/CPU_REGS_pc_reg[12]} {inst:cpu_z80/CPU_REGS_pc_reg[13]} {inst:cpu_z80/CPU_REGS_pc_reg[14]} {inst:cpu_z80/CPU_REGS_pc_reg[15]} {inst:cpu_z80/CPU_REGS_pc_reg[1]} {inst:cpu_z80/CPU_REGS_pc_reg[2]} {inst:cpu_z80/CPU_REGS_pc_reg[3]} {inst:cpu_z80/CPU_REGS_pc_reg[4]} {inst:cpu_z80/CPU_REGS_pc_reg[5]} {inst:cpu_z80/CPU_REGS_pc_reg[6]} {inst:cpu_z80/CPU_REGS_pc_reg[7]} {inst:cpu_z80/CPU_REGS_pc_reg[8]} {inst:cpu_z80/CPU_REGS_pc_reg[9]} {inst:cpu_z80/CPU_REGS_r_reg[7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][7]} {inst:cpu_z80/CPU_REGS_sp_reg[0]} {inst:cpu_z80/CPU_REGS_sp_reg[10]} {inst:cpu_z80/CPU_REGS_sp_reg[11]} {inst:cpu_z80/CPU_REGS_sp_reg[12]} {inst:cpu_z80/CPU_REGS_sp_reg[13]} {inst:cpu_z80/CPU_REGS_sp_reg[14]} {inst:cpu_z80/CPU_REGS_sp_reg[15]} {inst:cpu_z80/CPU_REGS_sp_reg[1]} {inst:cpu_z80/CPU_REGS_sp_reg[2]} {inst:cpu_z80/CPU_REGS_sp_reg[3]} {inst:cpu_z80/CPU_REGS_sp_reg[4]} {inst:cpu_z80/CPU_REGS_sp_reg[5]} {inst:cpu_z80/CPU_REGS_sp_reg[6]} {inst:cpu_z80/CPU_REGS_sp_reg[7]} {inst:cpu_z80/CPU_REGS_sp_reg[8]} {inst:cpu_z80/CPU_REGS_sp_reg[9]} {inst:cpu_z80/FETCH_reg[2]} {inst:cpu_z80/FETCH_reg[6]} {inst:cpu_z80/STAGE_reg[1]} {inst:cpu_z80/FETCH_reg[8]} {inst:cpu_z80/FETCH_reg[9]} {inst:cpu_z80/CPUStatus_reg[1]} {inst:cpu_z80/CPUStatus_reg[2]} {inst:cpu_z80/CPUStatus_reg[3]} inst:cpu_z80/FNMI_reg {inst:cpu_z80/CPUStatus_reg[6]} {inst:cpu_z80/CPUStatus_reg[7]} {inst:cpu_z80/FETCH_reg[4]}} -to {{port:cpu_z80/DO[7]} {port:cpu_z80/DO[6]} {port:cpu_z80/DO[5]} {port:cpu_z80/DO[4]} {port:cpu_z80/DO[3]} {port:cpu_z80/DO[2]} {port:cpu_z80/DO[1]} {port:cpu_z80/DO[0]} {port:cpu_z80/ADDR[15]} {port:cpu_z80/ADDR[14]} {port:cpu_z80/ADDR[13]} {port:cpu_z80/ADDR[12]} {port:cpu_z80/ADDR[11]} {port:cpu_z80/ADDR[10]} {port:cpu_z80/ADDR[9]} {port:cpu_z80/ADDR[8]} {port:cpu_z80/ADDR[7]} {port:cpu_z80/ADDR[6]} {port:cpu_z80/ADDR[5]} {port:cpu_z80/ADDR[4]} {port:cpu_z80/ADDR[3]} {port:cpu_z80/ADDR[2]} {port:cpu_z80/ADDR[1]} {port:cpu_z80/ADDR[0]} port:cpu_z80/WR port:cpu_z80/MREQ port:cpu_z80/IORQ port:cpu_z80/HALT port:cpu_z80/M1}]  -name C2O -group cost_group:cpu_z80/C2O
path_group -paths [specify_paths -from {{port:cpu_z80/DI[7]} {port:cpu_z80/DI[6]} {port:cpu_z80/DI[5]} {port:cpu_z80/DI[4]} {port:cpu_z80/DI[3]} {port:cpu_z80/DI[2]} {port:cpu_z80/DI[1]} {port:cpu_z80/DI[0]} port:cpu_z80/CLK port:cpu_z80/RESET port:cpu_z80/INT port:cpu_z80/NMI port:cpu_z80/WAIT} -to {inst:cpu_z80/RC_CG_HIER_INST4/enl_reg inst:cpu_z80/RC_CG_HIER_INST3/enl_reg inst:cpu_z80/RC_CG_HIER_INST2/enl_reg inst:cpu_z80/RC_CG_HIER_INST1/enl_reg {inst:cpu_z80/CPU_REGS_flg_reg[10]} {inst:cpu_z80/CPU_REGS_flg_reg[11]} {inst:cpu_z80/CPU_REGS_flg_reg[12]} {inst:cpu_z80/CPU_REGS_flg_reg[13]} {inst:cpu_z80/CPU_REGS_flg_reg[14]} {inst:cpu_z80/CPU_REGS_flg_reg[15]} {inst:cpu_z80/CPU_REGS_flg_reg[1]} {inst:cpu_z80/CPU_REGS_flg_reg[2]} {inst:cpu_z80/CPU_REGS_flg_reg[3]} {inst:cpu_z80/CPU_REGS_flg_reg[4]} {inst:cpu_z80/CPU_REGS_flg_reg[5]} {inst:cpu_z80/CPU_REGS_flg_reg[6]} {inst:cpu_z80/CPU_REGS_flg_reg[7]} {inst:cpu_z80/CPU_REGS_flg_reg[9]} {inst:cpu_z80/CPU_REGS_r_reg[0]} {inst:cpu_z80/CPU_REGS_r_reg[1]} {inst:cpu_z80/CPU_REGS_r_reg[2]} {inst:cpu_z80/CPU_REGS_r_reg[3]} {inst:cpu_z80/CPU_REGS_r_reg[4]} {inst:cpu_z80/CPU_REGS_r_reg[5]} {inst:cpu_z80/CPU_REGS_r_reg[6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[13][7]} {inst:cpu_z80/CPUStatus_reg[0]} {inst:cpu_z80/CPUStatus_reg[4]} {inst:cpu_z80/CPUStatus_reg[5]} {inst:cpu_z80/CPUStatus_reg[8]} {inst:cpu_z80/CPUStatus_reg[9]} {inst:cpu_z80/FETCH_reg[0]} {inst:cpu_z80/FETCH_reg[1]} {inst:cpu_z80/FETCH_reg[3]} {inst:cpu_z80/FETCH_reg[5]} {inst:cpu_z80/FETCH_reg[7]} {inst:cpu_z80/STAGE_reg[0]} {inst:cpu_z80/STAGE_reg[2]} inst:cpu_z80/tzf_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg inst:cpu_z80/CPU_REGS_RC_CG_HIER_INST5/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg inst:cpu_z80/CPU_REGS_RC_CG_HIER_INST9/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg inst:cpu_z80/CPU_REGS_RC_CG_HIER_INST7/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg inst:cpu_z80/CPU_REGS_RC_CG_HIER_INST6/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg inst:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg inst:cpu_z80/CPU_REGS_RC_CG_HIER_INST10/enl_reg inst:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg {inst:cpu_z80/CPU_REGS_th_reg[0]} {inst:cpu_z80/CPU_REGS_th_reg[1]} {inst:cpu_z80/CPU_REGS_th_reg[2]} {inst:cpu_z80/CPU_REGS_th_reg[3]} {inst:cpu_z80/CPU_REGS_th_reg[4]} {inst:cpu_z80/CPU_REGS_th_reg[5]} {inst:cpu_z80/CPU_REGS_th_reg[6]} {inst:cpu_z80/CPU_REGS_th_reg[7]} inst:cpu_z80/CPU_REGS_RC_CG_HIER_INST8/enl_reg inst:cpu_z80/SINT_reg inst:cpu_z80/SNMI_reg inst:cpu_z80/SRESET_reg {inst:cpu_z80/CPU_REGS_flg_reg[0]} {inst:cpu_z80/CPU_REGS_flg_reg[8]} {inst:cpu_z80/CPU_REGS_pc_reg[0]} {inst:cpu_z80/CPU_REGS_pc_reg[10]} {inst:cpu_z80/CPU_REGS_pc_reg[11]} {inst:cpu_z80/CPU_REGS_pc_reg[12]} {inst:cpu_z80/CPU_REGS_pc_reg[13]} {inst:cpu_z80/CPU_REGS_pc_reg[14]} {inst:cpu_z80/CPU_REGS_pc_reg[15]} {inst:cpu_z80/CPU_REGS_pc_reg[1]} {inst:cpu_z80/CPU_REGS_pc_reg[2]} {inst:cpu_z80/CPU_REGS_pc_reg[3]} {inst:cpu_z80/CPU_REGS_pc_reg[4]} {inst:cpu_z80/CPU_REGS_pc_reg[5]} {inst:cpu_z80/CPU_REGS_pc_reg[6]} {inst:cpu_z80/CPU_REGS_pc_reg[7]} {inst:cpu_z80/CPU_REGS_pc_reg[8]} {inst:cpu_z80/CPU_REGS_pc_reg[9]} {inst:cpu_z80/CPU_REGS_r_reg[7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[0][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[10][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[11][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[12][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[1][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[2][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[3][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[4][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[5][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[6][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[7][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[8][7]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][0]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][1]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][2]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][3]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][4]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][5]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][6]} {inst:cpu_z80/CPU_REGS_regs_hi_data_reg[9][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[0][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[10][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[11][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[12][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[1][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[2][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[3][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[4][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[5][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[6][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[7][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[8][7]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][0]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][1]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][2]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][3]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][4]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][5]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][6]} {inst:cpu_z80/CPU_REGS_regs_lo_data_reg[9][7]} {inst:cpu_z80/CPU_REGS_sp_reg[0]} {inst:cpu_z80/CPU_REGS_sp_reg[10]} {inst:cpu_z80/CPU_REGS_sp_reg[11]} {inst:cpu_z80/CPU_REGS_sp_reg[12]} {inst:cpu_z80/CPU_REGS_sp_reg[13]} {inst:cpu_z80/CPU_REGS_sp_reg[14]} {inst:cpu_z80/CPU_REGS_sp_reg[15]} {inst:cpu_z80/CPU_REGS_sp_reg[1]} {inst:cpu_z80/CPU_REGS_sp_reg[2]} {inst:cpu_z80/CPU_REGS_sp_reg[3]} {inst:cpu_z80/CPU_REGS_sp_reg[4]} {inst:cpu_z80/CPU_REGS_sp_reg[5]} {inst:cpu_z80/CPU_REGS_sp_reg[6]} {inst:cpu_z80/CPU_REGS_sp_reg[7]} {inst:cpu_z80/CPU_REGS_sp_reg[8]} {inst:cpu_z80/CPU_REGS_sp_reg[9]} {inst:cpu_z80/FETCH_reg[2]} {inst:cpu_z80/FETCH_reg[6]} {inst:cpu_z80/STAGE_reg[1]} {inst:cpu_z80/FETCH_reg[8]} {inst:cpu_z80/FETCH_reg[9]} {inst:cpu_z80/CPUStatus_reg[1]} {inst:cpu_z80/CPUStatus_reg[2]} {inst:cpu_z80/CPUStatus_reg[3]} inst:cpu_z80/FNMI_reg {inst:cpu_z80/CPUStatus_reg[6]} {inst:cpu_z80/CPUStatus_reg[7]} {inst:cpu_z80/FETCH_reg[4]}}]  -name I2C -group cost_group:cpu_z80/I2C
path_group -paths [specify_paths -from {{port:cpu_z80/DI[7]} {port:cpu_z80/DI[6]} {port:cpu_z80/DI[5]} {port:cpu_z80/DI[4]} {port:cpu_z80/DI[3]} {port:cpu_z80/DI[2]} {port:cpu_z80/DI[1]} {port:cpu_z80/DI[0]} port:cpu_z80/CLK port:cpu_z80/RESET port:cpu_z80/INT port:cpu_z80/NMI port:cpu_z80/WAIT} -to {{port:cpu_z80/DO[7]} {port:cpu_z80/DO[6]} {port:cpu_z80/DO[5]} {port:cpu_z80/DO[4]} {port:cpu_z80/DO[3]} {port:cpu_z80/DO[2]} {port:cpu_z80/DO[1]} {port:cpu_z80/DO[0]} {port:cpu_z80/ADDR[15]} {port:cpu_z80/ADDR[14]} {port:cpu_z80/ADDR[13]} {port:cpu_z80/ADDR[12]} {port:cpu_z80/ADDR[11]} {port:cpu_z80/ADDR[10]} {port:cpu_z80/ADDR[9]} {port:cpu_z80/ADDR[8]} {port:cpu_z80/ADDR[7]} {port:cpu_z80/ADDR[6]} {port:cpu_z80/ADDR[5]} {port:cpu_z80/ADDR[4]} {port:cpu_z80/ADDR[3]} {port:cpu_z80/ADDR[2]} {port:cpu_z80/ADDR[1]} {port:cpu_z80/ADDR[0]} port:cpu_z80/WR port:cpu_z80/MREQ port:cpu_z80/IORQ port:cpu_z80/HALT port:cpu_z80/M1}]  -name I2O -group cost_group:cpu_z80/I2O
path_group -paths [specify_paths -through {hpin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST11/enable hpin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST12/enable hpin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST13/enable hpin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST14/enable hpin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST15/enable hpin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST16/enable hpin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST17/enable hpin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST18/enable hpin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST19/enable hpin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST20/enable hpin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST22/enable hpin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST23/enable hpin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST24/enable hpin:cpu_z80/CPU_REGS_regs_hi_RC_CG_HIER_INST26/enable hpin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST27/enable hpin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST28/enable hpin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST29/enable hpin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST30/enable hpin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST31/enable hpin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST33/enable hpin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST34/enable hpin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST35/enable hpin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST36/enable hpin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST38/enable hpin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST39/enable hpin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST40/enable hpin:cpu_z80/CPU_REGS_regs_lo_RC_CG_HIER_INST42/enable hpin:cpu_z80/CPU_REGS_RC_CG_HIER_INST5/enable hpin:cpu_z80/CPU_REGS_RC_CG_HIER_INST6/enable hpin:cpu_z80/CPU_REGS_RC_CG_HIER_INST7/enable hpin:cpu_z80/CPU_REGS_RC_CG_HIER_INST8/enable hpin:cpu_z80/CPU_REGS_RC_CG_HIER_INST9/enable hpin:cpu_z80/CPU_REGS_RC_CG_HIER_INST10/enable hpin:cpu_z80/RC_CG_HIER_INST1/enable hpin:cpu_z80/RC_CG_HIER_INST2/enable hpin:cpu_z80/RC_CG_HIER_INST3/enable hpin:cpu_z80/RC_CG_HIER_INST4/enable}]  -name cg_enable_group_CLK -group cost_group:cpu_z80/cg_enable_group_CLK
# BEGIN DFT SECTION
::legacy::set_attribute -quiet dft_scan_style muxed_scan /
::legacy::set_attribute -quiet dft_scanbit_waveform_analysis false /
# END DFT SECTION
::legacy::set_attribute -quiet qos_by_stage {{to_generic {wns -11111111} {tns -111111111} {vep -111111111} {area 97966} {cell_count 4420} {utilization  0.00} {runtime 14 53 14 49} }{first_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 93570} {cell_count 5136} {utilization  0.00} {runtime 33 98 50 104} }{reify {wns 0} {tns 0} {vep 0} {area 63126} {cell_count 3173} {utilization  0.00} {runtime 34 132 79 183} }{global_incr_map {wns 0} {tns 0} {vep 0} {area 57583} {cell_count 2857} {utilization  0.00} {runtime 17 149 15 200} }{incr_opt {wns 214748365} {tns 0} {vep 0} {area 54075} {cell_count 2653} {utilization  0.00} {runtime 14 178 13 221} }{incr_opt {wns 214748365} {tns 0} {vep 0} {area 54057} {cell_count 2653} {utilization  0.00} {runtime 10 196 9 232} }} design:cpu_z80
::legacy::set_attribute -quiet is_sop_cluster true design:cpu_z80
::legacy::set_attribute -quiet hdl_user_name cpu_z80 design:cpu_z80
::legacy::set_attribute -quiet hdl_filelist {{default -v2001 {SYNTHESIS} {../rtl/cpu_z80.v} {. ../rtl}}} design:cpu_z80
::legacy::set_attribute -quiet verification_directory fv/cpu_z80 design:cpu_z80
::legacy::set_attribute -quiet seq_reason_deleted {{{CPU_REGS/regs_hi_data_reg[14][0]} {{constant 0}}} {{CPU_REGS/regs_hi_data_reg[14][1]} {{constant 0}}} {{CPU_REGS/regs_hi_data_reg[14][2]} {{constant 0}}} {{CPU_REGS/regs_hi_data_reg[14][3]} {{constant 0}}} {{CPU_REGS/regs_hi_data_reg[14][4]} {{constant 0}}} {{CPU_REGS/regs_hi_data_reg[14][5]} {{constant 0}}} {{CPU_REGS/regs_hi_data_reg[14][6]} {{constant 0}}} {{CPU_REGS/regs_hi_data_reg[14][7]} {{constant 0}}} {{CPU_REGS/regs_hi_data_reg[15][0]} {{constant 0}}} {{CPU_REGS/regs_hi_data_reg[15][1]} {{constant 0}}} {{CPU_REGS/regs_hi_data_reg[15][2]} {{constant 0}}} {{CPU_REGS/regs_hi_data_reg[15][3]} {{constant 0}}} {{CPU_REGS/regs_hi_data_reg[15][4]} {{constant 0}}} {{CPU_REGS/regs_hi_data_reg[15][5]} {{constant 0}}} {{CPU_REGS/regs_hi_data_reg[15][6]} {{constant 0}}} {{CPU_REGS/regs_hi_data_reg[15][7]} {{constant 0}}} {{CPU_REGS/regs_lo_data_reg[14][0]} {{constant 0}}} {{CPU_REGS/regs_lo_data_reg[14][1]} {{constant 0}}} {{CPU_REGS/regs_lo_data_reg[14][2]} {{constant 0}}} {{CPU_REGS/regs_lo_data_reg[14][3]} {{constant 0}}} {{CPU_REGS/regs_lo_data_reg[14][4]} {{constant 0}}} {{CPU_REGS/regs_lo_data_reg[14][5]} {{constant 0}}} {{CPU_REGS/regs_lo_data_reg[14][6]} {{constant 0}}} {{CPU_REGS/regs_lo_data_reg[14][7]} {{constant 0}}} {{CPU_REGS/regs_lo_data_reg[15][0]} {{constant 0}}} {{CPU_REGS/regs_lo_data_reg[15][1]} {{constant 0}}} {{CPU_REGS/regs_lo_data_reg[15][2]} {{constant 0}}} {{CPU_REGS/regs_lo_data_reg[15][3]} {{constant 0}}} {{CPU_REGS/regs_lo_data_reg[15][4]} {{constant 0}}} {{CPU_REGS/regs_lo_data_reg[15][5]} {{constant 0}}} {{CPU_REGS/regs_lo_data_reg[15][6]} {{constant 0}}} {{CPU_REGS/regs_lo_data_reg[15][7]} {{constant 0}}} {{CPU_REGS_regs_lo_data_reg[13][0]} unloaded} {{CPU_REGS_regs_lo_data_reg[13][1]} unloaded} {{CPU_REGS_regs_lo_data_reg[13][2]} unloaded} {{CPU_REGS_regs_lo_data_reg[13][3]} unloaded} {{CPU_REGS_regs_lo_data_reg[13][4]} unloaded} {{CPU_REGS_regs_lo_data_reg[13][5]} unloaded} {{CPU_REGS_regs_lo_data_reg[13][6]} unloaded} {{CPU_REGS_regs_lo_data_reg[13][7]} unloaded} {CPU_REGS_regs_hi_RC_CG_HIER_INST21/enl_reg unloaded} {CPU_REGS_regs_hi_RC_CG_HIER_INST25/enl_reg unloaded} {CPU_REGS_regs_lo_RC_CG_HIER_INST32/enl_reg unloaded} {CPU_REGS_regs_lo_RC_CG_HIER_INST37/enl_reg unloaded} {CPU_REGS_regs_lo_RC_CG_HIER_INST41/enl_reg unloaded}} design:cpu_z80
::legacy::set_attribute -quiet arch_filename ../rtl/cpu_z80.v design:cpu_z80
::legacy::set_attribute -quiet entity_filename ../rtl/cpu_z80.v design:cpu_z80
::legacy::set_attribute -quiet input_slew_max_rise 207.0 {port:cpu_z80/DI[7]}
::legacy::set_attribute -quiet input_slew_max_fall 135.0 {port:cpu_z80/DI[7]}
::legacy::set_attribute -quiet input_slew_min_rise 200.0 {port:cpu_z80/DI[7]}
::legacy::set_attribute -quiet input_slew_min_fall 130.0 {port:cpu_z80/DI[7]}
::legacy::set_attribute -quiet fixed_slew {200.0 130.0 207.0 135.0} {port:cpu_z80/DI[7]}
::legacy::set_attribute -quiet input_slew_max_rise 207.0 {port:cpu_z80/DI[6]}
::legacy::set_attribute -quiet input_slew_max_fall 135.0 {port:cpu_z80/DI[6]}
::legacy::set_attribute -quiet input_slew_min_rise 200.0 {port:cpu_z80/DI[6]}
::legacy::set_attribute -quiet input_slew_min_fall 130.0 {port:cpu_z80/DI[6]}
::legacy::set_attribute -quiet fixed_slew {200.0 130.0 207.0 135.0} {port:cpu_z80/DI[6]}
::legacy::set_attribute -quiet input_slew_max_rise 207.0 {port:cpu_z80/DI[5]}
::legacy::set_attribute -quiet input_slew_max_fall 135.0 {port:cpu_z80/DI[5]}
::legacy::set_attribute -quiet input_slew_min_rise 200.0 {port:cpu_z80/DI[5]}
::legacy::set_attribute -quiet input_slew_min_fall 130.0 {port:cpu_z80/DI[5]}
::legacy::set_attribute -quiet fixed_slew {200.0 130.0 207.0 135.0} {port:cpu_z80/DI[5]}
::legacy::set_attribute -quiet input_slew_max_rise 207.0 {port:cpu_z80/DI[4]}
::legacy::set_attribute -quiet input_slew_max_fall 135.0 {port:cpu_z80/DI[4]}
::legacy::set_attribute -quiet input_slew_min_rise 200.0 {port:cpu_z80/DI[4]}
::legacy::set_attribute -quiet input_slew_min_fall 130.0 {port:cpu_z80/DI[4]}
::legacy::set_attribute -quiet fixed_slew {200.0 130.0 207.0 135.0} {port:cpu_z80/DI[4]}
::legacy::set_attribute -quiet input_slew_max_rise 207.0 {port:cpu_z80/DI[3]}
::legacy::set_attribute -quiet input_slew_max_fall 135.0 {port:cpu_z80/DI[3]}
::legacy::set_attribute -quiet input_slew_min_rise 200.0 {port:cpu_z80/DI[3]}
::legacy::set_attribute -quiet input_slew_min_fall 130.0 {port:cpu_z80/DI[3]}
::legacy::set_attribute -quiet fixed_slew {200.0 130.0 207.0 135.0} {port:cpu_z80/DI[3]}
::legacy::set_attribute -quiet input_slew_max_rise 207.0 {port:cpu_z80/DI[2]}
::legacy::set_attribute -quiet input_slew_max_fall 135.0 {port:cpu_z80/DI[2]}
::legacy::set_attribute -quiet input_slew_min_rise 200.0 {port:cpu_z80/DI[2]}
::legacy::set_attribute -quiet input_slew_min_fall 130.0 {port:cpu_z80/DI[2]}
::legacy::set_attribute -quiet fixed_slew {200.0 130.0 207.0 135.0} {port:cpu_z80/DI[2]}
::legacy::set_attribute -quiet input_slew_max_rise 207.0 {port:cpu_z80/DI[1]}
::legacy::set_attribute -quiet input_slew_max_fall 135.0 {port:cpu_z80/DI[1]}
::legacy::set_attribute -quiet input_slew_min_rise 200.0 {port:cpu_z80/DI[1]}
::legacy::set_attribute -quiet input_slew_min_fall 130.0 {port:cpu_z80/DI[1]}
::legacy::set_attribute -quiet fixed_slew {200.0 130.0 207.0 135.0} {port:cpu_z80/DI[1]}
::legacy::set_attribute -quiet input_slew_max_rise 207.0 {port:cpu_z80/DI[0]}
::legacy::set_attribute -quiet input_slew_max_fall 135.0 {port:cpu_z80/DI[0]}
::legacy::set_attribute -quiet input_slew_min_rise 200.0 {port:cpu_z80/DI[0]}
::legacy::set_attribute -quiet input_slew_min_fall 130.0 {port:cpu_z80/DI[0]}
::legacy::set_attribute -quiet fixed_slew {200.0 130.0 207.0 135.0} {port:cpu_z80/DI[0]}
::legacy::set_attribute -quiet input_slew_max_rise 207.0 port:cpu_z80/CLK
::legacy::set_attribute -quiet input_slew_max_fall 135.0 port:cpu_z80/CLK
::legacy::set_attribute -quiet input_slew_min_rise 200.0 port:cpu_z80/CLK
::legacy::set_attribute -quiet input_slew_min_fall 130.0 port:cpu_z80/CLK
::legacy::set_attribute -quiet fixed_slew {200.0 130.0 207.0 135.0} port:cpu_z80/CLK
::legacy::set_attribute -quiet input_slew_max_rise 207.0 port:cpu_z80/RESET
::legacy::set_attribute -quiet input_slew_max_fall 135.0 port:cpu_z80/RESET
::legacy::set_attribute -quiet input_slew_min_rise 200.0 port:cpu_z80/RESET
::legacy::set_attribute -quiet input_slew_min_fall 130.0 port:cpu_z80/RESET
::legacy::set_attribute -quiet fixed_slew {200.0 130.0 207.0 135.0} port:cpu_z80/RESET
::legacy::set_attribute -quiet input_slew_max_rise 207.0 port:cpu_z80/INT
::legacy::set_attribute -quiet input_slew_max_fall 135.0 port:cpu_z80/INT
::legacy::set_attribute -quiet input_slew_min_rise 200.0 port:cpu_z80/INT
::legacy::set_attribute -quiet input_slew_min_fall 130.0 port:cpu_z80/INT
::legacy::set_attribute -quiet fixed_slew {200.0 130.0 207.0 135.0} port:cpu_z80/INT
::legacy::set_attribute -quiet input_slew_max_rise 207.0 port:cpu_z80/NMI
::legacy::set_attribute -quiet input_slew_max_fall 135.0 port:cpu_z80/NMI
::legacy::set_attribute -quiet input_slew_min_rise 200.0 port:cpu_z80/NMI
::legacy::set_attribute -quiet input_slew_min_fall 130.0 port:cpu_z80/NMI
::legacy::set_attribute -quiet fixed_slew {200.0 130.0 207.0 135.0} port:cpu_z80/NMI
::legacy::set_attribute -quiet input_slew_max_rise 207.0 port:cpu_z80/WAIT
::legacy::set_attribute -quiet input_slew_max_fall 135.0 port:cpu_z80/WAIT
::legacy::set_attribute -quiet input_slew_min_rise 200.0 port:cpu_z80/WAIT
::legacy::set_attribute -quiet input_slew_min_fall 130.0 port:cpu_z80/WAIT
::legacy::set_attribute -quiet fixed_slew {200.0 130.0 207.0 135.0} port:cpu_z80/WAIT
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/DO[7]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/DO[7]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/DO[7]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/DO[7]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/DO[6]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/DO[6]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/DO[6]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/DO[6]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/DO[5]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/DO[5]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/DO[5]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/DO[5]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/DO[4]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/DO[4]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/DO[4]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/DO[4]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/DO[3]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/DO[3]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/DO[3]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/DO[3]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/DO[2]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/DO[2]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/DO[2]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/DO[2]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/DO[1]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/DO[1]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/DO[1]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/DO[1]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/DO[0]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/DO[0]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/DO[0]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/DO[0]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/ADDR[15]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/ADDR[15]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/ADDR[15]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/ADDR[15]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/ADDR[14]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/ADDR[14]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/ADDR[14]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/ADDR[14]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/ADDR[13]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/ADDR[13]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/ADDR[13]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/ADDR[13]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/ADDR[12]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/ADDR[12]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/ADDR[12]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/ADDR[12]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/ADDR[11]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/ADDR[11]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/ADDR[11]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/ADDR[11]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/ADDR[10]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/ADDR[10]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/ADDR[10]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/ADDR[10]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/ADDR[9]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/ADDR[9]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/ADDR[9]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/ADDR[9]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/ADDR[8]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/ADDR[8]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/ADDR[8]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/ADDR[8]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/ADDR[7]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/ADDR[7]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/ADDR[7]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/ADDR[7]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/ADDR[6]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/ADDR[6]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/ADDR[6]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/ADDR[6]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/ADDR[5]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/ADDR[5]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/ADDR[5]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/ADDR[5]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/ADDR[4]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/ADDR[4]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/ADDR[4]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/ADDR[4]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/ADDR[3]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/ADDR[3]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/ADDR[3]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/ADDR[3]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/ADDR[2]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/ADDR[2]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/ADDR[2]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/ADDR[2]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/ADDR[1]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/ADDR[1]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/ADDR[1]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/ADDR[1]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 {port:cpu_z80/ADDR[0]}
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} {port:cpu_z80/ADDR[0]}
::legacy::set_attribute -quiet external_capacitance_min 100.0 {port:cpu_z80/ADDR[0]}
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} {port:cpu_z80/ADDR[0]}
::legacy::set_attribute -quiet external_pin_cap_min 100.0 port:cpu_z80/WR
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} port:cpu_z80/WR
::legacy::set_attribute -quiet external_capacitance_min 100.0 port:cpu_z80/WR
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} port:cpu_z80/WR
::legacy::set_attribute -quiet external_pin_cap_min 100.0 port:cpu_z80/MREQ
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} port:cpu_z80/MREQ
::legacy::set_attribute -quiet external_capacitance_min 100.0 port:cpu_z80/MREQ
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} port:cpu_z80/MREQ
::legacy::set_attribute -quiet external_pin_cap_min 100.0 port:cpu_z80/IORQ
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} port:cpu_z80/IORQ
::legacy::set_attribute -quiet external_capacitance_min 100.0 port:cpu_z80/IORQ
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} port:cpu_z80/IORQ
::legacy::set_attribute -quiet external_pin_cap_min 100.0 port:cpu_z80/HALT
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} port:cpu_z80/HALT
::legacy::set_attribute -quiet external_capacitance_min 100.0 port:cpu_z80/HALT
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} port:cpu_z80/HALT
::legacy::set_attribute -quiet external_pin_cap_min 100.0 port:cpu_z80/M1
::legacy::set_attribute -quiet external_capacitance_max {330.0 330.0} port:cpu_z80/M1
::legacy::set_attribute -quiet external_capacitance_min 100.0 port:cpu_z80/M1
::legacy::set_attribute -quiet external_pin_cap {330.0 330.0} port:cpu_z80/M1
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_1
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_1
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_1
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_1
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_1
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_2
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_2
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_2
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_2
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_2
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_3
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_3
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_3
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_3
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_3
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_9
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_9
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_9
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_9
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_9
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_4
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_4
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_4
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_4
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_4
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_5
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_5
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_5
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_5
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_5
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_6
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_6
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_6
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_6
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_6
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_7
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_7
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_7
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_7
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_7
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_8
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_8
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_8
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_8
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_8
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_10
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_10
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_10
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_10
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_10
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_11
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_11
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_11
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_11
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_11
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_12
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_12
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_12
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_12
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_12
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_13
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_13
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_13
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_13
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_13
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_14
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_14
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_14
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_14
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_14
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_15
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_15
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_15
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_15
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_15
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_16
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_16
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_16
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_16
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_16
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_17
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_17
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_17
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_17
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_17
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_18
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_18
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_18
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_18
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_18
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_19
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_19
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_19
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_19
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_19
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_21
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_21
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_21
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_21
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_21
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_22
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_22
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_22
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_22
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_22
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_23
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_23
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_23
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_23
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_23
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_25
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_25
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_25
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_25
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_25
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_26
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_26
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_26
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_26
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_26
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_27
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_27
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_27
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_27
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_27
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_28
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_28
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_28
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_28
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_28
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_29
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_29
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_29
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_29
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_29
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_30
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_30
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_30
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_30
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_30
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_32
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_32
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_32
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_32
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_32
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_33
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_33
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_33
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_33
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_33
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_34
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_34
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_34
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_34
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_34
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_35
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_35
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_35
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_35
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_35
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_37
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_37
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_37
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_37
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_37
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_38
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_38
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_38
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_38
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_38
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_39
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_39
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_39
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_39
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_39
::legacy::set_attribute -quiet logical_hier false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_41
::legacy::set_attribute -quiet hdl_user_name RC_CG_MOD_AUTO_cpu_z80 module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_41
::legacy::set_attribute -quiet boundary_opto false module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_41
::legacy::set_attribute -quiet arch_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_41
::legacy::set_attribute -quiet entity_filename /tmp/latch_posedge_precontrol_cpu_z80_8029.v module:cpu_z80/RC_CG_MOD_AUTO_cpu_z80_41
# BEGIN PHYSICAL ANNOTATION SECTION
# END PHYSICAL ANNOTATION SECTION
