>Dmel_RG2
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dmel_RG3
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dmel_RG5
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dmel_RG9
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dmel_RG18N
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dmel_RG19
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dmel_RG22
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dmel_RG24
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dmel_RG25
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dmel_RG28
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dmel_RG32N
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dmel_RG34
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dmel_RG36
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dmel_RG38N
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dsim_MD03
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dsim_MD06
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dsim_MD105
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dsim_MD106
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dsim_MD146
TTCTCGGCGGAAGTACCCATGACGGGA
>Dsim_MD15
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dsim_MD197
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dsim_MD199
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dsim_MD201
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dsim_MD221
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dsim_MD224
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dsim_MD225
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dsim_MD233
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dsim_MD235
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dsim_MD238
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dsim_MD243
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dsim_MD251
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dsim_MD255
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dsim_MD63
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dsim_MD72
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dsim_MD73
TTCTCGGCGGAAGTACCCGTGACGGGA
>Dyak_528_20265
TTCTCGGCGGAAGCACTCGTGACGGGG
>Dere_528_20265
TTCTTGGCGGAAGCACTCGTGACGGGG
