#-----------------------------------------------------------
# xsim v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 11 07:36:40 2022
# Process ID: 18824
# Current directory: C:/Users/AlaiC/Desktop/Acceleration_core/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/mult_accel_core_call/xsim_script.tcl}
# Log file: C:/Users/AlaiC/Desktop/Acceleration_core/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/AlaiC/Desktop/Acceleration_core/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/mult_accel_core_call/xsim_script.tcl
# xsim {mult_accel_core_call} -autoloadwcfg -tclbatch {mult_accel_core_call.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source mult_accel_core_call.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "15855000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 15895 ns : File "C:/Users/AlaiC/Desktop/Acceleration_core/solution1/sim/verilog/mult_accel_core_call.autotb.v" Line 811
## quit
INFO: [Common 17-206] Exiting xsim at Sun Dec 11 07:36:43 2022...
