#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Nov 09 15:38:49 2020
# Process ID: 7400
# Log file: D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/planAhead_run_1/planAhead.log
# Journal file: D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/pa.fromNetlist.tcl
# create_project -name PreTrigger_ECAL_Xilinx -dir "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/planAhead_run_1" -part xc4vlx60ff1148-10
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Pre.ucf" [current_fileset -constrset]
Adding file 'D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Pre.ucf' to fileset 'constrs_1'
# add_files [list {Pre.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {PreTrigger.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {planAhead.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc4vlx60ff1148-10
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Main.ngc ...
WARNING:NetListWriters:298 - No output is written to Main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ADCOutDataNext_o<11 : 2> on block Main
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   FindMaxAmp_i/Madd_GroupSum_0_addsub0001_Madd_lut<7 : 0> on block Main is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   FindMaxAmp_i/Madd_GroupSum_1_addsub0001_Madd_lut<7 : 0> on block Main is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   FindMaxAmp_i/Madd_GroupSum_2_addsub0001_Madd_lut<7 : 0> on block Main is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   FindMaxAmp_i/Madd_GroupSum_3_addsub0001_Madd_lut<7 : 0> on block Main is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   FindMaxAmp_i/Madd_GroupSum_4_addsub0001_Madd_lut<7 : 0> on block Main is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   FindMaxAmp_i/Madd_GroupSum_5_addsub0001_Madd_lut<7 : 0> on block Main is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   FindMaxAmp_i/Madd_GroupSum_6_addsub0001_Madd_lut<7 : 0> on block Main is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   FindMaxAmp_i/Madd_GroupSum_7_addsub0001_Madd_lut<7 : 0> on block Main is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   FindMaxAmp_i/Madd_GroupSum_8_addsub0001_Madd_lut<7 : 0> on block Main is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file Main.edif ...
ngc2edif: Total memory usage is 118892 kilobytes

Parsing EDIF File [./planAhead_run_1/PreTrigger_ECAL_Xilinx.data/cache/Main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/PreTrigger_ECAL_Xilinx.data/cache/Main_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex4/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex4/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex4/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'Main' is not ideal for floorplanning, since the cellview 'Main' defined in file 'Main.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Device 21-21] Reading bus macro file C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex4/pr_bus_macros.xml
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex4/virtex4lx/xc4vlx60/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex4/virtex4lx/xc4vlx60/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex4/virtex4lx/xc4vlx60/ff1148/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex4/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex4/virtex4lx/xc4vlx60/ff1148/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex4/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex4/virtex4lx/virtex4lx-10.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex4/virtex4lx/virtex4lx-10.lib.
Parsing UCF File [D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Pre.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net 'MuxClock_in' [D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Pre.ucf:12]
Finished Parsing UCF File [D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Pre.ucf]
Parsing UCF File [D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/PreTrigger.ucf]
Finished Parsing UCF File [D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/PreTrigger.ucf]
Parsing UCF File [D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/planAhead.ucf]
Finished Parsing UCF File [D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/planAhead.ucf]
CRITICAL WARNING: [Constraints 18-329] No definition for group 'MuxClock_in', timing constraint is ignored [D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Pre.ucf:13]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: c04a933c
link_design: Time (s): elapsed = 00:00:28 . Memory (MB): peak = 655.359 ; gain = 178.391
startgroup
set_property package_pin G15 [get_ports ADC_CLK]
endgroup
startgroup
set_property package_pin D10 [get_ports {TxD[0]}]
endgroup
startgroup
set_property package_pin D1 [get_ports {TriggerData[33]}]
endgroup
startgroup
set_property package_pin C4 [get_ports {TriggerData[32]}]
endgroup
startgroup
set_property package_pin L3 [get_ports {TriggerData[14]}]
endgroup
save_constraints
write_ucf D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/planAhead.ucf -mode port
refresh_design
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex4/virtex4lx/virtex4lx-10.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex4/virtex4lx/virtex4lx-10.lib.
Parsing UCF File [D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Pre.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net 'MuxClock_in' [D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Pre.ucf:12]
Finished Parsing UCF File [D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Pre.ucf]
Parsing UCF File [D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/PreTrigger.ucf]
Finished Parsing UCF File [D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/PreTrigger.ucf]
Parsing UCF File [D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/planAhead.ucf]
INFO: [Constraints 18-62] Unknown constraint 'IBUF_LOW_PWR' specified; No check will be performed on this constraint [D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/planAhead.ucf:825]
Finished Parsing UCF File [D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/planAhead.ucf]
CRITICAL WARNING: [Constraints 18-329] No definition for group 'MuxClock_in', timing constraint is ignored [D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Pre.ucf:13]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx\planAhead_pid7400.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Nov 09 15:53:08 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
