ARM GAS  /tmp/ccOkpqv4.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f1xx_hal_rcc.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.RCC_Delay,"ax",%progbits
  19              		.align	2
  20              		.thumb
  21              		.thumb_func
  23              	RCC_Delay:
  24              	.LFB76:
  25              		.file 1 "../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c"
   1:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
   2:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ******************************************************************************
   3:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @file    stm32f1xx_hal_rcc.c
   4:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @author  MCD Application Team
   5:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @version V1.1.1
   6:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @date    12-May-2017
   7:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   8:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following 
   9:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
  10:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
  11:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           + Peripheral Control functions
  12:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *       
  13:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @verbatim                
  14:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ==============================================================================
  15:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                       ##### RCC specific features #####
  16:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ==============================================================================
  17:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..]  
  18:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  19:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (HSI 8MHz) with Flash 0 wait state, Flash prefetch buffer is enabled, 
  20:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  21:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  22:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  23:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  24:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  25:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  26:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  27:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  28:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  29:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  30:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  31:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  32:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
  33:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS) 
ARM GAS  /tmp/ccOkpqv4.s 			page 2


  34:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  35:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                       ##### RCC Limitations #####
  36:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ==============================================================================
  37:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..]  
  38:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  39:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write 
  40:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       from/to registers.
  41:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  42:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  43:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  44:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..]  
  45:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       Workarounds:
  46:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  47:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  48:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  49:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @endverbatim
  50:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ******************************************************************************
  51:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @attention
  52:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
  53:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  54:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
  55:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * Redistribution and use in source and binary forms, with or without modification,
  56:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * are permitted provided that the following conditions are met:
  57:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  58:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer.
  59:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  60:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer in the documentation
  61:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *      and/or other materials provided with the distribution.
  62:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  63:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *      may be used to endorse or promote products derived from this software
  64:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *      without specific prior written permission.
  65:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
  66:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  67:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  68:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  69:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  70:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  71:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  72:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  73:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  74:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  75:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  76:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
  77:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ******************************************************************************  
  78:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** */
  79:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
  80:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  81:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #include "stm32f1xx_hal.h"
  82:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  83:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @addtogroup STM32F1xx_HAL_Driver
  84:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
  85:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
  86:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  87:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC RCC
  88:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** * @brief RCC HAL module driver
  89:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
  90:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
ARM GAS  /tmp/ccOkpqv4.s 			page 3


  91:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  92:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  93:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  94:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  95:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  96:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  97:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****  * @{
  98:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****  */
  99:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 100:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @}
 101:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 102:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
 103:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
 104:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
 105:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 106:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 107:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
 108:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
 109:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
 110:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 111:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 112:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @}
 113:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 114:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 115:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 116:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 117:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
 118:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 119:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 120:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @}
 121:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 122:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 123:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 124:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** static void RCC_Delay(uint32_t mdelay);
 125:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 126:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Exported functions --------------------------------------------------------*/
 127:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 128:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 129:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
 130:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 131:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 132:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions 
 133:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions 
 134:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
 135:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @verbatim    
 136:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ===============================================================================
 137:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 138:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ===============================================================================
 139:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..]
 140:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 141:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 142:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       and APB2).
 143:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 144:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 145:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly or through
 146:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           the PLL as System clock source.
 147:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~40 KHz low consumption RC used as IWDG and/or RTC
ARM GAS  /tmp/ccOkpqv4.s 			page 4


 148:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           clock source.
 149:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 150:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 24 MHz (STM32F100xx) or 4 to 16 MHz (STM32F101x/STM32F102
 151:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 152:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 153:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 154:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 155:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
 156:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 72 MHz for STM
 157:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB OTG FS (48 MHz)
 158:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 159:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 160:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System 
 161:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           clock source), the System clocks automatically switched to HSI and an interrupt
 162:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M3 NMI 
 163:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.   
 164:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 165:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) MCO1 (microcontroller clock output), used to output SYSCLK, HSI,  
 166:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           HSE or PLL clock (divided by 2) on PA8 pin + PLL2CLK, PLL3CLK/2, PLL3CLK and XTI for STM3
 167:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 168:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 169:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 170:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           HSE and PLL.
 171:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 172:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 173:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 174:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 175:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 176:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           "@ref HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 177:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 178:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 179:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (+@) RTC: RTC clock can be derived either from the LSI, LSE or HSE clock
 180:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****               divided by 128. 
 181:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (+@) USB OTG FS and RTC: USB OTG FS require a frequency equal to 48 MHz
 182:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****               to work correctly. This clock is derived of the main PLL through PLL Multiplier.
 183:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (+@) I2S interface on STM32F105x/STM32F107x can be derived from PLL3CLK
 184:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (+@) IWDG clock which is always the LSI clock.
 185:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 186:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) For STM32F10xxx, the maximum frequency of the SYSCLK and HCLK/PCLK2 is 72 MHz, PCLK1 36 M
 187:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           For STM32F100xx, the maximum frequency of the SYSCLK and HCLK/PCLK1/PCLK2 is 24 MHz.  
 188:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           Depending on the SYSCLK frequency, the flash latency should be adapted accordingly.
 189:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @endverbatim
 190:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
 191:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 192:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 193:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /*
 194:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   Additional consideration on the SYSCLK based on Latency settings:
 195:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         +-----------------------------------------------+
 196:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         | Latency       | SYSCLK clock frequency (MHz)  |
 197:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |---------------|-------------------------------|
 198:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 199:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |---------------|-------------------------------|
 200:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
 201:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |---------------|-------------------------------|
 202:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 203:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         +-----------------------------------------------+
 204:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
ARM GAS  /tmp/ccOkpqv4.s 			page 5


 205:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 206:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 207:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 208:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 209:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 210:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - HSE and PLL OFF
 211:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 212:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 213:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - All interrupts disabled
 214:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 215:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - Peripheral clocks
 216:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 217:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
 218:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 219:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_DeInit(void)
 220:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 221:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Switch SYSCLK to HSI */
 222:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW);
 223:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 224:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Reset HSEON, CSSON, & PLLON bits */
 225:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON);
 226:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 227:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 228:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 229:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 230:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Reset CFGR register */
 231:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 232:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 233:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Set HSITRIM bits to the reset value */
 234:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
 235:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 236:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_SUPPORT)
 237:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Reset CFGR2 register */
 238:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR2);
 239:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 240:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CFGR2_SUPPORT */
 241:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Disable all interrupts */
 242:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
 243:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 244:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 245:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 246:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 247:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 248:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 249:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 250:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 251:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 252:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 253:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 254:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The PLL is not disabled when USB OTG FS clock is enabled (specific to devices with USB 
 255:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 256:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 257:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 258:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 259:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 260:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 261:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval HAL status
ARM GAS  /tmp/ccOkpqv4.s 			page 6


 262:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 263:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 264:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 265:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****    uint32_t tickstart = 0U;
 266:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 267:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 268:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
 269:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 270:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 271:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 272:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 273:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 274:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the parameters */
 275:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 276:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 277:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 278:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 279:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 280:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 281:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 282:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 283:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
 284:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 285:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 286:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 287:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 288:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 289:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 290:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 291:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 292:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****        /* Check the HSE State */
 293:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 294:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 295:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 296:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 297:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 298:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till HSE is ready */
 299:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 300:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 301:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 302:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 303:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 304:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 305:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 306:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 307:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 308:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 309:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 310:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 311:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 312:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 313:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 314:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 315:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 316:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 317:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 318:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
ARM GAS  /tmp/ccOkpqv4.s 			page 7


 319:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 320:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 321:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 322:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 323:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 324:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 325:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 326:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the parameters */
 327:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 328:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 329:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
 330:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 331:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 332:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 333:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 334:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 335:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 336:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 337:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
 338:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 339:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 340:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 341:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 342:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 343:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 344:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 345:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 346:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 347:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 348:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Check the HSI State */
 349:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 350:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 351:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 352:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 353:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 354:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 355:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 356:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 357:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till HSI is ready */
 358:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 359:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 360:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 361:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 362:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 363:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 364:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 365:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                 
 366:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 367:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 368:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 369:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 370:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 371:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 372:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 373:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 374:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 375:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
ARM GAS  /tmp/ccOkpqv4.s 			page 8


 376:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 377:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 378:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 379:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 380:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 381:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 382:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 383:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 384:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 385:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 386:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 387:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 388:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 389:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 390:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 391:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the parameters */
 392:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 393:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
 394:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSI State */
 395:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 396:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 397:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 398:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 399:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 400:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Get Start Tick */
 401:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 402:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 403:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Wait till LSI is ready */  
 404:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 405:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 406:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 407:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 408:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 409:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 410:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 411:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
 412:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           should be added.*/
 413:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       RCC_Delay(1);
 414:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 415:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 416:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 417:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 418:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 419:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 420:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Get Start Tick */
 421:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 422:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 423:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Wait till LSI is disabled */  
 424:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 425:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 426:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 427:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 428:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 429:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 430:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 431:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 432:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccOkpqv4.s 			page 9


 433:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 434:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 435:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 436:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 437:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
 438:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the parameters */
 439:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 440:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 441:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 442:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 443:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 444:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 445:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 446:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       pwrclkchanged = SET;
 447:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 448:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
 449:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 450:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 451:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 452:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 453:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 454:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 455:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 456:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 457:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 458:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 459:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 460:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 461:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 462:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 463:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 464:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 465:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 466:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 467:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 468:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 469:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 470:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 471:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Get Start Tick */
 472:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 473:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 474:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Wait till LSE is ready */  
 475:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 476:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 477:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 478:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 479:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 480:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 481:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 482:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 483:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 484:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 485:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Get Start Tick */
 486:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 487:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 488:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Wait till LSE is disabled */  
 489:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
ARM GAS  /tmp/ccOkpqv4.s 			page 10


 490:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 491:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 492:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 493:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 494:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 495:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 496:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 497:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 498:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
 499:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 500:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 501:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 502:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 503:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 504:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 505:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CR_PLL2ON)
 506:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*-------------------------------- PLL2 Configuration -----------------------*/
 507:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 508:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
 509:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 510:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 511:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* This bit can not be cleared if the PLL2 clock is used indirectly as system 
 512:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       clock (i.e. it is used as PLL clock entry that is used as system clock). */
 513:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 514:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 515:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         ((READ_BIT(RCC->CFGR2,RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 516:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 517:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_ERROR;
 518:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 519:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 520:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 521:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 522:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 523:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Check the parameters */
 524:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
 525:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));
 526:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 527:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Prediv2 can be written only when the PLLI2S is disabled. */
 528:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Return an error only if new value is different from the programmed value */
 529:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL3ON) && \
 530:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 531:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 532:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_ERROR;
 533:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 534:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 535:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Disable the main PLL2. */
 536:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL2_DISABLE();
 537:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 538:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 539:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 540:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 541:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL2 is disabled */
 542:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 543:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 544:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 545:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 546:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
ARM GAS  /tmp/ccOkpqv4.s 			page 11


 547:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 548:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 549:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 550:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Configure the HSE prediv2 factor --------------------------------*/
 551:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 552:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 553:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Configure the main PLL2 multiplication factors. */
 554:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 555:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 556:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Enable the main PLL2. */
 557:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL2_ENABLE();
 558:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 559:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 560:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 561:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 562:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL2 is ready */
 563:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 564:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 565:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 566:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 567:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 568:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 569:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 570:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 571:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 572:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 573:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****        /* Set PREDIV1 source to HSE */
 574:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 575:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 576:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Disable the main PLL2. */
 577:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL2_DISABLE();
 578:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****  
 579:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 580:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 581:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 582:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL2 is disabled */  
 583:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 584:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 585:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 586:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 587:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 588:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 589:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 590:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 591:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 592:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 593:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 594:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CR_PLL2ON */
 595:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 596:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 597:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 598:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 599:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 600:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 601:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 602:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     { 
 603:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
ARM GAS  /tmp/ccOkpqv4.s 			page 12


 604:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 605:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Check the parameters */
 606:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 607:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 608:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 609:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Disable the main PLL. */
 610:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 611:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 612:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 613:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 614:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 615:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 616:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 617:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 618:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 619:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 620:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 621:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 622:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 623:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 624:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Configure the HSE prediv factor --------------------------------*/
 625:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* It can be written only when the PLL is disabled. Not used in PLL source is different tha
 626:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 627:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 628:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* Check the parameter */
 629:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 630:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
 631:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));
 632:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           
 633:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* Set PREDIV1 source */
 634:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 635:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CFGR2_PREDIV1SRC */
 636:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 637:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* Set PREDIV1 Value */
 638:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 639:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 640:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 641:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Configure the main PLL clock source and multiplication factors. */
 642:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 643:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 644:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Enable the main PLL. */
 645:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 646:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 647:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 648:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 649:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 650:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL is ready */
 651:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 652:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 653:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 654:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 655:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 656:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 657:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 658:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 659:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 660:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccOkpqv4.s 			page 13


 661:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Disable the main PLL. */
 662:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 663:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****  
 664:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 665:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 666:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 667:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL is disabled */  
 668:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 669:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 670:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 671:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 672:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 673:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 674:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 675:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 676:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 677:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 678:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 679:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_ERROR;
 680:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 681:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 682:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 683:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return HAL_OK;
 684:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 685:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 686:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 687:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 688:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 689:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 690:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 691:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  FLatency FLASH Latency                   
 692:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 693:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 694:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 695:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
 696:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 697:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 698:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 699:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 700:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           
 701:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 702:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 703:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 704:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         occur when the clock source will be ready. 
 705:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 706:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         currently used as system clock source.
 707:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval HAL status
 708:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 709:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 710:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 711:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 712:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 713:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 714:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
 715:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 716:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 717:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccOkpqv4.s 			page 14


 718:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 719:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock 
 720:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     (HCLK) of the device. */
 721:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 722:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(FLASH_ACR_LATENCY)
 723:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 724:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 725:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {    
 726:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 727:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 728:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
 729:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 730:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 731:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 732:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 733:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_ERROR;
 734:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 735:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 736:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 737:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* FLASH_ACR_LATENCY */
 738:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 739:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 740:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 741:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 742:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 743:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 744:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 745:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 746:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 747:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {    
 748:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 749:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
 750:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 751:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 752:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 753:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Check the HSE ready flag */  
 754:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 755:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 756:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
 757:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 758:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 759:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 760:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 761:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 762:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Check the PLL ready flag */  
 763:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 764:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 765:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
 766:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 767:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 768:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 769:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 770:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 771:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Check the HSI ready flag */  
 772:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 773:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 774:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
ARM GAS  /tmp/ccOkpqv4.s 			page 15


 775:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 776:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 777:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 778:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 779:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Get Start Tick */
 780:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 781:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
 782:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 783:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 784:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 785:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 786:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 787:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 788:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 789:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 790:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 791:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 792:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 793:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 794:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 795:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 796:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 797:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 798:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 799:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 800:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 801:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 802:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 803:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 804:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 805:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 806:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 807:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 808:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 809:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 810:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 811:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }      
 812:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }    
 813:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(FLASH_ACR_LATENCY)
 814:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 815:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 816:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {    
 817:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 818:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 819:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
 820:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 821:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 822:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 823:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 824:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_ERROR;
 825:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 826:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }    
 827:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* FLASH_ACR_LATENCY */
 828:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 829:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 830:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 831:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
ARM GAS  /tmp/ccOkpqv4.s 			page 16


 832:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 833:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 834:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 835:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 836:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/ 
 837:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 838:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 839:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 840:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 841:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 842:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****  
 843:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 844:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 845:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 846:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 847:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   HAL_InitTick (TICK_INT_PRIORITY);
 848:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 849:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return HAL_OK;
 850:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 851:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 852:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 853:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @}
 854:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 855:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 856:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 857:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 858:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
 859:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @verbatim   
 860:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ===============================================================================
 861:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 862:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ===============================================================================  
 863:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..]
 864:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks 
 865:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     frequencies.
 866:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 867:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @endverbatim
 868:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
 869:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 870:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 871:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 872:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 873:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 874:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 875:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 876:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 877:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 878:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 879:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 880:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 881:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 882:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 883:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @if STM32F105xC
 884:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK       PLL clock divided by 2 selected as MCO source
 885:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL2CLK      PLL2 clock selected as MCO source
 886:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL3CLK_DIV2 PLL3 clock divided by 2 selected as MCO source
 887:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_EXT_HSE      XT1 external 3-25 MHz oscillator clock selecte
 888:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL3CLK      PLL3 clock selected as MCO source
ARM GAS  /tmp/ccOkpqv4.s 			page 17


 889:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @endif
 890:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @if STM32F107xC
 891:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK       PLL clock divided by 2 selected as MCO source
 892:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL2CLK      PLL2 clock selected as MCO source
 893:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL3CLK_DIV2 PLL3 clock divided by 2 selected as MCO source
 894:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_EXT_HSE XT1  external 3-25 MHz oscillator clock selected as
 895:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL3CLK      PLL3 clock selected as MCO source
 896:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @endif
 897:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 898:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 899:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
 900:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
 901:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 902:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 903:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 904:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   GPIO_InitTypeDef gpio = {0U};
 905:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 906:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 907:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 908:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 909:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 910:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 911:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Prevent unused argument(s) compilation warning */
 912:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   UNUSED(RCC_MCOx);
 913:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   UNUSED(RCC_MCODiv);
 914:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 915:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
 916:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
 917:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 918:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 919:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 920:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 921:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* MCO1 Clock Enable */
 922:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
 923:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 924:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 925:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 926:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Configure the MCO clock source */
 927:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 928:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 929:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 930:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 931:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 932:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 933:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 934:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 935:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 936:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.  
 937:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
 938:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 939:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 940:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 941:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 942:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 943:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 944:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 945:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
ARM GAS  /tmp/ccOkpqv4.s 			page 18


 946:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
 947:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 948:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 949:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 950:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 951:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 952:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 953:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 954:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency     
 955:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 956:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 957:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         constant and the selected clock source:
 958:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 959:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE
 960:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           divided by PREDIV factor(**)
 961:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE
 962:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           divided by PREDIV factor(**) or HSI_VALUE(*) multiplied by the PLL factor.
 963:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f1xx_hal_conf.h file (default value
 964:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *               8 MHz) but the real value may vary depending on the variations
 965:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *               in voltage and temperature.
 966:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f1xx_hal_conf.h file (default value
 967:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
 968:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 969:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *                have wrong result.
 970:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *                  
 971:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 972:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         value for HSE crystal.
 973:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           
 974:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the 
 975:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
 976:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           
 977:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 978:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 979:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         
 980:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval SYSCLK frequency
 981:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 982:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
 983:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 984:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
 985:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 986:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 987:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
 988:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 989:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1)
 990:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 991:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
 992:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPredivFactorTable[2] = {1, 2};
 993:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1*/
 994:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 995:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif
 996:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 997:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 998:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
 999:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t prediv2 = 0U, pll2mul = 0U;
1000:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1SRC*/
1001:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
1002:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
ARM GAS  /tmp/ccOkpqv4.s 			page 19


1003:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
1004:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
1005:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
1006:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1007:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
1008:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
1009:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
1010:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       break;
1011:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
1012:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
1013:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
1014:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
1015:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
1016:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
1017:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1)
1018:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1
1019:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
1020:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_
1021:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1*/
1022:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
1023:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1024:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if(HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
1025:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
1026:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* PLL2 selected as Prediv1 source */
1027:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
1028:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
1029:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
1030:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv) * pllmul);
1031:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
1032:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         else
1033:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
1034:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
1035:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
1036:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
1037:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
1038:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using floa
1039:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* In this case need to divide pllclk by 2 */
1040:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
1041:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
1042:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             pllclk = pllclk / 2;
1043:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
1044:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
1045:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
1046:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
1047:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1SRC*/
1048:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
1049:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
1050:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
1051:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
1052:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
1053:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
1054:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       sysclockfreq = pllclk;
1055:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       break;
1056:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
1057:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
1058:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     default: /* HSI used as system clock */
1059:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
ARM GAS  /tmp/ccOkpqv4.s 			page 20


1060:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
1061:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       break;
1062:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
1063:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1064:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return sysclockfreq;
1065:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1066:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1067:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1068:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency     
1069:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1070:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1071:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * 
1072:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
1073:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         and updated within this function
1074:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval HCLK frequency
1075:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1076:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1077:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1078:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return SystemCoreClock;
1079:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1080:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1081:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1082:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency     
1083:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1084:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1085:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval PCLK1 frequency
1086:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1087:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1088:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1089:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1090:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos
1091:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }    
1092:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1093:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1094:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency     
1095:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1096:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1097:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval PCLK2 frequency
1098:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1099:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1100:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1101:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1102:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]
1103:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** } 
1104:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1105:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1106:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal 
1107:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * RCC configuration registers.
1108:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
1109:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * will be configured.
1110:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1111:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1112:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1113:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1114:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
1115:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
1116:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccOkpqv4.s 			page 21


1117:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1118:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
1119:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1120:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1121:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
1122:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the Prediv1 source --------------------------------------------------*/
1123:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->Prediv1Source = READ_BIT(RCC->CFGR2,RCC_CFGR2_PREDIV1SRC);
1124:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CFGR2_PREDIV1SRC */
1125:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1126:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1127:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
1128:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1129:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
1130:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1131:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
1132:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1133:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
1134:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1135:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1136:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1137:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
1138:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1139:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
1140:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1141:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1142:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
1143:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1144:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
1145:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1146:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1147:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1148:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1149:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1150:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
1151:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_
1152:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
1153:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1154:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
1155:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1156:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
1157:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1158:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1159:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1160:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1161:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1162:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1163:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1164:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1165:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1166:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
1167:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1168:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
1169:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1170:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
1171:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1172:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1173:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
ARM GAS  /tmp/ccOkpqv4.s 			page 22


1174:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1175:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1176:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
1177:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1178:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1179:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
1180:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1181:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
1182:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1183:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1184:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1185:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1186:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1187:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
1188:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMULL);
1189:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CR_PLL2ON)
1190:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the PLL2 configuration -----------------------------------------------*/
1191:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLL2ON) == RCC_CR_PLL2ON)
1192:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1193:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->PLL2.PLL2State = RCC_PLL2_ON;
1194:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1195:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1196:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1197:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->PLL2.PLL2State = RCC_PLL2_OFF;
1198:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1199:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL2.HSEPrediv2Value = __HAL_RCC_HSE_GET_PREDIV2();
1200:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL2.PLL2MUL = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PLL2MUL);
1201:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CR_PLL2ON */
1202:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1203:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1204:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1205:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal 
1206:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * RCC configuration registers.
1207:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that 
1208:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * contains the current clock configuration.
1209:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1210:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1211:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1212:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1213:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1214:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
1215:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
1216:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
1217:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1218:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1219:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
1220:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
1221:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/ 
1222:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
1223:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
1224:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/ 
1225:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
1226:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
1227:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/ 
1228:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
1229:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
1230:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/ 
ARM GAS  /tmp/ccOkpqv4.s 			page 23


1231:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
1232:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
1233:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if   defined(FLASH_ACR_LATENCY)
1234:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/   
1235:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
1236:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
1237:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* For VALUE lines devices, only LATENCY_0 can be set*/
1238:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *pFLatency = (uint32_t)FLASH_LATENCY_0; 
1239:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif
1240:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1241:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1242:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1243:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1244:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1245:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1246:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1247:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1248:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1249:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1250:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1251:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1252:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1253:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1254:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
1255:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1256:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1257:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1258:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1259:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1260:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1261:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
1262:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  mdelay: specifies the delay time length, in milliseconds.
1263:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1264:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1265:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** static void RCC_Delay(uint32_t mdelay)
1266:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
  26              		.loc 1 1266 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31              	.LVL0:
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
1267:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
  35              		.loc 1 1267 0
  36 0002 084B     		ldr	r3, .L4
  37 0004 1B68     		ldr	r3, [r3]
  38 0006 084A     		ldr	r2, .L4+4
  39 0008 A2FB0323 		umull	r2, r3, r2, r3
  40 000c 5B0A     		lsrs	r3, r3, #9
  41 000e 00FB03F0 		mul	r0, r0, r3
  42              	.LVL1:
  43 0012 0190     		str	r0, [sp, #4]
  44              	.L2:
  45              	.LBB4:
ARM GAS  /tmp/ccOkpqv4.s 			page 24


  46              	.LBB5:
  47              		.file 2 "../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  52:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
ARM GAS  /tmp/ccOkpqv4.s 			page 25


  56:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  90:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 109:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccOkpqv4.s 			page 26


 113:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 166:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
ARM GAS  /tmp/ccOkpqv4.s 			page 27


 170:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 192:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 195:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 209:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
ARM GAS  /tmp/ccOkpqv4.s 			page 28


 227:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 266:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
ARM GAS  /tmp/ccOkpqv4.s 			page 29


 284:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 292:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 293:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 295:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 306:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 337:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
ARM GAS  /tmp/ccOkpqv4.s 			page 30


 341:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 352:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** */
 357:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 365:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
  48              		.loc 2 375 0 discriminator 1
  49              	@ 375 "../../shared/firmware/Drivers/CMSIS/Include/cmsis_gcc.h" 1
  50 0014 00BF     		nop
  51              	@ 0 "" 2
  52              		.thumb
  53              	.LBE5:
  54              	.LBE4:
1268:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   do 
1269:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1270:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __NOP();
1271:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   } 
1272:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   while (Delay --);
  55              		.loc 1 1272 0 discriminator 1
  56 0016 019B     		ldr	r3, [sp, #4]
  57 0018 5A1E     		subs	r2, r3, #1
  58 001a 0192     		str	r2, [sp, #4]
  59 001c 002B     		cmp	r3, #0
  60 001e F9D1     		bne	.L2
1273:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
  61              		.loc 1 1273 0
  62 0020 02B0     		add	sp, sp, #8
  63              	.LCFI1:
ARM GAS  /tmp/ccOkpqv4.s 			page 31


  64              		.cfi_def_cfa_offset 0
  65              		@ sp needed
  66 0022 7047     		bx	lr
  67              	.L5:
  68              		.align	2
  69              	.L4:
  70 0024 00000000 		.word	SystemCoreClock
  71 0028 D34D6210 		.word	274877907
  72              		.cfi_endproc
  73              	.LFE76:
  75              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  76              		.align	2
  77              		.global	HAL_RCC_DeInit
  78              		.thumb
  79              		.thumb_func
  81              	HAL_RCC_DeInit:
  82              	.LFB63:
 220:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Switch SYSCLK to HSI */
  83              		.loc 1 220 0
  84              		.cfi_startproc
  85              		@ args = 0, pretend = 0, frame = 0
  86              		@ frame_needed = 0, uses_anonymous_args = 0
  87              		@ link register save eliminated.
 222:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  88              		.loc 1 222 0
  89 0000 0D4B     		ldr	r3, .L7
  90 0002 5A68     		ldr	r2, [r3, #4]
  91 0004 22F00302 		bic	r2, r2, #3
  92 0008 5A60     		str	r2, [r3, #4]
 225:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
  93              		.loc 1 225 0
  94 000a 1A68     		ldr	r2, [r3]
  95 000c 22F08472 		bic	r2, r2, #17301504
  96 0010 22F48032 		bic	r2, r2, #65536
  97 0014 1A60     		str	r2, [r3]
 228:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
  98              		.loc 1 228 0
  99 0016 1A68     		ldr	r2, [r3]
 100 0018 22F48022 		bic	r2, r2, #262144
 101 001c 1A60     		str	r2, [r3]
 231:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 102              		.loc 1 231 0
 103 001e 0021     		movs	r1, #0
 104 0020 5960     		str	r1, [r3, #4]
 234:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 105              		.loc 1 234 0
 106 0022 1A68     		ldr	r2, [r3]
 107 0024 22F0F802 		bic	r2, r2, #248
 108 0028 42F08002 		orr	r2, r2, #128
 109 002c 1A60     		str	r2, [r3]
 242:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 110              		.loc 1 242 0
 111 002e 9960     		str	r1, [r3, #8]
 245:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 112              		.loc 1 245 0
 113 0030 024A     		ldr	r2, .L7+4
 114 0032 034B     		ldr	r3, .L7+8
ARM GAS  /tmp/ccOkpqv4.s 			page 32


 115 0034 1A60     		str	r2, [r3]
 116 0036 7047     		bx	lr
 117              	.L8:
 118              		.align	2
 119              	.L7:
 120 0038 00100240 		.word	1073876992
 121 003c 00127A00 		.word	8000000
 122 0040 00000000 		.word	SystemCoreClock
 123              		.cfi_endproc
 124              	.LFE63:
 126              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 127              		.align	2
 128              		.global	HAL_RCC_OscConfig
 129              		.thumb
 130              		.thumb_func
 132              	HAL_RCC_OscConfig:
 133              	.LFB64:
 264:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****    uint32_t tickstart = 0U;
 134              		.loc 1 264 0
 135              		.cfi_startproc
 136              		@ args = 0, pretend = 0, frame = 8
 137              		@ frame_needed = 0, uses_anonymous_args = 0
 138              	.LVL2:
 139 0000 70B5     		push	{r4, r5, r6, lr}
 140              	.LCFI2:
 141              		.cfi_def_cfa_offset 16
 142              		.cfi_offset 4, -16
 143              		.cfi_offset 5, -12
 144              		.cfi_offset 6, -8
 145              		.cfi_offset 14, -4
 146 0002 82B0     		sub	sp, sp, #8
 147              	.LCFI3:
 148              		.cfi_def_cfa_offset 24
 149 0004 0446     		mov	r4, r0
 150              	.LVL3:
 272:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 151              		.loc 1 272 0
 152 0006 0368     		ldr	r3, [r0]
 153 0008 13F0010F 		tst	r3, #1
 154 000c 6BD0     		beq	.L10
 278:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 155              		.loc 1 278 0
 156 000e A84B     		ldr	r3, .L94
 157 0010 5B68     		ldr	r3, [r3, #4]
 158 0012 03F00C03 		and	r3, r3, #12
 159 0016 042B     		cmp	r3, #4
 160 0018 0AD0     		beq	.L11
 279:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 161              		.loc 1 279 0
 162 001a A54B     		ldr	r3, .L94
 163 001c 5B68     		ldr	r3, [r3, #4]
 164 001e 03F00C03 		and	r3, r3, #12
 165 0022 082B     		cmp	r3, #8
 166 0024 0DD1     		bne	.L12
 279:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 167              		.loc 1 279 0 is_stmt 0 discriminator 1
 168 0026 A24B     		ldr	r3, .L94
ARM GAS  /tmp/ccOkpqv4.s 			page 33


 169 0028 5B68     		ldr	r3, [r3, #4]
 170 002a 13F4803F 		tst	r3, #65536
 171 002e 08D0     		beq	.L12
 172              	.L11:
 281:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 173              		.loc 1 281 0 is_stmt 1
 174 0030 9F4B     		ldr	r3, .L94
 175 0032 1B68     		ldr	r3, [r3]
 176 0034 13F4003F 		tst	r3, #131072
 177 0038 55D0     		beq	.L10
 281:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 178              		.loc 1 281 0 is_stmt 0 discriminator 1
 179 003a A368     		ldr	r3, [r4, #8]
 180 003c 002B     		cmp	r3, #0
 181 003e 52D1     		bne	.L10
 182 0040 2BE2     		b	.L71
 183              	.L12:
 289:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 184              		.loc 1 289 0 is_stmt 1
 185 0042 A368     		ldr	r3, [r4, #8]
 186 0044 B3F5803F 		cmp	r3, #65536
 187 0048 05D1     		bne	.L14
 289:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 188              		.loc 1 289 0 is_stmt 0 discriminator 1
 189 004a 994A     		ldr	r2, .L94
 190 004c 1368     		ldr	r3, [r2]
 191 004e 43F48033 		orr	r3, r3, #65536
 192 0052 1360     		str	r3, [r2]
 193 0054 26E0     		b	.L15
 194              	.L14:
 289:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 195              		.loc 1 289 0 discriminator 2
 196 0056 63B9     		cbnz	r3, .L16
 289:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 197              		.loc 1 289 0 discriminator 3
 198 0058 03F18043 		add	r3, r3, #1073741824
 199 005c 03F50433 		add	r3, r3, #135168
 200 0060 1A68     		ldr	r2, [r3]
 201 0062 22F48032 		bic	r2, r2, #65536
 202 0066 1A60     		str	r2, [r3]
 203 0068 1A68     		ldr	r2, [r3]
 204 006a 22F48022 		bic	r2, r2, #262144
 205 006e 1A60     		str	r2, [r3]
 206 0070 18E0     		b	.L15
 207              	.L16:
 289:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 208              		.loc 1 289 0 discriminator 4
 209 0072 B3F5A02F 		cmp	r3, #327680
 210 0076 0CD1     		bne	.L17
 289:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 211              		.loc 1 289 0 discriminator 5
 212 0078 03F18043 		add	r3, r3, #1073741824
 213 007c A3F53C33 		sub	r3, r3, #192512
 214 0080 1A68     		ldr	r2, [r3]
 215 0082 42F48022 		orr	r2, r2, #262144
 216 0086 1A60     		str	r2, [r3]
 217 0088 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/ccOkpqv4.s 			page 34


 218 008a 42F48032 		orr	r2, r2, #65536
 219 008e 1A60     		str	r2, [r3]
 220 0090 08E0     		b	.L15
 221              	.L17:
 289:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 222              		.loc 1 289 0 discriminator 6
 223 0092 874B     		ldr	r3, .L94
 224 0094 1A68     		ldr	r2, [r3]
 225 0096 22F48032 		bic	r2, r2, #65536
 226 009a 1A60     		str	r2, [r3]
 227 009c 1A68     		ldr	r2, [r3]
 228 009e 22F48022 		bic	r2, r2, #262144
 229 00a2 1A60     		str	r2, [r3]
 230              	.L15:
 293:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 231              		.loc 1 293 0 is_stmt 1
 232 00a4 A368     		ldr	r3, [r4, #8]
 233 00a6 7BB1     		cbz	r3, .L18
 296:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 234              		.loc 1 296 0
 235 00a8 FFF7FEFF 		bl	HAL_GetTick
 236              	.LVL4:
 237 00ac 0546     		mov	r5, r0
 238              	.LVL5:
 299:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 239              		.loc 1 299 0
 240 00ae 05E0     		b	.L19
 241              	.LVL6:
 242              	.L20:
 301:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 243              		.loc 1 301 0
 244 00b0 FFF7FEFF 		bl	HAL_GetTick
 245              	.LVL7:
 246 00b4 401B     		subs	r0, r0, r5
 247 00b6 6428     		cmp	r0, #100
 248 00b8 00F2F181 		bhi	.L72
 249              	.L19:
 299:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 250              		.loc 1 299 0
 251 00bc 7C4B     		ldr	r3, .L94
 252 00be 1B68     		ldr	r3, [r3]
 253 00c0 13F4003F 		tst	r3, #131072
 254 00c4 F4D0     		beq	.L20
 255 00c6 0EE0     		b	.L10
 256              	.LVL8:
 257              	.L18:
 310:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 258              		.loc 1 310 0
 259 00c8 FFF7FEFF 		bl	HAL_GetTick
 260              	.LVL9:
 261 00cc 0546     		mov	r5, r0
 262              	.LVL10:
 313:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 263              		.loc 1 313 0
 264 00ce 05E0     		b	.L21
 265              	.LVL11:
 266              	.L22:
ARM GAS  /tmp/ccOkpqv4.s 			page 35


 315:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 267              		.loc 1 315 0
 268 00d0 FFF7FEFF 		bl	HAL_GetTick
 269              	.LVL12:
 270 00d4 401B     		subs	r0, r0, r5
 271 00d6 6428     		cmp	r0, #100
 272 00d8 00F2E381 		bhi	.L73
 273              	.L21:
 313:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 274              		.loc 1 313 0
 275 00dc 744B     		ldr	r3, .L94
 276 00de 1B68     		ldr	r3, [r3]
 277 00e0 13F4003F 		tst	r3, #131072
 278 00e4 F4D1     		bne	.L22
 279              	.LVL13:
 280              	.L10:
 324:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 281              		.loc 1 324 0
 282 00e6 2368     		ldr	r3, [r4]
 283 00e8 13F0020F 		tst	r3, #2
 284 00ec 50D0     		beq	.L23
 331:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 285              		.loc 1 331 0
 286 00ee 704B     		ldr	r3, .L94
 287 00f0 5B68     		ldr	r3, [r3, #4]
 288 00f2 13F00C0F 		tst	r3, #12
 289 00f6 0AD0     		beq	.L24
 332:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 290              		.loc 1 332 0
 291 00f8 6D4B     		ldr	r3, .L94
 292 00fa 5B68     		ldr	r3, [r3, #4]
 293 00fc 03F00C03 		and	r3, r3, #12
 294 0100 082B     		cmp	r3, #8
 295 0102 16D1     		bne	.L25
 332:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 296              		.loc 1 332 0 is_stmt 0 discriminator 1
 297 0104 6A4B     		ldr	r3, .L94
 298 0106 5B68     		ldr	r3, [r3, #4]
 299 0108 13F4803F 		tst	r3, #65536
 300 010c 11D1     		bne	.L25
 301              	.L24:
 335:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 302              		.loc 1 335 0 is_stmt 1
 303 010e 684B     		ldr	r3, .L94
 304 0110 1B68     		ldr	r3, [r3]
 305 0112 13F0020F 		tst	r3, #2
 306 0116 03D0     		beq	.L26
 335:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 307              		.loc 1 335 0 is_stmt 0 discriminator 1
 308 0118 6369     		ldr	r3, [r4, #20]
 309 011a 012B     		cmp	r3, #1
 310 011c 40F0C381 		bne	.L74
 311              	.L26:
 343:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 312              		.loc 1 343 0 is_stmt 1
 313 0120 634A     		ldr	r2, .L94
 314 0122 1368     		ldr	r3, [r2]
ARM GAS  /tmp/ccOkpqv4.s 			page 36


 315 0124 23F0F803 		bic	r3, r3, #248
 316 0128 A169     		ldr	r1, [r4, #24]
 317 012a 43EAC103 		orr	r3, r3, r1, lsl #3
 318 012e 1360     		str	r3, [r2]
 335:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 319              		.loc 1 335 0
 320 0130 2EE0     		b	.L23
 321              	.L25:
 349:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 322              		.loc 1 349 0
 323 0132 6369     		ldr	r3, [r4, #20]
 324 0134 D3B1     		cbz	r3, .L27
 352:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 325              		.loc 1 352 0
 326 0136 0122     		movs	r2, #1
 327 0138 5E4B     		ldr	r3, .L94+4
 328 013a 1A60     		str	r2, [r3]
 355:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 329              		.loc 1 355 0
 330 013c FFF7FEFF 		bl	HAL_GetTick
 331              	.LVL14:
 332 0140 0546     		mov	r5, r0
 333              	.LVL15:
 358:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 334              		.loc 1 358 0
 335 0142 05E0     		b	.L28
 336              	.LVL16:
 337              	.L29:
 360:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 338              		.loc 1 360 0
 339 0144 FFF7FEFF 		bl	HAL_GetTick
 340              	.LVL17:
 341 0148 401B     		subs	r0, r0, r5
 342 014a 0228     		cmp	r0, #2
 343 014c 00F2AD81 		bhi	.L75
 344              	.L28:
 358:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 345              		.loc 1 358 0
 346 0150 574B     		ldr	r3, .L94
 347 0152 1B68     		ldr	r3, [r3]
 348 0154 13F0020F 		tst	r3, #2
 349 0158 F4D0     		beq	.L29
 367:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 350              		.loc 1 367 0
 351 015a 554A     		ldr	r2, .L94
 352 015c 1368     		ldr	r3, [r2]
 353 015e 23F0F803 		bic	r3, r3, #248
 354 0162 A169     		ldr	r1, [r4, #24]
 355 0164 43EAC103 		orr	r3, r3, r1, lsl #3
 356 0168 1360     		str	r3, [r2]
 357 016a 11E0     		b	.L23
 358              	.LVL18:
 359              	.L27:
 372:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 360              		.loc 1 372 0
 361 016c 0022     		movs	r2, #0
 362 016e 514B     		ldr	r3, .L94+4
ARM GAS  /tmp/ccOkpqv4.s 			page 37


 363 0170 1A60     		str	r2, [r3]
 375:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 364              		.loc 1 375 0
 365 0172 FFF7FEFF 		bl	HAL_GetTick
 366              	.LVL19:
 367 0176 0546     		mov	r5, r0
 368              	.LVL20:
 378:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 369              		.loc 1 378 0
 370 0178 05E0     		b	.L30
 371              	.LVL21:
 372              	.L31:
 380:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 373              		.loc 1 380 0
 374 017a FFF7FEFF 		bl	HAL_GetTick
 375              	.LVL22:
 376 017e 401B     		subs	r0, r0, r5
 377 0180 0228     		cmp	r0, #2
 378 0182 00F29481 		bhi	.L76
 379              	.L30:
 378:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 380              		.loc 1 378 0
 381 0186 4A4B     		ldr	r3, .L94
 382 0188 1B68     		ldr	r3, [r3]
 383 018a 13F0020F 		tst	r3, #2
 384 018e F4D1     		bne	.L31
 385              	.LVL23:
 386              	.L23:
 389:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 387              		.loc 1 389 0
 388 0190 2368     		ldr	r3, [r4]
 389 0192 13F0080F 		tst	r3, #8
 390 0196 29D0     		beq	.L32
 395:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 391              		.loc 1 395 0
 392 0198 E369     		ldr	r3, [r4, #28]
 393 019a ABB1     		cbz	r3, .L33
 398:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 394              		.loc 1 398 0
 395 019c 0122     		movs	r2, #1
 396 019e 464B     		ldr	r3, .L94+8
 397 01a0 1A60     		str	r2, [r3]
 401:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 398              		.loc 1 401 0
 399 01a2 FFF7FEFF 		bl	HAL_GetTick
 400              	.LVL24:
 401 01a6 0546     		mov	r5, r0
 402              	.LVL25:
 404:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 403              		.loc 1 404 0
 404 01a8 05E0     		b	.L34
 405              	.LVL26:
 406              	.L35:
 406:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 407              		.loc 1 406 0
 408 01aa FFF7FEFF 		bl	HAL_GetTick
 409              	.LVL27:
ARM GAS  /tmp/ccOkpqv4.s 			page 38


 410 01ae 401B     		subs	r0, r0, r5
 411 01b0 0228     		cmp	r0, #2
 412 01b2 00F27E81 		bhi	.L77
 413              	.L34:
 404:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 414              		.loc 1 404 0
 415 01b6 3E4B     		ldr	r3, .L94
 416 01b8 5B6A     		ldr	r3, [r3, #36]
 417 01ba 13F0020F 		tst	r3, #2
 418 01be F4D0     		beq	.L35
 413:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 419              		.loc 1 413 0
 420 01c0 0120     		movs	r0, #1
 421 01c2 FFF7FEFF 		bl	RCC_Delay
 422              	.LVL28:
 423 01c6 11E0     		b	.L32
 424              	.LVL29:
 425              	.L33:
 418:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 426              		.loc 1 418 0
 427 01c8 0022     		movs	r2, #0
 428 01ca 3B4B     		ldr	r3, .L94+8
 429 01cc 1A60     		str	r2, [r3]
 421:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 430              		.loc 1 421 0
 431 01ce FFF7FEFF 		bl	HAL_GetTick
 432              	.LVL30:
 433 01d2 0546     		mov	r5, r0
 434              	.LVL31:
 424:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 435              		.loc 1 424 0
 436 01d4 05E0     		b	.L36
 437              	.LVL32:
 438              	.L37:
 426:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 439              		.loc 1 426 0
 440 01d6 FFF7FEFF 		bl	HAL_GetTick
 441              	.LVL33:
 442 01da 401B     		subs	r0, r0, r5
 443 01dc 0228     		cmp	r0, #2
 444 01de 00F26A81 		bhi	.L78
 445              	.L36:
 424:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 446              		.loc 1 424 0
 447 01e2 334B     		ldr	r3, .L94
 448 01e4 5B6A     		ldr	r3, [r3, #36]
 449 01e6 13F0020F 		tst	r3, #2
 450 01ea F4D1     		bne	.L37
 451              	.LVL34:
 452              	.L32:
 434:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 453              		.loc 1 434 0
 454 01ec 2368     		ldr	r3, [r4]
 455 01ee 13F0040F 		tst	r3, #4
 456 01f2 00F08A80 		beq	.L38
 457              	.LVL35:
 458              	.LBB6:
ARM GAS  /tmp/ccOkpqv4.s 			page 39


 443:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 459              		.loc 1 443 0
 460 01f6 2E4B     		ldr	r3, .L94
 461 01f8 DB69     		ldr	r3, [r3, #28]
 462 01fa 13F0805F 		tst	r3, #268435456
 463 01fe 0BD1     		bne	.L79
 464              	.LBB7:
 445:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       pwrclkchanged = SET;
 465              		.loc 1 445 0
 466 0200 2B4B     		ldr	r3, .L94
 467 0202 DA69     		ldr	r2, [r3, #28]
 468 0204 42F08052 		orr	r2, r2, #268435456
 469 0208 DA61     		str	r2, [r3, #28]
 470 020a DB69     		ldr	r3, [r3, #28]
 471 020c 03F08053 		and	r3, r3, #268435456
 472 0210 0193     		str	r3, [sp, #4]
 473 0212 019B     		ldr	r3, [sp, #4]
 474              	.LVL36:
 475              	.LBE7:
 446:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 476              		.loc 1 446 0
 477 0214 0125     		movs	r5, #1
 478 0216 00E0     		b	.L39
 479              	.LVL37:
 480              	.L79:
 436:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
 481              		.loc 1 436 0
 482 0218 0025     		movs	r5, #0
 483              	.LVL38:
 484              	.L39:
 449:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 485              		.loc 1 449 0
 486 021a 284B     		ldr	r3, .L94+12
 487 021c 1B68     		ldr	r3, [r3]
 488 021e 13F4807F 		tst	r3, #256
 489 0222 13D1     		bne	.L40
 452:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 490              		.loc 1 452 0
 491 0224 254A     		ldr	r2, .L94+12
 492 0226 1368     		ldr	r3, [r2]
 493 0228 43F48073 		orr	r3, r3, #256
 494 022c 1360     		str	r3, [r2]
 455:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 495              		.loc 1 455 0
 496 022e FFF7FEFF 		bl	HAL_GetTick
 497              	.LVL39:
 498 0232 0646     		mov	r6, r0
 499              	.LVL40:
 457:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 500              		.loc 1 457 0
 501 0234 05E0     		b	.L41
 502              	.LVL41:
 503              	.L42:
 459:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 504              		.loc 1 459 0
 505 0236 FFF7FEFF 		bl	HAL_GetTick
 506              	.LVL42:
ARM GAS  /tmp/ccOkpqv4.s 			page 40


 507 023a 801B     		subs	r0, r0, r6
 508 023c 6428     		cmp	r0, #100
 509 023e 00F23C81 		bhi	.L80
 510              	.L41:
 457:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 511              		.loc 1 457 0
 512 0242 1E4B     		ldr	r3, .L94+12
 513 0244 1B68     		ldr	r3, [r3]
 514 0246 13F4807F 		tst	r3, #256
 515 024a F4D0     		beq	.L42
 516              	.LVL43:
 517              	.L40:
 467:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 518              		.loc 1 467 0
 519 024c 2369     		ldr	r3, [r4, #16]
 520 024e 012B     		cmp	r3, #1
 521 0250 05D1     		bne	.L43
 467:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 522              		.loc 1 467 0 is_stmt 0 discriminator 1
 523 0252 174A     		ldr	r2, .L94
 524 0254 136A     		ldr	r3, [r2, #32]
 525 0256 43F00103 		orr	r3, r3, #1
 526 025a 1362     		str	r3, [r2, #32]
 527 025c 22E0     		b	.L44
 528              	.L43:
 467:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 529              		.loc 1 467 0 discriminator 2
 530 025e 63B9     		cbnz	r3, .L45
 467:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 531              		.loc 1 467 0 discriminator 3
 532 0260 03F18043 		add	r3, r3, #1073741824
 533 0264 03F50433 		add	r3, r3, #135168
 534 0268 1A6A     		ldr	r2, [r3, #32]
 535 026a 22F00102 		bic	r2, r2, #1
 536 026e 1A62     		str	r2, [r3, #32]
 537 0270 1A6A     		ldr	r2, [r3, #32]
 538 0272 22F00402 		bic	r2, r2, #4
 539 0276 1A62     		str	r2, [r3, #32]
 540 0278 14E0     		b	.L44
 541              	.L45:
 467:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 542              		.loc 1 467 0 discriminator 4
 543 027a 052B     		cmp	r3, #5
 544 027c 09D1     		bne	.L46
 467:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 545              		.loc 1 467 0 discriminator 5
 546 027e 0C4B     		ldr	r3, .L94
 547 0280 1A6A     		ldr	r2, [r3, #32]
 548 0282 42F00402 		orr	r2, r2, #4
 549 0286 1A62     		str	r2, [r3, #32]
 550 0288 1A6A     		ldr	r2, [r3, #32]
 551 028a 42F00102 		orr	r2, r2, #1
 552 028e 1A62     		str	r2, [r3, #32]
 553 0290 08E0     		b	.L44
 554              	.L46:
 467:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 555              		.loc 1 467 0 discriminator 6
ARM GAS  /tmp/ccOkpqv4.s 			page 41


 556 0292 074B     		ldr	r3, .L94
 557 0294 1A6A     		ldr	r2, [r3, #32]
 558 0296 22F00102 		bic	r2, r2, #1
 559 029a 1A62     		str	r2, [r3, #32]
 560 029c 1A6A     		ldr	r2, [r3, #32]
 561 029e 22F00402 		bic	r2, r2, #4
 562 02a2 1A62     		str	r2, [r3, #32]
 563              	.L44:
 469:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 564              		.loc 1 469 0 is_stmt 1
 565 02a4 2369     		ldr	r3, [r4, #16]
 566 02a6 CBB1     		cbz	r3, .L47
 472:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 567              		.loc 1 472 0
 568 02a8 FFF7FEFF 		bl	HAL_GetTick
 569              	.LVL44:
 570 02ac 0646     		mov	r6, r0
 571              	.LVL45:
 475:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 572              		.loc 1 475 0
 573 02ae 0FE0     		b	.L48
 574              	.L95:
 575              		.align	2
 576              	.L94:
 577 02b0 00100240 		.word	1073876992
 578 02b4 00004242 		.word	1111621632
 579 02b8 80044242 		.word	1111622784
 580 02bc 00700040 		.word	1073770496
 581              	.LVL46:
 582              	.L49:
 477:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 583              		.loc 1 477 0
 584 02c0 FFF7FEFF 		bl	HAL_GetTick
 585              	.LVL47:
 586 02c4 801B     		subs	r0, r0, r6
 587 02c6 41F28833 		movw	r3, #5000
 588 02ca 9842     		cmp	r0, r3
 589 02cc 00F2F780 		bhi	.L81
 590              	.L48:
 475:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 591              		.loc 1 475 0
 592 02d0 874B     		ldr	r3, .L96
 593 02d2 1B6A     		ldr	r3, [r3, #32]
 594 02d4 13F0020F 		tst	r3, #2
 595 02d8 F2D0     		beq	.L49
 596 02da 10E0     		b	.L50
 597              	.LVL48:
 598              	.L47:
 486:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 599              		.loc 1 486 0
 600 02dc FFF7FEFF 		bl	HAL_GetTick
 601              	.LVL49:
 602 02e0 0646     		mov	r6, r0
 603              	.LVL50:
 489:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 604              		.loc 1 489 0
 605 02e2 07E0     		b	.L51
ARM GAS  /tmp/ccOkpqv4.s 			page 42


 606              	.LVL51:
 607              	.L52:
 491:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 608              		.loc 1 491 0
 609 02e4 FFF7FEFF 		bl	HAL_GetTick
 610              	.LVL52:
 611 02e8 801B     		subs	r0, r0, r6
 612 02ea 41F28833 		movw	r3, #5000
 613 02ee 9842     		cmp	r0, r3
 614 02f0 00F2E780 		bhi	.L82
 615              	.L51:
 489:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 616              		.loc 1 489 0
 617 02f4 7E4B     		ldr	r3, .L96
 618 02f6 1B6A     		ldr	r3, [r3, #32]
 619 02f8 13F0020F 		tst	r3, #2
 620 02fc F2D1     		bne	.L52
 621              	.L50:
 499:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 622              		.loc 1 499 0
 623 02fe 25B1     		cbz	r5, .L38
 501:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 624              		.loc 1 501 0
 625 0300 7B4A     		ldr	r2, .L96
 626 0302 D369     		ldr	r3, [r2, #28]
 627 0304 23F08053 		bic	r3, r3, #268435456
 628 0308 D361     		str	r3, [r2, #28]
 629              	.LVL53:
 630              	.L38:
 631              	.LBE6:
 509:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 632              		.loc 1 509 0
 633 030a E36A     		ldr	r3, [r4, #44]
 634 030c 002B     		cmp	r3, #0
 635 030e 67D0     		beq	.L53
 513:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 636              		.loc 1 513 0
 637 0310 774A     		ldr	r2, .L96
 638 0312 5268     		ldr	r2, [r2, #4]
 639 0314 12F4803F 		tst	r2, #65536
 640 0318 0BD0     		beq	.L54
 514:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         ((READ_BIT(RCC->CFGR2,RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 641              		.loc 1 514 0 discriminator 1
 642 031a 754A     		ldr	r2, .L96
 643 031c 5268     		ldr	r2, [r2, #4]
 644 031e 02F00C02 		and	r2, r2, #12
 513:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 645              		.loc 1 513 0 discriminator 1
 646 0322 082A     		cmp	r2, #8
 647 0324 05D1     		bne	.L54
 515:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 648              		.loc 1 515 0
 649 0326 724A     		ldr	r2, .L96
 650 0328 D26A     		ldr	r2, [r2, #44]
 514:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         ((READ_BIT(RCC->CFGR2,RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 651              		.loc 1 514 0
 652 032a 12F4803F 		tst	r2, #65536
ARM GAS  /tmp/ccOkpqv4.s 			page 43


 653 032e 40F0CA80 		bne	.L83
 654              	.L54:
 521:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 655              		.loc 1 521 0
 656 0332 022B     		cmp	r3, #2
 657 0334 3ED1     		bne	.L55
 529:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 658              		.loc 1 529 0
 659 0336 6E4B     		ldr	r3, .L96
 660 0338 1B68     		ldr	r3, [r3]
 661 033a 13F0805F 		tst	r3, #268435456
 662 033e 07D0     		beq	.L56
 530:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 663              		.loc 1 530 0 discriminator 1
 664 0340 6B4B     		ldr	r3, .L96
 665 0342 DB6A     		ldr	r3, [r3, #44]
 666 0344 03F0F003 		and	r3, r3, #240
 667 0348 626B     		ldr	r2, [r4, #52]
 529:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 668              		.loc 1 529 0 discriminator 1
 669 034a 9342     		cmp	r3, r2
 670 034c 40F0BD80 		bne	.L84
 671              	.L56:
 536:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 672              		.loc 1 536 0
 673 0350 0022     		movs	r2, #0
 674 0352 684B     		ldr	r3, .L96+4
 675 0354 1A60     		str	r2, [r3]
 539:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 676              		.loc 1 539 0
 677 0356 FFF7FEFF 		bl	HAL_GetTick
 678              	.LVL54:
 679 035a 0546     		mov	r5, r0
 680              	.LVL55:
 542:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 681              		.loc 1 542 0
 682 035c 05E0     		b	.L57
 683              	.LVL56:
 684              	.L58:
 544:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 685              		.loc 1 544 0
 686 035e FFF7FEFF 		bl	HAL_GetTick
 687              	.LVL57:
 688 0362 401B     		subs	r0, r0, r5
 689 0364 6428     		cmp	r0, #100
 690 0366 00F2B280 		bhi	.L85
 691              	.L57:
 542:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 692              		.loc 1 542 0
 693 036a 614B     		ldr	r3, .L96
 694 036c 1B68     		ldr	r3, [r3]
 695 036e 13F0006F 		tst	r3, #134217728
 696 0372 F4D1     		bne	.L58
 551:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 697              		.loc 1 551 0
 698 0374 5E4B     		ldr	r3, .L96
 699 0376 DA6A     		ldr	r2, [r3, #44]
ARM GAS  /tmp/ccOkpqv4.s 			page 44


 700 0378 22F0F001 		bic	r1, r2, #240
 701 037c 626B     		ldr	r2, [r4, #52]
 702 037e 0A43     		orrs	r2, r2, r1
 703 0380 DA62     		str	r2, [r3, #44]
 554:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 704              		.loc 1 554 0
 705 0382 DA6A     		ldr	r2, [r3, #44]
 706 0384 22F47061 		bic	r1, r2, #3840
 707 0388 226B     		ldr	r2, [r4, #48]
 708 038a 0A43     		orrs	r2, r2, r1
 709 038c DA62     		str	r2, [r3, #44]
 557:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 710              		.loc 1 557 0
 711 038e 0122     		movs	r2, #1
 712 0390 584B     		ldr	r3, .L96+4
 713 0392 1A60     		str	r2, [r3]
 560:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 714              		.loc 1 560 0
 715 0394 FFF7FEFF 		bl	HAL_GetTick
 716              	.LVL58:
 717 0398 0546     		mov	r5, r0
 718              	.LVL59:
 563:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 719              		.loc 1 563 0
 720 039a 05E0     		b	.L59
 721              	.LVL60:
 722              	.L60:
 565:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 723              		.loc 1 565 0
 724 039c FFF7FEFF 		bl	HAL_GetTick
 725              	.LVL61:
 726 03a0 401B     		subs	r0, r0, r5
 727 03a2 6428     		cmp	r0, #100
 728 03a4 00F29580 		bhi	.L86
 729              	.L59:
 563:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 730              		.loc 1 563 0
 731 03a8 514B     		ldr	r3, .L96
 732 03aa 1B68     		ldr	r3, [r3]
 733 03ac 13F0006F 		tst	r3, #134217728
 734 03b0 F4D0     		beq	.L60
 735 03b2 15E0     		b	.L53
 736              	.LVL62:
 737              	.L55:
 574:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 738              		.loc 1 574 0
 739 03b4 4E4A     		ldr	r2, .L96
 740 03b6 D36A     		ldr	r3, [r2, #44]
 741 03b8 23F48033 		bic	r3, r3, #65536
 742 03bc D362     		str	r3, [r2, #44]
 577:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****  
 743              		.loc 1 577 0
 744 03be 0022     		movs	r2, #0
 745 03c0 4C4B     		ldr	r3, .L96+4
 746 03c2 1A60     		str	r2, [r3]
 580:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 747              		.loc 1 580 0
ARM GAS  /tmp/ccOkpqv4.s 			page 45


 748 03c4 FFF7FEFF 		bl	HAL_GetTick
 749              	.LVL63:
 750 03c8 0546     		mov	r5, r0
 751              	.LVL64:
 583:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 752              		.loc 1 583 0
 753 03ca 04E0     		b	.L61
 754              	.LVL65:
 755              	.L62:
 585:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 756              		.loc 1 585 0
 757 03cc FFF7FEFF 		bl	HAL_GetTick
 758              	.LVL66:
 759 03d0 401B     		subs	r0, r0, r5
 760 03d2 6428     		cmp	r0, #100
 761 03d4 7FD8     		bhi	.L87
 762              	.L61:
 583:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 763              		.loc 1 583 0
 764 03d6 464B     		ldr	r3, .L96
 765 03d8 1B68     		ldr	r3, [r3]
 766 03da 13F0006F 		tst	r3, #134217728
 767 03de F5D1     		bne	.L62
 768              	.LVL67:
 769              	.L53:
 598:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 770              		.loc 1 598 0
 771 03e0 236A     		ldr	r3, [r4, #32]
 772 03e2 002B     		cmp	r3, #0
 773 03e4 79D0     		beq	.L88
 601:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     { 
 774              		.loc 1 601 0
 775 03e6 424A     		ldr	r2, .L96
 776 03e8 5268     		ldr	r2, [r2, #4]
 777 03ea 02F00C02 		and	r2, r2, #12
 778 03ee 082A     		cmp	r2, #8
 779 03f0 75D0     		beq	.L89
 603:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 780              		.loc 1 603 0
 781 03f2 022B     		cmp	r3, #2
 782 03f4 3ED1     		bne	.L63
 610:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 783              		.loc 1 610 0
 784 03f6 0022     		movs	r2, #0
 785 03f8 3F4B     		ldr	r3, .L96+8
 786 03fa 1A60     		str	r2, [r3]
 613:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 787              		.loc 1 613 0
 788 03fc FFF7FEFF 		bl	HAL_GetTick
 789              	.LVL68:
 790 0400 0546     		mov	r5, r0
 791              	.LVL69:
 616:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 792              		.loc 1 616 0
 793 0402 04E0     		b	.L64
 794              	.LVL70:
 795              	.L65:
ARM GAS  /tmp/ccOkpqv4.s 			page 46


 618:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 796              		.loc 1 618 0
 797 0404 FFF7FEFF 		bl	HAL_GetTick
 798              	.LVL71:
 799 0408 401B     		subs	r0, r0, r5
 800 040a 0228     		cmp	r0, #2
 801 040c 69D8     		bhi	.L90
 802              	.L64:
 616:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 803              		.loc 1 616 0
 804 040e 384B     		ldr	r3, .L96
 805 0410 1B68     		ldr	r3, [r3]
 806 0412 13F0007F 		tst	r3, #33554432
 807 0416 F5D1     		bne	.L65
 626:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 808              		.loc 1 626 0
 809 0418 636A     		ldr	r3, [r4, #36]
 810 041a B3F5803F 		cmp	r3, #65536
 811 041e 0DD1     		bne	.L66
 634:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CFGR2_PREDIV1SRC */
 812              		.loc 1 634 0
 813 0420 03F18043 		add	r3, r3, #1073741824
 814 0424 03F58833 		add	r3, r3, #69632
 815 0428 D96A     		ldr	r1, [r3, #44]
 816 042a 6268     		ldr	r2, [r4, #4]
 817 042c 0A43     		orrs	r2, r2, r1
 818 042e DA62     		str	r2, [r3, #44]
 638:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 819              		.loc 1 638 0
 820 0430 DA6A     		ldr	r2, [r3, #44]
 821 0432 22F00F01 		bic	r1, r2, #15
 822 0436 E268     		ldr	r2, [r4, #12]
 823 0438 0A43     		orrs	r2, r2, r1
 824 043a DA62     		str	r2, [r3, #44]
 825              	.L66:
 642:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 826              		.loc 1 642 0
 827 043c 2C48     		ldr	r0, .L96
 828 043e 4368     		ldr	r3, [r0, #4]
 829 0440 23F47411 		bic	r1, r3, #3997696
 830 0444 636A     		ldr	r3, [r4, #36]
 831 0446 A26A     		ldr	r2, [r4, #40]
 832 0448 1343     		orrs	r3, r3, r2
 833 044a 0B43     		orrs	r3, r3, r1
 834 044c 4360     		str	r3, [r0, #4]
 645:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 835              		.loc 1 645 0
 836 044e 0122     		movs	r2, #1
 837 0450 294B     		ldr	r3, .L96+8
 838 0452 1A60     		str	r2, [r3]
 648:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 839              		.loc 1 648 0
 840 0454 FFF7FEFF 		bl	HAL_GetTick
 841              	.LVL72:
 842 0458 0446     		mov	r4, r0
 843              	.LVL73:
 651:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
ARM GAS  /tmp/ccOkpqv4.s 			page 47


 844              		.loc 1 651 0
 845 045a 04E0     		b	.L67
 846              	.LVL74:
 847              	.L68:
 653:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 848              		.loc 1 653 0
 849 045c FFF7FEFF 		bl	HAL_GetTick
 850              	.LVL75:
 851 0460 001B     		subs	r0, r0, r4
 852 0462 0228     		cmp	r0, #2
 853 0464 3FD8     		bhi	.L91
 854              	.L67:
 651:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 855              		.loc 1 651 0
 856 0466 224B     		ldr	r3, .L96
 857 0468 1B68     		ldr	r3, [r3]
 858 046a 13F0007F 		tst	r3, #33554432
 859 046e F5D0     		beq	.L68
 683:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 860              		.loc 1 683 0
 861 0470 0020     		movs	r0, #0
 862 0472 3BE0     		b	.L13
 863              	.LVL76:
 864              	.L63:
 662:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****  
 865              		.loc 1 662 0
 866 0474 0022     		movs	r2, #0
 867 0476 204B     		ldr	r3, .L96+8
 868 0478 1A60     		str	r2, [r3]
 665:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 869              		.loc 1 665 0
 870 047a FFF7FEFF 		bl	HAL_GetTick
 871              	.LVL77:
 872 047e 0446     		mov	r4, r0
 873              	.LVL78:
 668:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 874              		.loc 1 668 0
 875 0480 04E0     		b	.L69
 876              	.LVL79:
 877              	.L70:
 670:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 878              		.loc 1 670 0
 879 0482 FFF7FEFF 		bl	HAL_GetTick
 880              	.LVL80:
 881 0486 001B     		subs	r0, r0, r4
 882 0488 0228     		cmp	r0, #2
 883 048a 2ED8     		bhi	.L92
 884              	.L69:
 668:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 885              		.loc 1 668 0
 886 048c 184B     		ldr	r3, .L96
 887 048e 1B68     		ldr	r3, [r3]
 888 0490 13F0007F 		tst	r3, #33554432
 889 0494 F5D1     		bne	.L70
 683:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 890              		.loc 1 683 0
 891 0496 0020     		movs	r0, #0
ARM GAS  /tmp/ccOkpqv4.s 			page 48


 892 0498 28E0     		b	.L13
 893              	.LVL81:
 894              	.L71:
 283:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 895              		.loc 1 283 0
 896 049a 0120     		movs	r0, #1
 897              	.LVL82:
 898 049c 26E0     		b	.L13
 899              	.LVL83:
 900              	.L72:
 303:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 901              		.loc 1 303 0
 902 049e 0320     		movs	r0, #3
 903 04a0 24E0     		b	.L13
 904              	.L73:
 317:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 905              		.loc 1 317 0
 906 04a2 0320     		movs	r0, #3
 907 04a4 22E0     		b	.L13
 908              	.LVL84:
 909              	.L74:
 337:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 910              		.loc 1 337 0
 911 04a6 0120     		movs	r0, #1
 912 04a8 20E0     		b	.L13
 913              	.LVL85:
 914              	.L75:
 362:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 915              		.loc 1 362 0
 916 04aa 0320     		movs	r0, #3
 917 04ac 1EE0     		b	.L13
 918              	.L76:
 382:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 919              		.loc 1 382 0
 920 04ae 0320     		movs	r0, #3
 921 04b0 1CE0     		b	.L13
 922              	.L77:
 408:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 923              		.loc 1 408 0
 924 04b2 0320     		movs	r0, #3
 925 04b4 1AE0     		b	.L13
 926              	.L78:
 428:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 927              		.loc 1 428 0
 928 04b6 0320     		movs	r0, #3
 929 04b8 18E0     		b	.L13
 930              	.LVL86:
 931              	.L80:
 932              	.LBB8:
 461:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 933              		.loc 1 461 0
 934 04ba 0320     		movs	r0, #3
 935 04bc 16E0     		b	.L13
 936              	.L81:
 479:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 937              		.loc 1 479 0
 938 04be 0320     		movs	r0, #3
ARM GAS  /tmp/ccOkpqv4.s 			page 49


 939 04c0 14E0     		b	.L13
 940              	.L82:
 493:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 941              		.loc 1 493 0
 942 04c2 0320     		movs	r0, #3
 943 04c4 12E0     		b	.L13
 944              	.LVL87:
 945              	.L83:
 946              	.LBE8:
 517:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 947              		.loc 1 517 0
 948 04c6 0120     		movs	r0, #1
 949 04c8 10E0     		b	.L13
 950              	.L84:
 532:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 951              		.loc 1 532 0
 952 04ca 0120     		movs	r0, #1
 953 04cc 0EE0     		b	.L13
 954              	.LVL88:
 955              	.L85:
 546:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 956              		.loc 1 546 0
 957 04ce 0320     		movs	r0, #3
 958 04d0 0CE0     		b	.L13
 959              	.L86:
 567:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 960              		.loc 1 567 0
 961 04d2 0320     		movs	r0, #3
 962 04d4 0AE0     		b	.L13
 963              	.L87:
 587:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 964              		.loc 1 587 0
 965 04d6 0320     		movs	r0, #3
 966 04d8 08E0     		b	.L13
 967              	.LVL89:
 968              	.L88:
 683:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 969              		.loc 1 683 0
 970 04da 0020     		movs	r0, #0
 971 04dc 06E0     		b	.L13
 972              	.L89:
 679:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 973              		.loc 1 679 0
 974 04de 0120     		movs	r0, #1
 975 04e0 04E0     		b	.L13
 976              	.LVL90:
 977              	.L90:
 620:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 978              		.loc 1 620 0
 979 04e2 0320     		movs	r0, #3
 980 04e4 02E0     		b	.L13
 981              	.LVL91:
 982              	.L91:
 655:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 983              		.loc 1 655 0
 984 04e6 0320     		movs	r0, #3
 985 04e8 00E0     		b	.L13
ARM GAS  /tmp/ccOkpqv4.s 			page 50


 986              	.L92:
 672:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 987              		.loc 1 672 0
 988 04ea 0320     		movs	r0, #3
 989              	.LVL92:
 990              	.L13:
 684:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 991              		.loc 1 684 0
 992 04ec 02B0     		add	sp, sp, #8
 993              	.LCFI4:
 994              		.cfi_def_cfa_offset 16
 995              		@ sp needed
 996 04ee 70BD     		pop	{r4, r5, r6, pc}
 997              	.L97:
 998              		.align	2
 999              	.L96:
 1000 04f0 00100240 		.word	1073876992
 1001 04f4 68004242 		.word	1111621736
 1002 04f8 60004242 		.word	1111621728
 1003              		.cfi_endproc
 1004              	.LFE64:
 1006              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 1007              		.align	2
 1008              		.global	HAL_RCC_MCOConfig
 1009              		.thumb
 1010              		.thumb_func
 1012              	HAL_RCC_MCOConfig:
 1013              	.LFB66:
 903:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   GPIO_InitTypeDef gpio = {0U};
 1014              		.loc 1 903 0
 1015              		.cfi_startproc
 1016              		@ args = 0, pretend = 0, frame = 24
 1017              		@ frame_needed = 0, uses_anonymous_args = 0
 1018              	.LVL93:
 1019 0000 30B5     		push	{r4, r5, lr}
 1020              	.LCFI5:
 1021              		.cfi_def_cfa_offset 12
 1022              		.cfi_offset 4, -12
 1023              		.cfi_offset 5, -8
 1024              		.cfi_offset 14, -4
 1025 0002 87B0     		sub	sp, sp, #28
 1026              	.LCFI6:
 1027              		.cfi_def_cfa_offset 40
 1028 0004 0D46     		mov	r5, r1
 904:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1029              		.loc 1 904 0
 1030 0006 0023     		movs	r3, #0
 1031 0008 0493     		str	r3, [sp, #16]
 916:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 1032              		.loc 1 916 0
 1033 000a 0223     		movs	r3, #2
 1034 000c 0393     		str	r3, [sp, #12]
 917:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 1035              		.loc 1 917 0
 1036 000e 0323     		movs	r3, #3
 1037 0010 0593     		str	r3, [sp, #20]
 919:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
ARM GAS  /tmp/ccOkpqv4.s 			page 51


 1038              		.loc 1 919 0
 1039 0012 4FF48073 		mov	r3, #256
 1040 0016 0293     		str	r3, [sp, #8]
 1041              	.LBB9:
 922:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1042              		.loc 1 922 0
 1043 0018 0A4C     		ldr	r4, .L100
 1044 001a A369     		ldr	r3, [r4, #24]
 1045 001c 43F00403 		orr	r3, r3, #4
 1046 0020 A361     		str	r3, [r4, #24]
 1047 0022 A369     		ldr	r3, [r4, #24]
 1048 0024 03F00403 		and	r3, r3, #4
 1049 0028 0193     		str	r3, [sp, #4]
 1050 002a 019B     		ldr	r3, [sp, #4]
 1051              	.LBE9:
 924:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1052              		.loc 1 924 0
 1053 002c 0648     		ldr	r0, .L100+4
 1054              	.LVL94:
 1055 002e 02A9     		add	r1, sp, #8
 1056              	.LVL95:
 1057 0030 FFF7FEFF 		bl	HAL_GPIO_Init
 1058              	.LVL96:
 927:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1059              		.loc 1 927 0
 1060 0034 6368     		ldr	r3, [r4, #4]
 1061 0036 23F07063 		bic	r3, r3, #251658240
 1062 003a 1D43     		orrs	r5, r5, r3
 1063              	.LVL97:
 1064 003c 6560     		str	r5, [r4, #4]
 928:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1065              		.loc 1 928 0
 1066 003e 07B0     		add	sp, sp, #28
 1067              	.LCFI7:
 1068              		.cfi_def_cfa_offset 12
 1069              		@ sp needed
 1070 0040 30BD     		pop	{r4, r5, pc}
 1071              	.L101:
 1072 0042 00BF     		.align	2
 1073              	.L100:
 1074 0044 00100240 		.word	1073876992
 1075 0048 00080140 		.word	1073809408
 1076              		.cfi_endproc
 1077              	.LFE66:
 1079              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1080              		.align	2
 1081              		.global	HAL_RCC_EnableCSS
 1082              		.thumb
 1083              		.thumb_func
 1085              	HAL_RCC_EnableCSS:
 1086              	.LFB67:
 940:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 1087              		.loc 1 940 0
 1088              		.cfi_startproc
 1089              		@ args = 0, pretend = 0, frame = 0
 1090              		@ frame_needed = 0, uses_anonymous_args = 0
 1091              		@ link register save eliminated.
ARM GAS  /tmp/ccOkpqv4.s 			page 52


 941:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1092              		.loc 1 941 0
 1093 0000 0122     		movs	r2, #1
 1094 0002 014B     		ldr	r3, .L103
 1095 0004 1A60     		str	r2, [r3]
 1096 0006 7047     		bx	lr
 1097              	.L104:
 1098              		.align	2
 1099              	.L103:
 1100 0008 4C004242 		.word	1111621708
 1101              		.cfi_endproc
 1102              	.LFE67:
 1104              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1105              		.align	2
 1106              		.global	HAL_RCC_DisableCSS
 1107              		.thumb
 1108              		.thumb_func
 1110              	HAL_RCC_DisableCSS:
 1111              	.LFB68:
 949:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1112              		.loc 1 949 0
 1113              		.cfi_startproc
 1114              		@ args = 0, pretend = 0, frame = 0
 1115              		@ frame_needed = 0, uses_anonymous_args = 0
 1116              		@ link register save eliminated.
 950:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1117              		.loc 1 950 0
 1118 0000 0022     		movs	r2, #0
 1119 0002 014B     		ldr	r3, .L106
 1120 0004 1A60     		str	r2, [r3]
 1121 0006 7047     		bx	lr
 1122              	.L107:
 1123              		.align	2
 1124              	.L106:
 1125 0008 4C004242 		.word	1111621708
 1126              		.cfi_endproc
 1127              	.LFE68:
 1129              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1130              		.align	2
 1131              		.global	HAL_RCC_GetSysClockFreq
 1132              		.thumb
 1133              		.thumb_func
 1135              	HAL_RCC_GetSysClockFreq:
 1136              	.LFB69:
 983:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
 1137              		.loc 1 983 0
 1138              		.cfi_startproc
 1139              		@ args = 0, pretend = 0, frame = 32
 1140              		@ frame_needed = 0, uses_anonymous_args = 0
 1141              		@ link register save eliminated.
 1142 0000 10B4     		push	{r4}
 1143              	.LCFI8:
 1144              		.cfi_def_cfa_offset 4
 1145              		.cfi_offset 4, -4
 1146 0002 89B0     		sub	sp, sp, #36
 1147              	.LCFI9:
 1148              		.cfi_def_cfa_offset 40
ARM GAS  /tmp/ccOkpqv4.s 			page 53


 985:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 1149              		.loc 1 985 0
 1150 0004 274B     		ldr	r3, .L118
 1151 0006 04AC     		add	r4, sp, #16
 1152 0008 1868     		ldr	r0, [r3]	@ unaligned
 1153 000a 5968     		ldr	r1, [r3, #4]	@ unaligned
 1154 000c 9A68     		ldr	r2, [r3, #8]	@ unaligned
 1155 000e 07C4     		stmia	r4!, {r0, r1, r2}
 1156 0010 9A89     		ldrh	r2, [r3, #12]	@ unaligned
 1157 0012 2280     		strh	r2, [r4]	@ unaligned
 986:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
 1158              		.loc 1 986 0
 1159 0014 6C46     		mov	r4, sp
 1160 0016 53F8100F 		ldr	r0, [r3, #16]!	@ unaligned
 1161 001a 5968     		ldr	r1, [r3, #4]	@ unaligned
 1162 001c 9A68     		ldr	r2, [r3, #8]	@ unaligned
 1163 001e DB68     		ldr	r3, [r3, #12]	@ unaligned
 1164 0020 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1165              	.LVL98:
1002:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 1166              		.loc 1 1002 0
 1167 0022 214B     		ldr	r3, .L118+4
 1168 0024 5B68     		ldr	r3, [r3, #4]
 1169              	.LVL99:
1005:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1170              		.loc 1 1005 0
 1171 0026 03F00C02 		and	r2, r3, #12
 1172 002a 082A     		cmp	r2, #8
 1173 002c 35D1     		bne	.L116
1014:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 1174              		.loc 1 1014 0
 1175 002e C3F38342 		ubfx	r2, r3, #18, #4
 1176 0032 08A9     		add	r1, sp, #32
 1177 0034 0A44     		add	r2, r2, r1
 1178 0036 12F8101C 		ldrb	r1, [r2, #-16]	@ zero_extendqisi2
 1179              	.LVL100:
1015:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1180              		.loc 1 1015 0
 1181 003a 13F4803F 		tst	r3, #65536
 1182 003e 28D0     		beq	.L111
1018:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
 1183              		.loc 1 1018 0
 1184 0040 194A     		ldr	r2, .L118+4
 1185 0042 D36A     		ldr	r3, [r2, #44]
 1186              	.LVL101:
 1187 0044 03F00F03 		and	r3, r3, #15
 1188 0048 08A8     		add	r0, sp, #32
 1189 004a 0344     		add	r3, r3, r0
 1190 004c 13F8200C 		ldrb	r0, [r3, #-32]	@ zero_extendqisi2
 1191              	.LVL102:
1024:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1192              		.loc 1 1024 0
 1193 0050 D36A     		ldr	r3, [r2, #44]
 1194 0052 13F4803F 		tst	r3, #65536
 1195 0056 11D0     		beq	.L112
1028:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 1196              		.loc 1 1028 0
ARM GAS  /tmp/ccOkpqv4.s 			page 54


 1197 0058 D46A     		ldr	r4, [r2, #44]
 1198 005a C4F30314 		ubfx	r4, r4, #4, #4
 1199 005e 0134     		adds	r4, r4, #1
 1200              	.LVL103:
1029:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv) * pllmul);
 1201              		.loc 1 1029 0
 1202 0060 D36A     		ldr	r3, [r2, #44]
 1203 0062 C3F30323 		ubfx	r3, r3, #8, #4
 1204 0066 9A1C     		adds	r2, r3, #2
 1205              	.LVL104:
1030:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 1206              		.loc 1 1030 0
 1207 0068 104B     		ldr	r3, .L118+8
 1208 006a B3FBF4F3 		udiv	r3, r3, r4
 1209 006e 02FB03F3 		mul	r3, r2, r3
 1210 0072 B3FBF0F0 		udiv	r0, r3, r0
 1211              	.LVL105:
 1212 0076 01FB00F0 		mul	r0, r1, r0
 1213              	.LVL106:
 1214 007a 04E0     		b	.L113
 1215              	.LVL107:
 1216              	.L112:
1035:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 1217              		.loc 1 1035 0
 1218 007c 0B4B     		ldr	r3, .L118+8
 1219 007e B3FBF0F0 		udiv	r0, r3, r0
 1220              	.LVL108:
 1221 0082 01FB00F0 		mul	r0, r1, r0
 1222              	.LVL109:
 1223              	.L113:
1040:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1224              		.loc 1 1040 0
 1225 0086 9DF81D30 		ldrb	r3, [sp, #29]	@ zero_extendqisi2
 1226 008a 8B42     		cmp	r3, r1
 1227 008c 06D1     		bne	.L109
1042:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 1228              		.loc 1 1042 0
 1229 008e 4008     		lsrs	r0, r0, #1
 1230              	.LVL110:
 1231 0090 04E0     		b	.L109
 1232              	.LVL111:
 1233              	.L111:
1052:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 1234              		.loc 1 1052 0
 1235 0092 0748     		ldr	r0, .L118+12
 1236 0094 00FB01F0 		mul	r0, r0, r1
 1237              	.LVL112:
1055:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 1238              		.loc 1 1055 0
 1239 0098 00E0     		b	.L109
 1240              	.LVL113:
 1241              	.L116:
1009:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       break;
 1242              		.loc 1 1009 0
 1243 009a 0448     		ldr	r0, .L118+8
 1244              	.LVL114:
 1245              	.L109:
ARM GAS  /tmp/ccOkpqv4.s 			page 55


1065:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1246              		.loc 1 1065 0
 1247 009c 09B0     		add	sp, sp, #36
 1248              	.LCFI10:
 1249              		.cfi_def_cfa_offset 4
 1250              		@ sp needed
 1251 009e 5DF8044B 		ldr	r4, [sp], #4
 1252              	.LCFI11:
 1253              		.cfi_restore 4
 1254              		.cfi_def_cfa_offset 0
 1255 00a2 7047     		bx	lr
 1256              	.L119:
 1257              		.align	2
 1258              	.L118:
 1259 00a4 00000000 		.word	.LANCHOR0
 1260 00a8 00100240 		.word	1073876992
 1261 00ac 00127A00 		.word	8000000
 1262 00b0 00093D00 		.word	4000000
 1263              		.cfi_endproc
 1264              	.LFE69:
 1266              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1267              		.align	2
 1268              		.global	HAL_RCC_ClockConfig
 1269              		.thumb
 1270              		.thumb_func
 1272              	HAL_RCC_ClockConfig:
 1273              	.LFB65:
 710:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 1274              		.loc 1 710 0
 1275              		.cfi_startproc
 1276              		@ args = 0, pretend = 0, frame = 0
 1277              		@ frame_needed = 0, uses_anonymous_args = 0
 1278              	.LVL115:
 1279 0000 70B5     		push	{r4, r5, r6, lr}
 1280              	.LCFI12:
 1281              		.cfi_def_cfa_offset 16
 1282              		.cfi_offset 4, -16
 1283              		.cfi_offset 5, -12
 1284              		.cfi_offset 6, -8
 1285              		.cfi_offset 14, -4
 1286              	.LVL116:
 724:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {    
 1287              		.loc 1 724 0
 1288 0002 5C4B     		ldr	r3, .L148
 1289 0004 1B68     		ldr	r3, [r3]
 1290 0006 03F00703 		and	r3, r3, #7
 1291 000a 8B42     		cmp	r3, r1
 1292 000c 0BD2     		bcs	.L121
 727:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
 1293              		.loc 1 727 0
 1294 000e 594A     		ldr	r2, .L148
 1295 0010 1368     		ldr	r3, [r2]
 1296 0012 23F00703 		bic	r3, r3, #7
 1297 0016 0B43     		orrs	r3, r3, r1
 1298 0018 1360     		str	r3, [r2]
 731:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1299              		.loc 1 731 0
ARM GAS  /tmp/ccOkpqv4.s 			page 56


 1300 001a 1368     		ldr	r3, [r2]
 1301 001c 03F00703 		and	r3, r3, #7
 1302 0020 8B42     		cmp	r3, r1
 1303 0022 40F09780 		bne	.L138
 1304              	.L121:
 739:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1305              		.loc 1 739 0
 1306 0026 0368     		ldr	r3, [r0]
 1307 0028 13F0020F 		tst	r3, #2
 1308 002c 06D0     		beq	.L123
 742:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1309              		.loc 1 742 0
 1310 002e 524C     		ldr	r4, .L148+4
 1311 0030 6368     		ldr	r3, [r4, #4]
 1312 0032 23F0F002 		bic	r2, r3, #240
 1313 0036 8368     		ldr	r3, [r0, #8]
 1314 0038 1343     		orrs	r3, r3, r2
 1315 003a 6360     		str	r3, [r4, #4]
 1316              	.L123:
 1317 003c 0D46     		mov	r5, r1
 1318 003e 0446     		mov	r4, r0
 746:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {    
 1319              		.loc 1 746 0
 1320 0040 0368     		ldr	r3, [r0]
 1321 0042 13F0010F 		tst	r3, #1
 1322 0046 4DD0     		beq	.L124
 751:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1323              		.loc 1 751 0
 1324 0048 4268     		ldr	r2, [r0, #4]
 1325 004a 012A     		cmp	r2, #1
 1326 004c 05D1     		bne	.L125
 754:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1327              		.loc 1 754 0
 1328 004e 4A4B     		ldr	r3, .L148+4
 1329 0050 1B68     		ldr	r3, [r3]
 1330 0052 13F4003F 		tst	r3, #131072
 1331 0056 0DD1     		bne	.L126
 1332 0058 7EE0     		b	.L139
 1333              	.L125:
 760:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1334              		.loc 1 760 0
 1335 005a 022A     		cmp	r2, #2
 1336 005c 05D1     		bne	.L127
 763:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1337              		.loc 1 763 0
 1338 005e 464B     		ldr	r3, .L148+4
 1339 0060 1B68     		ldr	r3, [r3]
 1340 0062 13F0007F 		tst	r3, #33554432
 1341 0066 05D1     		bne	.L126
 1342 0068 78E0     		b	.L140
 1343              	.L127:
 772:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1344              		.loc 1 772 0
 1345 006a 434B     		ldr	r3, .L148+4
 1346 006c 1B68     		ldr	r3, [r3]
 1347 006e 13F0020F 		tst	r3, #2
 1348 0072 75D0     		beq	.L141
ARM GAS  /tmp/ccOkpqv4.s 			page 57


 1349              	.L126:
 777:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1350              		.loc 1 777 0
 1351 0074 4049     		ldr	r1, .L148+4
 1352              	.LVL117:
 1353 0076 4B68     		ldr	r3, [r1, #4]
 1354 0078 23F00303 		bic	r3, r3, #3
 1355 007c 1343     		orrs	r3, r3, r2
 1356 007e 4B60     		str	r3, [r1, #4]
 780:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
 1357              		.loc 1 780 0
 1358 0080 FFF7FEFF 		bl	HAL_GetTick
 1359              	.LVL118:
 1360 0084 0646     		mov	r6, r0
 1361              	.LVL119:
 782:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1362              		.loc 1 782 0
 1363 0086 6368     		ldr	r3, [r4, #4]
 1364 0088 012B     		cmp	r3, #1
 1365 008a 0ED1     		bne	.L146
 1366 008c 06E0     		b	.L128
 1367              	.LVL120:
 1368              	.L130:
 786:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1369              		.loc 1 786 0
 1370 008e FFF7FEFF 		bl	HAL_GetTick
 1371              	.LVL121:
 1372 0092 801B     		subs	r0, r0, r6
 1373 0094 41F28833 		movw	r3, #5000
 1374 0098 9842     		cmp	r0, r3
 1375 009a 63D8     		bhi	.L142
 1376              	.L128:
 784:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1377              		.loc 1 784 0
 1378 009c 364B     		ldr	r3, .L148+4
 1379 009e 5B68     		ldr	r3, [r3, #4]
 1380 00a0 03F00C03 		and	r3, r3, #12
 1381 00a4 042B     		cmp	r3, #4
 1382 00a6 F2D1     		bne	.L130
 1383 00a8 1CE0     		b	.L124
 1384              	.LVL122:
 1385              	.L146:
 792:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1386              		.loc 1 792 0
 1387 00aa 022B     		cmp	r3, #2
 1388 00ac 15D1     		bne	.L132
 1389 00ae 06E0     		b	.L131
 1390              	.LVL123:
 1391              	.L133:
 796:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1392              		.loc 1 796 0
 1393 00b0 FFF7FEFF 		bl	HAL_GetTick
 1394              	.LVL124:
 1395 00b4 801B     		subs	r0, r0, r6
 1396 00b6 41F28833 		movw	r3, #5000
 1397 00ba 9842     		cmp	r0, r3
 1398 00bc 54D8     		bhi	.L143
ARM GAS  /tmp/ccOkpqv4.s 			page 58


 1399              	.L131:
 794:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1400              		.loc 1 794 0
 1401 00be 2E4B     		ldr	r3, .L148+4
 1402 00c0 5B68     		ldr	r3, [r3, #4]
 1403 00c2 03F00C03 		and	r3, r3, #12
 1404 00c6 082B     		cmp	r3, #8
 1405 00c8 F2D1     		bne	.L133
 1406 00ca 0BE0     		b	.L124
 1407              	.L134:
 806:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1408              		.loc 1 806 0
 1409 00cc FFF7FEFF 		bl	HAL_GetTick
 1410              	.LVL125:
 1411 00d0 801B     		subs	r0, r0, r6
 1412 00d2 41F28833 		movw	r3, #5000
 1413 00d6 9842     		cmp	r0, r3
 1414 00d8 48D8     		bhi	.L144
 1415              	.L132:
 804:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1416              		.loc 1 804 0
 1417 00da 274B     		ldr	r3, .L148+4
 1418 00dc 5B68     		ldr	r3, [r3, #4]
 1419 00de 13F00C0F 		tst	r3, #12
 1420 00e2 F3D1     		bne	.L134
 1421              	.LVL126:
 1422              	.L124:
 815:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {    
 1423              		.loc 1 815 0
 1424 00e4 234B     		ldr	r3, .L148
 1425 00e6 1B68     		ldr	r3, [r3]
 1426 00e8 03F00703 		and	r3, r3, #7
 1427 00ec AB42     		cmp	r3, r5
 1428 00ee 0AD9     		bls	.L135
 818:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
 1429              		.loc 1 818 0
 1430 00f0 204A     		ldr	r2, .L148
 1431 00f2 1368     		ldr	r3, [r2]
 1432 00f4 23F00703 		bic	r3, r3, #7
 1433 00f8 2B43     		orrs	r3, r3, r5
 1434 00fa 1360     		str	r3, [r2]
 822:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1435              		.loc 1 822 0
 1436 00fc 1368     		ldr	r3, [r2]
 1437 00fe 03F00703 		and	r3, r3, #7
 1438 0102 AB42     		cmp	r3, r5
 1439 0104 34D1     		bne	.L145
 1440              	.L135:
 830:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1441              		.loc 1 830 0
 1442 0106 2368     		ldr	r3, [r4]
 1443 0108 13F0040F 		tst	r3, #4
 1444 010c 06D0     		beq	.L136
 833:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1445              		.loc 1 833 0
 1446 010e 1A49     		ldr	r1, .L148+4
 1447 0110 4B68     		ldr	r3, [r1, #4]
ARM GAS  /tmp/ccOkpqv4.s 			page 59


 1448 0112 23F4E062 		bic	r2, r3, #1792
 1449 0116 E368     		ldr	r3, [r4, #12]
 1450 0118 1343     		orrs	r3, r3, r2
 1451 011a 4B60     		str	r3, [r1, #4]
 1452              	.L136:
 837:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1453              		.loc 1 837 0
 1454 011c 2368     		ldr	r3, [r4]
 1455 011e 13F0080F 		tst	r3, #8
 1456 0122 07D0     		beq	.L137
 840:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1457              		.loc 1 840 0
 1458 0124 144A     		ldr	r2, .L148+4
 1459 0126 5368     		ldr	r3, [r2, #4]
 1460 0128 23F46053 		bic	r3, r3, #14336
 1461 012c 2169     		ldr	r1, [r4, #16]
 1462 012e 43EAC103 		orr	r3, r3, r1, lsl #3
 1463 0132 5360     		str	r3, [r2, #4]
 1464              	.L137:
 844:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1465              		.loc 1 844 0
 1466 0134 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1467              	.LVL127:
 1468 0138 0F4B     		ldr	r3, .L148+4
 1469 013a 5B68     		ldr	r3, [r3, #4]
 1470 013c C3F30313 		ubfx	r3, r3, #4, #4
 1471 0140 0E4A     		ldr	r2, .L148+8
 1472 0142 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 1473 0144 D840     		lsrs	r0, r0, r3
 1474 0146 0E4B     		ldr	r3, .L148+12
 1475 0148 1860     		str	r0, [r3]
 847:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 1476              		.loc 1 847 0
 1477 014a 0020     		movs	r0, #0
 1478 014c FFF7FEFF 		bl	HAL_InitTick
 1479              	.LVL128:
 849:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1480              		.loc 1 849 0
 1481 0150 0020     		movs	r0, #0
 1482 0152 70BD     		pop	{r4, r5, r6, pc}
 1483              	.LVL129:
 1484              	.L138:
 733:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 1485              		.loc 1 733 0
 1486 0154 0120     		movs	r0, #1
 1487              	.LVL130:
 1488 0156 70BD     		pop	{r4, r5, r6, pc}
 1489              	.LVL131:
 1490              	.L139:
 756:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 1491              		.loc 1 756 0
 1492 0158 0120     		movs	r0, #1
 1493              	.LVL132:
 1494 015a 70BD     		pop	{r4, r5, r6, pc}
 1495              	.LVL133:
 1496              	.L140:
 765:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccOkpqv4.s 			page 60


 1497              		.loc 1 765 0
 1498 015c 0120     		movs	r0, #1
 1499              	.LVL134:
 1500 015e 70BD     		pop	{r4, r5, r6, pc}
 1501              	.LVL135:
 1502              	.L141:
 774:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 1503              		.loc 1 774 0
 1504 0160 0120     		movs	r0, #1
 1505              	.LVL136:
 1506 0162 70BD     		pop	{r4, r5, r6, pc}
 1507              	.LVL137:
 1508              	.L142:
 788:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 1509              		.loc 1 788 0
 1510 0164 0320     		movs	r0, #3
 1511 0166 70BD     		pop	{r4, r5, r6, pc}
 1512              	.LVL138:
 1513              	.L143:
 798:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 1514              		.loc 1 798 0
 1515 0168 0320     		movs	r0, #3
 1516 016a 70BD     		pop	{r4, r5, r6, pc}
 1517              	.LVL139:
 1518              	.L144:
 808:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 1519              		.loc 1 808 0
 1520 016c 0320     		movs	r0, #3
 1521 016e 70BD     		pop	{r4, r5, r6, pc}
 1522              	.LVL140:
 1523              	.L145:
 824:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 1524              		.loc 1 824 0
 1525 0170 0120     		movs	r0, #1
 850:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1526              		.loc 1 850 0
 1527 0172 70BD     		pop	{r4, r5, r6, pc}
 1528              	.LVL141:
 1529              	.L149:
 1530              		.align	2
 1531              	.L148:
 1532 0174 00200240 		.word	1073881088
 1533 0178 00100240 		.word	1073876992
 1534 017c 00000000 		.word	AHBPrescTable
 1535 0180 00000000 		.word	SystemCoreClock
 1536              		.cfi_endproc
 1537              	.LFE65:
 1539              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1540              		.align	2
 1541              		.global	HAL_RCC_GetHCLKFreq
 1542              		.thumb
 1543              		.thumb_func
 1545              	HAL_RCC_GetHCLKFreq:
 1546              	.LFB70:
1077:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return SystemCoreClock;
 1547              		.loc 1 1077 0
 1548              		.cfi_startproc
ARM GAS  /tmp/ccOkpqv4.s 			page 61


 1549              		@ args = 0, pretend = 0, frame = 0
 1550              		@ frame_needed = 0, uses_anonymous_args = 0
 1551              		@ link register save eliminated.
1079:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1552              		.loc 1 1079 0
 1553 0000 014B     		ldr	r3, .L151
 1554 0002 1868     		ldr	r0, [r3]
 1555 0004 7047     		bx	lr
 1556              	.L152:
 1557 0006 00BF     		.align	2
 1558              	.L151:
 1559 0008 00000000 		.word	SystemCoreClock
 1560              		.cfi_endproc
 1561              	.LFE70:
 1563              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1564              		.align	2
 1565              		.global	HAL_RCC_GetPCLK1Freq
 1566              		.thumb
 1567              		.thumb_func
 1569              	HAL_RCC_GetPCLK1Freq:
 1570              	.LFB71:
1088:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 1571              		.loc 1 1088 0
 1572              		.cfi_startproc
 1573              		@ args = 0, pretend = 0, frame = 0
 1574              		@ frame_needed = 0, uses_anonymous_args = 0
 1575 0000 08B5     		push	{r3, lr}
 1576              	.LCFI13:
 1577              		.cfi_def_cfa_offset 8
 1578              		.cfi_offset 3, -8
 1579              		.cfi_offset 14, -4
1090:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }    
 1580              		.loc 1 1090 0
 1581 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1582              	.LVL142:
 1583 0006 044B     		ldr	r3, .L155
 1584 0008 5B68     		ldr	r3, [r3, #4]
 1585 000a C3F30223 		ubfx	r3, r3, #8, #3
 1586 000e 034A     		ldr	r2, .L155+4
 1587 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1091:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1588              		.loc 1 1091 0
 1589 0012 D840     		lsrs	r0, r0, r3
 1590 0014 08BD     		pop	{r3, pc}
 1591              	.L156:
 1592 0016 00BF     		.align	2
 1593              	.L155:
 1594 0018 00100240 		.word	1073876992
 1595 001c 00000000 		.word	APBPrescTable
 1596              		.cfi_endproc
 1597              	.LFE71:
 1599              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 1600              		.align	2
 1601              		.global	HAL_RCC_GetPCLK2Freq
 1602              		.thumb
 1603              		.thumb_func
 1605              	HAL_RCC_GetPCLK2Freq:
ARM GAS  /tmp/ccOkpqv4.s 			page 62


 1606              	.LFB72:
1100:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 1607              		.loc 1 1100 0
 1608              		.cfi_startproc
 1609              		@ args = 0, pretend = 0, frame = 0
 1610              		@ frame_needed = 0, uses_anonymous_args = 0
 1611 0000 08B5     		push	{r3, lr}
 1612              	.LCFI14:
 1613              		.cfi_def_cfa_offset 8
 1614              		.cfi_offset 3, -8
 1615              		.cfi_offset 14, -4
1102:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** } 
 1616              		.loc 1 1102 0
 1617 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1618              	.LVL143:
 1619 0006 044B     		ldr	r3, .L159
 1620 0008 5B68     		ldr	r3, [r3, #4]
 1621 000a C3F3C223 		ubfx	r3, r3, #11, #3
 1622 000e 034A     		ldr	r2, .L159+4
 1623 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
1103:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1624              		.loc 1 1103 0
 1625 0012 D840     		lsrs	r0, r0, r3
 1626 0014 08BD     		pop	{r3, pc}
 1627              	.L160:
 1628 0016 00BF     		.align	2
 1629              	.L159:
 1630 0018 00100240 		.word	1073876992
 1631 001c 00000000 		.word	APBPrescTable
 1632              		.cfi_endproc
 1633              	.LFE72:
 1635              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 1636              		.align	2
 1637              		.global	HAL_RCC_GetOscConfig
 1638              		.thumb
 1639              		.thumb_func
 1641              	HAL_RCC_GetOscConfig:
 1642              	.LFB73:
1113:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 1643              		.loc 1 1113 0
 1644              		.cfi_startproc
 1645              		@ args = 0, pretend = 0, frame = 0
 1646              		@ frame_needed = 0, uses_anonymous_args = 0
 1647              		@ link register save eliminated.
 1648              	.LVL144:
1118:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
 1649              		.loc 1 1118 0
 1650 0000 0F23     		movs	r3, #15
 1651 0002 0360     		str	r3, [r0]
1123:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CFGR2_PREDIV1SRC */
 1652              		.loc 1 1123 0
 1653 0004 354A     		ldr	r2, .L176
 1654 0006 D36A     		ldr	r3, [r2, #44]
 1655 0008 03F48033 		and	r3, r3, #65536
 1656 000c 4360     		str	r3, [r0, #4]
1127:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1657              		.loc 1 1127 0
ARM GAS  /tmp/ccOkpqv4.s 			page 63


 1658 000e 1368     		ldr	r3, [r2]
 1659 0010 13F4802F 		tst	r3, #262144
 1660 0014 03D0     		beq	.L162
1129:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1661              		.loc 1 1129 0
 1662 0016 4FF4A023 		mov	r3, #327680
 1663 001a 8360     		str	r3, [r0, #8]
 1664 001c 0AE0     		b	.L163
 1665              	.L162:
1131:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1666              		.loc 1 1131 0
 1667 001e 2F4B     		ldr	r3, .L176
 1668 0020 1B68     		ldr	r3, [r3]
 1669 0022 13F4803F 		tst	r3, #65536
 1670 0026 03D0     		beq	.L164
1133:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1671              		.loc 1 1133 0
 1672 0028 4FF48033 		mov	r3, #65536
 1673 002c 8360     		str	r3, [r0, #8]
 1674 002e 01E0     		b	.L163
 1675              	.L164:
1137:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1676              		.loc 1 1137 0
 1677 0030 0023     		movs	r3, #0
 1678 0032 8360     		str	r3, [r0, #8]
 1679              	.L163:
1139:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1680              		.loc 1 1139 0
 1681 0034 294A     		ldr	r2, .L176
 1682 0036 D36A     		ldr	r3, [r2, #44]
 1683 0038 03F00F03 		and	r3, r3, #15
 1684 003c C360     		str	r3, [r0, #12]
1142:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1685              		.loc 1 1142 0
 1686 003e 1368     		ldr	r3, [r2]
 1687 0040 13F0010F 		tst	r3, #1
 1688 0044 02D0     		beq	.L165
1144:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1689              		.loc 1 1144 0
 1690 0046 0123     		movs	r3, #1
 1691 0048 4361     		str	r3, [r0, #20]
 1692 004a 01E0     		b	.L166
 1693              	.L165:
1148:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1694              		.loc 1 1148 0
 1695 004c 0023     		movs	r3, #0
 1696 004e 4361     		str	r3, [r0, #20]
 1697              	.L166:
1151:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 1698              		.loc 1 1151 0
 1699 0050 224A     		ldr	r2, .L176
 1700 0052 1368     		ldr	r3, [r2]
 1701 0054 C3F3C403 		ubfx	r3, r3, #3, #5
 1702 0058 8361     		str	r3, [r0, #24]
1154:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1703              		.loc 1 1154 0
 1704 005a 136A     		ldr	r3, [r2, #32]
ARM GAS  /tmp/ccOkpqv4.s 			page 64


 1705 005c 13F0040F 		tst	r3, #4
 1706 0060 02D0     		beq	.L167
1156:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1707              		.loc 1 1156 0
 1708 0062 0523     		movs	r3, #5
 1709 0064 0361     		str	r3, [r0, #16]
 1710 0066 09E0     		b	.L168
 1711              	.L167:
1158:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1712              		.loc 1 1158 0
 1713 0068 1C4B     		ldr	r3, .L176
 1714 006a 1B6A     		ldr	r3, [r3, #32]
 1715 006c 13F0010F 		tst	r3, #1
 1716 0070 02D0     		beq	.L169
1160:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1717              		.loc 1 1160 0
 1718 0072 0123     		movs	r3, #1
 1719 0074 0361     		str	r3, [r0, #16]
 1720 0076 01E0     		b	.L168
 1721              	.L169:
1164:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1722              		.loc 1 1164 0
 1723 0078 0023     		movs	r3, #0
 1724 007a 0361     		str	r3, [r0, #16]
 1725              	.L168:
1168:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1726              		.loc 1 1168 0
 1727 007c 174B     		ldr	r3, .L176
 1728 007e 5B6A     		ldr	r3, [r3, #36]
 1729 0080 13F0010F 		tst	r3, #1
 1730 0084 02D0     		beq	.L170
1170:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1731              		.loc 1 1170 0
 1732 0086 0123     		movs	r3, #1
 1733 0088 C361     		str	r3, [r0, #28]
 1734 008a 01E0     		b	.L171
 1735              	.L170:
1174:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1736              		.loc 1 1174 0
 1737 008c 0023     		movs	r3, #0
 1738 008e C361     		str	r3, [r0, #28]
 1739              	.L171:
1179:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1740              		.loc 1 1179 0
 1741 0090 124B     		ldr	r3, .L176
 1742 0092 1B68     		ldr	r3, [r3]
 1743 0094 13F0807F 		tst	r3, #16777216
 1744 0098 02D0     		beq	.L172
1181:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1745              		.loc 1 1181 0
 1746 009a 0223     		movs	r3, #2
 1747 009c 0362     		str	r3, [r0, #32]
 1748 009e 01E0     		b	.L173
 1749              	.L172:
1185:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1750              		.loc 1 1185 0
 1751 00a0 0123     		movs	r3, #1
ARM GAS  /tmp/ccOkpqv4.s 			page 65


 1752 00a2 0362     		str	r3, [r0, #32]
 1753              	.L173:
1187:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMULL);
 1754              		.loc 1 1187 0
 1755 00a4 0D4B     		ldr	r3, .L176
 1756 00a6 5A68     		ldr	r2, [r3, #4]
 1757 00a8 02F48032 		and	r2, r2, #65536
 1758 00ac 4262     		str	r2, [r0, #36]
1188:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CR_PLL2ON)
 1759              		.loc 1 1188 0
 1760 00ae 5A68     		ldr	r2, [r3, #4]
 1761 00b0 02F47012 		and	r2, r2, #3932160
 1762 00b4 8262     		str	r2, [r0, #40]
1191:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1763              		.loc 1 1191 0
 1764 00b6 1B68     		ldr	r3, [r3]
 1765 00b8 13F0806F 		tst	r3, #67108864
 1766 00bc 02D0     		beq	.L174
1193:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1767              		.loc 1 1193 0
 1768 00be 0223     		movs	r3, #2
 1769 00c0 C362     		str	r3, [r0, #44]
 1770 00c2 01E0     		b	.L175
 1771              	.L174:
1197:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1772              		.loc 1 1197 0
 1773 00c4 0123     		movs	r3, #1
 1774 00c6 C362     		str	r3, [r0, #44]
 1775              	.L175:
1199:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL2.PLL2MUL = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PLL2MUL);
 1776              		.loc 1 1199 0
 1777 00c8 044A     		ldr	r2, .L176
 1778 00ca D36A     		ldr	r3, [r2, #44]
 1779 00cc 03F0F003 		and	r3, r3, #240
 1780 00d0 4363     		str	r3, [r0, #52]
1200:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CR_PLL2ON */
 1781              		.loc 1 1200 0
 1782 00d2 D36A     		ldr	r3, [r2, #44]
 1783 00d4 03F47063 		and	r3, r3, #3840
 1784 00d8 0363     		str	r3, [r0, #48]
 1785 00da 7047     		bx	lr
 1786              	.L177:
 1787              		.align	2
 1788              	.L176:
 1789 00dc 00100240 		.word	1073876992
 1790              		.cfi_endproc
 1791              	.LFE73:
 1793              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 1794              		.align	2
 1795              		.global	HAL_RCC_GetClockConfig
 1796              		.thumb
 1797              		.thumb_func
 1799              	HAL_RCC_GetClockConfig:
 1800              	.LFB74:
1213:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 1801              		.loc 1 1213 0
 1802              		.cfi_startproc
ARM GAS  /tmp/ccOkpqv4.s 			page 66


 1803              		@ args = 0, pretend = 0, frame = 0
 1804              		@ frame_needed = 0, uses_anonymous_args = 0
 1805              		@ link register save eliminated.
 1806              	.LVL145:
1219:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 1807              		.loc 1 1219 0
 1808 0000 0F23     		movs	r3, #15
 1809 0002 0360     		str	r3, [r0]
1222:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 1810              		.loc 1 1222 0
 1811 0004 0B4B     		ldr	r3, .L179
 1812 0006 5A68     		ldr	r2, [r3, #4]
 1813 0008 02F00302 		and	r2, r2, #3
 1814 000c 4260     		str	r2, [r0, #4]
1225:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 1815              		.loc 1 1225 0
 1816 000e 5A68     		ldr	r2, [r3, #4]
 1817 0010 02F0F002 		and	r2, r2, #240
 1818 0014 8260     		str	r2, [r0, #8]
1228:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 1819              		.loc 1 1228 0
 1820 0016 5A68     		ldr	r2, [r3, #4]
 1821 0018 02F4E062 		and	r2, r2, #1792
 1822 001c C260     		str	r2, [r0, #12]
1231:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 1823              		.loc 1 1231 0
 1824 001e 5B68     		ldr	r3, [r3, #4]
 1825 0020 03F46053 		and	r3, r3, #14336
 1826 0024 DB08     		lsrs	r3, r3, #3
 1827 0026 0361     		str	r3, [r0, #16]
1235:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
 1828              		.loc 1 1235 0
 1829 0028 034B     		ldr	r3, .L179+4
 1830 002a 1B68     		ldr	r3, [r3]
 1831 002c 03F00703 		and	r3, r3, #7
 1832 0030 0B60     		str	r3, [r1]
 1833 0032 7047     		bx	lr
 1834              	.L180:
 1835              		.align	2
 1836              	.L179:
 1837 0034 00100240 		.word	1073876992
 1838 0038 00200240 		.word	1073881088
 1839              		.cfi_endproc
 1840              	.LFE74:
 1842              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 1843              		.align	2
 1844              		.weak	HAL_RCC_CSSCallback
 1845              		.thumb
 1846              		.thumb_func
 1848              	HAL_RCC_CSSCallback:
 1849              	.LFB77:
1274:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1275:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1276:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1277:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval none
1278:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1279:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
ARM GAS  /tmp/ccOkpqv4.s 			page 67


1280:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 1850              		.loc 1 1280 0
 1851              		.cfi_startproc
 1852              		@ args = 0, pretend = 0, frame = 0
 1853              		@ frame_needed = 0, uses_anonymous_args = 0
 1854              		@ link register save eliminated.
 1855 0000 7047     		bx	lr
 1856              		.cfi_endproc
 1857              	.LFE77:
 1859 0002 00BF     		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 1860              		.align	2
 1861              		.global	HAL_RCC_NMI_IRQHandler
 1862              		.thumb
 1863              		.thumb_func
 1865              	HAL_RCC_NMI_IRQHandler:
 1866              	.LFB75:
1248:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 1867              		.loc 1 1248 0
 1868              		.cfi_startproc
 1869              		@ args = 0, pretend = 0, frame = 0
 1870              		@ frame_needed = 0, uses_anonymous_args = 0
1248:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 1871              		.loc 1 1248 0
 1872 0000 08B5     		push	{r3, lr}
 1873              	.LCFI15:
 1874              		.cfi_def_cfa_offset 8
 1875              		.cfi_offset 3, -8
 1876              		.cfi_offset 14, -4
1250:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1877              		.loc 1 1250 0
 1878 0002 054B     		ldr	r3, .L185
 1879 0004 9B68     		ldr	r3, [r3, #8]
 1880 0006 13F0800F 		tst	r3, #128
 1881 000a 04D0     		beq	.L182
1253:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
 1882              		.loc 1 1253 0
 1883 000c FFF7FEFF 		bl	HAL_RCC_CSSCallback
 1884              	.LVL146:
1256:../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1885              		.loc 1 1256 0
 1886 0010 8022     		movs	r2, #128
 1887 0012 024B     		ldr	r3, .L185+4
 1888 0014 1A70     		strb	r2, [r3]
 1889              	.L182:
 1890 0016 08BD     		pop	{r3, pc}
 1891              	.L186:
 1892              		.align	2
 1893              	.L185:
 1894 0018 00100240 		.word	1073876992
 1895 001c 0A100240 		.word	1073877002
 1896              		.cfi_endproc
 1897              	.LFE75:
 1899              		.section	.rodata
 1900              		.align	2
 1901              		.set	.LANCHOR0,. + 0
 1902              	.LC0:
 1903 0000 00       		.byte	0
ARM GAS  /tmp/ccOkpqv4.s 			page 68


 1904 0001 00       		.byte	0
 1905 0002 04       		.byte	4
 1906 0003 05       		.byte	5
 1907 0004 06       		.byte	6
 1908 0005 07       		.byte	7
 1909 0006 08       		.byte	8
 1910 0007 09       		.byte	9
 1911 0008 00       		.byte	0
 1912 0009 00       		.byte	0
 1913 000a 00       		.byte	0
 1914 000b 00       		.byte	0
 1915 000c 00       		.byte	0
 1916 000d 0D       		.byte	13
 1917 000e 0000     		.space	2
 1918              	.LC1:
 1919 0010 01       		.byte	1
 1920 0011 02       		.byte	2
 1921 0012 03       		.byte	3
 1922 0013 04       		.byte	4
 1923 0014 05       		.byte	5
 1924 0015 06       		.byte	6
 1925 0016 07       		.byte	7
 1926 0017 08       		.byte	8
 1927 0018 09       		.byte	9
 1928 0019 0A       		.byte	10
 1929 001a 0B       		.byte	11
 1930 001b 0C       		.byte	12
 1931 001c 0D       		.byte	13
 1932 001d 0E       		.byte	14
 1933 001e 0F       		.byte	15
 1934 001f 10       		.byte	16
 1935              		.text
 1936              	.Letext0:
 1937              		.file 3 "/usr/include/newlib/machine/_default_types.h"
 1938              		.file 4 "/usr/include/newlib/sys/_stdint.h"
 1939              		.file 5 "../../shared/firmware/Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f105xc.h"
 1940              		.file 6 "../../shared/firmware/Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 1941              		.file 7 "../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1942              		.file 8 "../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 1943              		.file 9 "../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 1944              		.file 10 "../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1945              		.file 11 "../../shared/firmware/Drivers/CMSIS/Include/core_cm3.h"
 1946              		.file 12 "../../shared/firmware/Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 1947              		.file 13 "../../shared/firmware/Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /tmp/ccOkpqv4.s 			page 69


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_rcc.c
     /tmp/ccOkpqv4.s:19     .text.RCC_Delay:0000000000000000 $t
     /tmp/ccOkpqv4.s:23     .text.RCC_Delay:0000000000000000 RCC_Delay
     /tmp/ccOkpqv4.s:70     .text.RCC_Delay:0000000000000024 $d
     /tmp/ccOkpqv4.s:76     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccOkpqv4.s:81     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccOkpqv4.s:120    .text.HAL_RCC_DeInit:0000000000000038 $d
     /tmp/ccOkpqv4.s:127    .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccOkpqv4.s:132    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccOkpqv4.s:577    .text.HAL_RCC_OscConfig:00000000000002b0 $d
     /tmp/ccOkpqv4.s:584    .text.HAL_RCC_OscConfig:00000000000002c0 $t
     /tmp/ccOkpqv4.s:1000   .text.HAL_RCC_OscConfig:00000000000004f0 $d
     /tmp/ccOkpqv4.s:1007   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccOkpqv4.s:1012   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccOkpqv4.s:1074   .text.HAL_RCC_MCOConfig:0000000000000044 $d
     /tmp/ccOkpqv4.s:1080   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccOkpqv4.s:1085   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccOkpqv4.s:1100   .text.HAL_RCC_EnableCSS:0000000000000008 $d
     /tmp/ccOkpqv4.s:1105   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccOkpqv4.s:1110   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccOkpqv4.s:1125   .text.HAL_RCC_DisableCSS:0000000000000008 $d
     /tmp/ccOkpqv4.s:1130   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccOkpqv4.s:1135   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccOkpqv4.s:1259   .text.HAL_RCC_GetSysClockFreq:00000000000000a4 $d
     /tmp/ccOkpqv4.s:1267   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccOkpqv4.s:1272   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccOkpqv4.s:1532   .text.HAL_RCC_ClockConfig:0000000000000174 $d
     /tmp/ccOkpqv4.s:1540   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccOkpqv4.s:1545   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccOkpqv4.s:1559   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/ccOkpqv4.s:1564   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccOkpqv4.s:1569   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccOkpqv4.s:1594   .text.HAL_RCC_GetPCLK1Freq:0000000000000018 $d
     /tmp/ccOkpqv4.s:1600   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccOkpqv4.s:1605   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccOkpqv4.s:1630   .text.HAL_RCC_GetPCLK2Freq:0000000000000018 $d
     /tmp/ccOkpqv4.s:1636   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccOkpqv4.s:1641   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccOkpqv4.s:1789   .text.HAL_RCC_GetOscConfig:00000000000000dc $d
     /tmp/ccOkpqv4.s:1794   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccOkpqv4.s:1799   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccOkpqv4.s:1837   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/ccOkpqv4.s:1843   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccOkpqv4.s:1848   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccOkpqv4.s:1860   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccOkpqv4.s:1865   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccOkpqv4.s:1894   .text.HAL_RCC_NMI_IRQHandler:0000000000000018 $d
     /tmp/ccOkpqv4.s:1900   .rodata:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
SystemCoreClock
HAL_GetTick
HAL_GPIO_Init
HAL_InitTick
AHBPrescTable
ARM GAS  /tmp/ccOkpqv4.s 			page 70


APBPrescTable
