
*** Running vivado
    with args -log lab3detect10110withSegDisplay.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab3detect10110withSegDisplay.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source lab3detect10110withSegDisplay.tcl -notrace
Command: synth_design -top lab3detect10110withSegDisplay -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15281 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1820.152 ; gain = 199.688 ; free physical = 4333 ; free virtual = 25168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab3detect10110withSegDisplay' [/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3source files/lab3detect11001withSegDisplay.v:6]
INFO: [Synth 8-6157] synthesizing module 'DebouncerWithoutLatch' [/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3source files/DebouncerWithoutLatch.v:9]
	Parameter State0 bound to: 0 - type: integer 
	Parameter State1 bound to: 1 - type: integer 
	Parameter State2 bound to: 2 - type: integer 
	Parameter State3 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayLoop' [/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3source files/DelayLoop.v:7]
	Parameter Divider bound to: 20000 - type: integer 
	Parameter NumberOfBits bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayLoop' (1#1) [/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3source files/DelayLoop.v:7]
INFO: [Synth 8-6155] done synthesizing module 'DebouncerWithoutLatch' (2#1) [/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3source files/DebouncerWithoutLatch.v:9]
INFO: [Synth 8-6157] synthesizing module 'ClockedPositiveOneShot' [/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3source files/ClockedPositiveOneShot.v:7]
	Parameter State0 bound to: 0 - type: integer 
	Parameter State1 bound to: 1 - type: integer 
	Parameter State2 bound to: 2 - type: integer 
	Parameter State3 bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockedPositiveOneShot' (3#1) [/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3source files/ClockedPositiveOneShot.v:7]
INFO: [Synth 8-6157] synthesizing module 'lab3Detect11001fall2021' [/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3detect11001.v:6]
	Parameter s0 bound to: 0 - type: integer 
	Parameter s1 bound to: 1 - type: integer 
	Parameter s2 bound to: 2 - type: integer 
	Parameter s3 bound to: 3 - type: integer 
	Parameter s4 bound to: 4 - type: integer 
	Parameter s5 bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3detect11001.v:24]
INFO: [Synth 8-6155] done synthesizing module 'lab3Detect11001fall2021' (4#1) [/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3detect11001.v:6]
INFO: [Synth 8-6157] synthesizing module 'BCDto7Segment' [/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3source files/BCDto7Segment.v:6]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001000 is unreachable [/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3source files/BCDto7Segment.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001001 is unreachable [/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3source files/BCDto7Segment.v:24]
INFO: [Synth 8-226] default block is never used [/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3source files/BCDto7Segment.v:14]
INFO: [Synth 8-6155] done synthesizing module 'BCDto7Segment' (5#1) [/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3source files/BCDto7Segment.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'BCDnumber' does not match port width (3) of module 'BCDto7Segment' [/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3source files/lab3detect11001withSegDisplay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab3detect10110withSegDisplay' (6#1) [/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3source files/lab3detect11001withSegDisplay.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1881.902 ; gain = 261.438 ; free physical = 4354 ; free virtual = 25189
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.840 ; gain = 267.375 ; free physical = 4348 ; free virtual = 25183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.840 ; gain = 267.375 ; free physical = 4348 ; free virtual = 25183
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1887.840 ; gain = 0.000 ; free physical = 4342 ; free virtual = 25177
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/skillet/git/ECE433/lab3/lab3.srcs/constrs_1/new/detConstr.xdc]
Finished Parsing XDC File [/home/skillet/git/ECE433/lab3/lab3.srcs/constrs_1/new/detConstr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/skillet/git/ECE433/lab3/lab3.srcs/constrs_1/new/detConstr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab3detect10110withSegDisplay_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab3detect10110withSegDisplay_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2036.652 ; gain = 0.000 ; free physical = 4203 ; free virtual = 25038
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2036.652 ; gain = 0.000 ; free physical = 4203 ; free virtual = 25038
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2036.652 ; gain = 416.188 ; free physical = 4327 ; free virtual = 25163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2036.652 ; gain = 416.188 ; free physical = 4327 ; free virtual = 25163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2036.652 ; gain = 416.188 ; free physical = 4327 ; free virtual = 25163
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curState_reg' in module 'lab3Detect11001fall2021'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nState_reg' [/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3detect11001.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nState_reg' [/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3detect11001.v:25]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
                      s5 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curState_reg' using encoding 'sequential' in module 'lab3Detect11001fall2021'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nState_reg' [/home/skillet/git/ECE433/lab3/lab3.srcs/sources_1/new/lab3detect11001.v:25]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2036.652 ; gain = 416.188 ; free physical = 4318 ; free virtual = 25154
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DelayLoop 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DebouncerWithoutLatch 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module ClockedPositiveOneShot 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module lab3Detect11001fall2021 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module BCDto7Segment 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design lab3detect10110withSegDisplay has port Segments[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2036.652 ; gain = 416.188 ; free physical = 4307 ; free virtual = 25145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2036.652 ; gain = 416.188 ; free physical = 4175 ; free virtual = 25025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2036.652 ; gain = 416.188 ; free physical = 4175 ; free virtual = 25025
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2036.652 ; gain = 416.188 ; free physical = 4173 ; free virtual = 25024
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2036.652 ; gain = 416.188 ; free physical = 4173 ; free virtual = 25023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2036.652 ; gain = 416.188 ; free physical = 4173 ; free virtual = 25023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2036.652 ; gain = 416.188 ; free physical = 4173 ; free virtual = 25023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2036.652 ; gain = 416.188 ; free physical = 4173 ; free virtual = 25023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2036.652 ; gain = 416.188 ; free physical = 4173 ; free virtual = 25023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2036.652 ; gain = 416.188 ; free physical = 4173 ; free virtual = 25023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT2   |    10|
|5     |LUT3   |     8|
|6     |LUT4   |     5|
|7     |LUT5   |     5|
|8     |LUT6   |     4|
|9     |FDCE   |     5|
|10    |FDRE   |    36|
|11    |LD     |     3|
|12    |IBUF   |     4|
|13    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+------------------------+------+
|      |Instance              |Module                  |Cells |
+------+----------------------+------------------------+------+
|1     |top                   |                        |   103|
|2     |  DebounceUnit        |DebouncerWithoutLatch   |    54|
|3     |    Timer             |DelayLoop               |    45|
|4     |  DetectUnit          |lab3Detect11001fall2021 |    20|
|5     |  OneShotUnit         |ClockedPositiveOneShot  |     5|
|6     |  SevenSegmentDecoder |BCDto7Segment           |     5|
+------+----------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2036.652 ; gain = 416.188 ; free physical = 4173 ; free virtual = 25023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2036.652 ; gain = 267.375 ; free physical = 4227 ; free virtual = 25078
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2036.652 ; gain = 416.188 ; free physical = 4227 ; free virtual = 25078
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2036.652 ; gain = 0.000 ; free physical = 4307 ; free virtual = 25158
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2036.652 ; gain = 0.000 ; free physical = 4252 ; free virtual = 25102
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2036.652 ; gain = 595.445 ; free physical = 4386 ; free virtual = 25236
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2036.652 ; gain = 0.000 ; free physical = 4386 ; free virtual = 25236
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/skillet/git/ECE433/lab3/lab3.runs/synth_1/lab3detect10110withSegDisplay.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab3detect10110withSegDisplay_utilization_synth.rpt -pb lab3detect10110withSegDisplay_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 30 03:34:35 2021...
