Release 8.1i - xst I.24
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: fifo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fifo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fifo"
Output Format                      : NGC
Target Device                      : xc3s100e-4-vq100

---- Source Options
Top Module Name                    : fifo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Write Timing Constraints           : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : fifo.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Yes
use_sync_set                       : Yes
use_sync_reset                     : Yes

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "fifo.v" in library work
Module <fifo> compiled
No errors in compilation
Analysis of file <"fifo.prj"> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <fifo>.
INFO:Xst:1607 - Contents of array <buf_mem> may be accessed with an index that does not cover the full array size.
Module <fifo> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fifo>.
    Related source file is "fifo.v".
WARNING:Xst:653 - Signal <buf_mem<63:16>> is used but never assigned. Tied to value 00000000.
    Found 8-bit register for signal <buf_out>.
    Found 8-bit updown counter for signal <fifo_counter>.
    Found 8-bit 16-to-1 multiplexer for signal <$COND_1>.
    Found 8-bit 64-to-1 multiplexer for signal <$n0000> created at line 65.
    Found 128-bit register for signal <buf_mem<15:0>>.
    Found 4-bit up counter for signal <rd_ptr>.
    Found 4-bit up counter for signal <wr_ptr>.
    Summary:
	inferred   3 Counter(s).
	inferred 136 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <fifo> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 4-bit up counter                                      : 2
 8-bit updown counter                                  : 1
# Registers                                            : 17
 8-bit register                                        : 17
# Multiplexers                                         : 2
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 64-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 4-bit up counter                                      : 2
 8-bit updown counter                                  : 1
# Registers                                            : 136
 Flip-Flops                                            : 136
# Multiplexers                                         : 2
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 64-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Loading device for application Rf_Device from file '3s100e.nph' in environment D:\xilinx.

Optimizing unit <fifo> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fifo, actual ratio is 18.
FlipFlop fifo_counter_0 has been replicated 1 time(s)
FlipFlop fifo_counter_6 has been replicated 1 time(s)
FlipFlop wr_ptr_0 has been replicated 7 time(s)
FlipFlop wr_ptr_1 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fifo.ngr
Top Level Output File Name         : fifo
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 30

Cell Usage :
# BELS                             : 353
#      INV                         : 3
#      LUT2                        : 5
#      LUT2_D                      : 1
#      LUT3                        : 14
#      LUT3_D                      : 2
#      LUT3_L                      : 138
#      LUT4                        : 42
#      LUT4_D                      : 4
#      LUT4_L                      : 24
#      MUXF5                       : 72
#      MUXF6                       : 32
#      MUXF7                       : 16
# FlipFlops/Latches                : 162
#      FDCE                        : 34
#      FDE                         : 128
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 11
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-4 

 Number of Slices:                     179  out of    960    18%  
 Number of Slice Flip Flops:           162  out of   1920     8%  
 Number of 4 input LUTs:               230  out of   1920    11%  
 Number of bonded IOBs:                 30  out of     66    45%  
 Number of GCLKs:                        1  out of     24     4%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 162   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.202ns (Maximum Frequency: 138.850MHz)
   Minimum input arrival time before clock: 8.374ns
   Maximum output required time after clock: 10.331ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.202ns (frequency: 138.850MHz)
  Total number of paths / destination ports: 10338 / 324
-------------------------------------------------------------------------
Delay:               7.202ns (Levels of Logic = 3)
  Source:            fifo_counter_0 (FF)
  Destination:       fifo_counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: fifo_counter_0 to fifo_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            21   0.591   1.550  fifo_counter_0 (fifo_counter_0)
     LUT3:I2->O            1   0.704   0.805  _n01062_SW1 (N805)
     LUT4:I3->O            1   0.704   0.880  _n0106133 (N496)
     LUT4:I1->O           10   0.704   1.134  _n0106160 (_n0106)
     FDCE:CE                   0.130          fifo_counter_0
    ----------------------------------------
    Total                      7.202ns (2.833ns logic, 4.369ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 368 / 170
-------------------------------------------------------------------------
Offset:              8.374ns (Levels of Logic = 4)
  Source:            wr_en (PAD)
  Destination:       fifo_counter_0 (FF)
  Destination Clock: clk rising

  Data Path: wr_en to fifo_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.218   1.999  wr_en_IBUF (wr_en_IBUF)
     LUT2:I0->O            1   0.704   0.976  _n00192_SW0_SW2 (N848)
     LUT4:I0->O            1   0.704   0.805  _n0106110 (N474)
     LUT4:I3->O           10   0.704   1.134  _n0106160 (_n0106)
     FDCE:CE                   0.130          fifo_counter_0
    ----------------------------------------
    Total                      8.374ns (3.460ns logic, 4.914ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 18
-------------------------------------------------------------------------
Offset:              10.331ns (Levels of Logic = 4)
  Source:            fifo_counter_1 (FF)
  Destination:       buf_full (PAD)
  Source Clock:      clk rising

  Data Path: fifo_counter_1 to buf_full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            18   0.591   1.592  fifo_counter_1 (fifo_counter_1)
     LUT2_D:I0->O          2   0.704   0.881  Result<2>41 (N7)
     LUT4_D:I3->O          3   0.704   1.082  Result<6>43 (N26)
     LUT4:I0->O            1   0.704   0.801  buf_empty11 (buf_empty_OBUF)
     OBUF:I->O                 3.272          buf_empty_OBUF (buf_empty)
    ----------------------------------------
    Total                     10.331ns (5.975ns logic, 4.356ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
CPU : 3.83 / 3.91 s | Elapsed : 4.00 / 4.00 s
 
--> 

Total memory usage is 169460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

