

================================================================
== Vivado HLS Report for 'L1_Data_Gen'
================================================================
* Date:           Wed Apr  7 10:55:16 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        L1_Data_Gen
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.202|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     475|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       0|     459|    -|
|Memory           |        0|      -|       3|       1|    -|
|Multiplexer      |        -|      -|       -|     234|    -|
|Register         |        -|      -|     331|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     334|    1169|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+-------+---+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-------------------------------+----------------------------+---------+-------+---+-----+-----+
    |L1_Data_Gen_mux_325_12_1_1_U1  |L1_Data_Gen_mux_325_12_1_1  |        0|      0|  0|  153|    0|
    |L1_Data_Gen_mux_325_1_1_1_U2   |L1_Data_Gen_mux_325_1_1_1   |        0|      0|  0|  153|    0|
    |L1_Data_Gen_mux_325_5_1_1_U3   |L1_Data_Gen_mux_325_5_1_1   |        0|      0|  0|  153|    0|
    +-------------------------------+----------------------------+---------+-------+---+-----+-----+
    |Total                          |                            |        0|      0|  0|  459|    0|
    +-------------------------------+----------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |numBeam_U  |L1_Data_Gen_numBeam  |        0|  3|   1|    0|    10|    3|     1|           30|
    +-----------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                     |        0|  3|   1|    0|    10|    3|     1|           30|
    +-----------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |CDATA_COUNTER_V                   |     +    |      0|  0|  15|           8|           1|
    |add_ln700_3_fu_555_p2             |     +    |      0|  0|  12|           4|           1|
    |add_ln700_4_fu_751_p2             |     +    |      0|  0|  12|           4|           1|
    |grp_fu_444_p2                     |     +    |      0|  0|  15|           5|           1|
    |ret_V_fu_507_p2                   |     -    |      0|  0|  15|           5|           5|
    |L1_data_out_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |L1_data_out_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_231                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_256                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_285                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_286                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_292                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_311                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_329                  |    and   |      0|  0|   2|           1|           1|
    |L1_data_out_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln31_1_fu_780_p2             |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln31_2_fu_786_p2             |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln31_3_fu_792_p2             |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln31_4_fu_798_p2             |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln31_5_fu_804_p2             |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln31_6_fu_810_p2             |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln31_7_fu_816_p2             |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln31_8_fu_822_p2             |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln31_fu_774_p2               |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln879_fu_549_p2              |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_fu_523_p2              |   icmp   |      0|  0|   9|           4|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    |or_ln215_1_fu_850_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln215_2_fu_864_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln215_3_fu_878_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln215_4_fu_900_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln215_5_fu_914_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln215_6_fu_928_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln215_fu_836_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln215_10_fu_954_p3         |  select  |      0|  0|   9|           1|           8|
    |select_ln215_11_fu_962_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln215_12_fu_970_p3         |  select  |      0|  0|   5|           1|           5|
    |select_ln215_13_fu_978_p3         |  select  |      0|  0|   8|           1|           1|
    |select_ln215_14_fu_986_p3         |  select  |      0|  0|   8|           1|           8|
    |select_ln215_15_fu_994_p3         |  select  |      0|  0|   6|           1|           6|
    |select_ln215_16_fu_1006_p3        |  select  |      0|  0|   8|           1|           8|
    |select_ln215_17_fu_1014_p3        |  select  |      0|  0|   8|           1|           8|
    |select_ln215_18_fu_1022_p3        |  select  |      0|  0|   5|           1|           5|
    |select_ln215_19_fu_1030_p3        |  select  |      0|  0|   7|           1|           7|
    |select_ln215_1_fu_842_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln215_20_fu_1038_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln215_21_fu_1046_p3        |  select  |      0|  0|   7|           1|           4|
    |select_ln215_22_fu_1054_p3        |  select  |      0|  0|   5|           1|           5|
    |select_ln215_23_fu_1066_p3        |  select  |      0|  0|   7|           1|           7|
    |select_ln215_24_fu_1074_p3        |  select  |      0|  0|   7|           1|           7|
    |select_ln215_25_fu_1082_p3        |  select  |      0|  0|   7|           1|           7|
    |select_ln215_2_fu_856_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln215_3_fu_870_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln215_4_fu_884_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln215_5_fu_892_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln215_6_fu_906_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln215_7_fu_920_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln215_8_fu_934_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln215_9_fu_946_p3          |  select  |      0|  0|   8|           1|           8|
    |select_ln215_fu_828_p3            |  select  |      0|  0|   9|           1|           9|
    |select_ln54_1_fu_1122_p3          |  select  |      0|  0|   3|           1|           3|
    |select_ln54_fu_1187_p3            |  select  |      0|  0|  52|           1|          53|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln54_fu_1116_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 475|         123|         304|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |L1_data_out_V_1_data_in                       |  27|          5|   64|        320|
    |L1_data_out_V_1_data_out                      |   9|          2|   64|        128|
    |L1_data_out_V_1_state                         |  15|          3|    2|          6|
    |L1_data_out_V_TDATA_blk_n                     |   9|          2|    1|          2|
    |ap_phi_mux_p_02605_0_2_phi_fu_295_p4          |  15|          3|   54|        162|
    |ap_phi_mux_storemerge2892_phi_fu_305_p6       |  21|          4|    2|          8|
    |ap_phi_mux_storemerge2893_phi_fu_319_p4       |  15|          3|    2|          6|
    |ap_phi_reg_pp0_iter1_tmp_payload_V_1_reg_327  |  15|          3|   52|        156|
    |ap_phi_reg_pp0_iter1_tmp_payload_V_2_reg_340  |  15|          3|   54|        162|
    |ap_phi_reg_pp0_iter1_tmp_payload_V_reg_352    |  15|          3|   54|        162|
    |ap_sig_allocacmp_numExt_V_load                |   9|          2|    3|          6|
    |data_src_state                                |  27|          5|    2|         10|
    |ext_ind_V                                     |   9|          2|    5|         10|
    |section_count_V                               |   9|          2|    4|          8|
    |seq_count_V                                   |  15|          3|    1|          3|
    |temp_ind_V                                    |   9|          2|    4|          8|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 234|         47|  368|       1157|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |L1_data_out_V_1_payload_A                     |  64|   0|   64|          0|
    |L1_data_out_V_1_payload_B                     |  64|   0|   64|          0|
    |L1_data_out_V_1_sel_rd                        |   1|   0|    1|          0|
    |L1_data_out_V_1_sel_wr                        |   1|   0|    1|          0|
    |L1_data_out_V_1_state                         |   2|   0|    2|          0|
    |ap_CS_fsm                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_payload_V_1_reg_327  |  52|   0|   52|          0|
    |ap_phi_reg_pp0_iter1_tmp_payload_V_2_reg_340  |  54|   0|   54|          0|
    |ap_phi_reg_pp0_iter1_tmp_payload_V_reg_352    |  54|   0|   54|          0|
    |cplane_data_counter_s                         |   8|   0|    8|          0|
    |data_src_state                                |   2|   0|    2|          0|
    |data_src_state_load_reg_1224                  |   2|   0|    2|          0|
    |data_src_state_load_reg_1224_pp0_iter1_reg    |   2|   0|    2|          0|
    |ext_ind_V                                     |   5|   0|    5|          0|
    |icmp_ln879_reg_1244                           |   1|   0|    1|          0|
    |icmp_ln879_reg_1244_pp0_iter1_reg             |   1|   0|    1|          0|
    |icmp_ln895_reg_1234                           |   1|   0|    1|          0|
    |icmp_ln895_reg_1234_pp0_iter1_reg             |   1|   0|    1|          0|
    |numExt_V                                      |   3|   0|    4|          1|
    |section_count_V                               |   4|   0|    4|          0|
    |seq_count_V                                   |   1|   0|    1|          0|
    |seq_count_V_load_reg_1229                     |   1|   0|    1|          0|
    |temp_ind_V                                    |   4|   0|    4|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 331|   0|  332|          1|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+--------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+----------------------+-----+-----+--------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_none |      L1_Data_Gen     | return value |
|ap_rst_n              |  in |    1| ap_ctrl_none |      L1_Data_Gen     | return value |
|L1_data_out_V_TDATA   | out |   64|     axis     |     L1_data_out_V    |    pointer   |
|L1_data_out_V_TVALID  | out |    1|     axis     |     L1_data_out_V    |    pointer   |
|L1_data_out_V_TREADY  |  in |    1|     axis     |     L1_data_out_V    |    pointer   |
|l1datagen_stateout_V  | out |    8|    ap_none   | l1datagen_stateout_V |    pointer   |
|CDATA_COUNTER_V       | out |    8|    ap_none   |    CDATA_COUNTER_V   |    pointer   |
+----------------------+-----+-----+--------------+----------------------+--------------+

