

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Fri Oct 14 16:01:22 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dct_prj
* Solution:       solution4
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.904 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      477|      477| 3.816 us | 3.816 us |  477|  477|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dct_2d_fu_169     |dct_2d     |      342|      342| 2.736 us | 2.736 us |  342|  342|   none  |
        |grp_read_data_fu_198  |read_data  |       66|       66| 0.528 us | 0.528 us |   66|   66|   none  |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |       64|       64|         2|          1|          1|    64|    yes   |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      103|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        2|      8|      711|     1320|    0|
|Memory               |        1|      -|      256|       16|    0|
|Multiplexer          |        -|      -|        -|      440|    -|
|Register             |        -|      -|       36|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        3|      8|     1003|     1879|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-----+------+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------+-----------+---------+-------+-----+------+-----+
    |grp_dct_2d_fu_169     |dct_2d     |        2|      8|  683|  1160|    0|
    |grp_read_data_fu_198  |read_data  |        0|      0|   28|   160|    0|
    +----------------------+-----------+---------+-------+-----+------+-----+
    |Total                 |           |        2|      8|  711|  1320|    0|
    +----------------------+-----------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |buf_2d_in_0_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_1_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_2_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_3_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_4_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_5_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_6_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_7_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_out_U   |dct_2d_row_outbuf   |        1|   0|   0|    0|    64|   16|     1|         1024|
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                    |        1| 256|  16|    0|   128|  144|     9|         2048|
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln115_fu_226_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln118_1_fu_292_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln118_fu_303_p2       |     +    |      0|  0|  15|           6|           6|
    |c_fu_309_p2               |     +    |      0|  0|  12|           1|           4|
    |r_fu_232_p2               |     +    |      0|  0|  12|           1|           4|
    |icmp_ln115_fu_220_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln117_fu_238_p2      |   icmp   |      0|  0|  11|           4|           5|
    |select_ln115_1_fu_252_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln115_fu_244_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 103|          39|          44|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |ap_phi_mux_r_0_i_phi_fu_151_p4  |   9|          2|    4|          8|
    |buf_2d_in_0_address0            |  15|          3|    3|          9|
    |buf_2d_in_0_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_0_we0                 |   9|          2|    1|          2|
    |buf_2d_in_1_address0            |  15|          3|    3|          9|
    |buf_2d_in_1_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_1_we0                 |   9|          2|    1|          2|
    |buf_2d_in_2_address0            |  15|          3|    3|          9|
    |buf_2d_in_2_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_2_we0                 |   9|          2|    1|          2|
    |buf_2d_in_3_address0            |  15|          3|    3|          9|
    |buf_2d_in_3_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_3_we0                 |   9|          2|    1|          2|
    |buf_2d_in_4_address0            |  15|          3|    3|          9|
    |buf_2d_in_4_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_4_we0                 |   9|          2|    1|          2|
    |buf_2d_in_5_address0            |  15|          3|    3|          9|
    |buf_2d_in_5_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_5_we0                 |   9|          2|    1|          2|
    |buf_2d_in_6_address0            |  15|          3|    3|          9|
    |buf_2d_in_6_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_6_we0                 |   9|          2|    1|          2|
    |buf_2d_in_7_address0            |  15|          3|    3|          9|
    |buf_2d_in_7_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_7_we0                 |   9|          2|    1|          2|
    |buf_2d_out_address0             |  15|          3|    6|         18|
    |buf_2d_out_ce0                  |  15|          3|    1|          3|
    |buf_2d_out_we0                  |   9|          2|    1|          2|
    |c_0_i_reg_158                   |   9|          2|    4|          8|
    |indvar_flatten_reg_136          |   9|          2|    7|         14|
    |r_0_i_reg_147                   |   9|          2|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 440|         90|   69|        183|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |add_ln118_reg_338                  |  6|   0|    6|          0|
    |ap_CS_fsm                          |  6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |  1|   0|    1|          0|
    |c_0_i_reg_158                      |  4|   0|    4|          0|
    |grp_dct_2d_fu_169_ap_start_reg     |  1|   0|    1|          0|
    |grp_read_data_fu_198_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln115_reg_319                 |  1|   0|    1|          0|
    |indvar_flatten_reg_136             |  7|   0|    7|          0|
    |r_0_i_reg_147                      |  4|   0|    4|          0|
    |select_ln115_1_reg_328             |  4|   0|    4|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 36|   0|   36|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

