// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] data_0_val;
input  [15:0] data_1_val;
input  [15:0] data_2_val;
input  [15:0] data_3_val;
input  [15:0] data_4_val;
input  [15:0] data_5_val;
input  [15:0] data_6_val;
input  [15:0] data_7_val;
input  [15:0] data_8_val;
input  [15:0] data_9_val;
output  [26:0] ap_return_0;
output  [26:0] ap_return_1;
output  [26:0] ap_return_2;
output  [26:0] ap_return_3;
output  [26:0] ap_return_4;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[26:0] ap_return_0;
reg[26:0] ap_return_1;
reg[26:0] ap_return_2;
reg[26:0] ap_return_3;
reg[26:0] ap_return_4;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln46_fu_559_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0_11001;
wire   [2:0] w20_address0;
wire   [58:0] w20_q0;
reg   [0:0] do_init_reg_187;
reg   [2:0] w_index3_reg_203;
reg   [15:0] data_0_val23_rewind_reg_218;
reg   [15:0] data_1_val24_rewind_reg_232;
reg   [15:0] data_2_val25_rewind_reg_246;
reg   [15:0] data_3_val26_rewind_reg_260;
reg   [15:0] data_4_val27_rewind_reg_274;
reg   [15:0] data_5_val28_rewind_reg_288;
reg   [15:0] data_6_val29_rewind_reg_302;
reg   [15:0] data_7_val30_rewind_reg_316;
reg   [15:0] data_8_val31_rewind_reg_330;
reg   [15:0] data_9_val32_rewind_reg_344;
reg   [24:0] conv_i_i22_198_reg_358;
reg   [24:0] conv_i_i22_3107_reg_372;
reg   [24:0] conv_i_i22_5116_reg_386;
reg   [24:0] conv_i_i22_7125_reg_400;
reg   [23:0] conv_i_i22_9134_reg_414;
wire   [2:0] w_index_fu_553_p2;
reg   [2:0] w_index_reg_1012;
reg   [0:0] icmp_ln46_reg_1017;
wire  signed [24:0] add_ln58_388_fu_668_p2;
reg    ap_enable_reg_pp0_iter1;
wire  signed [24:0] add_ln58_390_fu_715_p2;
wire  signed [24:0] add_ln58_392_fu_762_p2;
wire  signed [24:0] add_ln58_394_fu_809_p2;
wire  signed [23:0] add_ln58_396_fu_852_p2;
wire    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_do_init_phi_fu_191_p6;
wire    ap_block_pp0_stage0;
reg   [2:0] ap_phi_mux_w_index3_phi_fu_207_p6;
reg   [15:0] ap_phi_mux_data_0_val23_phi_phi_fu_432_p4;
reg   [15:0] ap_phi_mux_data_1_val24_phi_phi_fu_444_p4;
reg   [15:0] ap_phi_mux_data_2_val25_phi_phi_fu_456_p4;
reg   [15:0] ap_phi_mux_data_3_val26_phi_phi_fu_468_p4;
reg   [15:0] ap_phi_mux_data_4_val27_phi_phi_fu_480_p4;
reg   [15:0] ap_phi_mux_data_5_val28_phi_phi_fu_492_p4;
reg   [15:0] ap_phi_mux_data_6_val29_phi_phi_fu_504_p4;
reg   [15:0] ap_phi_mux_data_7_val30_phi_phi_fu_516_p4;
reg   [15:0] ap_phi_mux_data_8_val31_phi_phi_fu_528_p4;
reg   [15:0] ap_phi_mux_data_9_val32_phi_phi_fu_540_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_data_0_val23_phi_reg_428;
reg   [15:0] ap_phi_reg_pp0_iter1_data_0_val23_phi_reg_428;
wire   [15:0] ap_phi_reg_pp0_iter0_data_1_val24_phi_reg_440;
reg   [15:0] ap_phi_reg_pp0_iter1_data_1_val24_phi_reg_440;
wire   [15:0] ap_phi_reg_pp0_iter0_data_2_val25_phi_reg_452;
reg   [15:0] ap_phi_reg_pp0_iter1_data_2_val25_phi_reg_452;
wire   [15:0] ap_phi_reg_pp0_iter0_data_3_val26_phi_reg_464;
reg   [15:0] ap_phi_reg_pp0_iter1_data_3_val26_phi_reg_464;
wire   [15:0] ap_phi_reg_pp0_iter0_data_4_val27_phi_reg_476;
reg   [15:0] ap_phi_reg_pp0_iter1_data_4_val27_phi_reg_476;
wire   [15:0] ap_phi_reg_pp0_iter0_data_5_val28_phi_reg_488;
reg   [15:0] ap_phi_reg_pp0_iter1_data_5_val28_phi_reg_488;
wire   [15:0] ap_phi_reg_pp0_iter0_data_6_val29_phi_reg_500;
reg   [15:0] ap_phi_reg_pp0_iter1_data_6_val29_phi_reg_500;
wire   [15:0] ap_phi_reg_pp0_iter0_data_7_val30_phi_reg_512;
reg   [15:0] ap_phi_reg_pp0_iter1_data_7_val30_phi_reg_512;
wire   [15:0] ap_phi_reg_pp0_iter0_data_8_val31_phi_reg_524;
reg   [15:0] ap_phi_reg_pp0_iter1_data_8_val31_phi_reg_524;
wire   [15:0] ap_phi_reg_pp0_iter0_data_9_val32_phi_reg_536;
reg   [15:0] ap_phi_reg_pp0_iter1_data_9_val32_phi_reg_536;
wire   [63:0] zext_ln46_fu_548_p1;
reg    w20_ce0_local;
wire   [15:0] a_fu_565_p11;
wire   [15:0] a_fu_565_p13;
wire  signed [5:0] w_fu_593_p1;
wire   [15:0] a_70_fu_605_p11;
wire  signed [15:0] a_70_fu_605_p13;
wire  signed [5:0] w_382_fu_633_p4;
wire  signed [15:0] mul_ln73_388_fu_655_p0;
wire  signed [21:0] sext_ln73_389_fu_643_p1;
wire  signed [21:0] mul_ln73_388_fu_655_p2;
wire  signed [22:0] grp_fu_912_p3;
wire  signed [24:0] sext_ln58_387_fu_665_p1;
wire  signed [5:0] w_383_fu_674_p4;
wire  signed [5:0] w_384_fu_688_p4;
wire  signed [15:0] mul_ln73_390_fu_702_p0;
wire  signed [21:0] mul_ln73_390_fu_702_p2;
wire  signed [22:0] grp_fu_921_p3;
wire  signed [24:0] sext_ln58_389_fu_712_p1;
wire  signed [5:0] w_385_fu_721_p4;
wire  signed [5:0] w_386_fu_735_p4;
wire  signed [15:0] mul_ln73_392_fu_749_p0;
wire  signed [21:0] mul_ln73_392_fu_749_p2;
wire  signed [22:0] grp_fu_930_p3;
wire  signed [24:0] sext_ln58_391_fu_759_p1;
wire  signed [5:0] w_387_fu_768_p4;
wire  signed [5:0] w_388_fu_782_p4;
wire  signed [15:0] mul_ln73_394_fu_796_p0;
wire  signed [21:0] mul_ln73_394_fu_796_p2;
wire  signed [22:0] grp_fu_939_p3;
wire  signed [24:0] sext_ln58_393_fu_806_p1;
wire  signed [5:0] w_389_fu_815_p4;
wire  signed [15:0] mul_ln73_395_fu_829_p0;
wire  signed [21:0] sext_ln73_fu_597_p1;
wire  signed [4:0] tmp_fu_835_p4;
wire  signed [21:0] grp_fu_948_p3;
wire  signed [23:0] sext_ln58_395_fu_849_p1;
wire  signed [26:0] sext_ln46_fu_858_p1;
wire  signed [26:0] sext_ln46_9_fu_862_p1;
wire  signed [26:0] sext_ln46_10_fu_866_p1;
wire  signed [26:0] sext_ln46_11_fu_870_p1;
wire  signed [26:0] sext_ln46_12_fu_874_p1;
wire  signed [15:0] grp_fu_912_p0;
wire  signed [15:0] grp_fu_921_p0;
wire  signed [15:0] grp_fu_930_p0;
wire  signed [15:0] grp_fu_939_p0;
wire  signed [21:0] mul_ln73_395_fu_829_p2;
reg   [26:0] ap_return_0_preg;
reg   [26:0] ap_return_1_preg;
reg   [26:0] ap_return_2_preg;
reg   [26:0] ap_return_3_preg;
reg   [26:0] ap_return_4_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_171;
reg    ap_condition_37;
wire   [2:0] a_fu_565_p1;
wire   [2:0] a_fu_565_p3;
wire   [2:0] a_fu_565_p5;
wire   [2:0] a_fu_565_p7;
wire  signed [2:0] a_fu_565_p9;
wire   [2:0] a_70_fu_605_p1;
wire   [2:0] a_70_fu_605_p3;
wire   [2:0] a_70_fu_605_p5;
wire   [2:0] a_70_fu_605_p7;
wire  signed [2:0] a_70_fu_605_p9;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_return_0_preg = 27'd0;
#0 ap_return_1_preg = 27'd0;
#0 ap_return_2_preg = 27'd0;
#0 ap_return_3_preg = 27'd0;
#0 ap_return_4_preg = 27'd0;
end

myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_w20_ROM_NP5jm #(
    .DataWidth( 59 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
w20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w20_address0),
    .ce0(w20_ce0_local),
    .q0(w20_q0)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_11_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_11_3_16_1_1_U1112(
    .din0(ap_phi_mux_data_0_val23_phi_phi_fu_432_p4),
    .din1(ap_phi_mux_data_1_val24_phi_phi_fu_444_p4),
    .din2(ap_phi_mux_data_2_val25_phi_phi_fu_456_p4),
    .din3(ap_phi_mux_data_3_val26_phi_phi_fu_468_p4),
    .din4(ap_phi_mux_data_4_val27_phi_phi_fu_480_p4),
    .def(a_fu_565_p11),
    .sel(w_index3_reg_203),
    .dout(a_fu_565_p13)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_11_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_11_3_16_1_1_U1113(
    .din0(ap_phi_mux_data_5_val28_phi_phi_fu_492_p4),
    .din1(ap_phi_mux_data_6_val29_phi_phi_fu_504_p4),
    .din2(ap_phi_mux_data_7_val30_phi_phi_fu_516_p4),
    .din3(ap_phi_mux_data_8_val31_phi_phi_fu_528_p4),
    .din4(ap_phi_mux_data_9_val32_phi_phi_fu_540_p4),
    .def(a_70_fu_605_p11),
    .sel(w_index3_reg_203),
    .dout(a_70_fu_605_p13)
);

myproject_mul_16s_6s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 22 ))
mul_16s_6s_22_1_1_U1114(
    .din0(mul_ln73_388_fu_655_p0),
    .din1(w_382_fu_633_p4),
    .dout(mul_ln73_388_fu_655_p2)
);

myproject_mul_16s_6s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 22 ))
mul_16s_6s_22_1_1_U1115(
    .din0(mul_ln73_390_fu_702_p0),
    .din1(w_384_fu_688_p4),
    .dout(mul_ln73_390_fu_702_p2)
);

myproject_mul_16s_6s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 22 ))
mul_16s_6s_22_1_1_U1116(
    .din0(mul_ln73_392_fu_749_p0),
    .din1(w_386_fu_735_p4),
    .dout(mul_ln73_392_fu_749_p2)
);

myproject_mul_16s_6s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 22 ))
mul_16s_6s_22_1_1_U1117(
    .din0(mul_ln73_394_fu_796_p0),
    .din1(w_388_fu_782_p4),
    .dout(mul_ln73_394_fu_796_p2)
);

myproject_mul_16s_6s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 22 ))
mul_16s_6s_22_1_1_U1118(
    .din0(mul_ln73_395_fu_829_p0),
    .din1(w_389_fu_815_p4),
    .dout(mul_ln73_395_fu_829_p2)
);

myproject_mac_muladd_16s_6s_22s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_16s_6s_22s_23_1_1_U1119(
    .din0(grp_fu_912_p0),
    .din1(w_fu_593_p1),
    .din2(mul_ln73_388_fu_655_p2),
    .dout(grp_fu_912_p3)
);

myproject_mac_muladd_16s_6s_22s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_16s_6s_22s_23_1_1_U1120(
    .din0(grp_fu_921_p0),
    .din1(w_383_fu_674_p4),
    .din2(mul_ln73_390_fu_702_p2),
    .dout(grp_fu_921_p3)
);

myproject_mac_muladd_16s_6s_22s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_16s_6s_22s_23_1_1_U1121(
    .din0(grp_fu_930_p0),
    .din1(w_385_fu_721_p4),
    .din2(mul_ln73_392_fu_749_p2),
    .dout(grp_fu_930_p3)
);

myproject_mac_muladd_16s_6s_22s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_16s_6s_22s_23_1_1_U1122(
    .din0(grp_fu_939_p0),
    .din1(w_387_fu_768_p4),
    .din2(mul_ln73_394_fu_796_p2),
    .dout(grp_fu_939_p3)
);

myproject_mac_muladd_16s_5s_22s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
mac_muladd_16s_5s_22s_22_1_1_U1123(
    .din0(a_70_fu_605_p13),
    .din1(tmp_fu_835_p4),
    .din2(mul_ln73_395_fu_829_p2),
    .dout(grp_fu_948_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 27'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd1))) begin
            ap_return_0_preg <= sext_ln46_fu_858_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 27'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd1))) begin
            ap_return_1_preg <= sext_ln46_9_fu_862_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 27'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd1))) begin
            ap_return_2_preg <= sext_ln46_10_fu_866_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 27'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd1))) begin
            ap_return_3_preg <= sext_ln46_11_fu_870_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 27'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd1))) begin
            ap_return_4_preg <= sext_ln46_12_fu_874_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_191_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_0_val23_phi_reg_428 <= data_0_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_0_val23_phi_reg_428 <= ap_phi_reg_pp0_iter0_data_0_val23_phi_reg_428;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_191_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_1_val24_phi_reg_440 <= data_1_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_1_val24_phi_reg_440 <= ap_phi_reg_pp0_iter0_data_1_val24_phi_reg_440;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_191_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_2_val25_phi_reg_452 <= data_2_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_2_val25_phi_reg_452 <= ap_phi_reg_pp0_iter0_data_2_val25_phi_reg_452;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_191_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_3_val26_phi_reg_464 <= data_3_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_3_val26_phi_reg_464 <= ap_phi_reg_pp0_iter0_data_3_val26_phi_reg_464;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_191_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_4_val27_phi_reg_476 <= data_4_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_4_val27_phi_reg_476 <= ap_phi_reg_pp0_iter0_data_4_val27_phi_reg_476;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_191_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_5_val28_phi_reg_488 <= data_5_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_5_val28_phi_reg_488 <= ap_phi_reg_pp0_iter0_data_5_val28_phi_reg_488;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_191_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_6_val29_phi_reg_500 <= data_6_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_6_val29_phi_reg_500 <= ap_phi_reg_pp0_iter0_data_6_val29_phi_reg_500;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_191_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_7_val30_phi_reg_512 <= data_7_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_7_val30_phi_reg_512 <= ap_phi_reg_pp0_iter0_data_7_val30_phi_reg_512;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_191_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_8_val31_phi_reg_524 <= data_8_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_8_val31_phi_reg_524 <= ap_phi_reg_pp0_iter0_data_8_val31_phi_reg_524;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_191_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_9_val32_phi_reg_536 <= data_9_val;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_9_val32_phi_reg_536 <= ap_phi_reg_pp0_iter0_data_9_val32_phi_reg_536;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd0))) begin
        conv_i_i22_198_reg_358 <= add_ln58_388_fu_668_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        conv_i_i22_198_reg_358 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd0))) begin
        conv_i_i22_3107_reg_372 <= add_ln58_390_fu_715_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        conv_i_i22_3107_reg_372 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd0))) begin
        conv_i_i22_5116_reg_386 <= add_ln58_392_fu_762_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        conv_i_i22_5116_reg_386 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd0))) begin
        conv_i_i22_7125_reg_400 <= add_ln58_394_fu_809_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        conv_i_i22_7125_reg_400 <= 25'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd0))) begin
        conv_i_i22_9134_reg_414 <= add_ln58_396_fu_852_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        conv_i_i22_9134_reg_414 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd0))) begin
        do_init_reg_187 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_187 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd0))) begin
        w_index3_reg_203 <= w_index_reg_1012;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        w_index3_reg_203 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd0))) begin
        data_0_val23_rewind_reg_218 <= ap_phi_mux_data_0_val23_phi_phi_fu_432_p4;
        data_1_val24_rewind_reg_232 <= ap_phi_mux_data_1_val24_phi_phi_fu_444_p4;
        data_2_val25_rewind_reg_246 <= ap_phi_mux_data_2_val25_phi_phi_fu_456_p4;
        data_3_val26_rewind_reg_260 <= ap_phi_mux_data_3_val26_phi_phi_fu_468_p4;
        data_4_val27_rewind_reg_274 <= ap_phi_mux_data_4_val27_phi_phi_fu_480_p4;
        data_5_val28_rewind_reg_288 <= ap_phi_mux_data_5_val28_phi_phi_fu_492_p4;
        data_6_val29_rewind_reg_302 <= ap_phi_mux_data_6_val29_phi_phi_fu_504_p4;
        data_7_val30_rewind_reg_316 <= ap_phi_mux_data_7_val30_phi_phi_fu_516_p4;
        data_8_val31_rewind_reg_330 <= ap_phi_mux_data_8_val31_phi_phi_fu_528_p4;
        data_9_val32_rewind_reg_344 <= ap_phi_mux_data_9_val32_phi_phi_fu_540_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln46_reg_1017 <= icmp_ln46_fu_559_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_1012 <= w_index_fu_553_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((do_init_reg_187 == 1'd0)) begin
        ap_phi_mux_data_0_val23_phi_phi_fu_432_p4 = data_0_val23_rewind_reg_218;
    end else begin
        ap_phi_mux_data_0_val23_phi_phi_fu_432_p4 = ap_phi_reg_pp0_iter1_data_0_val23_phi_reg_428;
    end
end

always @ (*) begin
    if ((do_init_reg_187 == 1'd0)) begin
        ap_phi_mux_data_1_val24_phi_phi_fu_444_p4 = data_1_val24_rewind_reg_232;
    end else begin
        ap_phi_mux_data_1_val24_phi_phi_fu_444_p4 = ap_phi_reg_pp0_iter1_data_1_val24_phi_reg_440;
    end
end

always @ (*) begin
    if ((do_init_reg_187 == 1'd0)) begin
        ap_phi_mux_data_2_val25_phi_phi_fu_456_p4 = data_2_val25_rewind_reg_246;
    end else begin
        ap_phi_mux_data_2_val25_phi_phi_fu_456_p4 = ap_phi_reg_pp0_iter1_data_2_val25_phi_reg_452;
    end
end

always @ (*) begin
    if ((do_init_reg_187 == 1'd0)) begin
        ap_phi_mux_data_3_val26_phi_phi_fu_468_p4 = data_3_val26_rewind_reg_260;
    end else begin
        ap_phi_mux_data_3_val26_phi_phi_fu_468_p4 = ap_phi_reg_pp0_iter1_data_3_val26_phi_reg_464;
    end
end

always @ (*) begin
    if ((do_init_reg_187 == 1'd0)) begin
        ap_phi_mux_data_4_val27_phi_phi_fu_480_p4 = data_4_val27_rewind_reg_274;
    end else begin
        ap_phi_mux_data_4_val27_phi_phi_fu_480_p4 = ap_phi_reg_pp0_iter1_data_4_val27_phi_reg_476;
    end
end

always @ (*) begin
    if ((do_init_reg_187 == 1'd0)) begin
        ap_phi_mux_data_5_val28_phi_phi_fu_492_p4 = data_5_val28_rewind_reg_288;
    end else begin
        ap_phi_mux_data_5_val28_phi_phi_fu_492_p4 = ap_phi_reg_pp0_iter1_data_5_val28_phi_reg_488;
    end
end

always @ (*) begin
    if ((do_init_reg_187 == 1'd0)) begin
        ap_phi_mux_data_6_val29_phi_phi_fu_504_p4 = data_6_val29_rewind_reg_302;
    end else begin
        ap_phi_mux_data_6_val29_phi_phi_fu_504_p4 = ap_phi_reg_pp0_iter1_data_6_val29_phi_reg_500;
    end
end

always @ (*) begin
    if ((do_init_reg_187 == 1'd0)) begin
        ap_phi_mux_data_7_val30_phi_phi_fu_516_p4 = data_7_val30_rewind_reg_316;
    end else begin
        ap_phi_mux_data_7_val30_phi_phi_fu_516_p4 = ap_phi_reg_pp0_iter1_data_7_val30_phi_reg_512;
    end
end

always @ (*) begin
    if ((do_init_reg_187 == 1'd0)) begin
        ap_phi_mux_data_8_val31_phi_phi_fu_528_p4 = data_8_val31_rewind_reg_330;
    end else begin
        ap_phi_mux_data_8_val31_phi_phi_fu_528_p4 = ap_phi_reg_pp0_iter1_data_8_val31_phi_reg_524;
    end
end

always @ (*) begin
    if ((do_init_reg_187 == 1'd0)) begin
        ap_phi_mux_data_9_val32_phi_phi_fu_540_p4 = data_9_val32_rewind_reg_344;
    end else begin
        ap_phi_mux_data_9_val32_phi_phi_fu_540_p4 = ap_phi_reg_pp0_iter1_data_9_val32_phi_reg_536;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_171)) begin
        if ((icmp_ln46_reg_1017 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_191_p6 = 1'd1;
        end else if ((icmp_ln46_reg_1017 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_191_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_191_p6 = do_init_reg_187;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_191_p6 = do_init_reg_187;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_171)) begin
        if ((icmp_ln46_reg_1017 == 1'd1)) begin
            ap_phi_mux_w_index3_phi_fu_207_p6 = 3'd0;
        end else if ((icmp_ln46_reg_1017 == 1'd0)) begin
            ap_phi_mux_w_index3_phi_fu_207_p6 = w_index_reg_1012;
        end else begin
            ap_phi_mux_w_index3_phi_fu_207_p6 = w_index3_reg_203;
        end
    end else begin
        ap_phi_mux_w_index3_phi_fu_207_p6 = w_index3_reg_203;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln46_fu_559_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd1))) begin
        ap_return_0 = sext_ln46_fu_858_p1;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd1))) begin
        ap_return_1 = sext_ln46_9_fu_862_p1;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd1))) begin
        ap_return_2 = sext_ln46_10_fu_866_p1;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd1))) begin
        ap_return_3 = sext_ln46_11_fu_870_p1;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_1017 == 1'd1))) begin
        ap_return_4 = sext_ln46_12_fu_874_p1;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w20_ce0_local = 1'b1;
    end else begin
        w20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_70_fu_605_p11 = 'bx;

assign a_fu_565_p11 = 'bx;

assign add_ln58_388_fu_668_p2 = ($signed(conv_i_i22_198_reg_358) + $signed(sext_ln58_387_fu_665_p1));

assign add_ln58_390_fu_715_p2 = ($signed(conv_i_i22_3107_reg_372) + $signed(sext_ln58_389_fu_712_p1));

assign add_ln58_392_fu_762_p2 = ($signed(conv_i_i22_5116_reg_386) + $signed(sext_ln58_391_fu_759_p1));

assign add_ln58_394_fu_809_p2 = ($signed(conv_i_i22_7125_reg_400) + $signed(sext_ln58_393_fu_806_p1));

assign add_ln58_396_fu_852_p2 = ($signed(conv_i_i22_9134_reg_414) + $signed(sext_ln58_395_fu_849_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_171 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_37 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_data_0_val23_phi_reg_428 = 'bx;

assign ap_phi_reg_pp0_iter0_data_1_val24_phi_reg_440 = 'bx;

assign ap_phi_reg_pp0_iter0_data_2_val25_phi_reg_452 = 'bx;

assign ap_phi_reg_pp0_iter0_data_3_val26_phi_reg_464 = 'bx;

assign ap_phi_reg_pp0_iter0_data_4_val27_phi_reg_476 = 'bx;

assign ap_phi_reg_pp0_iter0_data_5_val28_phi_reg_488 = 'bx;

assign ap_phi_reg_pp0_iter0_data_6_val29_phi_reg_500 = 'bx;

assign ap_phi_reg_pp0_iter0_data_7_val30_phi_reg_512 = 'bx;

assign ap_phi_reg_pp0_iter0_data_8_val31_phi_reg_524 = 'bx;

assign ap_phi_reg_pp0_iter0_data_9_val32_phi_reg_536 = 'bx;

assign grp_fu_912_p0 = sext_ln73_fu_597_p1;

assign grp_fu_921_p0 = sext_ln73_fu_597_p1;

assign grp_fu_930_p0 = sext_ln73_fu_597_p1;

assign grp_fu_939_p0 = sext_ln73_fu_597_p1;

assign icmp_ln46_fu_559_p2 = ((ap_phi_mux_w_index3_phi_fu_207_p6 == 3'd4) ? 1'b1 : 1'b0);

assign mul_ln73_388_fu_655_p0 = sext_ln73_389_fu_643_p1;

assign mul_ln73_390_fu_702_p0 = sext_ln73_389_fu_643_p1;

assign mul_ln73_392_fu_749_p0 = sext_ln73_389_fu_643_p1;

assign mul_ln73_394_fu_796_p0 = sext_ln73_389_fu_643_p1;

assign mul_ln73_395_fu_829_p0 = sext_ln73_fu_597_p1;

assign sext_ln46_10_fu_866_p1 = add_ln58_392_fu_762_p2;

assign sext_ln46_11_fu_870_p1 = add_ln58_394_fu_809_p2;

assign sext_ln46_12_fu_874_p1 = add_ln58_396_fu_852_p2;

assign sext_ln46_9_fu_862_p1 = add_ln58_390_fu_715_p2;

assign sext_ln46_fu_858_p1 = add_ln58_388_fu_668_p2;

assign sext_ln58_387_fu_665_p1 = grp_fu_912_p3;

assign sext_ln58_389_fu_712_p1 = grp_fu_921_p3;

assign sext_ln58_391_fu_759_p1 = grp_fu_930_p3;

assign sext_ln58_393_fu_806_p1 = grp_fu_939_p3;

assign sext_ln58_395_fu_849_p1 = grp_fu_948_p3;

assign sext_ln73_389_fu_643_p1 = a_70_fu_605_p13;

assign sext_ln73_fu_597_p1 = $signed(a_fu_565_p13);

assign tmp_fu_835_p4 = {{w20_q0[58:54]}};

assign w20_address0 = zext_ln46_fu_548_p1;

assign w_382_fu_633_p4 = {{w20_q0[11:6]}};

assign w_383_fu_674_p4 = {{w20_q0[17:12]}};

assign w_384_fu_688_p4 = {{w20_q0[23:18]}};

assign w_385_fu_721_p4 = {{w20_q0[29:24]}};

assign w_386_fu_735_p4 = {{w20_q0[35:30]}};

assign w_387_fu_768_p4 = {{w20_q0[41:36]}};

assign w_388_fu_782_p4 = {{w20_q0[47:42]}};

assign w_389_fu_815_p4 = {{w20_q0[53:48]}};

assign w_fu_593_p1 = w20_q0[5:0];

assign w_index_fu_553_p2 = (ap_phi_mux_w_index3_phi_fu_207_p6 + 3'd1);

assign zext_ln46_fu_548_p1 = ap_phi_mux_w_index3_phi_fu_207_p6;

endmodule //myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s
