// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module VIAluFix(
  input          clock,
  input          reset,
  input          io_in_valid,
  input  [8:0]   io_in_bits_ctrl_fuOpType,
  input          io_in_bits_ctrl_vpu_vma,
  input  [1:0]   io_in_bits_ctrl_vpu_vsew,
  input          io_in_bits_ctrl_vpu_vm,
  input  [6:0]   io_in_bits_ctrl_vpu_vuopIdx,
  input          io_in_bits_ctrl_vpu_isExt,
  input          io_in_bits_ctrl_vpu_isNarrow,
  input          io_in_bits_ctrl_vpu_isDstMask,
  input  [8:0]   io_in_bits_ctrlPipe_1_fuOpType,
  input          io_in_bits_ctrlPipe_1_robIdx_flag,
  input  [7:0]   io_in_bits_ctrlPipe_1_robIdx_value,
  input  [7:0]   io_in_bits_ctrlPipe_1_pdest,
  input          io_in_bits_ctrlPipe_1_vecWen,
  input          io_in_bits_ctrlPipe_1_v0Wen,
  input          io_in_bits_ctrlPipe_1_vpu_vma,
  input          io_in_bits_ctrlPipe_1_vpu_vta,
  input  [1:0]   io_in_bits_ctrlPipe_1_vpu_vsew,
  input          io_in_bits_ctrlPipe_1_vpu_vm,
  input  [7:0]   io_in_bits_ctrlPipe_1_vpu_vstart,
  input  [6:0]   io_in_bits_ctrlPipe_1_vpu_vuopIdx,
  input          io_in_bits_ctrlPipe_1_vpu_isExt,
  input          io_in_bits_ctrlPipe_1_vpu_isNarrow,
  input          io_in_bits_ctrlPipe_1_vpu_isDstMask,
  input          io_in_bits_ctrlPipe_1_vpu_isOpMask,
  input          io_in_bits_validPipe_0,
  input          io_in_bits_validPipe_1,
  input  [127:0] io_in_bits_data_src_3,
  input  [127:0] io_in_bits_data_src_2,
  input  [127:0] io_in_bits_data_src_1,
  input  [127:0] io_in_bits_data_src_0,
  input  [7:0]   io_in_bits_dataPipe_1_src_4,
  input  [127:0] io_in_bits_dataPipe_1_src_3,
  input  [127:0] io_in_bits_dataPipe_1_src_2,
  output         io_out_valid,
  output         io_out_bits_ctrl_robIdx_flag,
  output [7:0]   io_out_bits_ctrl_robIdx_value,
  output [7:0]   io_out_bits_ctrl_pdest,
  output         io_out_bits_ctrl_vecWen,
  output         io_out_bits_ctrl_v0Wen,
  output [127:0] io_out_bits_res_data,
  output         io_out_bits_res_vxsat,
  input  [1:0]   io_vxrm
);

  wire [3:0]       _decoderOut_orMatrixOutputs_T_4;
  wire [7:0]       _decoderOut_orMatrixOutputs_T_2;
  wire [127:0]     _mgtu_io_out_vd;
  wire [127:0]     _mgu_io_out_vd;
  wire [15:0]      _mgu_io_out_active;
  wire [63:0]      _vIntFixpAlus_1_io_vd;
  wire [31:0]      _vIntFixpAlus_1_io_narrowVd;
  wire [7:0]       _vIntFixpAlus_1_io_cmpOut;
  wire [7:0]       _vIntFixpAlus_1_io_vxsat;
  wire [63:0]      _vIntFixpAlus_0_io_vd;
  wire [31:0]      _vIntFixpAlus_0_io_narrowVd;
  wire [7:0]       _vIntFixpAlus_0_io_cmpOut;
  wire [7:0]       _vIntFixpAlus_0_io_vxsat;
  wire [7:0]       _vs1Split_io_outVec8b_0;
  wire [7:0]       _vs1Split_io_outVec8b_1;
  wire [7:0]       _vs1Split_io_outVec8b_2;
  wire [7:0]       _vs1Split_io_outVec8b_3;
  wire [7:0]       _vs1Split_io_outVec8b_4;
  wire [7:0]       _vs1Split_io_outVec8b_5;
  wire [7:0]       _vs1Split_io_outVec8b_6;
  wire [7:0]       _vs1Split_io_outVec8b_7;
  wire [7:0]       _vs1Split_io_outVec8b_8;
  wire [7:0]       _vs1Split_io_outVec8b_9;
  wire [7:0]       _vs1Split_io_outVec8b_10;
  wire [7:0]       _vs1Split_io_outVec8b_11;
  wire [7:0]       _vs1Split_io_outVec8b_12;
  wire [7:0]       _vs1Split_io_outVec8b_13;
  wire [7:0]       _vs1Split_io_outVec8b_14;
  wire [7:0]       _vs1Split_io_outVec8b_15;
  wire [15:0]      _vs1Split_io_outVec16b_0;
  wire [15:0]      _vs1Split_io_outVec16b_1;
  wire [15:0]      _vs1Split_io_outVec16b_2;
  wire [15:0]      _vs1Split_io_outVec16b_3;
  wire [15:0]      _vs1Split_io_outVec16b_4;
  wire [15:0]      _vs1Split_io_outVec16b_5;
  wire [15:0]      _vs1Split_io_outVec16b_6;
  wire [15:0]      _vs1Split_io_outVec16b_7;
  wire [31:0]      _vs1Split_io_outVec32b_0;
  wire [31:0]      _vs1Split_io_outVec32b_1;
  wire [31:0]      _vs1Split_io_outVec32b_2;
  wire [31:0]      _vs1Split_io_outVec32b_3;
  wire [63:0]      _vs1Split_io_outVec64b_0;
  wire [63:0]      _vs1Split_io_outVec64b_1;
  wire [7:0]       _vs2Split_io_outVec8b_0;
  wire [7:0]       _vs2Split_io_outVec8b_1;
  wire [7:0]       _vs2Split_io_outVec8b_2;
  wire [7:0]       _vs2Split_io_outVec8b_3;
  wire [7:0]       _vs2Split_io_outVec8b_4;
  wire [7:0]       _vs2Split_io_outVec8b_5;
  wire [7:0]       _vs2Split_io_outVec8b_6;
  wire [7:0]       _vs2Split_io_outVec8b_7;
  wire [7:0]       _vs2Split_io_outVec8b_8;
  wire [7:0]       _vs2Split_io_outVec8b_9;
  wire [7:0]       _vs2Split_io_outVec8b_10;
  wire [7:0]       _vs2Split_io_outVec8b_11;
  wire [7:0]       _vs2Split_io_outVec8b_12;
  wire [7:0]       _vs2Split_io_outVec8b_13;
  wire [7:0]       _vs2Split_io_outVec8b_14;
  wire [7:0]       _vs2Split_io_outVec8b_15;
  wire [15:0]      _vs2Split_io_outVec16b_0;
  wire [15:0]      _vs2Split_io_outVec16b_1;
  wire [15:0]      _vs2Split_io_outVec16b_2;
  wire [15:0]      _vs2Split_io_outVec16b_3;
  wire [15:0]      _vs2Split_io_outVec16b_4;
  wire [15:0]      _vs2Split_io_outVec16b_5;
  wire [15:0]      _vs2Split_io_outVec16b_6;
  wire [15:0]      _vs2Split_io_outVec16b_7;
  wire [31:0]      _vs2Split_io_outVec32b_0;
  wire [31:0]      _vs2Split_io_outVec32b_1;
  wire [31:0]      _vs2Split_io_outVec32b_2;
  wire [31:0]      _vs2Split_io_outVec32b_3;
  wire [63:0]      _vs2Split_io_outVec64b_0;
  wire [63:0]      _vs2Split_io_outVec64b_1;
  wire [3:0]       _typeMod_io_out_vs1Type;
  wire [3:0]       _typeMod_io_out_vs2Type;
  wire [3:0]       _typeMod_io_out_vdType;
  wire             _typeMod_io_out_isVextF2;
  wire             _typeMod_io_out_isVextF4;
  wire             _typeMod_io_out_isVextF8;
  reg              validVecThisFu_1;
  wire [127:0]     srcMask =
    io_in_bits_ctrl_fuOpType == 9'h84 | io_in_bits_ctrl_fuOpType == 9'h86
      ? 128'h0
      : io_in_bits_ctrl_vpu_vm
          ? 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
          : io_in_bits_data_src_3;
  wire [63:0]      vs2GroupedVec32b_0 =
    {_vs2Split_io_outVec32b_2, _vs2Split_io_outVec32b_0};
  wire [63:0]      vs2GroupedVec32b_1 =
    {_vs2Split_io_outVec32b_3, _vs2Split_io_outVec32b_1};
  wire [5:0]       decoderOut_invInputs = ~(io_in_bits_ctrl_fuOpType[5:0]);
  assign _decoderOut_orMatrixOutputs_T_2 =
    {&{decoderOut_invInputs[1],
       decoderOut_invInputs[3],
       decoderOut_invInputs[4],
       decoderOut_invInputs[5]},
     &{io_in_bits_ctrl_fuOpType[0],
       decoderOut_invInputs[2],
       decoderOut_invInputs[3],
       decoderOut_invInputs[4],
       decoderOut_invInputs[5]},
     &{decoderOut_invInputs[0],
       io_in_bits_ctrl_fuOpType[2],
       decoderOut_invInputs[3],
       decoderOut_invInputs[5]},
     &{io_in_bits_ctrl_fuOpType[1],
       decoderOut_invInputs[3],
       io_in_bits_ctrl_fuOpType[4],
       decoderOut_invInputs[5]},
     &{io_in_bits_ctrl_fuOpType[0],
       io_in_bits_ctrl_fuOpType[1],
       decoderOut_invInputs[2],
       io_in_bits_ctrl_fuOpType[4],
       decoderOut_invInputs[5]},
     &{decoderOut_invInputs[0],
       io_in_bits_ctrl_fuOpType[2],
       io_in_bits_ctrl_fuOpType[4],
       decoderOut_invInputs[5]},
     &{decoderOut_invInputs[1],
       io_in_bits_ctrl_fuOpType[2],
       io_in_bits_ctrl_fuOpType[4],
       decoderOut_invInputs[5]},
     &{decoderOut_invInputs[0],
       decoderOut_invInputs[1],
       io_in_bits_ctrl_fuOpType[3],
       io_in_bits_ctrl_fuOpType[4],
       decoderOut_invInputs[5]}};
  assign _decoderOut_orMatrixOutputs_T_4 =
    {&{io_in_bits_ctrl_fuOpType[0],
       decoderOut_invInputs[1],
       decoderOut_invInputs[3],
       decoderOut_invInputs[4],
       decoderOut_invInputs[5]},
     &{decoderOut_invInputs[0],
       io_in_bits_ctrl_fuOpType[1],
       io_in_bits_ctrl_fuOpType[2],
       decoderOut_invInputs[3],
       decoderOut_invInputs[5]},
     &{decoderOut_invInputs[0], io_in_bits_ctrl_fuOpType[4], decoderOut_invInputs[5]},
     &{decoderOut_invInputs[3], io_in_bits_ctrl_fuOpType[4], decoderOut_invInputs[5]}};
  wire             isFixp =
    (|_decoderOut_orMatrixOutputs_T_2)
      ? io_in_bits_ctrl_fuOpType[5:0] == 6'h1B | io_in_bits_ctrl_fuOpType[5:0] == 6'h1C
        | io_in_bits_ctrl_fuOpType[5:0] == 6'h1D | io_in_bits_ctrl_fuOpType[5:0] == 6'h1E
      : io_in_bits_ctrl_fuOpType[5:0] == 6'h1F | io_in_bits_ctrl_fuOpType[5:0] == 6'h20;
  wire             widen =
    (io_in_bits_ctrl_fuOpType[5:0] == 6'h0 | io_in_bits_ctrl_fuOpType[5:0] == 6'h1)
    & _typeMod_io_out_vs1Type[1:0] != _typeMod_io_out_vdType[1:0];
  wire             widen_vs2 =
    widen & _typeMod_io_out_vs2Type[1:0] != _typeMod_io_out_vdType[1:0];
  wire             _eewVs1_sew_oneHot_T_1 = _typeMod_io_out_vs1Type[1:0] == 2'h1;
  wire             _eewVs1_sew_oneHot_T_2 = _typeMod_io_out_vs1Type[1:0] == 2'h2;
  wire [3:0]       eewVs1_oneHot =
    {&(_typeMod_io_out_vs1Type[1:0]),
     _eewVs1_sew_oneHot_T_2,
     _eewVs1_sew_oneHot_T_1,
     ~(|(_typeMod_io_out_vs1Type[1:0]))};
  wire             _eewVd_sew_oneHot_T_1 = _typeMod_io_out_vdType[1:0] == 2'h1;
  wire             _eewVd_sew_oneHot_T_2 = _typeMod_io_out_vdType[1:0] == 2'h2;
  wire             isVwsll = io_in_bits_ctrl_fuOpType[5:0] == 6'h37;
  wire             isVwsllEewVdIs64 = isVwsll & (&(_typeMod_io_out_vdType[1:0]));
  wire             isVwsllEewVdIs32 = isVwsll & _eewVd_sew_oneHot_T_2;
  wire             isVwsllEewVdIs16 = isVwsll & _eewVd_sew_oneHot_T_1;
  wire             _GEN = widen | io_in_bits_ctrl_vpu_isNarrow | isVwsllEewVdIs64;
  wire             _GEN_0 = _typeMod_io_out_isVextF2 | isVwsllEewVdIs64;
  wire             _GEN_1 = _typeMod_io_out_isVextF4 | isVwsllEewVdIs32;
  wire             _GEN_2 = _typeMod_io_out_isVextF8 | isVwsllEewVdIs16;
  wire             _maskDataVec_maskDataVec_7_T = io_in_bits_ctrl_vpu_vsew == 2'h0;
  wire             _maskDataVec_maskDataVec_7_T_2 = io_in_bits_ctrl_vpu_vsew == 2'h1;
  wire             _maskDataVec_maskDataVec_7_T_4 = io_in_bits_ctrl_vpu_vsew == 2'h2;
  wire [15:0]      _maskDataVec_maskDataVec_0_T_8 =
    _maskDataVec_maskDataVec_7_T ? srcMask[15:0] : 16'h0;
  wire [7:0]       _GEN_3 =
    _maskDataVec_maskDataVec_0_T_8[7:0]
    | (_maskDataVec_maskDataVec_7_T_2 ? srcMask[7:0] : 8'h0);
  wire [3:0]       _GEN_4 =
    _GEN_3[3:0] | (_maskDataVec_maskDataVec_7_T_4 ? srcMask[3:0] : 4'h0);
  wire [15:0]      _maskDataVec_maskDataVec_1_T_8 =
    _maskDataVec_maskDataVec_7_T ? srcMask[31:16] : 16'h0;
  wire [7:0]       _GEN_5 =
    _maskDataVec_maskDataVec_1_T_8[7:0]
    | (_maskDataVec_maskDataVec_7_T_2 ? srcMask[15:8] : 8'h0);
  wire [3:0]       _GEN_6 =
    _GEN_5[3:0] | (_maskDataVec_maskDataVec_7_T_4 ? srcMask[7:4] : 4'h0);
  wire [15:0]      _maskDataVec_maskDataVec_2_T_8 =
    _maskDataVec_maskDataVec_7_T ? srcMask[47:32] : 16'h0;
  wire [7:0]       _GEN_7 =
    _maskDataVec_maskDataVec_2_T_8[7:0]
    | (_maskDataVec_maskDataVec_7_T_2 ? srcMask[23:16] : 8'h0);
  wire [3:0]       _GEN_8 =
    _GEN_7[3:0] | (_maskDataVec_maskDataVec_7_T_4 ? srcMask[11:8] : 4'h0);
  wire [15:0]      _maskDataVec_maskDataVec_3_T_8 =
    _maskDataVec_maskDataVec_7_T ? srcMask[63:48] : 16'h0;
  wire [7:0]       _GEN_9 =
    _maskDataVec_maskDataVec_3_T_8[7:0]
    | (_maskDataVec_maskDataVec_7_T_2 ? srcMask[31:24] : 8'h0);
  wire [3:0]       _GEN_10 =
    _GEN_9[3:0] | (_maskDataVec_maskDataVec_7_T_4 ? srcMask[15:12] : 4'h0);
  wire [15:0]      _maskDataVec_maskDataVec_4_T_8 =
    _maskDataVec_maskDataVec_7_T ? srcMask[79:64] : 16'h0;
  wire [7:0]       _GEN_11 =
    _maskDataVec_maskDataVec_4_T_8[7:0]
    | (_maskDataVec_maskDataVec_7_T_2 ? srcMask[39:32] : 8'h0);
  wire [3:0]       _GEN_12 =
    _GEN_11[3:0] | (_maskDataVec_maskDataVec_7_T_4 ? srcMask[19:16] : 4'h0);
  wire [15:0]      _maskDataVec_maskDataVec_5_T_8 =
    _maskDataVec_maskDataVec_7_T ? srcMask[95:80] : 16'h0;
  wire [7:0]       _GEN_13 =
    _maskDataVec_maskDataVec_5_T_8[7:0]
    | (_maskDataVec_maskDataVec_7_T_2 ? srcMask[47:40] : 8'h0);
  wire [3:0]       _GEN_14 =
    _GEN_13[3:0] | (_maskDataVec_maskDataVec_7_T_4 ? srcMask[23:20] : 4'h0);
  wire [15:0]      _maskDataVec_maskDataVec_6_T_8 =
    _maskDataVec_maskDataVec_7_T ? srcMask[111:96] : 16'h0;
  wire [7:0]       _GEN_15 =
    _maskDataVec_maskDataVec_6_T_8[7:0]
    | (_maskDataVec_maskDataVec_7_T_2 ? srcMask[55:48] : 8'h0);
  wire [3:0]       _GEN_16 =
    _GEN_15[3:0] | (_maskDataVec_maskDataVec_7_T_4 ? srcMask[27:24] : 4'h0);
  wire [15:0]      _maskDataVec_maskDataVec_7_T_8 =
    _maskDataVec_maskDataVec_7_T ? srcMask[127:112] : 16'h0;
  wire [7:0]       _GEN_17 =
    _maskDataVec_maskDataVec_7_T_8[7:0]
    | (_maskDataVec_maskDataVec_7_T_2 ? srcMask[63:56] : 8'h0);
  wire [3:0]       _GEN_18 =
    _GEN_17[3:0] | (_maskDataVec_maskDataVec_7_T_4 ? srcMask[31:28] : 4'h0);
  wire [3:0]       _maskUsed_T_1_oneHot =
    (&_typeMod_io_out_vdType)
      ? eewVs1_oneHot
      : {&(_typeMod_io_out_vdType[1:0]),
         _eewVd_sew_oneHot_T_2,
         _eewVd_sew_oneHot_T_1,
         _typeMod_io_out_vdType[1:0] == 2'h0};
  wire [7:0][15:0] _GEN_19 =
    {{{_maskDataVec_maskDataVec_7_T_8[15:8],
       _GEN_17[7:4],
       _GEN_18[3:2],
       _GEN_18[1:0] | ((&io_in_bits_ctrl_vpu_vsew) ? srcMask[15:14] : 2'h0)}},
     {{_maskDataVec_maskDataVec_6_T_8[15:8],
       _GEN_15[7:4],
       _GEN_16[3:2],
       _GEN_16[1:0] | ((&io_in_bits_ctrl_vpu_vsew) ? srcMask[13:12] : 2'h0)}},
     {{_maskDataVec_maskDataVec_5_T_8[15:8],
       _GEN_13[7:4],
       _GEN_14[3:2],
       _GEN_14[1:0] | ((&io_in_bits_ctrl_vpu_vsew) ? srcMask[11:10] : 2'h0)}},
     {{_maskDataVec_maskDataVec_4_T_8[15:8],
       _GEN_11[7:4],
       _GEN_12[3:2],
       _GEN_12[1:0] | ((&io_in_bits_ctrl_vpu_vsew) ? srcMask[9:8] : 2'h0)}},
     {{_maskDataVec_maskDataVec_3_T_8[15:8],
       _GEN_9[7:4],
       _GEN_10[3:2],
       _GEN_10[1:0] | ((&io_in_bits_ctrl_vpu_vsew) ? srcMask[7:6] : 2'h0)}},
     {{_maskDataVec_maskDataVec_2_T_8[15:8],
       _GEN_7[7:4],
       _GEN_8[3:2],
       _GEN_8[1:0] | ((&io_in_bits_ctrl_vpu_vsew) ? srcMask[5:4] : 2'h0)}},
     {{_maskDataVec_maskDataVec_1_T_8[15:8],
       _GEN_5[7:4],
       _GEN_6[3:2],
       _GEN_6[1:0] | ((&io_in_bits_ctrl_vpu_vsew) ? srcMask[3:2] : 2'h0)}},
     {{_maskDataVec_maskDataVec_0_T_8[15:8],
       _GEN_3[7:4],
       _GEN_4[3:2],
       _GEN_4[1:0] | ((&io_in_bits_ctrl_vpu_vsew) ? srcMask[1:0] : 2'h0)}}};
  wire [15:0]      _GEN_20 =
    _GEN_19[io_in_bits_ctrl_vpu_isNarrow
              ? io_in_bits_ctrl_vpu_vuopIdx[3:1]
              : io_in_bits_ctrl_vpu_vuopIdx[2:0]];
  wire             _oldVdUsed_maskDataVec_7_T_2 = _typeMod_io_out_vs1Type[1:0] == 2'h1;
  wire             _oldVdUsed_maskDataVec_7_T_4 = _typeMod_io_out_vs1Type[1:0] == 2'h2;
  wire [15:0]      _oldVdUsed_maskDataVec_0_T_8 =
    (|(_typeMod_io_out_vs1Type[1:0])) ? 16'h0 : io_in_bits_data_src_2[15:0];
  wire [7:0]       _GEN_21 =
    _oldVdUsed_maskDataVec_0_T_8[7:0]
    | (_oldVdUsed_maskDataVec_7_T_2 ? io_in_bits_data_src_2[7:0] : 8'h0);
  wire [3:0]       _GEN_22 =
    _GEN_21[3:0] | (_oldVdUsed_maskDataVec_7_T_4 ? io_in_bits_data_src_2[3:0] : 4'h0);
  wire [15:0]      _oldVdUsed_maskDataVec_1_T_8 =
    (|(_typeMod_io_out_vs1Type[1:0])) ? 16'h0 : io_in_bits_data_src_2[31:16];
  wire [7:0]       _GEN_23 =
    _oldVdUsed_maskDataVec_1_T_8[7:0]
    | (_oldVdUsed_maskDataVec_7_T_2 ? io_in_bits_data_src_2[15:8] : 8'h0);
  wire [3:0]       _GEN_24 =
    _GEN_23[3:0] | (_oldVdUsed_maskDataVec_7_T_4 ? io_in_bits_data_src_2[7:4] : 4'h0);
  wire [15:0]      _oldVdUsed_maskDataVec_2_T_8 =
    (|(_typeMod_io_out_vs1Type[1:0])) ? 16'h0 : io_in_bits_data_src_2[47:32];
  wire [7:0]       _GEN_25 =
    _oldVdUsed_maskDataVec_2_T_8[7:0]
    | (_oldVdUsed_maskDataVec_7_T_2 ? io_in_bits_data_src_2[23:16] : 8'h0);
  wire [3:0]       _GEN_26 =
    _GEN_25[3:0] | (_oldVdUsed_maskDataVec_7_T_4 ? io_in_bits_data_src_2[11:8] : 4'h0);
  wire [15:0]      _oldVdUsed_maskDataVec_3_T_8 =
    (|(_typeMod_io_out_vs1Type[1:0])) ? 16'h0 : io_in_bits_data_src_2[63:48];
  wire [7:0]       _GEN_27 =
    _oldVdUsed_maskDataVec_3_T_8[7:0]
    | (_oldVdUsed_maskDataVec_7_T_2 ? io_in_bits_data_src_2[31:24] : 8'h0);
  wire [3:0]       _GEN_28 =
    _GEN_27[3:0] | (_oldVdUsed_maskDataVec_7_T_4 ? io_in_bits_data_src_2[15:12] : 4'h0);
  wire [15:0]      _oldVdUsed_maskDataVec_4_T_8 =
    (|(_typeMod_io_out_vs1Type[1:0])) ? 16'h0 : io_in_bits_data_src_2[79:64];
  wire [7:0]       _GEN_29 =
    _oldVdUsed_maskDataVec_4_T_8[7:0]
    | (_oldVdUsed_maskDataVec_7_T_2 ? io_in_bits_data_src_2[39:32] : 8'h0);
  wire [3:0]       _GEN_30 =
    _GEN_29[3:0] | (_oldVdUsed_maskDataVec_7_T_4 ? io_in_bits_data_src_2[19:16] : 4'h0);
  wire [15:0]      _oldVdUsed_maskDataVec_5_T_8 =
    (|(_typeMod_io_out_vs1Type[1:0])) ? 16'h0 : io_in_bits_data_src_2[95:80];
  wire [7:0]       _GEN_31 =
    _oldVdUsed_maskDataVec_5_T_8[7:0]
    | (_oldVdUsed_maskDataVec_7_T_2 ? io_in_bits_data_src_2[47:40] : 8'h0);
  wire [3:0]       _GEN_32 =
    _GEN_31[3:0] | (_oldVdUsed_maskDataVec_7_T_4 ? io_in_bits_data_src_2[23:20] : 4'h0);
  wire [15:0]      _oldVdUsed_maskDataVec_6_T_8 =
    (|(_typeMod_io_out_vs1Type[1:0])) ? 16'h0 : io_in_bits_data_src_2[111:96];
  wire [7:0]       _GEN_33 =
    _oldVdUsed_maskDataVec_6_T_8[7:0]
    | (_oldVdUsed_maskDataVec_7_T_2 ? io_in_bits_data_src_2[55:48] : 8'h0);
  wire [3:0]       _GEN_34 =
    _GEN_33[3:0] | (_oldVdUsed_maskDataVec_7_T_4 ? io_in_bits_data_src_2[27:24] : 4'h0);
  wire [15:0]      _oldVdUsed_maskDataVec_7_T_8 =
    (|(_typeMod_io_out_vs1Type[1:0])) ? 16'h0 : io_in_bits_data_src_2[127:112];
  wire [7:0]       _GEN_35 =
    _oldVdUsed_maskDataVec_7_T_8[7:0]
    | (_oldVdUsed_maskDataVec_7_T_2 ? io_in_bits_data_src_2[63:56] : 8'h0);
  wire [3:0]       _GEN_36 =
    _GEN_35[3:0] | (_oldVdUsed_maskDataVec_7_T_4 ? io_in_bits_data_src_2[31:28] : 4'h0);
  wire [7:0][15:0] _GEN_37 =
    {{{_oldVdUsed_maskDataVec_7_T_8[15:8],
       _GEN_35[7:4],
       _GEN_36[3:2],
       _GEN_36[1:0]
         | ((&(_typeMod_io_out_vs1Type[1:0])) ? io_in_bits_data_src_2[15:14] : 2'h0)}},
     {{_oldVdUsed_maskDataVec_6_T_8[15:8],
       _GEN_33[7:4],
       _GEN_34[3:2],
       _GEN_34[1:0]
         | ((&(_typeMod_io_out_vs1Type[1:0])) ? io_in_bits_data_src_2[13:12] : 2'h0)}},
     {{_oldVdUsed_maskDataVec_5_T_8[15:8],
       _GEN_31[7:4],
       _GEN_32[3:2],
       _GEN_32[1:0]
         | ((&(_typeMod_io_out_vs1Type[1:0])) ? io_in_bits_data_src_2[11:10] : 2'h0)}},
     {{_oldVdUsed_maskDataVec_4_T_8[15:8],
       _GEN_29[7:4],
       _GEN_30[3:2],
       _GEN_30[1:0]
         | ((&(_typeMod_io_out_vs1Type[1:0])) ? io_in_bits_data_src_2[9:8] : 2'h0)}},
     {{_oldVdUsed_maskDataVec_3_T_8[15:8],
       _GEN_27[7:4],
       _GEN_28[3:2],
       _GEN_28[1:0]
         | ((&(_typeMod_io_out_vs1Type[1:0])) ? io_in_bits_data_src_2[7:6] : 2'h0)}},
     {{_oldVdUsed_maskDataVec_2_T_8[15:8],
       _GEN_25[7:4],
       _GEN_26[3:2],
       _GEN_26[1:0]
         | ((&(_typeMod_io_out_vs1Type[1:0])) ? io_in_bits_data_src_2[5:4] : 2'h0)}},
     {{_oldVdUsed_maskDataVec_1_T_8[15:8],
       _GEN_23[7:4],
       _GEN_24[3:2],
       _GEN_24[1:0]
         | ((&(_typeMod_io_out_vs1Type[1:0])) ? io_in_bits_data_src_2[3:2] : 2'h0)}},
     {{_oldVdUsed_maskDataVec_0_T_8[15:8],
       _GEN_21[7:4],
       _GEN_22[3:2],
       _GEN_22[1:0]
         | ((&(_typeMod_io_out_vs1Type[1:0])) ? io_in_bits_data_src_2[1:0] : 2'h0)}}};
  wire [15:0]      _GEN_38 = _GEN_37[io_in_bits_ctrl_vpu_vuopIdx[2:0]];
  wire [7:0]       _GEN_39 = {7'h0, io_in_bits_ctrl_vpu_isNarrow};
  reg              outIsVwsll;
  reg              outIsVwsllEewVdIs64;
  reg              outIsVwsllEewVdIs32;
  reg              outIsVwsllEewVdIs16;
  reg  [3:0]       outEewVs1_oneHot;
  wire [127:0]     outVd =
    (outIsVwsllEewVdIs64 | ~outIsVwsll
       ? {_vIntFixpAlus_1_io_vd, _vIntFixpAlus_0_io_vd}
       : 128'h0)
    | (outIsVwsllEewVdIs32
         ? {_vIntFixpAlus_1_io_vd[63:32],
            _vIntFixpAlus_0_io_vd[63:32],
            _vIntFixpAlus_1_io_vd[31:0],
            _vIntFixpAlus_0_io_vd[31:0]}
         : 128'h0)
    | (outIsVwsllEewVdIs16
         ? {_vIntFixpAlus_1_io_vd[63:48],
            _vIntFixpAlus_0_io_vd[63:48],
            _vIntFixpAlus_1_io_vd[47:32],
            _vIntFixpAlus_0_io_vd[47:32],
            _vIntFixpAlus_1_io_vd[31:16],
            _vIntFixpAlus_0_io_vd[31:16],
            _vIntFixpAlus_1_io_vd[15:0],
            _vIntFixpAlus_0_io_vd[15:0]}
         : 128'h0);
  wire [15:0]      _outCmp_T_16 =
    outEewVs1_oneHot[0] ? {_vIntFixpAlus_1_io_cmpOut, _vIntFixpAlus_0_io_cmpOut} : 16'h0;
  wire [7:0]       _GEN_40 =
    _outCmp_T_16[7:0]
    | (outEewVs1_oneHot[1]
         ? {_vIntFixpAlus_1_io_cmpOut[3:0], _vIntFixpAlus_0_io_cmpOut[3:0]}
         : 8'h0);
  wire [3:0]       _GEN_41 =
    _GEN_40[3:0]
    | (outEewVs1_oneHot[2]
         ? {_vIntFixpAlus_1_io_cmpOut[1:0], _vIntFixpAlus_0_io_cmpOut[1:0]}
         : 4'h0);
  wire [1:0]       _GEN_42 =
    _GEN_41[1:0]
    | (outEewVs1_oneHot[3]
         ? {_vIntFixpAlus_1_io_cmpOut[0], _vIntFixpAlus_0_io_cmpOut[0]}
         : 2'h0);
  wire [7:0]       _GEN_43 =
    {3'h0,
     outEewVs1_oneHot[0],
     outEewVs1_oneHot[1],
     outEewVs1_oneHot[2],
     outEewVs1_oneHot[3],
     1'h0};
  wire [7:0]       elementsComputed =
    {1'h0,
     {1'h0,
      io_in_bits_ctrlPipe_1_vpu_vuopIdx[2:0] == 3'h1
        ? {1'h0,
           outEewVs1_oneHot[0],
           outEewVs1_oneHot[1],
           outEewVs1_oneHot[2],
           outEewVs1_oneHot[3],
           1'h0}
        : 6'h0}
       | (io_in_bits_ctrlPipe_1_vpu_vuopIdx[2:0] == 3'h2
            ? {1'h0,
               outEewVs1_oneHot[0],
               outEewVs1_oneHot[1],
               outEewVs1_oneHot[2],
               outEewVs1_oneHot[3],
               2'h0}
            : 7'h0)
       | (io_in_bits_ctrlPipe_1_vpu_vuopIdx[2:0] == 3'h3
            ? 7'({2'h0,
                  outEewVs1_oneHot[0],
                  outEewVs1_oneHot[1],
                  outEewVs1_oneHot[2],
                  outEewVs1_oneHot[3],
                  1'h0} * 7'h3)
            : 7'h0)}
    | (io_in_bits_ctrlPipe_1_vpu_vuopIdx[2:0] == 3'h4
         ? {1'h0,
            outEewVs1_oneHot[0],
            outEewVs1_oneHot[1],
            outEewVs1_oneHot[2],
            outEewVs1_oneHot[3],
            3'h0}
         : 8'h0)
    | (io_in_bits_ctrlPipe_1_vpu_vuopIdx[2:0] == 3'h5 ? 8'(_GEN_43 * 8'h5) : 8'h0)
    | (io_in_bits_ctrlPipe_1_vpu_vuopIdx[2:0] == 3'h6 ? 8'(_GEN_43 * 8'h6) : 8'h0)
    | ((&(io_in_bits_ctrlPipe_1_vpu_vuopIdx[2:0])) ? 8'(_GEN_43 * 8'h7) : 8'h0);
  wire [8:0]       _GEN_44 = {1'h0, elementsComputed};
  wire [8:0]       _GEN_45 = {1'h0, io_in_bits_dataPipe_1_src_4};
  wire [15:0]      outVxsat =
    io_in_bits_ctrlPipe_1_vpu_isNarrow
      ? {8'h0, _vIntFixpAlus_1_io_vxsat[3:0], _vIntFixpAlus_0_io_vxsat[3:0]}
      : {_vIntFixpAlus_1_io_vxsat, _vIntFixpAlus_0_io_vxsat};
  wire             narrowNeedCat =
    io_in_bits_ctrlPipe_1_vpu_vuopIdx[0] & io_in_bits_ctrlPipe_1_vpu_isNarrow;
  wire             outVstartGeVl =
    io_in_bits_ctrlPipe_1_vpu_vstart >= io_in_bits_dataPipe_1_src_4;
  always @(posedge clock or posedge reset) begin
    if (reset)
      validVecThisFu_1 <= 1'h0;
    else
      validVecThisFu_1 <= io_in_valid;
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (io_in_valid) begin
      outIsVwsll <= isVwsll;
      outIsVwsllEewVdIs64 <= isVwsllEewVdIs64;
      outIsVwsllEewVdIs32 <= isVwsllEewVdIs32;
      outIsVwsllEewVdIs16 <= isVwsllEewVdIs16;
    end
    if (io_in_bits_validPipe_0 & io_in_valid)
      outEewVs1_oneHot <= eewVs1_oneHot;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:45];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h2E; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        validVecThisFu_1 = _RANDOM[6'h0][0];
        outIsVwsll = _RANDOM[6'h2D][9];
        outIsVwsllEewVdIs64 = _RANDOM[6'h2D][10];
        outIsVwsllEewVdIs32 = _RANDOM[6'h2D][11];
        outIsVwsllEewVdIs16 = _RANDOM[6'h2D][12];
        outEewVs1_oneHot = _RANDOM[6'h2D][16:13];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        validVecThisFu_1 = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  VIAluSrcTypeModule typeMod (
    .io_in_fuOpType  (io_in_bits_ctrl_fuOpType),
    .io_in_vsew      (io_in_bits_ctrl_vpu_vsew),
    .io_in_isExt     (io_in_bits_ctrl_vpu_isExt),
    .io_in_isDstMask (io_in_bits_ctrl_vpu_isDstMask),
    .io_out_vs1Type  (_typeMod_io_out_vs1Type),
    .io_out_vs2Type  (_typeMod_io_out_vs2Type),
    .io_out_vdType   (_typeMod_io_out_vdType),
    .io_out_isVextF2 (_typeMod_io_out_isVextF2),
    .io_out_isVextF4 (_typeMod_io_out_isVextF4),
    .io_out_isVextF8 (_typeMod_io_out_isVextF8)
  );
  VecDataSplitModule vs2Split (
    .io_inVecData   (io_in_bits_data_src_1),
    .io_outVec8b_0  (_vs2Split_io_outVec8b_0),
    .io_outVec8b_1  (_vs2Split_io_outVec8b_1),
    .io_outVec8b_2  (_vs2Split_io_outVec8b_2),
    .io_outVec8b_3  (_vs2Split_io_outVec8b_3),
    .io_outVec8b_4  (_vs2Split_io_outVec8b_4),
    .io_outVec8b_5  (_vs2Split_io_outVec8b_5),
    .io_outVec8b_6  (_vs2Split_io_outVec8b_6),
    .io_outVec8b_7  (_vs2Split_io_outVec8b_7),
    .io_outVec8b_8  (_vs2Split_io_outVec8b_8),
    .io_outVec8b_9  (_vs2Split_io_outVec8b_9),
    .io_outVec8b_10 (_vs2Split_io_outVec8b_10),
    .io_outVec8b_11 (_vs2Split_io_outVec8b_11),
    .io_outVec8b_12 (_vs2Split_io_outVec8b_12),
    .io_outVec8b_13 (_vs2Split_io_outVec8b_13),
    .io_outVec8b_14 (_vs2Split_io_outVec8b_14),
    .io_outVec8b_15 (_vs2Split_io_outVec8b_15),
    .io_outVec16b_0 (_vs2Split_io_outVec16b_0),
    .io_outVec16b_1 (_vs2Split_io_outVec16b_1),
    .io_outVec16b_2 (_vs2Split_io_outVec16b_2),
    .io_outVec16b_3 (_vs2Split_io_outVec16b_3),
    .io_outVec16b_4 (_vs2Split_io_outVec16b_4),
    .io_outVec16b_5 (_vs2Split_io_outVec16b_5),
    .io_outVec16b_6 (_vs2Split_io_outVec16b_6),
    .io_outVec16b_7 (_vs2Split_io_outVec16b_7),
    .io_outVec32b_0 (_vs2Split_io_outVec32b_0),
    .io_outVec32b_1 (_vs2Split_io_outVec32b_1),
    .io_outVec32b_2 (_vs2Split_io_outVec32b_2),
    .io_outVec32b_3 (_vs2Split_io_outVec32b_3),
    .io_outVec64b_0 (_vs2Split_io_outVec64b_0),
    .io_outVec64b_1 (_vs2Split_io_outVec64b_1)
  );
  VecDataSplitModule vs1Split (
    .io_inVecData   (io_in_bits_data_src_0),
    .io_outVec8b_0  (_vs1Split_io_outVec8b_0),
    .io_outVec8b_1  (_vs1Split_io_outVec8b_1),
    .io_outVec8b_2  (_vs1Split_io_outVec8b_2),
    .io_outVec8b_3  (_vs1Split_io_outVec8b_3),
    .io_outVec8b_4  (_vs1Split_io_outVec8b_4),
    .io_outVec8b_5  (_vs1Split_io_outVec8b_5),
    .io_outVec8b_6  (_vs1Split_io_outVec8b_6),
    .io_outVec8b_7  (_vs1Split_io_outVec8b_7),
    .io_outVec8b_8  (_vs1Split_io_outVec8b_8),
    .io_outVec8b_9  (_vs1Split_io_outVec8b_9),
    .io_outVec8b_10 (_vs1Split_io_outVec8b_10),
    .io_outVec8b_11 (_vs1Split_io_outVec8b_11),
    .io_outVec8b_12 (_vs1Split_io_outVec8b_12),
    .io_outVec8b_13 (_vs1Split_io_outVec8b_13),
    .io_outVec8b_14 (_vs1Split_io_outVec8b_14),
    .io_outVec8b_15 (_vs1Split_io_outVec8b_15),
    .io_outVec16b_0 (_vs1Split_io_outVec16b_0),
    .io_outVec16b_1 (_vs1Split_io_outVec16b_1),
    .io_outVec16b_2 (_vs1Split_io_outVec16b_2),
    .io_outVec16b_3 (_vs1Split_io_outVec16b_3),
    .io_outVec16b_4 (_vs1Split_io_outVec16b_4),
    .io_outVec16b_5 (_vs1Split_io_outVec16b_5),
    .io_outVec16b_6 (_vs1Split_io_outVec16b_6),
    .io_outVec16b_7 (_vs1Split_io_outVec16b_7),
    .io_outVec32b_0 (_vs1Split_io_outVec32b_0),
    .io_outVec32b_1 (_vs1Split_io_outVec32b_1),
    .io_outVec32b_2 (_vs1Split_io_outVec32b_2),
    .io_outVec32b_3 (_vs1Split_io_outVec32b_3),
    .io_outVec64b_0 (_vs1Split_io_outVec64b_0),
    .io_outVec64b_1 (_vs1Split_io_outVec64b_1)
  );
  VIntFixpAlu64b vIntFixpAlus_0 (
    .clock          (clock),
    .io_fire        (io_in_valid),
    .io_opcode_op   (io_in_bits_ctrl_fuOpType[5:0]),
    .io_info_vm     (io_in_bits_ctrl_vpu_vm),
    .io_info_ma     (io_in_bits_ctrl_vpu_vma),
    .io_info_uopIdx (io_in_bits_ctrl_vpu_vuopIdx[5:0]),
    .io_info_vxrm   (io_vxrm),
    .io_srcType_0   (_typeMod_io_out_vs2Type),
    .io_srcType_1   (_typeMod_io_out_vs1Type),
    .io_vdType      (_typeMod_io_out_vdType),
    .io_vs1
      (_GEN
         ? {_vs1Split_io_outVec32b_2, _vs1Split_io_outVec32b_0}
         : isVwsllEewVdIs32
             ? {_vs1Split_io_outVec16b_6,
                _vs1Split_io_outVec16b_4,
                _vs1Split_io_outVec16b_2,
                _vs1Split_io_outVec16b_0}
             : isVwsllEewVdIs16
                 ? {_vs1Split_io_outVec8b_14,
                    _vs1Split_io_outVec8b_12,
                    _vs1Split_io_outVec8b_10,
                    _vs1Split_io_outVec8b_8,
                    _vs1Split_io_outVec8b_6,
                    _vs1Split_io_outVec8b_4,
                    _vs1Split_io_outVec8b_2,
                    _vs1Split_io_outVec8b_0}
                 : _vs1Split_io_outVec64b_0),
    .io_vs2_adder   (widen_vs2 ? vs2GroupedVec32b_0 : _vs2Split_io_outVec64b_0),
    .io_vs2_misc
      (_GEN_0
         ? vs2GroupedVec32b_0
         : _GEN_1
             ? {_vs2Split_io_outVec16b_6,
                _vs2Split_io_outVec16b_4,
                _vs2Split_io_outVec16b_2,
                _vs2Split_io_outVec16b_0}
             : _GEN_2
                 ? {_vs2Split_io_outVec8b_14,
                    _vs2Split_io_outVec8b_12,
                    _vs2Split_io_outVec8b_10,
                    _vs2Split_io_outVec8b_8,
                    _vs2Split_io_outVec8b_6,
                    _vs2Split_io_outVec8b_4,
                    _vs2Split_io_outVec8b_2,
                    _vs2Split_io_outVec8b_0}
                 : _vs2Split_io_outVec64b_0),
    .io_vmask
      ((_maskUsed_T_1_oneHot[0] ? _GEN_20[7:0] : 8'h0)
       | (_maskUsed_T_1_oneHot[1] ? {4'h0, _GEN_20[3:0]} : 8'h0)
       | (_maskUsed_T_1_oneHot[2] ? {6'h0, _GEN_20[1:0]} : 8'h0)
       | (_maskUsed_T_1_oneHot[3] ? {7'h0, _GEN_20[0]} : 8'h0)),
    .io_oldVd
      (((|(_typeMod_io_out_vs1Type[1:0])) ? 8'h0 : _GEN_38[7:0])
       | (_eewVs1_sew_oneHot_T_1 ? {4'h0, _GEN_38[3:0]} : 8'h0)
       | (_eewVs1_sew_oneHot_T_2 ? {6'h0, _GEN_38[1:0]} : 8'h0)
       | ((&(_typeMod_io_out_vs1Type[1:0])) ? {7'h0, _GEN_38[0]} : 8'h0)),
    .io_narrow      (_GEN_39),
    .io_isSub       (|_decoderOut_orMatrixOutputs_T_4),
    .io_isMisc      (~(|_decoderOut_orMatrixOutputs_T_2)),
    .io_isFixp      (isFixp),
    .io_widen       (widen),
    .io_widen_vs2   (widen_vs2),
    .io_vd          (_vIntFixpAlus_0_io_vd),
    .io_narrowVd    (_vIntFixpAlus_0_io_narrowVd),
    .io_cmpOut      (_vIntFixpAlus_0_io_cmpOut),
    .io_vxsat       (_vIntFixpAlus_0_io_vxsat)
  );
  VIntFixpAlu64b vIntFixpAlus_1 (
    .clock          (clock),
    .io_fire        (io_in_valid),
    .io_opcode_op   (io_in_bits_ctrl_fuOpType[5:0]),
    .io_info_vm     (io_in_bits_ctrl_vpu_vm),
    .io_info_ma     (io_in_bits_ctrl_vpu_vma),
    .io_info_uopIdx (io_in_bits_ctrl_vpu_vuopIdx[5:0]),
    .io_info_vxrm   (io_vxrm),
    .io_srcType_0   (_typeMod_io_out_vs2Type),
    .io_srcType_1   (_typeMod_io_out_vs1Type),
    .io_vdType      (_typeMod_io_out_vdType),
    .io_vs1
      (_GEN
         ? {_vs1Split_io_outVec32b_3, _vs1Split_io_outVec32b_1}
         : isVwsllEewVdIs32
             ? {_vs1Split_io_outVec16b_7,
                _vs1Split_io_outVec16b_5,
                _vs1Split_io_outVec16b_3,
                _vs1Split_io_outVec16b_1}
             : isVwsllEewVdIs16
                 ? {_vs1Split_io_outVec8b_15,
                    _vs1Split_io_outVec8b_13,
                    _vs1Split_io_outVec8b_11,
                    _vs1Split_io_outVec8b_9,
                    _vs1Split_io_outVec8b_7,
                    _vs1Split_io_outVec8b_5,
                    _vs1Split_io_outVec8b_3,
                    _vs1Split_io_outVec8b_1}
                 : _vs1Split_io_outVec64b_1),
    .io_vs2_adder   (widen_vs2 ? vs2GroupedVec32b_1 : _vs2Split_io_outVec64b_1),
    .io_vs2_misc
      (_GEN_0
         ? vs2GroupedVec32b_1
         : _GEN_1
             ? {_vs2Split_io_outVec16b_7,
                _vs2Split_io_outVec16b_5,
                _vs2Split_io_outVec16b_3,
                _vs2Split_io_outVec16b_1}
             : _GEN_2
                 ? {_vs2Split_io_outVec8b_15,
                    _vs2Split_io_outVec8b_13,
                    _vs2Split_io_outVec8b_11,
                    _vs2Split_io_outVec8b_9,
                    _vs2Split_io_outVec8b_7,
                    _vs2Split_io_outVec8b_5,
                    _vs2Split_io_outVec8b_3,
                    _vs2Split_io_outVec8b_1}
                 : _vs2Split_io_outVec64b_1),
    .io_vmask
      ((_maskUsed_T_1_oneHot[0] ? _GEN_20[15:8] : 8'h0)
       | (_maskUsed_T_1_oneHot[1] ? {4'h0, _GEN_20[7:4]} : 8'h0)
       | (_maskUsed_T_1_oneHot[2] ? {6'h0, _GEN_20[3:2]} : 8'h0)
       | (_maskUsed_T_1_oneHot[3] ? {7'h0, _GEN_20[1]} : 8'h0)),
    .io_oldVd
      (((|(_typeMod_io_out_vs1Type[1:0])) ? 8'h0 : _GEN_38[15:8])
       | (_eewVs1_sew_oneHot_T_1 ? {4'h0, _GEN_38[7:4]} : 8'h0)
       | (_eewVs1_sew_oneHot_T_2 ? {6'h0, _GEN_38[3:2]} : 8'h0)
       | ((&(_typeMod_io_out_vs1Type[1:0])) ? {7'h0, _GEN_38[1]} : 8'h0)),
    .io_narrow      (_GEN_39),
    .io_isSub       (|_decoderOut_orMatrixOutputs_T_4),
    .io_isMisc      (~(|_decoderOut_orMatrixOutputs_T_2)),
    .io_isFixp      (isFixp),
    .io_widen       (widen),
    .io_widen_vs2   (widen_vs2),
    .io_vd          (_vIntFixpAlus_1_io_vd),
    .io_narrowVd    (_vIntFixpAlus_1_io_narrowVd),
    .io_cmpOut      (_vIntFixpAlus_1_io_cmpOut),
    .io_vxsat       (_vIntFixpAlus_1_io_vxsat)
  );
  Mgu mgu (
    .io_in_vd
      (io_in_bits_ctrlPipe_1_vpu_isNarrow
         ? (narrowNeedCat
              ? {_vIntFixpAlus_1_io_narrowVd,
                 _vIntFixpAlus_0_io_narrowVd,
                 io_in_bits_dataPipe_1_src_2[63:0]}
              : {io_in_bits_dataPipe_1_src_2[127:64],
                 _vIntFixpAlus_1_io_narrowVd,
                 _vIntFixpAlus_0_io_narrowVd})
         : io_in_bits_ctrlPipe_1_vpu_isDstMask
             ? {112'h0,
                9'(_GEN_44 + 9'hF) >= _GEN_45 | _outCmp_T_16[15],
                9'(_GEN_44 + 9'hE) >= _GEN_45 | _outCmp_T_16[14],
                9'(_GEN_44 + 9'hD) >= _GEN_45 | _outCmp_T_16[13],
                9'(_GEN_44 + 9'hC) >= _GEN_45 | _outCmp_T_16[12],
                9'(_GEN_44 + 9'hB) >= _GEN_45 | _outCmp_T_16[11],
                9'(_GEN_44 + 9'hA) >= _GEN_45 | _outCmp_T_16[10],
                9'(_GEN_44 + 9'h9) >= _GEN_45 | _outCmp_T_16[9],
                9'(_GEN_44 + 9'h8) >= _GEN_45 | _outCmp_T_16[8],
                9'(_GEN_44 + 9'h7) >= _GEN_45 | _GEN_40[7],
                9'(_GEN_44 + 9'h6) >= _GEN_45 | _GEN_40[6],
                9'(_GEN_44 + 9'h5) >= _GEN_45 | _GEN_40[5],
                9'(_GEN_44 + 9'h4) >= _GEN_45 | _GEN_40[4],
                9'(_GEN_44 + 9'h3) >= _GEN_45 | _GEN_41[3],
                9'(_GEN_44 + 9'h2) >= _GEN_45 | _GEN_41[2],
                9'(_GEN_44 + 9'h1) >= _GEN_45 | _GEN_42[1],
                elementsComputed >= io_in_bits_dataPipe_1_src_4 | _GEN_42[0]}
             : outVd),
    .io_in_oldVd        (io_in_bits_dataPipe_1_src_2),
    .io_in_mask
      (io_in_bits_ctrlPipe_1_fuOpType == 9'h3 | io_in_bits_ctrlPipe_1_fuOpType == 9'h104
       | io_in_bits_ctrlPipe_1_fuOpType == 9'h84 | io_in_bits_ctrlPipe_1_fuOpType == 9'h5
       | io_in_bits_ctrlPipe_1_fuOpType == 9'h106
       | io_in_bits_ctrlPipe_1_fuOpType == 9'h86 | io_in_bits_ctrlPipe_1_fuOpType == 9'h19
         ? 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
         : io_in_bits_ctrlPipe_1_fuOpType == 9'h84
           | io_in_bits_ctrlPipe_1_fuOpType == 9'h86
             ? 128'h0
             : io_in_bits_ctrlPipe_1_vpu_vm
                 ? 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
                 : io_in_bits_dataPipe_1_src_3),
    .io_in_info_ta      (io_in_bits_ctrlPipe_1_vpu_vta),
    .io_in_info_ma      (io_in_bits_ctrlPipe_1_vpu_vma),
    .io_in_info_vl
      (io_in_bits_ctrlPipe_1_fuOpType[5:0] == 6'h2E ? 8'h1 : io_in_bits_dataPipe_1_src_4),
    .io_in_info_vstart  (io_in_bits_ctrlPipe_1_vpu_vstart),
    .io_in_info_eew
      ((io_in_bits_ctrlPipe_1_fuOpType[8:7] == 2'h1
        | io_in_bits_ctrlPipe_1_fuOpType[8:7] == 2'h2) & ~io_in_bits_ctrlPipe_1_vpu_isExt
       & ~io_in_bits_ctrlPipe_1_vpu_isDstMask
         ? 2'(io_in_bits_ctrlPipe_1_vpu_vsew + 2'h1)
         : io_in_bits_ctrlPipe_1_vpu_vsew),
    .io_in_info_vdIdx   (io_in_bits_ctrlPipe_1_vpu_vuopIdx[2:0]),
    .io_in_info_narrow  (io_in_bits_ctrlPipe_1_vpu_isNarrow),
    .io_in_info_dstMask (io_in_bits_ctrlPipe_1_vpu_isDstMask),
    .io_out_vd          (_mgu_io_out_vd),
    .io_out_active      (_mgu_io_out_active)
  );
  Mgtu mgtu (
    .io_in_vd
      (io_in_bits_ctrlPipe_1_vpu_isDstMask & ~io_in_bits_ctrlPipe_1_vpu_isOpMask
         ? _mgu_io_out_vd
         : outVd),
    .io_in_vl  (io_in_bits_dataPipe_1_src_4),
    .io_out_vd (_mgtu_io_out_vd)
  );
  assign io_out_valid = io_in_bits_validPipe_1 & validVecThisFu_1;
  assign io_out_bits_ctrl_robIdx_flag = io_in_bits_ctrlPipe_1_robIdx_flag;
  assign io_out_bits_ctrl_robIdx_value = io_in_bits_ctrlPipe_1_robIdx_value;
  assign io_out_bits_ctrl_pdest = io_in_bits_ctrlPipe_1_pdest;
  assign io_out_bits_ctrl_vecWen = io_in_bits_ctrlPipe_1_vecWen;
  assign io_out_bits_ctrl_v0Wen = io_in_bits_ctrlPipe_1_v0Wen;
  assign io_out_bits_res_data =
    outVstartGeVl
      ? io_in_bits_dataPipe_1_src_2
      : io_in_bits_ctrlPipe_1_vpu_isDstMask ? _mgtu_io_out_vd : _mgu_io_out_vd;
  assign io_out_bits_res_vxsat =
    ~outVstartGeVl
    & (|((narrowNeedCat ? {outVxsat[7:0], 8'h0} : outVxsat) & _mgu_io_out_active));
endmodule

