
city_dispatch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009194  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e80  08009364  08009364  0000a364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a1e4  0800a1e4  0000c06c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a1e4  0800a1e4  0000b1e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a1ec  0800a1ec  0000c06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a1ec  0800a1ec  0000b1ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a1f0  0800a1f0  0000b1f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800a1f4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00019c5c  2000006c  0800a260  0000c06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20019cc8  0800a260  0000ccc8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020227  00000000  00000000  0000c09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000420a  00000000  00000000  0002c2c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018c0  00000000  00000000  000304d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000138d  00000000  00000000  00031d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a3ed  00000000  00000000  0003311d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ebfe  00000000  00000000  0005d50a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ffa4c  00000000  00000000  0007c108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017bb54  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007244  00000000  00000000  0017bb98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00182ddc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800934c 	.word	0x0800934c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	0800934c 	.word	0x0800934c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <vDispatcherCode>:

void initDispatcher(void) {

}

void vDispatcherCode(void *pvParameters) {
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b09e      	sub	sp, #120	@ 0x78
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
	configASSERT(((uint32_t) pvParameters) == 1);
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	2b01      	cmp	r3, #1
 80005ac:	d00d      	beq.n	80005ca <vDispatcherCode+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80005ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005b2:	b672      	cpsid	i
 80005b4:	f383 8811 	msr	BASEPRI, r3
 80005b8:	f3bf 8f6f 	isb	sy
 80005bc:	f3bf 8f4f 	dsb	sy
 80005c0:	b662      	cpsie	i
 80005c2:	677b      	str	r3, [r7, #116]	@ 0x74
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80005c4:	bf00      	nop
 80005c6:	bf00      	nop
 80005c8:	e7fd      	b.n	80005c6 <vDispatcherCode+0x26>
	uint32_t ulNotificationValue;

	for(;;) {
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 80005ca:	2201      	movs	r2, #1
 80005cc:	2180      	movs	r1, #128	@ 0x80
 80005ce:	4859      	ldr	r0, [pc, #356]	@ (8000734 <vDispatcherCode+0x194>)
 80005d0:	f001 fc78 	bl	8001ec4 <HAL_GPIO_WritePin>
		printf("Dispatcher Entered BLOCKED state! \r\n");
 80005d4:	4858      	ldr	r0, [pc, #352]	@ (8000738 <vDispatcherCode+0x198>)
 80005d6:	f007 fead 	bl	8008334 <puts>
		fflush(stdout);
 80005da:	4b58      	ldr	r3, [pc, #352]	@ (800073c <vDispatcherCode+0x19c>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	689b      	ldr	r3, [r3, #8]
 80005e0:	4618      	mov	r0, r3
 80005e2:	f007 fd69 	bl	80080b8 <fflush>
		xTaskNotifyWait(0x00, 0x00, &ulNotificationValue, portMAX_DELAY);
 80005e6:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 80005ea:	f04f 33ff 	mov.w	r3, #4294967295
 80005ee:	2100      	movs	r1, #0
 80005f0:	2000      	movs	r0, #0
 80005f2:	f006 fb85 	bl	8006d00 <xTaskNotifyWait>
		printf("Dispatcher in RUNNING state! \n \tPerforming a task! \r\n");
 80005f6:	4852      	ldr	r0, [pc, #328]	@ (8000740 <vDispatcherCode+0x1a0>)
 80005f8:	f007 fe9c 	bl	8008334 <puts>
		fflush(stdout);
 80005fc:	4b4f      	ldr	r3, [pc, #316]	@ (800073c <vDispatcherCode+0x19c>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	689b      	ldr	r3, [r3, #8]
 8000602:	4618      	mov	r0, r3
 8000604:	f007 fd58 	bl	80080b8 <fflush>
		DispatcherPacket new_packet;
		if( xQueueReceive(qDispatcher, &new_packet, portMAX_DELAY) == pdPASS) {
 8000608:	4b4e      	ldr	r3, [pc, #312]	@ (8000744 <vDispatcherCode+0x1a4>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	f107 0108 	add.w	r1, r7, #8
 8000610:	f04f 32ff 	mov.w	r2, #4294967295
 8000614:	4618      	mov	r0, r3
 8000616:	f004 ffbd 	bl	8005594 <xQueueReceive>
 800061a:	4603      	mov	r3, r0
 800061c:	2b01      	cmp	r3, #1
 800061e:	d1d4      	bne.n	80005ca <vDispatcherCode+0x2a>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000620:	2200      	movs	r2, #0
 8000622:	2180      	movs	r1, #128	@ 0x80
 8000624:	4843      	ldr	r0, [pc, #268]	@ (8000734 <vDispatcherCode+0x194>)
 8000626:	f001 fc4d 	bl	8001ec4 <HAL_GPIO_WritePin>
			printf("Dispatcher routing received packet! \r\n");
 800062a:	4847      	ldr	r0, [pc, #284]	@ (8000748 <vDispatcherCode+0x1a8>)
 800062c:	f007 fe82 	bl	8008334 <puts>
			fflush(stdout);
 8000630:	4b42      	ldr	r3, [pc, #264]	@ (800073c <vDispatcherCode+0x19c>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	689b      	ldr	r3, [r3, #8]
 8000636:	4618      	mov	r0, r3
 8000638:	f007 fd3e 	bl	80080b8 <fflush>
			xSemaphoreTake(xTasksDataMutex, portMAX_DELAY);
 800063c:	4b43      	ldr	r3, [pc, #268]	@ (800074c <vDispatcherCode+0x1ac>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f04f 31ff 	mov.w	r1, #4294967295
 8000644:	4618      	mov	r0, r3
 8000646:	f005 f88d 	bl	8005764 <xQueueSemaphoreTake>
			total_tasks_ran++;
 800064a:	4b41      	ldr	r3, [pc, #260]	@ (8000750 <vDispatcherCode+0x1b0>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	3301      	adds	r3, #1
 8000650:	4a3f      	ldr	r2, [pc, #252]	@ (8000750 <vDispatcherCode+0x1b0>)
 8000652:	6013      	str	r3, [r2, #0]
			printf("Total Tasks Ran: %d \r\n", (int)total_tasks_ran);
 8000654:	4b3e      	ldr	r3, [pc, #248]	@ (8000750 <vDispatcherCode+0x1b0>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4619      	mov	r1, r3
 800065a:	483e      	ldr	r0, [pc, #248]	@ (8000754 <vDispatcherCode+0x1b4>)
 800065c:	f007 fe02 	bl	8008264 <iprintf>
			fflush(stdout);
 8000660:	4b36      	ldr	r3, [pc, #216]	@ (800073c <vDispatcherCode+0x19c>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	689b      	ldr	r3, [r3, #8]
 8000666:	4618      	mov	r0, r3
 8000668:	f007 fd26 	bl	80080b8 <fflush>
			xSemaphoreGive(xTasksDataMutex);
 800066c:	4b37      	ldr	r3, [pc, #220]	@ (800074c <vDispatcherCode+0x1ac>)
 800066e:	6818      	ldr	r0, [r3, #0]
 8000670:	2300      	movs	r3, #0
 8000672:	2200      	movs	r2, #0
 8000674:	2100      	movs	r1, #0
 8000676:	f004 fddf 	bl	8005238 <xQueueGenericSend>
			switch(new_packet.department) {
 800067a:	7a3b      	ldrb	r3, [r7, #8]
 800067c:	2b03      	cmp	r3, #3
 800067e:	d8a4      	bhi.n	80005ca <vDispatcherCode+0x2a>
 8000680:	a201      	add	r2, pc, #4	@ (adr r2, 8000688 <vDispatcherCode+0xe8>)
 8000682:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000686:	bf00      	nop
 8000688:	08000699 	.word	0x08000699
 800068c:	080006bf 	.word	0x080006bf
 8000690:	080006e5 	.word	0x080006e5
 8000694:	0800070b 	.word	0x0800070b
				case AMBULANCE:
					xQueueSend(qAmbulance, &new_packet, portMAX_DELAY);
 8000698:	4b2f      	ldr	r3, [pc, #188]	@ (8000758 <vDispatcherCode+0x1b8>)
 800069a:	6818      	ldr	r0, [r3, #0]
 800069c:	f107 0108 	add.w	r1, r7, #8
 80006a0:	2300      	movs	r3, #0
 80006a2:	f04f 32ff 	mov.w	r2, #4294967295
 80006a6:	f004 fdc7 	bl	8005238 <xQueueGenericSend>
					printf("Packet sent to Ambulance queue! \r\n");
 80006aa:	482c      	ldr	r0, [pc, #176]	@ (800075c <vDispatcherCode+0x1bc>)
 80006ac:	f007 fe42 	bl	8008334 <puts>
					fflush(stdout);
 80006b0:	4b22      	ldr	r3, [pc, #136]	@ (800073c <vDispatcherCode+0x19c>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	689b      	ldr	r3, [r3, #8]
 80006b6:	4618      	mov	r0, r3
 80006b8:	f007 fcfe 	bl	80080b8 <fflush>

					break;
 80006bc:	e039      	b.n	8000732 <vDispatcherCode+0x192>
				case POLICE:
					xQueueSend(qPolice, &new_packet, portMAX_DELAY);
 80006be:	4b28      	ldr	r3, [pc, #160]	@ (8000760 <vDispatcherCode+0x1c0>)
 80006c0:	6818      	ldr	r0, [r3, #0]
 80006c2:	f107 0108 	add.w	r1, r7, #8
 80006c6:	2300      	movs	r3, #0
 80006c8:	f04f 32ff 	mov.w	r2, #4294967295
 80006cc:	f004 fdb4 	bl	8005238 <xQueueGenericSend>
					printf("Packet sent to Police queue! \r\n");
 80006d0:	4824      	ldr	r0, [pc, #144]	@ (8000764 <vDispatcherCode+0x1c4>)
 80006d2:	f007 fe2f 	bl	8008334 <puts>
					fflush(stdout);
 80006d6:	4b19      	ldr	r3, [pc, #100]	@ (800073c <vDispatcherCode+0x19c>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	689b      	ldr	r3, [r3, #8]
 80006dc:	4618      	mov	r0, r3
 80006de:	f007 fceb 	bl	80080b8 <fflush>
					break;
 80006e2:	e026      	b.n	8000732 <vDispatcherCode+0x192>
				case FIRE:
					xQueueSend(qFire, &new_packet, portMAX_DELAY);
 80006e4:	4b20      	ldr	r3, [pc, #128]	@ (8000768 <vDispatcherCode+0x1c8>)
 80006e6:	6818      	ldr	r0, [r3, #0]
 80006e8:	f107 0108 	add.w	r1, r7, #8
 80006ec:	2300      	movs	r3, #0
 80006ee:	f04f 32ff 	mov.w	r2, #4294967295
 80006f2:	f004 fda1 	bl	8005238 <xQueueGenericSend>
					printf("Packet sent to Fire Dep queue! \r\n");
 80006f6:	481d      	ldr	r0, [pc, #116]	@ (800076c <vDispatcherCode+0x1cc>)
 80006f8:	f007 fe1c 	bl	8008334 <puts>
					fflush(stdout);
 80006fc:	4b0f      	ldr	r3, [pc, #60]	@ (800073c <vDispatcherCode+0x19c>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	689b      	ldr	r3, [r3, #8]
 8000702:	4618      	mov	r0, r3
 8000704:	f007 fcd8 	bl	80080b8 <fflush>
					break;
 8000708:	e013      	b.n	8000732 <vDispatcherCode+0x192>
				case CORONA:
					xQueueSend(qCorona, &new_packet, portMAX_DELAY);
 800070a:	4b19      	ldr	r3, [pc, #100]	@ (8000770 <vDispatcherCode+0x1d0>)
 800070c:	6818      	ldr	r0, [r3, #0]
 800070e:	f107 0108 	add.w	r1, r7, #8
 8000712:	2300      	movs	r3, #0
 8000714:	f04f 32ff 	mov.w	r2, #4294967295
 8000718:	f004 fd8e 	bl	8005238 <xQueueGenericSend>
					printf("Packet sent to Corona queue! \r\n");
 800071c:	4815      	ldr	r0, [pc, #84]	@ (8000774 <vDispatcherCode+0x1d4>)
 800071e:	f007 fe09 	bl	8008334 <puts>
					fflush(stdout);
 8000722:	4b06      	ldr	r3, [pc, #24]	@ (800073c <vDispatcherCode+0x19c>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	689b      	ldr	r3, [r3, #8]
 8000728:	4618      	mov	r0, r3
 800072a:	f007 fcc5 	bl	80080b8 <fflush>
					break;
 800072e:	bf00      	nop
 8000730:	e74b      	b.n	80005ca <vDispatcherCode+0x2a>
	for(;;) {
 8000732:	e74a      	b.n	80005ca <vDispatcherCode+0x2a>
 8000734:	40020400 	.word	0x40020400
 8000738:	08009364 	.word	0x08009364
 800073c:	2000001c 	.word	0x2000001c
 8000740:	08009388 	.word	0x08009388
 8000744:	2000065c 	.word	0x2000065c
 8000748:	080093c0 	.word	0x080093c0
 800074c:	200006a4 	.word	0x200006a4
 8000750:	200006a0 	.word	0x200006a0
 8000754:	080093e8 	.word	0x080093e8
 8000758:	2000064c 	.word	0x2000064c
 800075c:	08009400 	.word	0x08009400
 8000760:	20000650 	.word	0x20000650
 8000764:	08009424 	.word	0x08009424
 8000768:	20000654 	.word	0x20000654
 800076c:	08009444 	.word	0x08009444
 8000770:	20000658 	.word	0x20000658
 8000774:	08009468 	.word	0x08009468

08000778 <generateDispatcherMSG>:
			}
		}
	}
}

void generateDispatcherMSG(DispatcherPacket* hDispPacket) {
 8000778:	b580      	push	{r7, lr}
 800077a:	b084      	sub	sp, #16
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
	/*
	 * TODO: Consider creating a Mutex for when trying to modify hDispPacket.
	 * 		 It's also used in the TIM2 Interrupt Handler.
	 */
	enum DepartmentsEnum dep;
	uint8_t msgIdx = 0;
 8000780:	2300      	movs	r3, #0
 8000782:	73bb      	strb	r3, [r7, #14]

	// Generate Department
	uint32_t random_number = 0;
 8000784:	2300      	movs	r3, #0
 8000786:	60bb      	str	r3, [r7, #8]
	if (HAL_RNG_GenerateRandomNumber(&hrng, &random_number) == HAL_OK) {
 8000788:	f107 0308 	add.w	r3, r7, #8
 800078c:	4619      	mov	r1, r3
 800078e:	4861      	ldr	r0, [pc, #388]	@ (8000914 <generateDispatcherMSG+0x19c>)
 8000790:	f002 fe02 	bl	8003398 <HAL_RNG_GenerateRandomNumber>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d107      	bne.n	80007aa <generateDispatcherMSG+0x32>
	        dep = (random_number % 4);
 800079a:	68bb      	ldr	r3, [r7, #8]
 800079c:	b2db      	uxtb	r3, r3
 800079e:	f003 0303 	and.w	r3, r3, #3
 80007a2:	73fb      	strb	r3, [r7, #15]
	        hDispPacket->department = dep;
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	7bfa      	ldrb	r2, [r7, #15]
 80007a8:	701a      	strb	r2, [r3, #0]
	}

	// Pick a message
	switch(dep) {
 80007aa:	7bfb      	ldrb	r3, [r7, #15]
 80007ac:	2b03      	cmp	r3, #3
 80007ae:	f200 8093 	bhi.w	80008d8 <generateDispatcherMSG+0x160>
 80007b2:	a201      	add	r2, pc, #4	@ (adr r2, 80007b8 <generateDispatcherMSG+0x40>)
 80007b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007b8:	080007c9 	.word	0x080007c9
 80007bc:	08000807 	.word	0x08000807
 80007c0:	08000851 	.word	0x08000851
 80007c4:	0800089b 	.word	0x0800089b
		case AMBULANCE:
			if (HAL_RNG_GenerateRandomNumber(&hrng, &random_number) == HAL_OK) {
 80007c8:	f107 0308 	add.w	r3, r7, #8
 80007cc:	4619      	mov	r1, r3
 80007ce:	4851      	ldr	r0, [pc, #324]	@ (8000914 <generateDispatcherMSG+0x19c>)
 80007d0:	f002 fde2 	bl	8003398 <HAL_RNG_GenerateRandomNumber>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d104      	bne.n	80007e4 <generateDispatcherMSG+0x6c>
				msgIdx = (uint8_t)(random_number % AMB_STRINGS_LEN);
 80007da:	68bb      	ldr	r3, [r7, #8]
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	f003 0307 	and.w	r3, r3, #7
 80007e2:	73bb      	strb	r3, [r7, #14]
			}
			strncpy(hDispPacket->message, vAMBstrings[msgIdx], MAX_MSG_LENGTH - 1);
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	1c58      	adds	r0, r3, #1
 80007e8:	7bbb      	ldrb	r3, [r7, #14]
 80007ea:	2264      	movs	r2, #100	@ 0x64
 80007ec:	fb02 f303 	mul.w	r3, r2, r3
 80007f0:	4a49      	ldr	r2, [pc, #292]	@ (8000918 <generateDispatcherMSG+0x1a0>)
 80007f2:	4413      	add	r3, r2
 80007f4:	2263      	movs	r2, #99	@ 0x63
 80007f6:	4619      	mov	r1, r3
 80007f8:	f007 feb8 	bl	800856c <strncpy>
			hDispPacket->message[MAX_MSG_LENGTH - 1] = '\0';
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	2200      	movs	r2, #0
 8000800:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
			break;
 8000804:	e069      	b.n	80008da <generateDispatcherMSG+0x162>


		case POLICE:
			if (HAL_RNG_GenerateRandomNumber(&hrng, &random_number) == HAL_OK) {
 8000806:	f107 0308 	add.w	r3, r7, #8
 800080a:	4619      	mov	r1, r3
 800080c:	4841      	ldr	r0, [pc, #260]	@ (8000914 <generateDispatcherMSG+0x19c>)
 800080e:	f002 fdc3 	bl	8003398 <HAL_RNG_GenerateRandomNumber>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d10a      	bne.n	800082e <generateDispatcherMSG+0xb6>
				msgIdx = (uint8_t)(random_number % POLICE_STRINGS_LEN);
 8000818:	68b9      	ldr	r1, [r7, #8]
 800081a:	4b40      	ldr	r3, [pc, #256]	@ (800091c <generateDispatcherMSG+0x1a4>)
 800081c:	fba3 2301 	umull	r2, r3, r3, r1
 8000820:	089a      	lsrs	r2, r3, #2
 8000822:	4613      	mov	r3, r2
 8000824:	009b      	lsls	r3, r3, #2
 8000826:	4413      	add	r3, r2
 8000828:	1aca      	subs	r2, r1, r3
 800082a:	4613      	mov	r3, r2
 800082c:	73bb      	strb	r3, [r7, #14]
			}
			strncpy(hDispPacket->message, vPOLstrings[msgIdx], MAX_MSG_LENGTH - 1);
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	1c58      	adds	r0, r3, #1
 8000832:	7bbb      	ldrb	r3, [r7, #14]
 8000834:	2264      	movs	r2, #100	@ 0x64
 8000836:	fb02 f303 	mul.w	r3, r2, r3
 800083a:	4a39      	ldr	r2, [pc, #228]	@ (8000920 <generateDispatcherMSG+0x1a8>)
 800083c:	4413      	add	r3, r2
 800083e:	2263      	movs	r2, #99	@ 0x63
 8000840:	4619      	mov	r1, r3
 8000842:	f007 fe93 	bl	800856c <strncpy>
			hDispPacket->message[MAX_MSG_LENGTH - 1] = '\0';
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	2200      	movs	r2, #0
 800084a:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
			break;
 800084e:	e044      	b.n	80008da <generateDispatcherMSG+0x162>


		case FIRE:
			if (HAL_RNG_GenerateRandomNumber(&hrng, &random_number) == HAL_OK) {
 8000850:	f107 0308 	add.w	r3, r7, #8
 8000854:	4619      	mov	r1, r3
 8000856:	482f      	ldr	r0, [pc, #188]	@ (8000914 <generateDispatcherMSG+0x19c>)
 8000858:	f002 fd9e 	bl	8003398 <HAL_RNG_GenerateRandomNumber>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d10a      	bne.n	8000878 <generateDispatcherMSG+0x100>
				msgIdx = (uint8_t)(random_number % FIRE_STRINGS_LEN);
 8000862:	68b9      	ldr	r1, [r7, #8]
 8000864:	4b2f      	ldr	r3, [pc, #188]	@ (8000924 <generateDispatcherMSG+0x1ac>)
 8000866:	fba3 2301 	umull	r2, r3, r3, r1
 800086a:	085a      	lsrs	r2, r3, #1
 800086c:	4613      	mov	r3, r2
 800086e:	00db      	lsls	r3, r3, #3
 8000870:	4413      	add	r3, r2
 8000872:	1aca      	subs	r2, r1, r3
 8000874:	4613      	mov	r3, r2
 8000876:	73bb      	strb	r3, [r7, #14]
			}
			strncpy(hDispPacket->message, vFIREstrings[msgIdx], MAX_MSG_LENGTH - 1);
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	1c58      	adds	r0, r3, #1
 800087c:	7bbb      	ldrb	r3, [r7, #14]
 800087e:	2264      	movs	r2, #100	@ 0x64
 8000880:	fb02 f303 	mul.w	r3, r2, r3
 8000884:	4a28      	ldr	r2, [pc, #160]	@ (8000928 <generateDispatcherMSG+0x1b0>)
 8000886:	4413      	add	r3, r2
 8000888:	2263      	movs	r2, #99	@ 0x63
 800088a:	4619      	mov	r1, r3
 800088c:	f007 fe6e 	bl	800856c <strncpy>
			hDispPacket->message[MAX_MSG_LENGTH - 1] = '\0';
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	2200      	movs	r2, #0
 8000894:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
			break;
 8000898:	e01f      	b.n	80008da <generateDispatcherMSG+0x162>


		case CORONA:
			if (HAL_RNG_GenerateRandomNumber(&hrng, &random_number) == HAL_OK) {
 800089a:	f107 0308 	add.w	r3, r7, #8
 800089e:	4619      	mov	r1, r3
 80008a0:	481c      	ldr	r0, [pc, #112]	@ (8000914 <generateDispatcherMSG+0x19c>)
 80008a2:	f002 fd79 	bl	8003398 <HAL_RNG_GenerateRandomNumber>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d104      	bne.n	80008b6 <generateDispatcherMSG+0x13e>
				msgIdx = (uint8_t)(random_number % CORONA_STRINGS_LEN);
 80008ac:	68bb      	ldr	r3, [r7, #8]
 80008ae:	b2db      	uxtb	r3, r3
 80008b0:	f003 0307 	and.w	r3, r3, #7
 80008b4:	73bb      	strb	r3, [r7, #14]
			}
			strncpy(hDispPacket->message, vCORstrings[msgIdx], MAX_MSG_LENGTH - 1);
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	1c58      	adds	r0, r3, #1
 80008ba:	7bbb      	ldrb	r3, [r7, #14]
 80008bc:	2264      	movs	r2, #100	@ 0x64
 80008be:	fb02 f303 	mul.w	r3, r2, r3
 80008c2:	4a1a      	ldr	r2, [pc, #104]	@ (800092c <generateDispatcherMSG+0x1b4>)
 80008c4:	4413      	add	r3, r2
 80008c6:	2263      	movs	r2, #99	@ 0x63
 80008c8:	4619      	mov	r1, r3
 80008ca:	f007 fe4f 	bl	800856c <strncpy>
			hDispPacket->message[MAX_MSG_LENGTH - 1] = '\0';
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	2200      	movs	r2, #0
 80008d2:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
			break;
 80008d6:	e000      	b.n	80008da <generateDispatcherMSG+0x162>


		default:
			break;
 80008d8:	bf00      	nop
	}

	// Pick handling time
	if (HAL_RNG_GenerateRandomNumber(&hrng, &random_number) == HAL_OK) {
 80008da:	f107 0308 	add.w	r3, r7, #8
 80008de:	4619      	mov	r1, r3
 80008e0:	480c      	ldr	r0, [pc, #48]	@ (8000914 <generateDispatcherMSG+0x19c>)
 80008e2:	f002 fd59 	bl	8003398 <HAL_RNG_GenerateRandomNumber>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d10f      	bne.n	800090c <generateDispatcherMSG+0x194>
		hDispPacket->timeToHandleInTicks = (uint16_t)(random_number % LONGEST_TASK_DURATION_IN_TICKS) +
 80008ec:	68ba      	ldr	r2, [r7, #8]
 80008ee:	4b10      	ldr	r3, [pc, #64]	@ (8000930 <generateDispatcherMSG+0x1b8>)
 80008f0:	fba3 1302 	umull	r1, r3, r3, r2
 80008f4:	095b      	lsrs	r3, r3, #5
 80008f6:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80008fa:	fb01 f303 	mul.w	r3, r1, r3
 80008fe:	1ad3      	subs	r3, r2, r3
 8000900:	b29b      	uxth	r3, r3
 8000902:	330a      	adds	r3, #10
 8000904:	b29a      	uxth	r2, r3
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
													SHORTEST_TASK_DURATION_IN_TICKS;
	}
}
 800090c:	bf00      	nop
 800090e:	3710      	adds	r7, #16
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	20000088 	.word	0x20000088
 8000918:	080095e0 	.word	0x080095e0
 800091c:	cccccccd 	.word	0xcccccccd
 8000920:	08009900 	.word	0x08009900
 8000924:	38e38e39 	.word	0x38e38e39
 8000928:	08009af4 	.word	0x08009af4
 800092c:	08009e78 	.word	0x08009e78
 8000930:	1b4e81b5 	.word	0x1b4e81b5

08000934 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	total_tasks_time = 0;
 800093a:	4b17      	ldr	r3, [pc, #92]	@ (8000998 <main+0x64>)
 800093c:	f04f 0200 	mov.w	r2, #0
 8000940:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000942:	f000 ffe0 	bl	8001906 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000946:	f000 f833 	bl	80009b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800094a:	f000 f957 	bl	8000bfc <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800094e:	f000 f8f7 	bl	8000b40 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000952:	f000 f925 	bl	8000ba0 <MX_USB_OTG_FS_PCD_Init>
  MX_RNG_Init();
 8000956:	f000 f891 	bl	8000a7c <MX_RNG_Init>
  MX_TIM2_Init();
 800095a:	f000 f8a3 	bl	8000aa4 <MX_TIM2_Init>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  initQueues();
 800095e:	f000 fb5b 	bl	8001018 <initQueues>
  //defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);

  /* USER CODE BEGIN RTOS_THREADS */
  BaseType_t status;
  //initTasks();
  status = xTaskCreate((TaskFunction_t)initTasks,
 8000962:	4b0e      	ldr	r3, [pc, #56]	@ (800099c <main+0x68>)
 8000964:	9301      	str	r3, [sp, #4]
 8000966:	2338      	movs	r3, #56	@ 0x38
 8000968:	9300      	str	r3, [sp, #0]
 800096a:	2301      	movs	r3, #1
 800096c:	2280      	movs	r2, #128	@ 0x80
 800096e:	490c      	ldr	r1, [pc, #48]	@ (80009a0 <main+0x6c>)
 8000970:	480c      	ldr	r0, [pc, #48]	@ (80009a4 <main+0x70>)
 8000972:	f005 fa1d 	bl	8005db0 <xTaskCreate>
 8000976:	6078      	str	r0, [r7, #4]
		  configMINIMAL_STACK_SIZE,
		  (void*) 1,
		  configMAX_PRIORITIES,
		  &vInitTaskHandle);

  xTasksDataMutex = xSemaphoreCreateMutex();
 8000978:	2001      	movs	r0, #1
 800097a:	f004 fc44 	bl	8005206 <xQueueCreateMutex>
 800097e:	4603      	mov	r3, r0
 8000980:	4a09      	ldr	r2, [pc, #36]	@ (80009a8 <main+0x74>)
 8000982:	6013      	str	r3, [r2, #0]
  xPrintfMutex = xSemaphoreCreateMutex();
 8000984:	2001      	movs	r0, #1
 8000986:	f004 fc3e 	bl	8005206 <xQueueCreateMutex>
 800098a:	4603      	mov	r3, r0
 800098c:	4a07      	ldr	r2, [pc, #28]	@ (80009ac <main+0x78>)
 800098e:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */

  vTaskStartScheduler();
 8000990:	f005 fb6e 	bl	8006070 <vTaskStartScheduler>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000994:	bf00      	nop
 8000996:	e7fd      	b.n	8000994 <main+0x60>
 8000998:	2000069c 	.word	0x2000069c
 800099c:	20000698 	.word	0x20000698
 80009a0:	08009488 	.word	0x08009488
 80009a4:	08000dc9 	.word	0x08000dc9
 80009a8:	200006a4 	.word	0x200006a4
 80009ac:	200006a8 	.word	0x200006a8

080009b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b094      	sub	sp, #80	@ 0x50
 80009b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009b6:	f107 0320 	add.w	r3, r7, #32
 80009ba:	2230      	movs	r2, #48	@ 0x30
 80009bc:	2100      	movs	r1, #0
 80009be:	4618      	mov	r0, r3
 80009c0:	f007 fdcc 	bl	800855c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009c4:	f107 030c 	add.w	r3, r7, #12
 80009c8:	2200      	movs	r2, #0
 80009ca:	601a      	str	r2, [r3, #0]
 80009cc:	605a      	str	r2, [r3, #4]
 80009ce:	609a      	str	r2, [r3, #8]
 80009d0:	60da      	str	r2, [r3, #12]
 80009d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009d4:	4b27      	ldr	r3, [pc, #156]	@ (8000a74 <SystemClock_Config+0xc4>)
 80009d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009d8:	4a26      	ldr	r2, [pc, #152]	@ (8000a74 <SystemClock_Config+0xc4>)
 80009da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009de:	6413      	str	r3, [r2, #64]	@ 0x40
 80009e0:	4b24      	ldr	r3, [pc, #144]	@ (8000a74 <SystemClock_Config+0xc4>)
 80009e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009e8:	60bb      	str	r3, [r7, #8]
 80009ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80009ec:	4b22      	ldr	r3, [pc, #136]	@ (8000a78 <SystemClock_Config+0xc8>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80009f4:	4a20      	ldr	r2, [pc, #128]	@ (8000a78 <SystemClock_Config+0xc8>)
 80009f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009fa:	6013      	str	r3, [r2, #0]
 80009fc:	4b1e      	ldr	r3, [pc, #120]	@ (8000a78 <SystemClock_Config+0xc8>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a04:	607b      	str	r3, [r7, #4]
 8000a06:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a0c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a10:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a12:	2302      	movs	r3, #2
 8000a14:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a16:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a1c:	2304      	movs	r3, #4
 8000a1e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000a20:	2348      	movs	r3, #72	@ 0x48
 8000a22:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a24:	2302      	movs	r3, #2
 8000a26:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000a28:	2303      	movs	r3, #3
 8000a2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a2c:	f107 0320 	add.w	r3, r7, #32
 8000a30:	4618      	mov	r0, r3
 8000a32:	f001 fb9b 	bl	800216c <HAL_RCC_OscConfig>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000a3c:	f000 fc2e 	bl	800129c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a40:	230f      	movs	r3, #15
 8000a42:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a44:	2302      	movs	r3, #2
 8000a46:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a50:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a52:	2300      	movs	r3, #0
 8000a54:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a56:	f107 030c 	add.w	r3, r7, #12
 8000a5a:	2102      	movs	r1, #2
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f001 fe29 	bl	80026b4 <HAL_RCC_ClockConfig>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000a68:	f000 fc18 	bl	800129c <Error_Handler>
  }
}
 8000a6c:	bf00      	nop
 8000a6e:	3750      	adds	r7, #80	@ 0x50
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	40023800 	.word	0x40023800
 8000a78:	40007000 	.word	0x40007000

08000a7c <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8000a80:	4b06      	ldr	r3, [pc, #24]	@ (8000a9c <MX_RNG_Init+0x20>)
 8000a82:	4a07      	ldr	r2, [pc, #28]	@ (8000aa0 <MX_RNG_Init+0x24>)
 8000a84:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000a86:	4805      	ldr	r0, [pc, #20]	@ (8000a9c <MX_RNG_Init+0x20>)
 8000a88:	f002 fc5c 	bl	8003344 <HAL_RNG_Init>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8000a92:	f000 fc03 	bl	800129c <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8000a96:	bf00      	nop
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	20000088 	.word	0x20000088
 8000aa0:	50060800 	.word	0x50060800

08000aa4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b088      	sub	sp, #32
 8000aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aaa:	f107 0310 	add.w	r3, r7, #16
 8000aae:	2200      	movs	r2, #0
 8000ab0:	601a      	str	r2, [r3, #0]
 8000ab2:	605a      	str	r2, [r3, #4]
 8000ab4:	609a      	str	r2, [r3, #8]
 8000ab6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ab8:	1d3b      	adds	r3, r7, #4
 8000aba:	2200      	movs	r2, #0
 8000abc:	601a      	str	r2, [r3, #0]
 8000abe:	605a      	str	r2, [r3, #4]
 8000ac0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8000b3c <MX_TIM2_Init+0x98>)
 8000ac4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ac8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 8000aca:	4b1c      	ldr	r3, [pc, #112]	@ (8000b3c <MX_TIM2_Init+0x98>)
 8000acc:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8000ad0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ad2:	4b1a      	ldr	r3, [pc, #104]	@ (8000b3c <MX_TIM2_Init+0x98>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 49;
 8000ad8:	4b18      	ldr	r3, [pc, #96]	@ (8000b3c <MX_TIM2_Init+0x98>)
 8000ada:	2231      	movs	r2, #49	@ 0x31
 8000adc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ade:	4b17      	ldr	r3, [pc, #92]	@ (8000b3c <MX_TIM2_Init+0x98>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ae4:	4b15      	ldr	r3, [pc, #84]	@ (8000b3c <MX_TIM2_Init+0x98>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000aea:	4814      	ldr	r0, [pc, #80]	@ (8000b3c <MX_TIM2_Init+0x98>)
 8000aec:	f002 fd08 	bl	8003500 <HAL_TIM_Base_Init>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000af6:	f000 fbd1 	bl	800129c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000afa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000afe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b00:	f107 0310 	add.w	r3, r7, #16
 8000b04:	4619      	mov	r1, r3
 8000b06:	480d      	ldr	r0, [pc, #52]	@ (8000b3c <MX_TIM2_Init+0x98>)
 8000b08:	f002 fed2 	bl	80038b0 <HAL_TIM_ConfigClockSource>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000b12:	f000 fbc3 	bl	800129c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b16:	2300      	movs	r3, #0
 8000b18:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b1e:	1d3b      	adds	r3, r7, #4
 8000b20:	4619      	mov	r1, r3
 8000b22:	4806      	ldr	r0, [pc, #24]	@ (8000b3c <MX_TIM2_Init+0x98>)
 8000b24:	f003 f8fc 	bl	8003d20 <HAL_TIMEx_MasterConfigSynchronization>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000b2e:	f000 fbb5 	bl	800129c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b32:	bf00      	nop
 8000b34:	3720      	adds	r7, #32
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	20000098 	.word	0x20000098

08000b40 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b44:	4b14      	ldr	r3, [pc, #80]	@ (8000b98 <MX_USART3_UART_Init+0x58>)
 8000b46:	4a15      	ldr	r2, [pc, #84]	@ (8000b9c <MX_USART3_UART_Init+0x5c>)
 8000b48:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b4a:	4b13      	ldr	r3, [pc, #76]	@ (8000b98 <MX_USART3_UART_Init+0x58>)
 8000b4c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b50:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b52:	4b11      	ldr	r3, [pc, #68]	@ (8000b98 <MX_USART3_UART_Init+0x58>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b58:	4b0f      	ldr	r3, [pc, #60]	@ (8000b98 <MX_USART3_UART_Init+0x58>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b98 <MX_USART3_UART_Init+0x58>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b64:	4b0c      	ldr	r3, [pc, #48]	@ (8000b98 <MX_USART3_UART_Init+0x58>)
 8000b66:	220c      	movs	r2, #12
 8000b68:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b6a:	4b0b      	ldr	r3, [pc, #44]	@ (8000b98 <MX_USART3_UART_Init+0x58>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b70:	4b09      	ldr	r3, [pc, #36]	@ (8000b98 <MX_USART3_UART_Init+0x58>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b76:	4b08      	ldr	r3, [pc, #32]	@ (8000b98 <MX_USART3_UART_Init+0x58>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b7c:	4b06      	ldr	r3, [pc, #24]	@ (8000b98 <MX_USART3_UART_Init+0x58>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b82:	4805      	ldr	r0, [pc, #20]	@ (8000b98 <MX_USART3_UART_Init+0x58>)
 8000b84:	f003 f978 	bl	8003e78 <HAL_UART_Init>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000b8e:	f000 fb85 	bl	800129c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b92:	bf00      	nop
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	200000e4 	.word	0x200000e4
 8000b9c:	40004800 	.word	0x40004800

08000ba0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000ba4:	4b14      	ldr	r3, [pc, #80]	@ (8000bf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ba6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000baa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000bac:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bae:	2206      	movs	r2, #6
 8000bb0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000bb2:	4b11      	ldr	r3, [pc, #68]	@ (8000bf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bb4:	2202      	movs	r2, #2
 8000bb6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000bbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bc0:	2202      	movs	r2, #2
 8000bc2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000bca:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000bd0:	4b09      	ldr	r3, [pc, #36]	@ (8000bf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000bd6:	4b08      	ldr	r3, [pc, #32]	@ (8000bf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bd8:	2201      	movs	r2, #1
 8000bda:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000bdc:	4b06      	ldr	r3, [pc, #24]	@ (8000bf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000be2:	4805      	ldr	r0, [pc, #20]	@ (8000bf8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000be4:	f001 f987 	bl	8001ef6 <HAL_PCD_Init>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000bee:	f000 fb55 	bl	800129c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000bf2:	bf00      	nop
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	2000016c 	.word	0x2000016c

08000bfc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b08c      	sub	sp, #48	@ 0x30
 8000c00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c02:	f107 031c 	add.w	r3, r7, #28
 8000c06:	2200      	movs	r2, #0
 8000c08:	601a      	str	r2, [r3, #0]
 8000c0a:	605a      	str	r2, [r3, #4]
 8000c0c:	609a      	str	r2, [r3, #8]
 8000c0e:	60da      	str	r2, [r3, #12]
 8000c10:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c12:	4b68      	ldr	r3, [pc, #416]	@ (8000db4 <MX_GPIO_Init+0x1b8>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c16:	4a67      	ldr	r2, [pc, #412]	@ (8000db4 <MX_GPIO_Init+0x1b8>)
 8000c18:	f043 0304 	orr.w	r3, r3, #4
 8000c1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c1e:	4b65      	ldr	r3, [pc, #404]	@ (8000db4 <MX_GPIO_Init+0x1b8>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c22:	f003 0304 	and.w	r3, r3, #4
 8000c26:	61bb      	str	r3, [r7, #24]
 8000c28:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c2a:	4b62      	ldr	r3, [pc, #392]	@ (8000db4 <MX_GPIO_Init+0x1b8>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2e:	4a61      	ldr	r2, [pc, #388]	@ (8000db4 <MX_GPIO_Init+0x1b8>)
 8000c30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c36:	4b5f      	ldr	r3, [pc, #380]	@ (8000db4 <MX_GPIO_Init+0x1b8>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c3e:	617b      	str	r3, [r7, #20]
 8000c40:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c42:	4b5c      	ldr	r3, [pc, #368]	@ (8000db4 <MX_GPIO_Init+0x1b8>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c46:	4a5b      	ldr	r2, [pc, #364]	@ (8000db4 <MX_GPIO_Init+0x1b8>)
 8000c48:	f043 0301 	orr.w	r3, r3, #1
 8000c4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4e:	4b59      	ldr	r3, [pc, #356]	@ (8000db4 <MX_GPIO_Init+0x1b8>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c52:	f003 0301 	and.w	r3, r3, #1
 8000c56:	613b      	str	r3, [r7, #16]
 8000c58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c5a:	4b56      	ldr	r3, [pc, #344]	@ (8000db4 <MX_GPIO_Init+0x1b8>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5e:	4a55      	ldr	r2, [pc, #340]	@ (8000db4 <MX_GPIO_Init+0x1b8>)
 8000c60:	f043 0302 	orr.w	r3, r3, #2
 8000c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c66:	4b53      	ldr	r3, [pc, #332]	@ (8000db4 <MX_GPIO_Init+0x1b8>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6a:	f003 0302 	and.w	r3, r3, #2
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c72:	4b50      	ldr	r3, [pc, #320]	@ (8000db4 <MX_GPIO_Init+0x1b8>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c76:	4a4f      	ldr	r2, [pc, #316]	@ (8000db4 <MX_GPIO_Init+0x1b8>)
 8000c78:	f043 0308 	orr.w	r3, r3, #8
 8000c7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c7e:	4b4d      	ldr	r3, [pc, #308]	@ (8000db4 <MX_GPIO_Init+0x1b8>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c82:	f003 0308 	and.w	r3, r3, #8
 8000c86:	60bb      	str	r3, [r7, #8]
 8000c88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c8a:	4b4a      	ldr	r3, [pc, #296]	@ (8000db4 <MX_GPIO_Init+0x1b8>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8e:	4a49      	ldr	r2, [pc, #292]	@ (8000db4 <MX_GPIO_Init+0x1b8>)
 8000c90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c96:	4b47      	ldr	r3, [pc, #284]	@ (8000db4 <MX_GPIO_Init+0x1b8>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c9e:	607b      	str	r3, [r7, #4]
 8000ca0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000ca8:	4843      	ldr	r0, [pc, #268]	@ (8000db8 <MX_GPIO_Init+0x1bc>)
 8000caa:	f001 f90b 	bl	8001ec4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	2140      	movs	r1, #64	@ 0x40
 8000cb2:	4842      	ldr	r0, [pc, #264]	@ (8000dbc <MX_GPIO_Init+0x1c0>)
 8000cb4:	f001 f906 	bl	8001ec4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000cb8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cbe:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000cc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000cc8:	f107 031c 	add.w	r3, r7, #28
 8000ccc:	4619      	mov	r1, r3
 8000cce:	483c      	ldr	r0, [pc, #240]	@ (8000dc0 <MX_GPIO_Init+0x1c4>)
 8000cd0:	f000 ff4c 	bl	8001b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000cd4:	2332      	movs	r3, #50	@ 0x32
 8000cd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd8:	2302      	movs	r3, #2
 8000cda:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ce0:	2303      	movs	r3, #3
 8000ce2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ce4:	230b      	movs	r3, #11
 8000ce6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ce8:	f107 031c 	add.w	r3, r7, #28
 8000cec:	4619      	mov	r1, r3
 8000cee:	4834      	ldr	r0, [pc, #208]	@ (8000dc0 <MX_GPIO_Init+0x1c4>)
 8000cf0:	f000 ff3c 	bl	8001b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000cf4:	2386      	movs	r3, #134	@ 0x86
 8000cf6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d00:	2303      	movs	r3, #3
 8000d02:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d04:	230b      	movs	r3, #11
 8000d06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d08:	f107 031c 	add.w	r3, r7, #28
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	482d      	ldr	r0, [pc, #180]	@ (8000dc4 <MX_GPIO_Init+0x1c8>)
 8000d10:	f000 ff2c 	bl	8001b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000d14:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000d18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d22:	2300      	movs	r3, #0
 8000d24:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d26:	f107 031c 	add.w	r3, r7, #28
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4822      	ldr	r0, [pc, #136]	@ (8000db8 <MX_GPIO_Init+0x1bc>)
 8000d2e:	f000 ff1d 	bl	8001b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000d32:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d38:	2302      	movs	r3, #2
 8000d3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d40:	2303      	movs	r3, #3
 8000d42:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d44:	230b      	movs	r3, #11
 8000d46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000d48:	f107 031c 	add.w	r3, r7, #28
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	481a      	ldr	r0, [pc, #104]	@ (8000db8 <MX_GPIO_Init+0x1bc>)
 8000d50:	f000 ff0c 	bl	8001b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000d54:	2340      	movs	r3, #64	@ 0x40
 8000d56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d60:	2300      	movs	r3, #0
 8000d62:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000d64:	f107 031c 	add.w	r3, r7, #28
 8000d68:	4619      	mov	r1, r3
 8000d6a:	4814      	ldr	r0, [pc, #80]	@ (8000dbc <MX_GPIO_Init+0x1c0>)
 8000d6c:	f000 fefe 	bl	8001b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000d70:	2380      	movs	r3, #128	@ 0x80
 8000d72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d74:	2300      	movs	r3, #0
 8000d76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000d7c:	f107 031c 	add.w	r3, r7, #28
 8000d80:	4619      	mov	r1, r3
 8000d82:	480e      	ldr	r0, [pc, #56]	@ (8000dbc <MX_GPIO_Init+0x1c0>)
 8000d84:	f000 fef2 	bl	8001b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000d88:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000d8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d8e:	2302      	movs	r3, #2
 8000d90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d92:	2300      	movs	r3, #0
 8000d94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d96:	2303      	movs	r3, #3
 8000d98:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d9a:	230b      	movs	r3, #11
 8000d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d9e:	f107 031c 	add.w	r3, r7, #28
 8000da2:	4619      	mov	r1, r3
 8000da4:	4805      	ldr	r0, [pc, #20]	@ (8000dbc <MX_GPIO_Init+0x1c0>)
 8000da6:	f000 fee1 	bl	8001b6c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000daa:	bf00      	nop
 8000dac:	3730      	adds	r7, #48	@ 0x30
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40023800 	.word	0x40023800
 8000db8:	40020400 	.word	0x40020400
 8000dbc:	40021800 	.word	0x40021800
 8000dc0:	40020800 	.word	0x40020800
 8000dc4:	40020000 	.word	0x40020000

08000dc8 <initTasks>:

/* USER CODE BEGIN 4 */
void initTasks(void) {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b09c      	sub	sp, #112	@ 0x70
 8000dcc:	af02      	add	r7, sp, #8
	/* TODO: consider creating a dedicated function to initialize the tasks,
	 *       the function will receive the address of the tasks array, and its size,
	 *       and will initialize it.
	 *       This will replace initializing each array specifically.
	 */
	printf("Starting initTasks task! \r\n");
 8000dce:	487c      	ldr	r0, [pc, #496]	@ (8000fc0 <initTasks+0x1f8>)
 8000dd0:	f007 fab0 	bl	8008334 <puts>
	fflush(stdout);
 8000dd4:	4b7b      	ldr	r3, [pc, #492]	@ (8000fc4 <initTasks+0x1fc>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	689b      	ldr	r3, [r3, #8]
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f007 f96c 	bl	80080b8 <fflush>
	/* AMBULANCE TASK INIT */
	for(int i=0; i<AMBULANCE_TASKS; i++) {
 8000de0:	2300      	movs	r3, #0
 8000de2:	667b      	str	r3, [r7, #100]	@ 0x64
 8000de4:	e025      	b.n	8000e32 <initTasks+0x6a>
		BaseType_t status;
		char taskName[configMAX_TASK_NAME_LEN];
		snprintf(taskName, configMAX_TASK_NAME_LEN, "Ambulance_%d", i);
 8000de6:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8000dea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000dec:	4a76      	ldr	r2, [pc, #472]	@ (8000fc8 <initTasks+0x200>)
 8000dee:	2110      	movs	r1, #16
 8000df0:	f007 faa8 	bl	8008344 <sniprintf>
	 	status = xTaskCreate(vHandleCall,
 8000df4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000df6:	009b      	lsls	r3, r3, #2
 8000df8:	4a74      	ldr	r2, [pc, #464]	@ (8000fcc <initTasks+0x204>)
 8000dfa:	4413      	add	r3, r2
 8000dfc:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8000e00:	9301      	str	r3, [sp, #4]
 8000e02:	232e      	movs	r3, #46	@ 0x2e
 8000e04:	9300      	str	r3, [sp, #0]
 8000e06:	2301      	movs	r3, #1
 8000e08:	2280      	movs	r2, #128	@ 0x80
 8000e0a:	4871      	ldr	r0, [pc, #452]	@ (8000fd0 <initTasks+0x208>)
 8000e0c:	f004 ffd0 	bl	8005db0 <xTaskCreate>
 8000e10:	6478      	str	r0, [r7, #68]	@ 0x44
	 							taskName,
								TASKS_MEMORY_SIZE,
								(void*) 1,
								HANDLE_TASKS_PRIORITY,
								&vAmbulanceTasks[i]);
	 	if(status != pdTRUE) {
 8000e12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000e14:	2b01      	cmp	r3, #1
 8000e16:	d009      	beq.n	8000e2c <initTasks+0x64>
	 		/* TODO: handle this error */
	 		printf("Starting Ambulance Threads Failed! \r\n");
 8000e18:	486e      	ldr	r0, [pc, #440]	@ (8000fd4 <initTasks+0x20c>)
 8000e1a:	f007 fa8b 	bl	8008334 <puts>
	 		fflush(stdout);
 8000e1e:	4b69      	ldr	r3, [pc, #420]	@ (8000fc4 <initTasks+0x1fc>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	689b      	ldr	r3, [r3, #8]
 8000e24:	4618      	mov	r0, r3
 8000e26:	f007 f947 	bl	80080b8 <fflush>
 8000e2a:	e0c6      	b.n	8000fba <initTasks+0x1f2>
	for(int i=0; i<AMBULANCE_TASKS; i++) {
 8000e2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000e2e:	3301      	adds	r3, #1
 8000e30:	667b      	str	r3, [r7, #100]	@ 0x64
 8000e32:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000e34:	2b03      	cmp	r3, #3
 8000e36:	ddd6      	ble.n	8000de6 <initTasks+0x1e>
	 		return;
	 	}
	}
	printf("Started Ambulance Threads! \r\n");
 8000e38:	4867      	ldr	r0, [pc, #412]	@ (8000fd8 <initTasks+0x210>)
 8000e3a:	f007 fa7b 	bl	8008334 <puts>
	fflush(stdout);
 8000e3e:	4b61      	ldr	r3, [pc, #388]	@ (8000fc4 <initTasks+0x1fc>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	689b      	ldr	r3, [r3, #8]
 8000e44:	4618      	mov	r0, r3
 8000e46:	f007 f937 	bl	80080b8 <fflush>

	/* POLICE TASK INIT */
	for(int i=0; i<POLICE_TASKS; i++) {
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	663b      	str	r3, [r7, #96]	@ 0x60
 8000e4e:	e01c      	b.n	8000e8a <initTasks+0xc2>
		BaseType_t status;
		char taskName[configMAX_TASK_NAME_LEN];
		snprintf(taskName, configMAX_TASK_NAME_LEN, "Police_%d", i);
 8000e50:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8000e54:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000e56:	4a61      	ldr	r2, [pc, #388]	@ (8000fdc <initTasks+0x214>)
 8000e58:	2110      	movs	r1, #16
 8000e5a:	f007 fa73 	bl	8008344 <sniprintf>
	 	status = xTaskCreate(vHandleCall,
 8000e5e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000e60:	009b      	lsls	r3, r3, #2
 8000e62:	4a5f      	ldr	r2, [pc, #380]	@ (8000fe0 <initTasks+0x218>)
 8000e64:	4413      	add	r3, r2
 8000e66:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8000e6a:	9301      	str	r3, [sp, #4]
 8000e6c:	232e      	movs	r3, #46	@ 0x2e
 8000e6e:	9300      	str	r3, [sp, #0]
 8000e70:	2301      	movs	r3, #1
 8000e72:	2280      	movs	r2, #128	@ 0x80
 8000e74:	4856      	ldr	r0, [pc, #344]	@ (8000fd0 <initTasks+0x208>)
 8000e76:	f004 ff9b 	bl	8005db0 <xTaskCreate>
 8000e7a:	64b8      	str	r0, [r7, #72]	@ 0x48
	 							taskName,
								TASKS_MEMORY_SIZE,
								(void*) 1,
								HANDLE_TASKS_PRIORITY,
								&vPoliceTasks[i]);
	 	if(status != pdTRUE) {
 8000e7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e7e:	2b01      	cmp	r3, #1
 8000e80:	f040 8094 	bne.w	8000fac <initTasks+0x1e4>
	for(int i=0; i<POLICE_TASKS; i++) {
 8000e84:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000e86:	3301      	adds	r3, #1
 8000e88:	663b      	str	r3, [r7, #96]	@ 0x60
 8000e8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000e8c:	2b02      	cmp	r3, #2
 8000e8e:	dddf      	ble.n	8000e50 <initTasks+0x88>
	 		/* TODO: handle this error */
	 		return;
	 	}
	}
	printf("Started Police Threads! \r\n");
 8000e90:	4854      	ldr	r0, [pc, #336]	@ (8000fe4 <initTasks+0x21c>)
 8000e92:	f007 fa4f 	bl	8008334 <puts>
	fflush(stdout);
 8000e96:	4b4b      	ldr	r3, [pc, #300]	@ (8000fc4 <initTasks+0x1fc>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	689b      	ldr	r3, [r3, #8]
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f007 f90b 	bl	80080b8 <fflush>
	/* FIRE DEP TASK INIT */
	for(int i=0; i<FIRE_TASKS; i++) {
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000ea6:	e01b      	b.n	8000ee0 <initTasks+0x118>
		BaseType_t status;
		char taskName[configMAX_TASK_NAME_LEN];
		snprintf(taskName, configMAX_TASK_NAME_LEN, "Fire_%d", i);
 8000ea8:	f107 0014 	add.w	r0, r7, #20
 8000eac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000eae:	4a4e      	ldr	r2, [pc, #312]	@ (8000fe8 <initTasks+0x220>)
 8000eb0:	2110      	movs	r1, #16
 8000eb2:	f007 fa47 	bl	8008344 <sniprintf>
	 	status = xTaskCreate(vHandleCall,
 8000eb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000eb8:	009b      	lsls	r3, r3, #2
 8000eba:	4a4c      	ldr	r2, [pc, #304]	@ (8000fec <initTasks+0x224>)
 8000ebc:	4413      	add	r3, r2
 8000ebe:	f107 0114 	add.w	r1, r7, #20
 8000ec2:	9301      	str	r3, [sp, #4]
 8000ec4:	232e      	movs	r3, #46	@ 0x2e
 8000ec6:	9300      	str	r3, [sp, #0]
 8000ec8:	2301      	movs	r3, #1
 8000eca:	2280      	movs	r2, #128	@ 0x80
 8000ecc:	4840      	ldr	r0, [pc, #256]	@ (8000fd0 <initTasks+0x208>)
 8000ece:	f004 ff6f 	bl	8005db0 <xTaskCreate>
 8000ed2:	64f8      	str	r0, [r7, #76]	@ 0x4c
	 							taskName,
								TASKS_MEMORY_SIZE,
								(void*) 1,
								HANDLE_TASKS_PRIORITY,
								&vFireTasks[i]);
	 	if(status != pdTRUE) {
 8000ed4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ed6:	2b01      	cmp	r3, #1
 8000ed8:	d16a      	bne.n	8000fb0 <initTasks+0x1e8>
	for(int i=0; i<FIRE_TASKS; i++) {
 8000eda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000edc:	3301      	adds	r3, #1
 8000ede:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000ee0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ee2:	2b01      	cmp	r3, #1
 8000ee4:	dde0      	ble.n	8000ea8 <initTasks+0xe0>
	 		/* TODO: handle this error */
	 		return;
	 	}
	}
	printf("Started Fire Dep Threads! \r\n");
 8000ee6:	4842      	ldr	r0, [pc, #264]	@ (8000ff0 <initTasks+0x228>)
 8000ee8:	f007 fa24 	bl	8008334 <puts>
	fflush(stdout);
 8000eec:	4b35      	ldr	r3, [pc, #212]	@ (8000fc4 <initTasks+0x1fc>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	689b      	ldr	r3, [r3, #8]
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f007 f8e0 	bl	80080b8 <fflush>
	/* CORONA TASK INIT */
	for(int i=0; i<CORONA_TASKS; i++) {
 8000ef8:	2300      	movs	r3, #0
 8000efa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000efc:	e019      	b.n	8000f32 <initTasks+0x16a>
		BaseType_t status;
		char taskName[configMAX_TASK_NAME_LEN];
		snprintf(taskName, configMAX_TASK_NAME_LEN, "Corona_%d", i);
 8000efe:	1d38      	adds	r0, r7, #4
 8000f00:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000f02:	4a3c      	ldr	r2, [pc, #240]	@ (8000ff4 <initTasks+0x22c>)
 8000f04:	2110      	movs	r1, #16
 8000f06:	f007 fa1d 	bl	8008344 <sniprintf>
	 	status = xTaskCreate(vHandleCall,
 8000f0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000f0c:	009b      	lsls	r3, r3, #2
 8000f0e:	4a3a      	ldr	r2, [pc, #232]	@ (8000ff8 <initTasks+0x230>)
 8000f10:	4413      	add	r3, r2
 8000f12:	1d39      	adds	r1, r7, #4
 8000f14:	9301      	str	r3, [sp, #4]
 8000f16:	232e      	movs	r3, #46	@ 0x2e
 8000f18:	9300      	str	r3, [sp, #0]
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	2280      	movs	r2, #128	@ 0x80
 8000f1e:	482c      	ldr	r0, [pc, #176]	@ (8000fd0 <initTasks+0x208>)
 8000f20:	f004 ff46 	bl	8005db0 <xTaskCreate>
 8000f24:	6538      	str	r0, [r7, #80]	@ 0x50
	 							taskName,
								TASKS_MEMORY_SIZE,
								(void*) 1,
								HANDLE_TASKS_PRIORITY,
								&vCoronaTasks[i]);
	 	if(status != pdTRUE) {
 8000f26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000f28:	2b01      	cmp	r3, #1
 8000f2a:	d143      	bne.n	8000fb4 <initTasks+0x1ec>
	for(int i=0; i<CORONA_TASKS; i++) {
 8000f2c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000f2e:	3301      	adds	r3, #1
 8000f30:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000f32:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000f34:	2b03      	cmp	r3, #3
 8000f36:	dde2      	ble.n	8000efe <initTasks+0x136>
	 		/* TODO: handle this error */
	 		return;
	 	}
	}
	printf("Started Corona Threads! \r\n");
 8000f38:	4830      	ldr	r0, [pc, #192]	@ (8000ffc <initTasks+0x234>)
 8000f3a:	f007 f9fb 	bl	8008334 <puts>
	fflush(stdout);
 8000f3e:	4b21      	ldr	r3, [pc, #132]	@ (8000fc4 <initTasks+0x1fc>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	689b      	ldr	r3, [r3, #8]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f007 f8b7 	bl	80080b8 <fflush>

	BaseType_t status = xTaskCreate(vDispatcherCode,
 8000f4a:	4b2d      	ldr	r3, [pc, #180]	@ (8001000 <initTasks+0x238>)
 8000f4c:	9301      	str	r3, [sp, #4]
 8000f4e:	232e      	movs	r3, #46	@ 0x2e
 8000f50:	9300      	str	r3, [sp, #0]
 8000f52:	2301      	movs	r3, #1
 8000f54:	2280      	movs	r2, #128	@ 0x80
 8000f56:	492b      	ldr	r1, [pc, #172]	@ (8001004 <initTasks+0x23c>)
 8000f58:	482b      	ldr	r0, [pc, #172]	@ (8001008 <initTasks+0x240>)
 8000f5a:	f004 ff29 	bl	8005db0 <xTaskCreate>
 8000f5e:	6578      	str	r0, [r7, #84]	@ 0x54
							"Dispatcher_Task",
							TASKS_MEMORY_SIZE,
							(void*)1,
							HANDLE_TASKS_PRIORITY,
							&vDispatcherTask);
	if(status != pdTRUE) {
 8000f60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f62:	2b01      	cmp	r3, #1
 8000f64:	d128      	bne.n	8000fb8 <initTasks+0x1f0>
		return;
	}
	printf("Started Dispatcher Thread! \r\n");
 8000f66:	4829      	ldr	r0, [pc, #164]	@ (800100c <initTasks+0x244>)
 8000f68:	f007 f9e4 	bl	8008334 <puts>
	fflush(stdout);
 8000f6c:	4b15      	ldr	r3, [pc, #84]	@ (8000fc4 <initTasks+0x1fc>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	689b      	ldr	r3, [r3, #8]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f007 f8a0 	bl	80080b8 <fflush>

	if(HAL_TIM_Base_Start_IT(&htim2) != HAL_OK) {
 8000f78:	4825      	ldr	r0, [pc, #148]	@ (8001010 <initTasks+0x248>)
 8000f7a:	f002 fb19 	bl	80035b0 <HAL_TIM_Base_Start_IT>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <initTasks+0x1c0>
		Error_Handler();
 8000f84:	f000 f98a 	bl	800129c <Error_Handler>
	}

	printf("Timer interrupts enabled! \r\n");
 8000f88:	4822      	ldr	r0, [pc, #136]	@ (8001014 <initTasks+0x24c>)
 8000f8a:	f007 f9d3 	bl	8008334 <puts>
	fflush(stdout);
 8000f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8000fc4 <initTasks+0x1fc>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	689b      	ldr	r3, [r3, #8]
 8000f94:	4618      	mov	r0, r3
 8000f96:	f007 f88f 	bl	80080b8 <fflush>
	//	Error_Handler();
	//}
	//vTaskDelay(100);
	for(;;) {
		uint32_t ulNotificationValue;
		xTaskNotifyWait(0x00, 0x00, &ulNotificationValue, portMAX_DELAY);
 8000f9a:	463a      	mov	r2, r7
 8000f9c:	f04f 33ff 	mov.w	r3, #4294967295
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	f005 feac 	bl	8006d00 <xTaskNotifyWait>
	for(;;) {
 8000fa8:	bf00      	nop
 8000faa:	e7f6      	b.n	8000f9a <initTasks+0x1d2>
	 		return;
 8000fac:	bf00      	nop
 8000fae:	e004      	b.n	8000fba <initTasks+0x1f2>
	 		return;
 8000fb0:	bf00      	nop
 8000fb2:	e002      	b.n	8000fba <initTasks+0x1f2>
	 		return;
 8000fb4:	bf00      	nop
 8000fb6:	e000      	b.n	8000fba <initTasks+0x1f2>
		return;
 8000fb8:	bf00      	nop
	}
}
 8000fba:	3768      	adds	r7, #104	@ 0x68
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	08009494 	.word	0x08009494
 8000fc4:	2000001c 	.word	0x2000001c
 8000fc8:	080094b0 	.word	0x080094b0
 8000fcc:	20000660 	.word	0x20000660
 8000fd0:	080010b9 	.word	0x080010b9
 8000fd4:	080094c0 	.word	0x080094c0
 8000fd8:	080094e8 	.word	0x080094e8
 8000fdc:	08009508 	.word	0x08009508
 8000fe0:	20000670 	.word	0x20000670
 8000fe4:	08009514 	.word	0x08009514
 8000fe8:	08009530 	.word	0x08009530
 8000fec:	2000067c 	.word	0x2000067c
 8000ff0:	08009538 	.word	0x08009538
 8000ff4:	08009554 	.word	0x08009554
 8000ff8:	20000684 	.word	0x20000684
 8000ffc:	08009560 	.word	0x08009560
 8001000:	20000694 	.word	0x20000694
 8001004:	0800957c 	.word	0x0800957c
 8001008:	080005a1 	.word	0x080005a1
 800100c:	0800958c 	.word	0x0800958c
 8001010:	20000098 	.word	0x20000098
 8001014:	080095ac 	.word	0x080095ac

08001018 <initQueues>:

void initQueues(void) {
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	/* TODO: Consider setting attributed for each queue */

	qAmbulance = xQueueCreate(TASKS_QUEUE_SIZE, sizeof(DispatcherPacket));
 800101c:	2200      	movs	r2, #0
 800101e:	2168      	movs	r1, #104	@ 0x68
 8001020:	200a      	movs	r0, #10
 8001022:	f004 f870 	bl	8005106 <xQueueGenericCreate>
 8001026:	4603      	mov	r3, r0
 8001028:	4a1e      	ldr	r2, [pc, #120]	@ (80010a4 <initQueues+0x8c>)
 800102a:	6013      	str	r3, [r2, #0]
	if(qAmbulance == NULL) {
 800102c:	4b1d      	ldr	r3, [pc, #116]	@ (80010a4 <initQueues+0x8c>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d02f      	beq.n	8001094 <initQueues+0x7c>
		/* TODO: handle this error */
		return;
	}
	qPolice = xQueueCreate(TASKS_QUEUE_SIZE, sizeof(DispatcherPacket));
 8001034:	2200      	movs	r2, #0
 8001036:	2168      	movs	r1, #104	@ 0x68
 8001038:	200a      	movs	r0, #10
 800103a:	f004 f864 	bl	8005106 <xQueueGenericCreate>
 800103e:	4603      	mov	r3, r0
 8001040:	4a19      	ldr	r2, [pc, #100]	@ (80010a8 <initQueues+0x90>)
 8001042:	6013      	str	r3, [r2, #0]
	if(qPolice == NULL) {
 8001044:	4b18      	ldr	r3, [pc, #96]	@ (80010a8 <initQueues+0x90>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d025      	beq.n	8001098 <initQueues+0x80>
		/* TODO: handle this error */
		return;
	}
	qFire = xQueueCreate(TASKS_QUEUE_SIZE, sizeof(DispatcherPacket));
 800104c:	2200      	movs	r2, #0
 800104e:	2168      	movs	r1, #104	@ 0x68
 8001050:	200a      	movs	r0, #10
 8001052:	f004 f858 	bl	8005106 <xQueueGenericCreate>
 8001056:	4603      	mov	r3, r0
 8001058:	4a14      	ldr	r2, [pc, #80]	@ (80010ac <initQueues+0x94>)
 800105a:	6013      	str	r3, [r2, #0]
	if(qFire == NULL) {
 800105c:	4b13      	ldr	r3, [pc, #76]	@ (80010ac <initQueues+0x94>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d01b      	beq.n	800109c <initQueues+0x84>
		/* TODO: handle this error */
		return;
	}
	qCorona = xQueueCreate(TASKS_QUEUE_SIZE, sizeof(DispatcherPacket));
 8001064:	2200      	movs	r2, #0
 8001066:	2168      	movs	r1, #104	@ 0x68
 8001068:	200a      	movs	r0, #10
 800106a:	f004 f84c 	bl	8005106 <xQueueGenericCreate>
 800106e:	4603      	mov	r3, r0
 8001070:	4a0f      	ldr	r2, [pc, #60]	@ (80010b0 <initQueues+0x98>)
 8001072:	6013      	str	r3, [r2, #0]
	if(qCorona == NULL) {
 8001074:	4b0e      	ldr	r3, [pc, #56]	@ (80010b0 <initQueues+0x98>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d011      	beq.n	80010a0 <initQueues+0x88>
		/* TODO: handle this error */
		return;
	}
	qDispatcher = xQueueCreate(TASKS_QUEUE_SIZE, sizeof(DispatcherPacket));
 800107c:	2200      	movs	r2, #0
 800107e:	2168      	movs	r1, #104	@ 0x68
 8001080:	200a      	movs	r0, #10
 8001082:	f004 f840 	bl	8005106 <xQueueGenericCreate>
 8001086:	4603      	mov	r3, r0
 8001088:	4a0a      	ldr	r2, [pc, #40]	@ (80010b4 <initQueues+0x9c>)
 800108a:	6013      	str	r3, [r2, #0]
	if(qDispatcher == NULL) {
 800108c:	4b09      	ldr	r3, [pc, #36]	@ (80010b4 <initQueues+0x9c>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	2b00      	cmp	r3, #0
 8001092:	e006      	b.n	80010a2 <initQueues+0x8a>
		return;
 8001094:	bf00      	nop
 8001096:	e004      	b.n	80010a2 <initQueues+0x8a>
		return;
 8001098:	bf00      	nop
 800109a:	e002      	b.n	80010a2 <initQueues+0x8a>
		return;
 800109c:	bf00      	nop
 800109e:	e000      	b.n	80010a2 <initQueues+0x8a>
		return;
 80010a0:	bf00      	nop
		/* TODO: handle this error */
		return;
	}
	/* TODO: log a message queues were initialized */

}
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	2000064c 	.word	0x2000064c
 80010a8:	20000650 	.word	0x20000650
 80010ac:	20000654 	.word	0x20000654
 80010b0:	20000658 	.word	0x20000658
 80010b4:	2000065c 	.word	0x2000065c

080010b8 <vHandleCall>:



void vHandleCall(void* pvParameters) {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b088      	sub	sp, #32
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	configASSERT(((uint32_t) pvParameters) == 1);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2b01      	cmp	r3, #1
 80010c4:	d00d      	beq.n	80010e2 <vHandleCall+0x2a>
	__asm volatile
 80010c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010ca:	b672      	cpsid	i
 80010cc:	f383 8811 	msr	BASEPRI, r3
 80010d0:	f3bf 8f6f 	isb	sy
 80010d4:	f3bf 8f4f 	dsb	sy
 80010d8:	b662      	cpsie	i
 80010da:	613b      	str	r3, [r7, #16]
}
 80010dc:	bf00      	nop
 80010de:	bf00      	nop
 80010e0:	e7fd      	b.n	80010de <vHandleCall+0x26>
	/*
	 * TODO: log the task has been created before transitioning to BLOCKED state.
	 */
	//vTaskDelay(1000);
	//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80010e2:	2201      	movs	r2, #1
 80010e4:	2101      	movs	r1, #1
 80010e6:	4822      	ldr	r0, [pc, #136]	@ (8001170 <vHandleCall+0xb8>)
 80010e8:	f000 feec 	bl	8001ec4 <HAL_GPIO_WritePin>
	for(;;) {
		/* TODO: log a message that this task is created and it's waiting for a job */

		xTaskNotifyWait(0x00, 0x00, &ulNotifictionValue, portMAX_DELAY);
 80010ec:	f107 020c 	add.w	r2, r7, #12
 80010f0:	f04f 33ff 	mov.w	r3, #4294967295
 80010f4:	2100      	movs	r1, #0
 80010f6:	2000      	movs	r0, #0
 80010f8:	f005 fe02 	bl	8006d00 <xTaskNotifyWait>
		startTick = xTaskGetTickCount();
 80010fc:	f005 f8da 	bl	80062b4 <xTaskGetTickCount>
 8001100:	61f8      	str	r0, [r7, #28]
		/*
		 * PERFORM TASK
		 */
		if(xTasksDataMutex != NULL) {
 8001102:	4b1c      	ldr	r3, [pc, #112]	@ (8001174 <vHandleCall+0xbc>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d0f0      	beq.n	80010ec <vHandleCall+0x34>
			if(xSemaphoreTake(xTasksDataMutex, portMAX_DELAY) == pdTRUE) {
 800110a:	4b1a      	ldr	r3, [pc, #104]	@ (8001174 <vHandleCall+0xbc>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f04f 31ff 	mov.w	r1, #4294967295
 8001112:	4618      	mov	r0, r3
 8001114:	f004 fb26 	bl	8005764 <xQueueSemaphoreTake>
 8001118:	4603      	mov	r3, r0
 800111a:	2b01      	cmp	r3, #1
 800111c:	d1e6      	bne.n	80010ec <vHandleCall+0x34>
				total_tasks_ran++;
 800111e:	4b16      	ldr	r3, [pc, #88]	@ (8001178 <vHandleCall+0xc0>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	3301      	adds	r3, #1
 8001124:	4a14      	ldr	r2, [pc, #80]	@ (8001178 <vHandleCall+0xc0>)
 8001126:	6013      	str	r3, [r2, #0]
				endTick = xTaskGetTickCount();
 8001128:	f005 f8c4 	bl	80062b4 <xTaskGetTickCount>
 800112c:	61b8      	str	r0, [r7, #24]
				totalTicks = endTick - startTick;
 800112e:	69ba      	ldr	r2, [r7, #24]
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	1ad3      	subs	r3, r2, r3
 8001134:	617b      	str	r3, [r7, #20]
				taskENTER_CRITICAL();
 8001136:	f006 fbf9 	bl	800792c <vPortEnterCritical>
				total_tasks_time += (float)totalTicks/configTICK_RATE_HZ;
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	ee07 3a90 	vmov	s15, r3
 8001140:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001144:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 800117c <vHandleCall+0xc4>
 8001148:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800114c:	4b0c      	ldr	r3, [pc, #48]	@ (8001180 <vHandleCall+0xc8>)
 800114e:	edd3 7a00 	vldr	s15, [r3]
 8001152:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001156:	4b0a      	ldr	r3, [pc, #40]	@ (8001180 <vHandleCall+0xc8>)
 8001158:	edc3 7a00 	vstr	s15, [r3]
				taskEXIT_CRITICAL();
 800115c:	f006 fc1c 	bl	8007998 <vPortExitCritical>
				xSemaphoreGive(xTasksDataMutex);
 8001160:	4b04      	ldr	r3, [pc, #16]	@ (8001174 <vHandleCall+0xbc>)
 8001162:	6818      	ldr	r0, [r3, #0]
 8001164:	2300      	movs	r3, #0
 8001166:	2200      	movs	r2, #0
 8001168:	2100      	movs	r1, #0
 800116a:	f004 f865 	bl	8005238 <xQueueGenericSend>
		xTaskNotifyWait(0x00, 0x00, &ulNotifictionValue, portMAX_DELAY);
 800116e:	e7bd      	b.n	80010ec <vHandleCall+0x34>
 8001170:	40020400 	.word	0x40020400
 8001174:	200006a4 	.word	0x200006a4
 8001178:	200006a0 	.word	0x200006a0
 800117c:	447a0000 	.word	0x447a0000
 8001180:	2000069c 	.word	0x2000069c

08001184 <HAL_RNG_ReadyDataCallback>:

	}
}

void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	6039      	str	r1, [r7, #0]
  uint32_t randomPeriod = (random32bit % MAX_TIM2_IT_PERIOD) + MIN_TIM2_IT_PERIOD;
 800118e:	683a      	ldr	r2, [r7, #0]
 8001190:	4b10      	ldr	r3, [pc, #64]	@ (80011d4 <HAL_RNG_ReadyDataCallback+0x50>)
 8001192:	fba3 1302 	umull	r1, r3, r3, r2
 8001196:	095b      	lsrs	r3, r3, #5
 8001198:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800119c:	fb01 f303 	mul.w	r3, r1, r3
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	3364      	adds	r3, #100	@ 0x64
 80011a4:	60fb      	str	r3, [r7, #12]

  // Update timer IT period
  __HAL_TIM_SET_AUTORELOAD(&htim2, randomPeriod * 2);
 80011a6:	4b0c      	ldr	r3, [pc, #48]	@ (80011d8 <HAL_RNG_ReadyDataCallback+0x54>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	68fa      	ldr	r2, [r7, #12]
 80011ac:	0052      	lsls	r2, r2, #1
 80011ae:	62da      	str	r2, [r3, #44]	@ 0x2c
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	4a08      	ldr	r2, [pc, #32]	@ (80011d8 <HAL_RNG_ReadyDataCallback+0x54>)
 80011b6:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_SET_COUNTER(&htim2, 0);
 80011b8:	4b07      	ldr	r3, [pc, #28]	@ (80011d8 <HAL_RNG_ReadyDataCallback+0x54>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	2200      	movs	r2, #0
 80011be:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 80011c0:	2201      	movs	r2, #1
 80011c2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011c6:	4805      	ldr	r0, [pc, #20]	@ (80011dc <HAL_RNG_ReadyDataCallback+0x58>)
 80011c8:	f000 fe7c 	bl	8001ec4 <HAL_GPIO_WritePin>

}
 80011cc:	bf00      	nop
 80011ce:	3710      	adds	r7, #16
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	10624dd3 	.word	0x10624dd3
 80011d8:	20000098 	.word	0x20000098
 80011dc:	40020400 	.word	0x40020400

080011e0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b0a2      	sub	sp, #136	@ 0x88
 80011e4:	af02      	add	r7, sp, #8
 80011e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if(htim->Instance == TIM2) {
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011f0:	d140      	bne.n	8001274 <HAL_TIM_PeriodElapsedCallback+0x94>
		DispatcherPacket new_packet;
		generateDispatcherMSG(&new_packet);
 80011f2:	f107 030c 	add.w	r3, r7, #12
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff fabe 	bl	8000778 <generateDispatcherMSG>
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80011fc:	2300      	movs	r3, #0
 80011fe:	677b      	str	r3, [r7, #116]	@ 0x74
		UBaseType_t qItems = uxQueueMessagesWaitingFromISR( qDispatcher );
 8001200:	4b22      	ldr	r3, [pc, #136]	@ (800128c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4618      	mov	r0, r3
 8001206:	f004 fbc5 	bl	8005994 <uxQueueMessagesWaitingFromISR>
 800120a:	67f8      	str	r0, [r7, #124]	@ 0x7c
		UBaseType_t uxHighWaterMark = uxTaskGetStackHighWaterMark(vDispatcherTask);
 800120c:	4b20      	ldr	r3, [pc, #128]	@ (8001290 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4618      	mov	r0, r3
 8001212:	f005 fb6b 	bl	80068ec <uxTaskGetStackHighWaterMark>
 8001216:	67b8      	str	r0, [r7, #120]	@ 0x78
		if( qItems != TASKS_QUEUE_SIZE) {
 8001218:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800121a:	2b0a      	cmp	r3, #10
 800121c:	d012      	beq.n	8001244 <HAL_TIM_PeriodElapsedCallback+0x64>
			xQueueSendFromISR(qDispatcher, &new_packet, NULL);
 800121e:	4b1b      	ldr	r3, [pc, #108]	@ (800128c <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001220:	6818      	ldr	r0, [r3, #0]
 8001222:	f107 010c 	add.w	r1, r7, #12
 8001226:	2300      	movs	r3, #0
 8001228:	2200      	movs	r2, #0
 800122a:	f004 f90f 	bl	800544c <xQueueGenericSendFromISR>
			xTaskNotifyFromISR(vDispatcherTask, 0x00, eNoAction, &xHigherPriorityTaskWoken);
 800122e:	4b18      	ldr	r3, [pc, #96]	@ (8001290 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001230:	6818      	ldr	r0, [r3, #0]
 8001232:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001236:	9300      	str	r3, [sp, #0]
 8001238:	2300      	movs	r3, #0
 800123a:	2200      	movs	r2, #0
 800123c:	2100      	movs	r1, #0
 800123e:	f005 fdbf 	bl	8006dc0 <xTaskGenericNotifyFromISR>
 8001242:	e009      	b.n	8001258 <HAL_TIM_PeriodElapsedCallback+0x78>
			//printf("Added to queue! \r\n");
			//fflush(stdout);
		} else {
			xTaskNotifyFromISR(vDispatcherTask, 0x00, eNoAction, &xHigherPriorityTaskWoken);
 8001244:	4b12      	ldr	r3, [pc, #72]	@ (8001290 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001246:	6818      	ldr	r0, [r3, #0]
 8001248:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800124c:	9300      	str	r3, [sp, #0]
 800124e:	2300      	movs	r3, #0
 8001250:	2200      	movs	r2, #0
 8001252:	2100      	movs	r1, #0
 8001254:	f005 fdb4 	bl	8006dc0 <xTaskGenericNotifyFromISR>
		}
		if(xHigherPriorityTaskWoken == pdTRUE)
 8001258:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800125a:	2b01      	cmp	r3, #1
 800125c:	d10a      	bne.n	8001274 <HAL_TIM_PeriodElapsedCallback+0x94>
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800125e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001260:	2b00      	cmp	r3, #0
 8001262:	d007      	beq.n	8001274 <HAL_TIM_PeriodElapsedCallback+0x94>
 8001264:	4b0b      	ldr	r3, [pc, #44]	@ (8001294 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001266:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	f3bf 8f4f 	dsb	sy
 8001270:	f3bf 8f6f 	isb	sy
		/*
		 * TODO: add a random item to dispatcher queue.
		 */
	}
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a07      	ldr	r2, [pc, #28]	@ (8001298 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d101      	bne.n	8001282 <HAL_TIM_PeriodElapsedCallback+0xa2>
    HAL_IncTick();
 800127e:	f000 fb4f 	bl	8001920 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001282:	bf00      	nop
 8001284:	3780      	adds	r7, #128	@ 0x80
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	2000065c 	.word	0x2000065c
 8001290:	20000694 	.word	0x20000694
 8001294:	e000ed04 	.word	0xe000ed04
 8001298:	40001000 	.word	0x40001000

0800129c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012a0:	b672      	cpsid	i
}
 80012a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012a4:	bf00      	nop
 80012a6:	e7fd      	b.n	80012a4 <Error_Handler+0x8>

080012a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80012ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001318 <HAL_MspInit+0x70>)
 80012b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b2:	4a19      	ldr	r2, [pc, #100]	@ (8001318 <HAL_MspInit+0x70>)
 80012b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80012ba:	4b17      	ldr	r3, [pc, #92]	@ (8001318 <HAL_MspInit+0x70>)
 80012bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012c2:	607b      	str	r3, [r7, #4]
 80012c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012c6:	4b14      	ldr	r3, [pc, #80]	@ (8001318 <HAL_MspInit+0x70>)
 80012c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ca:	4a13      	ldr	r2, [pc, #76]	@ (8001318 <HAL_MspInit+0x70>)
 80012cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80012d2:	4b11      	ldr	r3, [pc, #68]	@ (8001318 <HAL_MspInit+0x70>)
 80012d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012da:	603b      	str	r3, [r7, #0]
 80012dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80012de:	2200      	movs	r2, #0
 80012e0:	210f      	movs	r1, #15
 80012e2:	f06f 0001 	mvn.w	r0, #1
 80012e6:	f000 fc17 	bl	8001b18 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  HAL_NVIC_SetPriority(RNG_IRQn, 5, 0);
 80012ea:	2200      	movs	r2, #0
 80012ec:	2105      	movs	r1, #5
 80012ee:	2050      	movs	r0, #80	@ 0x50
 80012f0:	f000 fc12 	bl	8001b18 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HASH_RNG_IRQn);
 80012f4:	2050      	movs	r0, #80	@ 0x50
 80012f6:	f000 fc2b 	bl	8001b50 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80012fa:	2200      	movs	r2, #0
 80012fc:	2105      	movs	r1, #5
 80012fe:	201c      	movs	r0, #28
 8001300:	f000 fc0a 	bl	8001b18 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001304:	201c      	movs	r0, #28
 8001306:	f000 fc23 	bl	8001b50 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800130a:	2003      	movs	r0, #3
 800130c:	f000 fbf9 	bl	8001b02 <HAL_NVIC_SetPriorityGrouping>

  /* USER CODE END MspInit 1 */
}
 8001310:	bf00      	nop
 8001312:	3708      	adds	r7, #8
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40023800 	.word	0x40023800

0800131c <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b0a4      	sub	sp, #144	@ 0x90
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001324:	f107 030c 	add.w	r3, r7, #12
 8001328:	2284      	movs	r2, #132	@ 0x84
 800132a:	2100      	movs	r1, #0
 800132c:	4618      	mov	r0, r3
 800132e:	f007 f915 	bl	800855c <memset>
  if(hrng->Instance==RNG)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a15      	ldr	r2, [pc, #84]	@ (800138c <HAL_RNG_MspInit+0x70>)
 8001338:	4293      	cmp	r3, r2
 800133a:	d123      	bne.n	8001384 <HAL_RNG_MspInit+0x68>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800133c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001340:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001342:	2300      	movs	r3, #0
 8001344:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001348:	f107 030c 	add.w	r3, r7, #12
 800134c:	4618      	mov	r0, r3
 800134e:	f001 fc09 	bl	8002b64 <HAL_RCCEx_PeriphCLKConfig>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 8001358:	f7ff ffa0 	bl	800129c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 800135c:	4b0c      	ldr	r3, [pc, #48]	@ (8001390 <HAL_RNG_MspInit+0x74>)
 800135e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001360:	4a0b      	ldr	r2, [pc, #44]	@ (8001390 <HAL_RNG_MspInit+0x74>)
 8001362:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001366:	6353      	str	r3, [r2, #52]	@ 0x34
 8001368:	4b09      	ldr	r3, [pc, #36]	@ (8001390 <HAL_RNG_MspInit+0x74>)
 800136a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800136c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001370:	60bb      	str	r3, [r7, #8]
 8001372:	68bb      	ldr	r3, [r7, #8]
    /* RNG interrupt Init */
    HAL_NVIC_SetPriority(HASH_RNG_IRQn, 15, 0);
 8001374:	2200      	movs	r2, #0
 8001376:	210f      	movs	r1, #15
 8001378:	2050      	movs	r0, #80	@ 0x50
 800137a:	f000 fbcd 	bl	8001b18 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HASH_RNG_IRQn);
 800137e:	2050      	movs	r0, #80	@ 0x50
 8001380:	f000 fbe6 	bl	8001b50 <HAL_NVIC_EnableIRQ>

  /* USER CODE END RNG_MspInit 1 */

  }

}
 8001384:	bf00      	nop
 8001386:	3790      	adds	r7, #144	@ 0x90
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	50060800 	.word	0x50060800
 8001390:	40023800 	.word	0x40023800

08001394 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013a4:	d113      	bne.n	80013ce <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013a6:	4b0c      	ldr	r3, [pc, #48]	@ (80013d8 <HAL_TIM_Base_MspInit+0x44>)
 80013a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013aa:	4a0b      	ldr	r2, [pc, #44]	@ (80013d8 <HAL_TIM_Base_MspInit+0x44>)
 80013ac:	f043 0301 	orr.w	r3, r3, #1
 80013b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80013b2:	4b09      	ldr	r3, [pc, #36]	@ (80013d8 <HAL_TIM_Base_MspInit+0x44>)
 80013b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b6:	f003 0301 	and.w	r3, r3, #1
 80013ba:	60fb      	str	r3, [r7, #12]
 80013bc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 80013be:	2200      	movs	r2, #0
 80013c0:	210a      	movs	r1, #10
 80013c2:	201c      	movs	r0, #28
 80013c4:	f000 fba8 	bl	8001b18 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013c8:	201c      	movs	r0, #28
 80013ca:	f000 fbc1 	bl	8001b50 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80013ce:	bf00      	nop
 80013d0:	3710      	adds	r7, #16
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40023800 	.word	0x40023800

080013dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b0aa      	sub	sp, #168	@ 0xa8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	609a      	str	r2, [r3, #8]
 80013f0:	60da      	str	r2, [r3, #12]
 80013f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013f4:	f107 0310 	add.w	r3, r7, #16
 80013f8:	2284      	movs	r2, #132	@ 0x84
 80013fa:	2100      	movs	r1, #0
 80013fc:	4618      	mov	r0, r3
 80013fe:	f007 f8ad 	bl	800855c <memset>
  if(huart->Instance==USART3)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4a22      	ldr	r2, [pc, #136]	@ (8001490 <HAL_UART_MspInit+0xb4>)
 8001408:	4293      	cmp	r3, r2
 800140a:	d13c      	bne.n	8001486 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800140c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001410:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001412:	2300      	movs	r3, #0
 8001414:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001416:	f107 0310 	add.w	r3, r7, #16
 800141a:	4618      	mov	r0, r3
 800141c:	f001 fba2 	bl	8002b64 <HAL_RCCEx_PeriphCLKConfig>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001426:	f7ff ff39 	bl	800129c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800142a:	4b1a      	ldr	r3, [pc, #104]	@ (8001494 <HAL_UART_MspInit+0xb8>)
 800142c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800142e:	4a19      	ldr	r2, [pc, #100]	@ (8001494 <HAL_UART_MspInit+0xb8>)
 8001430:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001434:	6413      	str	r3, [r2, #64]	@ 0x40
 8001436:	4b17      	ldr	r3, [pc, #92]	@ (8001494 <HAL_UART_MspInit+0xb8>)
 8001438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800143a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001442:	4b14      	ldr	r3, [pc, #80]	@ (8001494 <HAL_UART_MspInit+0xb8>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001446:	4a13      	ldr	r2, [pc, #76]	@ (8001494 <HAL_UART_MspInit+0xb8>)
 8001448:	f043 0308 	orr.w	r3, r3, #8
 800144c:	6313      	str	r3, [r2, #48]	@ 0x30
 800144e:	4b11      	ldr	r3, [pc, #68]	@ (8001494 <HAL_UART_MspInit+0xb8>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001452:	f003 0308 	and.w	r3, r3, #8
 8001456:	60bb      	str	r3, [r7, #8]
 8001458:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800145a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800145e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001462:	2302      	movs	r3, #2
 8001464:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001468:	2301      	movs	r3, #1
 800146a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800146e:	2303      	movs	r3, #3
 8001470:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001474:	2307      	movs	r3, #7
 8001476:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800147a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800147e:	4619      	mov	r1, r3
 8001480:	4805      	ldr	r0, [pc, #20]	@ (8001498 <HAL_UART_MspInit+0xbc>)
 8001482:	f000 fb73 	bl	8001b6c <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8001486:	bf00      	nop
 8001488:	37a8      	adds	r7, #168	@ 0xa8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	40004800 	.word	0x40004800
 8001494:	40023800 	.word	0x40023800
 8001498:	40020c00 	.word	0x40020c00

0800149c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b0ac      	sub	sp, #176	@ 0xb0
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	605a      	str	r2, [r3, #4]
 80014ae:	609a      	str	r2, [r3, #8]
 80014b0:	60da      	str	r2, [r3, #12]
 80014b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014b4:	f107 0318 	add.w	r3, r7, #24
 80014b8:	2284      	movs	r2, #132	@ 0x84
 80014ba:	2100      	movs	r1, #0
 80014bc:	4618      	mov	r0, r3
 80014be:	f007 f84d 	bl	800855c <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80014ca:	d159      	bne.n	8001580 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80014cc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80014d0:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80014d2:	2300      	movs	r3, #0
 80014d4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014d8:	f107 0318 	add.w	r3, r7, #24
 80014dc:	4618      	mov	r0, r3
 80014de:	f001 fb41 	bl	8002b64 <HAL_RCCEx_PeriphCLKConfig>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80014e8:	f7ff fed8 	bl	800129c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ec:	4b26      	ldr	r3, [pc, #152]	@ (8001588 <HAL_PCD_MspInit+0xec>)
 80014ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f0:	4a25      	ldr	r2, [pc, #148]	@ (8001588 <HAL_PCD_MspInit+0xec>)
 80014f2:	f043 0301 	orr.w	r3, r3, #1
 80014f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80014f8:	4b23      	ldr	r3, [pc, #140]	@ (8001588 <HAL_PCD_MspInit+0xec>)
 80014fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fc:	f003 0301 	and.w	r3, r3, #1
 8001500:	617b      	str	r3, [r7, #20]
 8001502:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001504:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001508:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800150c:	2302      	movs	r3, #2
 800150e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001512:	2300      	movs	r3, #0
 8001514:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001518:	2303      	movs	r3, #3
 800151a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800151e:	230a      	movs	r3, #10
 8001520:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001524:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001528:	4619      	mov	r1, r3
 800152a:	4818      	ldr	r0, [pc, #96]	@ (800158c <HAL_PCD_MspInit+0xf0>)
 800152c:	f000 fb1e 	bl	8001b6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001530:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001534:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001538:	2300      	movs	r3, #0
 800153a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153e:	2300      	movs	r3, #0
 8001540:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001544:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001548:	4619      	mov	r1, r3
 800154a:	4810      	ldr	r0, [pc, #64]	@ (800158c <HAL_PCD_MspInit+0xf0>)
 800154c:	f000 fb0e 	bl	8001b6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001550:	4b0d      	ldr	r3, [pc, #52]	@ (8001588 <HAL_PCD_MspInit+0xec>)
 8001552:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001554:	4a0c      	ldr	r2, [pc, #48]	@ (8001588 <HAL_PCD_MspInit+0xec>)
 8001556:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800155a:	6353      	str	r3, [r2, #52]	@ 0x34
 800155c:	4b0a      	ldr	r3, [pc, #40]	@ (8001588 <HAL_PCD_MspInit+0xec>)
 800155e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001560:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001564:	613b      	str	r3, [r7, #16]
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	4b07      	ldr	r3, [pc, #28]	@ (8001588 <HAL_PCD_MspInit+0xec>)
 800156a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800156c:	4a06      	ldr	r2, [pc, #24]	@ (8001588 <HAL_PCD_MspInit+0xec>)
 800156e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001572:	6453      	str	r3, [r2, #68]	@ 0x44
 8001574:	4b04      	ldr	r3, [pc, #16]	@ (8001588 <HAL_PCD_MspInit+0xec>)
 8001576:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001578:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800157c:	60fb      	str	r3, [r7, #12]
 800157e:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001580:	bf00      	nop
 8001582:	37b0      	adds	r7, #176	@ 0xb0
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40023800 	.word	0x40023800
 800158c:	40020000 	.word	0x40020000

08001590 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b08e      	sub	sp, #56	@ 0x38
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001598:	2300      	movs	r3, #0
 800159a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800159c:	2300      	movs	r3, #0
 800159e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80015a0:	4b33      	ldr	r3, [pc, #204]	@ (8001670 <HAL_InitTick+0xe0>)
 80015a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a4:	4a32      	ldr	r2, [pc, #200]	@ (8001670 <HAL_InitTick+0xe0>)
 80015a6:	f043 0310 	orr.w	r3, r3, #16
 80015aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80015ac:	4b30      	ldr	r3, [pc, #192]	@ (8001670 <HAL_InitTick+0xe0>)
 80015ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015b0:	f003 0310 	and.w	r3, r3, #16
 80015b4:	60fb      	str	r3, [r7, #12]
 80015b6:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80015b8:	f107 0210 	add.w	r2, r7, #16
 80015bc:	f107 0314 	add.w	r3, r7, #20
 80015c0:	4611      	mov	r1, r2
 80015c2:	4618      	mov	r0, r3
 80015c4:	f001 fa9c 	bl	8002b00 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80015c8:	6a3b      	ldr	r3, [r7, #32]
 80015ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80015cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d103      	bne.n	80015da <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80015d2:	f001 fa6d 	bl	8002ab0 <HAL_RCC_GetPCLK1Freq>
 80015d6:	6378      	str	r0, [r7, #52]	@ 0x34
 80015d8:	e004      	b.n	80015e4 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80015da:	f001 fa69 	bl	8002ab0 <HAL_RCC_GetPCLK1Freq>
 80015de:	4603      	mov	r3, r0
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80015e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80015e6:	4a23      	ldr	r2, [pc, #140]	@ (8001674 <HAL_InitTick+0xe4>)
 80015e8:	fba2 2303 	umull	r2, r3, r2, r3
 80015ec:	0c9b      	lsrs	r3, r3, #18
 80015ee:	3b01      	subs	r3, #1
 80015f0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80015f2:	4b21      	ldr	r3, [pc, #132]	@ (8001678 <HAL_InitTick+0xe8>)
 80015f4:	4a21      	ldr	r2, [pc, #132]	@ (800167c <HAL_InitTick+0xec>)
 80015f6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80015f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001678 <HAL_InitTick+0xe8>)
 80015fa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015fe:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001600:	4a1d      	ldr	r2, [pc, #116]	@ (8001678 <HAL_InitTick+0xe8>)
 8001602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001604:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001606:	4b1c      	ldr	r3, [pc, #112]	@ (8001678 <HAL_InitTick+0xe8>)
 8001608:	2200      	movs	r2, #0
 800160a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800160c:	4b1a      	ldr	r3, [pc, #104]	@ (8001678 <HAL_InitTick+0xe8>)
 800160e:	2200      	movs	r2, #0
 8001610:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001612:	4b19      	ldr	r3, [pc, #100]	@ (8001678 <HAL_InitTick+0xe8>)
 8001614:	2200      	movs	r2, #0
 8001616:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001618:	4817      	ldr	r0, [pc, #92]	@ (8001678 <HAL_InitTick+0xe8>)
 800161a:	f001 ff71 	bl	8003500 <HAL_TIM_Base_Init>
 800161e:	4603      	mov	r3, r0
 8001620:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001624:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001628:	2b00      	cmp	r3, #0
 800162a:	d11b      	bne.n	8001664 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800162c:	4812      	ldr	r0, [pc, #72]	@ (8001678 <HAL_InitTick+0xe8>)
 800162e:	f001 ffbf 	bl	80035b0 <HAL_TIM_Base_Start_IT>
 8001632:	4603      	mov	r3, r0
 8001634:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001638:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800163c:	2b00      	cmp	r3, #0
 800163e:	d111      	bne.n	8001664 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001640:	2036      	movs	r0, #54	@ 0x36
 8001642:	f000 fa85 	bl	8001b50 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2b0f      	cmp	r3, #15
 800164a:	d808      	bhi.n	800165e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800164c:	2200      	movs	r2, #0
 800164e:	6879      	ldr	r1, [r7, #4]
 8001650:	2036      	movs	r0, #54	@ 0x36
 8001652:	f000 fa61 	bl	8001b18 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001656:	4a0a      	ldr	r2, [pc, #40]	@ (8001680 <HAL_InitTick+0xf0>)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6013      	str	r3, [r2, #0]
 800165c:	e002      	b.n	8001664 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001664:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001668:	4618      	mov	r0, r3
 800166a:	3738      	adds	r7, #56	@ 0x38
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40023800 	.word	0x40023800
 8001674:	431bde83 	.word	0x431bde83
 8001678:	200006ac 	.word	0x200006ac
 800167c:	40001000 	.word	0x40001000
 8001680:	20000004 	.word	0x20000004

08001684 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001688:	bf00      	nop
 800168a:	e7fd      	b.n	8001688 <NMI_Handler+0x4>

0800168c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001690:	bf00      	nop
 8001692:	e7fd      	b.n	8001690 <HardFault_Handler+0x4>

08001694 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001698:	bf00      	nop
 800169a:	e7fd      	b.n	8001698 <MemManage_Handler+0x4>

0800169c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016a0:	bf00      	nop
 80016a2:	e7fd      	b.n	80016a0 <BusFault_Handler+0x4>

080016a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016a8:	bf00      	nop
 80016aa:	e7fd      	b.n	80016a8 <UsageFault_Handler+0x4>

080016ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016b0:	bf00      	nop
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
	...

080016bc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016c0:	4802      	ldr	r0, [pc, #8]	@ (80016cc <TIM2_IRQHandler+0x10>)
 80016c2:	f001 ffed 	bl	80036a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016c6:	bf00      	nop
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	20000098 	.word	0x20000098

080016d0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80016d4:	4802      	ldr	r0, [pc, #8]	@ (80016e0 <TIM6_DAC_IRQHandler+0x10>)
 80016d6:	f001 ffe3 	bl	80036a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80016da:	bf00      	nop
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	200006ac 	.word	0x200006ac

080016e4 <RNG_IRQHandler>:

/**
  * @brief This function handles HASH and RNG global interrupts.
  */
void HASH_RNG_IRQHandler(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HASH_RNG_IRQn 0 */

  /* USER CODE END HASH_RNG_IRQn 0 */
  HAL_RNG_IRQHandler(&hrng);
 80016e8:	4802      	ldr	r0, [pc, #8]	@ (80016f4 <RNG_IRQHandler+0x10>)
 80016ea:	f001 feab 	bl	8003444 <HAL_RNG_IRQHandler>
  /* USER CODE BEGIN HASH_RNG_IRQn 1 */

  /* USER CODE END HASH_RNG_IRQn 1 */
}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20000088 	.word	0x20000088

080016f8 <ITM_SendChar>:

// ITM Register Address
#define ITM_STIMULUS_PORT0 	*((volatile uint32_t*) 0xE0000000)
#define ITM_TRACE_EN		*((volatile uint32_t*) 0xE0000E00)

void ITM_SendChar(uint8_t ch) {
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	4603      	mov	r3, r0
 8001700:	71fb      	strb	r3, [r7, #7]

	// Enable TRCENA
	DEMCR |= (1<<24);
 8001702:	4b0f      	ldr	r3, [pc, #60]	@ (8001740 <ITM_SendChar+0x48>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a0e      	ldr	r2, [pc, #56]	@ (8001740 <ITM_SendChar+0x48>)
 8001708:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800170c:	6013      	str	r3, [r2, #0]

	//Enable Stimulus Port0
	ITM_TRACE_EN |= (1<<0);
 800170e:	4b0d      	ldr	r3, [pc, #52]	@ (8001744 <ITM_SendChar+0x4c>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a0c      	ldr	r2, [pc, #48]	@ (8001744 <ITM_SendChar+0x4c>)
 8001714:	f043 0301 	orr.w	r3, r3, #1
 8001718:	6013      	str	r3, [r2, #0]

	// Read FIFO Status in bit [0]
	while(!(ITM_STIMULUS_PORT0 & 1));
 800171a:	bf00      	nop
 800171c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f003 0301 	and.w	r3, r3, #1
 8001726:	2b00      	cmp	r3, #0
 8001728:	d0f8      	beq.n	800171c <ITM_SendChar+0x24>

	// Write to ITM Stimulus Port0
	ITM_STIMULUS_PORT0 = ch;
 800172a:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 800172e:	79fb      	ldrb	r3, [r7, #7]
 8001730:	6013      	str	r3, [r2, #0]
}
 8001732:	bf00      	nop
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	e000edfc 	.word	0xe000edfc
 8001744:	e0000e00 	.word	0xe0000e00

08001748 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b086      	sub	sp, #24
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	60b9      	str	r1, [r7, #8]
 8001752:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001754:	2300      	movs	r3, #0
 8001756:	617b      	str	r3, [r7, #20]
 8001758:	e00a      	b.n	8001770 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800175a:	f3af 8000 	nop.w
 800175e:	4601      	mov	r1, r0
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	1c5a      	adds	r2, r3, #1
 8001764:	60ba      	str	r2, [r7, #8]
 8001766:	b2ca      	uxtb	r2, r1
 8001768:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	3301      	adds	r3, #1
 800176e:	617b      	str	r3, [r7, #20]
 8001770:	697a      	ldr	r2, [r7, #20]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	429a      	cmp	r2, r3
 8001776:	dbf0      	blt.n	800175a <_read+0x12>
  }

  return len;
 8001778:	687b      	ldr	r3, [r7, #4]
}
 800177a:	4618      	mov	r0, r3
 800177c:	3718      	adds	r7, #24
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}

08001782 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	b086      	sub	sp, #24
 8001786:	af00      	add	r7, sp, #0
 8001788:	60f8      	str	r0, [r7, #12]
 800178a:	60b9      	str	r1, [r7, #8]
 800178c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800178e:	2300      	movs	r3, #0
 8001790:	617b      	str	r3, [r7, #20]
 8001792:	e009      	b.n	80017a8 <_write+0x26>
  {
    //__io_putchar(*ptr++);
	  ITM_SendChar(*ptr++);
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	1c5a      	adds	r2, r3, #1
 8001798:	60ba      	str	r2, [r7, #8]
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff ffab 	bl	80016f8 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	3301      	adds	r3, #1
 80017a6:	617b      	str	r3, [r7, #20]
 80017a8:	697a      	ldr	r2, [r7, #20]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	429a      	cmp	r2, r3
 80017ae:	dbf1      	blt.n	8001794 <_write+0x12>
  }
  return len;
 80017b0:	687b      	ldr	r3, [r7, #4]
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3718      	adds	r7, #24
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}

080017ba <_close>:

int _close(int file)
{
 80017ba:	b480      	push	{r7}
 80017bc:	b083      	sub	sp, #12
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	370c      	adds	r7, #12
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr

080017d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017d2:	b480      	push	{r7}
 80017d4:	b083      	sub	sp, #12
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
 80017da:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017e2:	605a      	str	r2, [r3, #4]
  return 0;
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	370c      	adds	r7, #12
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr

080017f2 <_isatty>:

int _isatty(int file)
{
 80017f2:	b480      	push	{r7}
 80017f4:	b083      	sub	sp, #12
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017fa:	2301      	movs	r3, #1
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr

08001808 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001808:	b480      	push	{r7}
 800180a:	b085      	sub	sp, #20
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001814:	2300      	movs	r3, #0
}
 8001816:	4618      	mov	r0, r3
 8001818:	3714      	adds	r7, #20
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
	...

08001824 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b086      	sub	sp, #24
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800182c:	4a14      	ldr	r2, [pc, #80]	@ (8001880 <_sbrk+0x5c>)
 800182e:	4b15      	ldr	r3, [pc, #84]	@ (8001884 <_sbrk+0x60>)
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001838:	4b13      	ldr	r3, [pc, #76]	@ (8001888 <_sbrk+0x64>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d102      	bne.n	8001846 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001840:	4b11      	ldr	r3, [pc, #68]	@ (8001888 <_sbrk+0x64>)
 8001842:	4a12      	ldr	r2, [pc, #72]	@ (800188c <_sbrk+0x68>)
 8001844:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001846:	4b10      	ldr	r3, [pc, #64]	@ (8001888 <_sbrk+0x64>)
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4413      	add	r3, r2
 800184e:	693a      	ldr	r2, [r7, #16]
 8001850:	429a      	cmp	r2, r3
 8001852:	d207      	bcs.n	8001864 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001854:	f006 ff3a 	bl	80086cc <__errno>
 8001858:	4603      	mov	r3, r0
 800185a:	220c      	movs	r2, #12
 800185c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800185e:	f04f 33ff 	mov.w	r3, #4294967295
 8001862:	e009      	b.n	8001878 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001864:	4b08      	ldr	r3, [pc, #32]	@ (8001888 <_sbrk+0x64>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800186a:	4b07      	ldr	r3, [pc, #28]	@ (8001888 <_sbrk+0x64>)
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4413      	add	r3, r2
 8001872:	4a05      	ldr	r2, [pc, #20]	@ (8001888 <_sbrk+0x64>)
 8001874:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001876:	68fb      	ldr	r3, [r7, #12]
}
 8001878:	4618      	mov	r0, r3
 800187a:	3718      	adds	r7, #24
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	20050000 	.word	0x20050000
 8001884:	00000400 	.word	0x00000400
 8001888:	200006f8 	.word	0x200006f8
 800188c:	20019cc8 	.word	0x20019cc8

08001890 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001890:	b480      	push	{r7}
 8001892:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001894:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <SystemInit+0x20>)
 8001896:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800189a:	4a05      	ldr	r2, [pc, #20]	@ (80018b0 <SystemInit+0x20>)
 800189c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018a4:	bf00      	nop
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	e000ed00 	.word	0xe000ed00

080018b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80018b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018ec <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 80018b8:	f7ff ffea 	bl	8001890 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018bc:	480c      	ldr	r0, [pc, #48]	@ (80018f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018be:	490d      	ldr	r1, [pc, #52]	@ (80018f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018c0:	4a0d      	ldr	r2, [pc, #52]	@ (80018f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018c4:	e002      	b.n	80018cc <LoopCopyDataInit>

080018c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018ca:	3304      	adds	r3, #4

080018cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018d0:	d3f9      	bcc.n	80018c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018d2:	4a0a      	ldr	r2, [pc, #40]	@ (80018fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018d4:	4c0a      	ldr	r4, [pc, #40]	@ (8001900 <LoopFillZerobss+0x22>)
  movs r3, #0
 80018d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018d8:	e001      	b.n	80018de <LoopFillZerobss>

080018da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018dc:	3204      	adds	r2, #4

080018de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018e0:	d3fb      	bcc.n	80018da <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80018e2:	f006 fef9 	bl	80086d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018e6:	f7ff f825 	bl	8000934 <main>
  bx  lr    
 80018ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80018ec:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80018f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018f4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80018f8:	0800a1f4 	.word	0x0800a1f4
  ldr r2, =_sbss
 80018fc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001900:	20019cc8 	.word	0x20019cc8

08001904 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001904:	e7fe      	b.n	8001904 <ADC_IRQHandler>

08001906 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001906:	b580      	push	{r7, lr}
 8001908:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800190a:	2003      	movs	r0, #3
 800190c:	f000 f8f9 	bl	8001b02 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001910:	200f      	movs	r0, #15
 8001912:	f7ff fe3d 	bl	8001590 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001916:	f7ff fcc7 	bl	80012a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800191a:	2300      	movs	r3, #0
}
 800191c:	4618      	mov	r0, r3
 800191e:	bd80      	pop	{r7, pc}

08001920 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001924:	4b06      	ldr	r3, [pc, #24]	@ (8001940 <HAL_IncTick+0x20>)
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	461a      	mov	r2, r3
 800192a:	4b06      	ldr	r3, [pc, #24]	@ (8001944 <HAL_IncTick+0x24>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4413      	add	r3, r2
 8001930:	4a04      	ldr	r2, [pc, #16]	@ (8001944 <HAL_IncTick+0x24>)
 8001932:	6013      	str	r3, [r2, #0]
}
 8001934:	bf00      	nop
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	20000008 	.word	0x20000008
 8001944:	200006fc 	.word	0x200006fc

08001948 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  return uwTick;
 800194c:	4b03      	ldr	r3, [pc, #12]	@ (800195c <HAL_GetTick+0x14>)
 800194e:	681b      	ldr	r3, [r3, #0]
}
 8001950:	4618      	mov	r0, r3
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	200006fc 	.word	0x200006fc

08001960 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001968:	f7ff ffee 	bl	8001948 <HAL_GetTick>
 800196c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001978:	d005      	beq.n	8001986 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800197a:	4b0a      	ldr	r3, [pc, #40]	@ (80019a4 <HAL_Delay+0x44>)
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	461a      	mov	r2, r3
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	4413      	add	r3, r2
 8001984:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001986:	bf00      	nop
 8001988:	f7ff ffde 	bl	8001948 <HAL_GetTick>
 800198c:	4602      	mov	r2, r0
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	68fa      	ldr	r2, [r7, #12]
 8001994:	429a      	cmp	r2, r3
 8001996:	d8f7      	bhi.n	8001988 <HAL_Delay+0x28>
  {
  }
}
 8001998:	bf00      	nop
 800199a:	bf00      	nop
 800199c:	3710      	adds	r7, #16
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	20000008 	.word	0x20000008

080019a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b085      	sub	sp, #20
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	f003 0307 	and.w	r3, r3, #7
 80019b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019b8:	4b0b      	ldr	r3, [pc, #44]	@ (80019e8 <__NVIC_SetPriorityGrouping+0x40>)
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019be:	68ba      	ldr	r2, [r7, #8]
 80019c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019c4:	4013      	ands	r3, r2
 80019c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80019d0:	4b06      	ldr	r3, [pc, #24]	@ (80019ec <__NVIC_SetPriorityGrouping+0x44>)
 80019d2:	4313      	orrs	r3, r2
 80019d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019d6:	4a04      	ldr	r2, [pc, #16]	@ (80019e8 <__NVIC_SetPriorityGrouping+0x40>)
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	60d3      	str	r3, [r2, #12]
}
 80019dc:	bf00      	nop
 80019de:	3714      	adds	r7, #20
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr
 80019e8:	e000ed00 	.word	0xe000ed00
 80019ec:	05fa0000 	.word	0x05fa0000

080019f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019f4:	4b04      	ldr	r3, [pc, #16]	@ (8001a08 <__NVIC_GetPriorityGrouping+0x18>)
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	0a1b      	lsrs	r3, r3, #8
 80019fa:	f003 0307 	and.w	r3, r3, #7
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	e000ed00 	.word	0xe000ed00

08001a0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	4603      	mov	r3, r0
 8001a14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	db0b      	blt.n	8001a36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	f003 021f 	and.w	r2, r3, #31
 8001a24:	4907      	ldr	r1, [pc, #28]	@ (8001a44 <__NVIC_EnableIRQ+0x38>)
 8001a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2a:	095b      	lsrs	r3, r3, #5
 8001a2c:	2001      	movs	r0, #1
 8001a2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a36:	bf00      	nop
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	e000e100 	.word	0xe000e100

08001a48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	4603      	mov	r3, r0
 8001a50:	6039      	str	r1, [r7, #0]
 8001a52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	db0a      	blt.n	8001a72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	b2da      	uxtb	r2, r3
 8001a60:	490c      	ldr	r1, [pc, #48]	@ (8001a94 <__NVIC_SetPriority+0x4c>)
 8001a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a66:	0112      	lsls	r2, r2, #4
 8001a68:	b2d2      	uxtb	r2, r2
 8001a6a:	440b      	add	r3, r1
 8001a6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a70:	e00a      	b.n	8001a88 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	b2da      	uxtb	r2, r3
 8001a76:	4908      	ldr	r1, [pc, #32]	@ (8001a98 <__NVIC_SetPriority+0x50>)
 8001a78:	79fb      	ldrb	r3, [r7, #7]
 8001a7a:	f003 030f 	and.w	r3, r3, #15
 8001a7e:	3b04      	subs	r3, #4
 8001a80:	0112      	lsls	r2, r2, #4
 8001a82:	b2d2      	uxtb	r2, r2
 8001a84:	440b      	add	r3, r1
 8001a86:	761a      	strb	r2, [r3, #24]
}
 8001a88:	bf00      	nop
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	e000e100 	.word	0xe000e100
 8001a98:	e000ed00 	.word	0xe000ed00

08001a9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b089      	sub	sp, #36	@ 0x24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	60b9      	str	r1, [r7, #8]
 8001aa6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f003 0307 	and.w	r3, r3, #7
 8001aae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	f1c3 0307 	rsb	r3, r3, #7
 8001ab6:	2b04      	cmp	r3, #4
 8001ab8:	bf28      	it	cs
 8001aba:	2304      	movcs	r3, #4
 8001abc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001abe:	69fb      	ldr	r3, [r7, #28]
 8001ac0:	3304      	adds	r3, #4
 8001ac2:	2b06      	cmp	r3, #6
 8001ac4:	d902      	bls.n	8001acc <NVIC_EncodePriority+0x30>
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	3b03      	subs	r3, #3
 8001aca:	e000      	b.n	8001ace <NVIC_EncodePriority+0x32>
 8001acc:	2300      	movs	r3, #0
 8001ace:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ad0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ad4:	69bb      	ldr	r3, [r7, #24]
 8001ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ada:	43da      	mvns	r2, r3
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	401a      	ands	r2, r3
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ae4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	fa01 f303 	lsl.w	r3, r1, r3
 8001aee:	43d9      	mvns	r1, r3
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001af4:	4313      	orrs	r3, r2
         );
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	3724      	adds	r7, #36	@ 0x24
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr

08001b02 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b02:	b580      	push	{r7, lr}
 8001b04:	b082      	sub	sp, #8
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f7ff ff4c 	bl	80019a8 <__NVIC_SetPriorityGrouping>
}
 8001b10:	bf00      	nop
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	4603      	mov	r3, r0
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	607a      	str	r2, [r7, #4]
 8001b24:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001b26:	2300      	movs	r3, #0
 8001b28:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b2a:	f7ff ff61 	bl	80019f0 <__NVIC_GetPriorityGrouping>
 8001b2e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	68b9      	ldr	r1, [r7, #8]
 8001b34:	6978      	ldr	r0, [r7, #20]
 8001b36:	f7ff ffb1 	bl	8001a9c <NVIC_EncodePriority>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b40:	4611      	mov	r1, r2
 8001b42:	4618      	mov	r0, r3
 8001b44:	f7ff ff80 	bl	8001a48 <__NVIC_SetPriority>
}
 8001b48:	bf00      	nop
 8001b4a:	3718      	adds	r7, #24
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	4603      	mov	r3, r0
 8001b58:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f7ff ff54 	bl	8001a0c <__NVIC_EnableIRQ>
}
 8001b64:	bf00      	nop
 8001b66:	3708      	adds	r7, #8
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b089      	sub	sp, #36	@ 0x24
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001b76:	2300      	movs	r3, #0
 8001b78:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001b82:	2300      	movs	r3, #0
 8001b84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001b86:	2300      	movs	r3, #0
 8001b88:	61fb      	str	r3, [r7, #28]
 8001b8a:	e175      	b.n	8001e78 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	fa02 f303 	lsl.w	r3, r2, r3
 8001b94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	697a      	ldr	r2, [r7, #20]
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001ba0:	693a      	ldr	r2, [r7, #16]
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	f040 8164 	bne.w	8001e72 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f003 0303 	and.w	r3, r3, #3
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d005      	beq.n	8001bc2 <HAL_GPIO_Init+0x56>
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f003 0303 	and.w	r3, r3, #3
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	d130      	bne.n	8001c24 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	2203      	movs	r2, #3
 8001bce:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd2:	43db      	mvns	r3, r3
 8001bd4:	69ba      	ldr	r2, [r7, #24]
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	68da      	ldr	r2, [r3, #12]
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	005b      	lsls	r3, r3, #1
 8001be2:	fa02 f303 	lsl.w	r3, r2, r3
 8001be6:	69ba      	ldr	r2, [r7, #24]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	69ba      	ldr	r2, [r7, #24]
 8001bf0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	43db      	mvns	r3, r3
 8001c02:	69ba      	ldr	r2, [r7, #24]
 8001c04:	4013      	ands	r3, r2
 8001c06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	091b      	lsrs	r3, r3, #4
 8001c0e:	f003 0201 	and.w	r2, r3, #1
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	fa02 f303 	lsl.w	r3, r2, r3
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	69ba      	ldr	r2, [r7, #24]
 8001c22:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f003 0303 	and.w	r3, r3, #3
 8001c2c:	2b03      	cmp	r3, #3
 8001c2e:	d017      	beq.n	8001c60 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	2203      	movs	r2, #3
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	43db      	mvns	r3, r3
 8001c42:	69ba      	ldr	r2, [r7, #24]
 8001c44:	4013      	ands	r3, r2
 8001c46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	689a      	ldr	r2, [r3, #8]
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	fa02 f303 	lsl.w	r3, r2, r3
 8001c54:	69ba      	ldr	r2, [r7, #24]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	69ba      	ldr	r2, [r7, #24]
 8001c5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f003 0303 	and.w	r3, r3, #3
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d123      	bne.n	8001cb4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	08da      	lsrs	r2, r3, #3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	3208      	adds	r2, #8
 8001c74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	f003 0307 	and.w	r3, r3, #7
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	220f      	movs	r2, #15
 8001c84:	fa02 f303 	lsl.w	r3, r2, r3
 8001c88:	43db      	mvns	r3, r3
 8001c8a:	69ba      	ldr	r2, [r7, #24]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	691a      	ldr	r2, [r3, #16]
 8001c94:	69fb      	ldr	r3, [r7, #28]
 8001c96:	f003 0307 	and.w	r3, r3, #7
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca0:	69ba      	ldr	r2, [r7, #24]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001ca6:	69fb      	ldr	r3, [r7, #28]
 8001ca8:	08da      	lsrs	r2, r3, #3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	3208      	adds	r2, #8
 8001cae:	69b9      	ldr	r1, [r7, #24]
 8001cb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	2203      	movs	r2, #3
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	69ba      	ldr	r2, [r7, #24]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 0203 	and.w	r2, r3, #3
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cdc:	69ba      	ldr	r2, [r7, #24]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	69ba      	ldr	r2, [r7, #24]
 8001ce6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	f000 80be 	beq.w	8001e72 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cf6:	4b66      	ldr	r3, [pc, #408]	@ (8001e90 <HAL_GPIO_Init+0x324>)
 8001cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cfa:	4a65      	ldr	r2, [pc, #404]	@ (8001e90 <HAL_GPIO_Init+0x324>)
 8001cfc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d00:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d02:	4b63      	ldr	r3, [pc, #396]	@ (8001e90 <HAL_GPIO_Init+0x324>)
 8001d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d0a:	60fb      	str	r3, [r7, #12]
 8001d0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001d0e:	4a61      	ldr	r2, [pc, #388]	@ (8001e94 <HAL_GPIO_Init+0x328>)
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	089b      	lsrs	r3, r3, #2
 8001d14:	3302      	adds	r3, #2
 8001d16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001d1c:	69fb      	ldr	r3, [r7, #28]
 8001d1e:	f003 0303 	and.w	r3, r3, #3
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	220f      	movs	r2, #15
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4a58      	ldr	r2, [pc, #352]	@ (8001e98 <HAL_GPIO_Init+0x32c>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d037      	beq.n	8001daa <HAL_GPIO_Init+0x23e>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4a57      	ldr	r2, [pc, #348]	@ (8001e9c <HAL_GPIO_Init+0x330>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d031      	beq.n	8001da6 <HAL_GPIO_Init+0x23a>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4a56      	ldr	r2, [pc, #344]	@ (8001ea0 <HAL_GPIO_Init+0x334>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d02b      	beq.n	8001da2 <HAL_GPIO_Init+0x236>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4a55      	ldr	r2, [pc, #340]	@ (8001ea4 <HAL_GPIO_Init+0x338>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d025      	beq.n	8001d9e <HAL_GPIO_Init+0x232>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a54      	ldr	r2, [pc, #336]	@ (8001ea8 <HAL_GPIO_Init+0x33c>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d01f      	beq.n	8001d9a <HAL_GPIO_Init+0x22e>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a53      	ldr	r2, [pc, #332]	@ (8001eac <HAL_GPIO_Init+0x340>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d019      	beq.n	8001d96 <HAL_GPIO_Init+0x22a>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a52      	ldr	r2, [pc, #328]	@ (8001eb0 <HAL_GPIO_Init+0x344>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d013      	beq.n	8001d92 <HAL_GPIO_Init+0x226>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a51      	ldr	r2, [pc, #324]	@ (8001eb4 <HAL_GPIO_Init+0x348>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d00d      	beq.n	8001d8e <HAL_GPIO_Init+0x222>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a50      	ldr	r2, [pc, #320]	@ (8001eb8 <HAL_GPIO_Init+0x34c>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d007      	beq.n	8001d8a <HAL_GPIO_Init+0x21e>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a4f      	ldr	r2, [pc, #316]	@ (8001ebc <HAL_GPIO_Init+0x350>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d101      	bne.n	8001d86 <HAL_GPIO_Init+0x21a>
 8001d82:	2309      	movs	r3, #9
 8001d84:	e012      	b.n	8001dac <HAL_GPIO_Init+0x240>
 8001d86:	230a      	movs	r3, #10
 8001d88:	e010      	b.n	8001dac <HAL_GPIO_Init+0x240>
 8001d8a:	2308      	movs	r3, #8
 8001d8c:	e00e      	b.n	8001dac <HAL_GPIO_Init+0x240>
 8001d8e:	2307      	movs	r3, #7
 8001d90:	e00c      	b.n	8001dac <HAL_GPIO_Init+0x240>
 8001d92:	2306      	movs	r3, #6
 8001d94:	e00a      	b.n	8001dac <HAL_GPIO_Init+0x240>
 8001d96:	2305      	movs	r3, #5
 8001d98:	e008      	b.n	8001dac <HAL_GPIO_Init+0x240>
 8001d9a:	2304      	movs	r3, #4
 8001d9c:	e006      	b.n	8001dac <HAL_GPIO_Init+0x240>
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e004      	b.n	8001dac <HAL_GPIO_Init+0x240>
 8001da2:	2302      	movs	r3, #2
 8001da4:	e002      	b.n	8001dac <HAL_GPIO_Init+0x240>
 8001da6:	2301      	movs	r3, #1
 8001da8:	e000      	b.n	8001dac <HAL_GPIO_Init+0x240>
 8001daa:	2300      	movs	r3, #0
 8001dac:	69fa      	ldr	r2, [r7, #28]
 8001dae:	f002 0203 	and.w	r2, r2, #3
 8001db2:	0092      	lsls	r2, r2, #2
 8001db4:	4093      	lsls	r3, r2
 8001db6:	69ba      	ldr	r2, [r7, #24]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001dbc:	4935      	ldr	r1, [pc, #212]	@ (8001e94 <HAL_GPIO_Init+0x328>)
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	089b      	lsrs	r3, r3, #2
 8001dc2:	3302      	adds	r3, #2
 8001dc4:	69ba      	ldr	r2, [r7, #24]
 8001dc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001dca:	4b3d      	ldr	r3, [pc, #244]	@ (8001ec0 <HAL_GPIO_Init+0x354>)
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	43db      	mvns	r3, r3
 8001dd4:	69ba      	ldr	r2, [r7, #24]
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d003      	beq.n	8001dee <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001de6:	69ba      	ldr	r2, [r7, #24]
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	4313      	orrs	r3, r2
 8001dec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001dee:	4a34      	ldr	r2, [pc, #208]	@ (8001ec0 <HAL_GPIO_Init+0x354>)
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001df4:	4b32      	ldr	r3, [pc, #200]	@ (8001ec0 <HAL_GPIO_Init+0x354>)
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	43db      	mvns	r3, r3
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	4013      	ands	r3, r2
 8001e02:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d003      	beq.n	8001e18 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e18:	4a29      	ldr	r2, [pc, #164]	@ (8001ec0 <HAL_GPIO_Init+0x354>)
 8001e1a:	69bb      	ldr	r3, [r7, #24]
 8001e1c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e1e:	4b28      	ldr	r3, [pc, #160]	@ (8001ec0 <HAL_GPIO_Init+0x354>)
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	43db      	mvns	r3, r3
 8001e28:	69ba      	ldr	r2, [r7, #24]
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d003      	beq.n	8001e42 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001e3a:	69ba      	ldr	r2, [r7, #24]
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e42:	4a1f      	ldr	r2, [pc, #124]	@ (8001ec0 <HAL_GPIO_Init+0x354>)
 8001e44:	69bb      	ldr	r3, [r7, #24]
 8001e46:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e48:	4b1d      	ldr	r3, [pc, #116]	@ (8001ec0 <HAL_GPIO_Init+0x354>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	43db      	mvns	r3, r3
 8001e52:	69ba      	ldr	r2, [r7, #24]
 8001e54:	4013      	ands	r3, r2
 8001e56:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d003      	beq.n	8001e6c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e6c:	4a14      	ldr	r2, [pc, #80]	@ (8001ec0 <HAL_GPIO_Init+0x354>)
 8001e6e:	69bb      	ldr	r3, [r7, #24]
 8001e70:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001e72:	69fb      	ldr	r3, [r7, #28]
 8001e74:	3301      	adds	r3, #1
 8001e76:	61fb      	str	r3, [r7, #28]
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	2b0f      	cmp	r3, #15
 8001e7c:	f67f ae86 	bls.w	8001b8c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001e80:	bf00      	nop
 8001e82:	bf00      	nop
 8001e84:	3724      	adds	r7, #36	@ 0x24
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	40023800 	.word	0x40023800
 8001e94:	40013800 	.word	0x40013800
 8001e98:	40020000 	.word	0x40020000
 8001e9c:	40020400 	.word	0x40020400
 8001ea0:	40020800 	.word	0x40020800
 8001ea4:	40020c00 	.word	0x40020c00
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	40021400 	.word	0x40021400
 8001eb0:	40021800 	.word	0x40021800
 8001eb4:	40021c00 	.word	0x40021c00
 8001eb8:	40022000 	.word	0x40022000
 8001ebc:	40022400 	.word	0x40022400
 8001ec0:	40013c00 	.word	0x40013c00

08001ec4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	460b      	mov	r3, r1
 8001ece:	807b      	strh	r3, [r7, #2]
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ed4:	787b      	ldrb	r3, [r7, #1]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d003      	beq.n	8001ee2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eda:	887a      	ldrh	r2, [r7, #2]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001ee0:	e003      	b.n	8001eea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001ee2:	887b      	ldrh	r3, [r7, #2]
 8001ee4:	041a      	lsls	r2, r3, #16
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	619a      	str	r2, [r3, #24]
}
 8001eea:	bf00      	nop
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr

08001ef6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	b086      	sub	sp, #24
 8001efa:	af02      	add	r7, sp, #8
 8001efc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d101      	bne.n	8001f08 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e108      	b.n	800211a <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d106      	bne.n	8001f28 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f7ff faba 	bl	800149c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2203      	movs	r2, #3
 8001f2c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f36:	d102      	bne.n	8001f3e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f002 fc6e 	bl	8004824 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6818      	ldr	r0, [r3, #0]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	7c1a      	ldrb	r2, [r3, #16]
 8001f50:	f88d 2000 	strb.w	r2, [sp]
 8001f54:	3304      	adds	r3, #4
 8001f56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f58:	f002 fc0a 	bl	8004770 <USB_CoreInit>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d005      	beq.n	8001f6e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2202      	movs	r2, #2
 8001f66:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e0d5      	b.n	800211a <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	2100      	movs	r1, #0
 8001f74:	4618      	mov	r0, r3
 8001f76:	f002 fc66 	bl	8004846 <USB_SetCurrentMode>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d005      	beq.n	8001f8c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2202      	movs	r2, #2
 8001f84:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e0c6      	b.n	800211a <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	73fb      	strb	r3, [r7, #15]
 8001f90:	e04a      	b.n	8002028 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001f92:	7bfa      	ldrb	r2, [r7, #15]
 8001f94:	6879      	ldr	r1, [r7, #4]
 8001f96:	4613      	mov	r3, r2
 8001f98:	00db      	lsls	r3, r3, #3
 8001f9a:	4413      	add	r3, r2
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	440b      	add	r3, r1
 8001fa0:	3315      	adds	r3, #21
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001fa6:	7bfa      	ldrb	r2, [r7, #15]
 8001fa8:	6879      	ldr	r1, [r7, #4]
 8001faa:	4613      	mov	r3, r2
 8001fac:	00db      	lsls	r3, r3, #3
 8001fae:	4413      	add	r3, r2
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	440b      	add	r3, r1
 8001fb4:	3314      	adds	r3, #20
 8001fb6:	7bfa      	ldrb	r2, [r7, #15]
 8001fb8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001fba:	7bfa      	ldrb	r2, [r7, #15]
 8001fbc:	7bfb      	ldrb	r3, [r7, #15]
 8001fbe:	b298      	uxth	r0, r3
 8001fc0:	6879      	ldr	r1, [r7, #4]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	00db      	lsls	r3, r3, #3
 8001fc6:	4413      	add	r3, r2
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	440b      	add	r3, r1
 8001fcc:	332e      	adds	r3, #46	@ 0x2e
 8001fce:	4602      	mov	r2, r0
 8001fd0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001fd2:	7bfa      	ldrb	r2, [r7, #15]
 8001fd4:	6879      	ldr	r1, [r7, #4]
 8001fd6:	4613      	mov	r3, r2
 8001fd8:	00db      	lsls	r3, r3, #3
 8001fda:	4413      	add	r3, r2
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	440b      	add	r3, r1
 8001fe0:	3318      	adds	r3, #24
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001fe6:	7bfa      	ldrb	r2, [r7, #15]
 8001fe8:	6879      	ldr	r1, [r7, #4]
 8001fea:	4613      	mov	r3, r2
 8001fec:	00db      	lsls	r3, r3, #3
 8001fee:	4413      	add	r3, r2
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	440b      	add	r3, r1
 8001ff4:	331c      	adds	r3, #28
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001ffa:	7bfa      	ldrb	r2, [r7, #15]
 8001ffc:	6879      	ldr	r1, [r7, #4]
 8001ffe:	4613      	mov	r3, r2
 8002000:	00db      	lsls	r3, r3, #3
 8002002:	4413      	add	r3, r2
 8002004:	009b      	lsls	r3, r3, #2
 8002006:	440b      	add	r3, r1
 8002008:	3320      	adds	r3, #32
 800200a:	2200      	movs	r2, #0
 800200c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800200e:	7bfa      	ldrb	r2, [r7, #15]
 8002010:	6879      	ldr	r1, [r7, #4]
 8002012:	4613      	mov	r3, r2
 8002014:	00db      	lsls	r3, r3, #3
 8002016:	4413      	add	r3, r2
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	440b      	add	r3, r1
 800201c:	3324      	adds	r3, #36	@ 0x24
 800201e:	2200      	movs	r2, #0
 8002020:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002022:	7bfb      	ldrb	r3, [r7, #15]
 8002024:	3301      	adds	r3, #1
 8002026:	73fb      	strb	r3, [r7, #15]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	791b      	ldrb	r3, [r3, #4]
 800202c:	7bfa      	ldrb	r2, [r7, #15]
 800202e:	429a      	cmp	r2, r3
 8002030:	d3af      	bcc.n	8001f92 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002032:	2300      	movs	r3, #0
 8002034:	73fb      	strb	r3, [r7, #15]
 8002036:	e044      	b.n	80020c2 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002038:	7bfa      	ldrb	r2, [r7, #15]
 800203a:	6879      	ldr	r1, [r7, #4]
 800203c:	4613      	mov	r3, r2
 800203e:	00db      	lsls	r3, r3, #3
 8002040:	4413      	add	r3, r2
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	440b      	add	r3, r1
 8002046:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800204a:	2200      	movs	r2, #0
 800204c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800204e:	7bfa      	ldrb	r2, [r7, #15]
 8002050:	6879      	ldr	r1, [r7, #4]
 8002052:	4613      	mov	r3, r2
 8002054:	00db      	lsls	r3, r3, #3
 8002056:	4413      	add	r3, r2
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	440b      	add	r3, r1
 800205c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002060:	7bfa      	ldrb	r2, [r7, #15]
 8002062:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002064:	7bfa      	ldrb	r2, [r7, #15]
 8002066:	6879      	ldr	r1, [r7, #4]
 8002068:	4613      	mov	r3, r2
 800206a:	00db      	lsls	r3, r3, #3
 800206c:	4413      	add	r3, r2
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	440b      	add	r3, r1
 8002072:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002076:	2200      	movs	r2, #0
 8002078:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800207a:	7bfa      	ldrb	r2, [r7, #15]
 800207c:	6879      	ldr	r1, [r7, #4]
 800207e:	4613      	mov	r3, r2
 8002080:	00db      	lsls	r3, r3, #3
 8002082:	4413      	add	r3, r2
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	440b      	add	r3, r1
 8002088:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002090:	7bfa      	ldrb	r2, [r7, #15]
 8002092:	6879      	ldr	r1, [r7, #4]
 8002094:	4613      	mov	r3, r2
 8002096:	00db      	lsls	r3, r3, #3
 8002098:	4413      	add	r3, r2
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	440b      	add	r3, r1
 800209e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80020a2:	2200      	movs	r2, #0
 80020a4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80020a6:	7bfa      	ldrb	r2, [r7, #15]
 80020a8:	6879      	ldr	r1, [r7, #4]
 80020aa:	4613      	mov	r3, r2
 80020ac:	00db      	lsls	r3, r3, #3
 80020ae:	4413      	add	r3, r2
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	440b      	add	r3, r1
 80020b4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80020b8:	2200      	movs	r2, #0
 80020ba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020bc:	7bfb      	ldrb	r3, [r7, #15]
 80020be:	3301      	adds	r3, #1
 80020c0:	73fb      	strb	r3, [r7, #15]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	791b      	ldrb	r3, [r3, #4]
 80020c6:	7bfa      	ldrb	r2, [r7, #15]
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d3b5      	bcc.n	8002038 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6818      	ldr	r0, [r3, #0]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	7c1a      	ldrb	r2, [r3, #16]
 80020d4:	f88d 2000 	strb.w	r2, [sp]
 80020d8:	3304      	adds	r3, #4
 80020da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020dc:	f002 fc00 	bl	80048e0 <USB_DevInit>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d005      	beq.n	80020f2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2202      	movs	r2, #2
 80020ea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e013      	b.n	800211a <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2200      	movs	r2, #0
 80020f6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2201      	movs	r2, #1
 80020fc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	7b1b      	ldrb	r3, [r3, #12]
 8002104:	2b01      	cmp	r3, #1
 8002106:	d102      	bne.n	800210e <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002108:	6878      	ldr	r0, [r7, #4]
 800210a:	f000 f80b 	bl	8002124 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4618      	mov	r0, r3
 8002114:	f002 fdbb 	bl	8004c8e <USB_DevDisconnect>

  return HAL_OK;
 8002118:	2300      	movs	r3, #0
}
 800211a:	4618      	mov	r0, r3
 800211c:	3710      	adds	r7, #16
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
	...

08002124 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2201      	movs	r2, #1
 8002136:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2200      	movs	r2, #0
 800213e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	699b      	ldr	r3, [r3, #24]
 8002146:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002152:	4b05      	ldr	r3, [pc, #20]	@ (8002168 <HAL_PCDEx_ActivateLPM+0x44>)
 8002154:	4313      	orrs	r3, r2
 8002156:	68fa      	ldr	r2, [r7, #12]
 8002158:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800215a:	2300      	movs	r3, #0
}
 800215c:	4618      	mov	r0, r3
 800215e:	3714      	adds	r7, #20
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr
 8002168:	10000003 	.word	0x10000003

0800216c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b086      	sub	sp, #24
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002174:	2300      	movs	r3, #0
 8002176:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d101      	bne.n	8002182 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e291      	b.n	80026a6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	2b00      	cmp	r3, #0
 800218c:	f000 8087 	beq.w	800229e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002190:	4b96      	ldr	r3, [pc, #600]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	f003 030c 	and.w	r3, r3, #12
 8002198:	2b04      	cmp	r3, #4
 800219a:	d00c      	beq.n	80021b6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800219c:	4b93      	ldr	r3, [pc, #588]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	f003 030c 	and.w	r3, r3, #12
 80021a4:	2b08      	cmp	r3, #8
 80021a6:	d112      	bne.n	80021ce <HAL_RCC_OscConfig+0x62>
 80021a8:	4b90      	ldr	r3, [pc, #576]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80021b4:	d10b      	bne.n	80021ce <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021b6:	4b8d      	ldr	r3, [pc, #564]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d06c      	beq.n	800229c <HAL_RCC_OscConfig+0x130>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d168      	bne.n	800229c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e26b      	b.n	80026a6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021d6:	d106      	bne.n	80021e6 <HAL_RCC_OscConfig+0x7a>
 80021d8:	4b84      	ldr	r3, [pc, #528]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a83      	ldr	r2, [pc, #524]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 80021de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021e2:	6013      	str	r3, [r2, #0]
 80021e4:	e02e      	b.n	8002244 <HAL_RCC_OscConfig+0xd8>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d10c      	bne.n	8002208 <HAL_RCC_OscConfig+0x9c>
 80021ee:	4b7f      	ldr	r3, [pc, #508]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a7e      	ldr	r2, [pc, #504]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 80021f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021f8:	6013      	str	r3, [r2, #0]
 80021fa:	4b7c      	ldr	r3, [pc, #496]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a7b      	ldr	r2, [pc, #492]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 8002200:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002204:	6013      	str	r3, [r2, #0]
 8002206:	e01d      	b.n	8002244 <HAL_RCC_OscConfig+0xd8>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002210:	d10c      	bne.n	800222c <HAL_RCC_OscConfig+0xc0>
 8002212:	4b76      	ldr	r3, [pc, #472]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a75      	ldr	r2, [pc, #468]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 8002218:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800221c:	6013      	str	r3, [r2, #0]
 800221e:	4b73      	ldr	r3, [pc, #460]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a72      	ldr	r2, [pc, #456]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 8002224:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002228:	6013      	str	r3, [r2, #0]
 800222a:	e00b      	b.n	8002244 <HAL_RCC_OscConfig+0xd8>
 800222c:	4b6f      	ldr	r3, [pc, #444]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a6e      	ldr	r2, [pc, #440]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 8002232:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002236:	6013      	str	r3, [r2, #0]
 8002238:	4b6c      	ldr	r3, [pc, #432]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a6b      	ldr	r2, [pc, #428]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 800223e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002242:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d013      	beq.n	8002274 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800224c:	f7ff fb7c 	bl	8001948 <HAL_GetTick>
 8002250:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002252:	e008      	b.n	8002266 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002254:	f7ff fb78 	bl	8001948 <HAL_GetTick>
 8002258:	4602      	mov	r2, r0
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	2b64      	cmp	r3, #100	@ 0x64
 8002260:	d901      	bls.n	8002266 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e21f      	b.n	80026a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002266:	4b61      	ldr	r3, [pc, #388]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800226e:	2b00      	cmp	r3, #0
 8002270:	d0f0      	beq.n	8002254 <HAL_RCC_OscConfig+0xe8>
 8002272:	e014      	b.n	800229e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002274:	f7ff fb68 	bl	8001948 <HAL_GetTick>
 8002278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800227a:	e008      	b.n	800228e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800227c:	f7ff fb64 	bl	8001948 <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b64      	cmp	r3, #100	@ 0x64
 8002288:	d901      	bls.n	800228e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e20b      	b.n	80026a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800228e:	4b57      	ldr	r3, [pc, #348]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d1f0      	bne.n	800227c <HAL_RCC_OscConfig+0x110>
 800229a:	e000      	b.n	800229e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800229c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d069      	beq.n	800237e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022aa:	4b50      	ldr	r3, [pc, #320]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	f003 030c 	and.w	r3, r3, #12
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d00b      	beq.n	80022ce <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022b6:	4b4d      	ldr	r3, [pc, #308]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	f003 030c 	and.w	r3, r3, #12
 80022be:	2b08      	cmp	r3, #8
 80022c0:	d11c      	bne.n	80022fc <HAL_RCC_OscConfig+0x190>
 80022c2:	4b4a      	ldr	r3, [pc, #296]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d116      	bne.n	80022fc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ce:	4b47      	ldr	r3, [pc, #284]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0302 	and.w	r3, r3, #2
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d005      	beq.n	80022e6 <HAL_RCC_OscConfig+0x17a>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d001      	beq.n	80022e6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e1df      	b.n	80026a6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022e6:	4b41      	ldr	r3, [pc, #260]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	691b      	ldr	r3, [r3, #16]
 80022f2:	00db      	lsls	r3, r3, #3
 80022f4:	493d      	ldr	r1, [pc, #244]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 80022f6:	4313      	orrs	r3, r2
 80022f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022fa:	e040      	b.n	800237e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d023      	beq.n	800234c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002304:	4b39      	ldr	r3, [pc, #228]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a38      	ldr	r2, [pc, #224]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 800230a:	f043 0301 	orr.w	r3, r3, #1
 800230e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002310:	f7ff fb1a 	bl	8001948 <HAL_GetTick>
 8002314:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002316:	e008      	b.n	800232a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002318:	f7ff fb16 	bl	8001948 <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	2b02      	cmp	r3, #2
 8002324:	d901      	bls.n	800232a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e1bd      	b.n	80026a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800232a:	4b30      	ldr	r3, [pc, #192]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	2b00      	cmp	r3, #0
 8002334:	d0f0      	beq.n	8002318 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002336:	4b2d      	ldr	r3, [pc, #180]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	691b      	ldr	r3, [r3, #16]
 8002342:	00db      	lsls	r3, r3, #3
 8002344:	4929      	ldr	r1, [pc, #164]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 8002346:	4313      	orrs	r3, r2
 8002348:	600b      	str	r3, [r1, #0]
 800234a:	e018      	b.n	800237e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800234c:	4b27      	ldr	r3, [pc, #156]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a26      	ldr	r2, [pc, #152]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 8002352:	f023 0301 	bic.w	r3, r3, #1
 8002356:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002358:	f7ff faf6 	bl	8001948 <HAL_GetTick>
 800235c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800235e:	e008      	b.n	8002372 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002360:	f7ff faf2 	bl	8001948 <HAL_GetTick>
 8002364:	4602      	mov	r2, r0
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	2b02      	cmp	r3, #2
 800236c:	d901      	bls.n	8002372 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800236e:	2303      	movs	r3, #3
 8002370:	e199      	b.n	80026a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002372:	4b1e      	ldr	r3, [pc, #120]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 0302 	and.w	r3, r3, #2
 800237a:	2b00      	cmp	r3, #0
 800237c:	d1f0      	bne.n	8002360 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 0308 	and.w	r3, r3, #8
 8002386:	2b00      	cmp	r3, #0
 8002388:	d038      	beq.n	80023fc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	695b      	ldr	r3, [r3, #20]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d019      	beq.n	80023c6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002392:	4b16      	ldr	r3, [pc, #88]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 8002394:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002396:	4a15      	ldr	r2, [pc, #84]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 8002398:	f043 0301 	orr.w	r3, r3, #1
 800239c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800239e:	f7ff fad3 	bl	8001948 <HAL_GetTick>
 80023a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023a4:	e008      	b.n	80023b8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023a6:	f7ff facf 	bl	8001948 <HAL_GetTick>
 80023aa:	4602      	mov	r2, r0
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	1ad3      	subs	r3, r2, r3
 80023b0:	2b02      	cmp	r3, #2
 80023b2:	d901      	bls.n	80023b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80023b4:	2303      	movs	r3, #3
 80023b6:	e176      	b.n	80026a6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023b8:	4b0c      	ldr	r3, [pc, #48]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 80023ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d0f0      	beq.n	80023a6 <HAL_RCC_OscConfig+0x23a>
 80023c4:	e01a      	b.n	80023fc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023c6:	4b09      	ldr	r3, [pc, #36]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 80023c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023ca:	4a08      	ldr	r2, [pc, #32]	@ (80023ec <HAL_RCC_OscConfig+0x280>)
 80023cc:	f023 0301 	bic.w	r3, r3, #1
 80023d0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023d2:	f7ff fab9 	bl	8001948 <HAL_GetTick>
 80023d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023d8:	e00a      	b.n	80023f0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023da:	f7ff fab5 	bl	8001948 <HAL_GetTick>
 80023de:	4602      	mov	r2, r0
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d903      	bls.n	80023f0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80023e8:	2303      	movs	r3, #3
 80023ea:	e15c      	b.n	80026a6 <HAL_RCC_OscConfig+0x53a>
 80023ec:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023f0:	4b91      	ldr	r3, [pc, #580]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 80023f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023f4:	f003 0302 	and.w	r3, r3, #2
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d1ee      	bne.n	80023da <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0304 	and.w	r3, r3, #4
 8002404:	2b00      	cmp	r3, #0
 8002406:	f000 80a4 	beq.w	8002552 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800240a:	4b8b      	ldr	r3, [pc, #556]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 800240c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800240e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002412:	2b00      	cmp	r3, #0
 8002414:	d10d      	bne.n	8002432 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002416:	4b88      	ldr	r3, [pc, #544]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 8002418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800241a:	4a87      	ldr	r2, [pc, #540]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 800241c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002420:	6413      	str	r3, [r2, #64]	@ 0x40
 8002422:	4b85      	ldr	r3, [pc, #532]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 8002424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002426:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800242a:	60bb      	str	r3, [r7, #8]
 800242c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800242e:	2301      	movs	r3, #1
 8002430:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002432:	4b82      	ldr	r3, [pc, #520]	@ (800263c <HAL_RCC_OscConfig+0x4d0>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800243a:	2b00      	cmp	r3, #0
 800243c:	d118      	bne.n	8002470 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800243e:	4b7f      	ldr	r3, [pc, #508]	@ (800263c <HAL_RCC_OscConfig+0x4d0>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a7e      	ldr	r2, [pc, #504]	@ (800263c <HAL_RCC_OscConfig+0x4d0>)
 8002444:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002448:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800244a:	f7ff fa7d 	bl	8001948 <HAL_GetTick>
 800244e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002450:	e008      	b.n	8002464 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002452:	f7ff fa79 	bl	8001948 <HAL_GetTick>
 8002456:	4602      	mov	r2, r0
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	2b64      	cmp	r3, #100	@ 0x64
 800245e:	d901      	bls.n	8002464 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002460:	2303      	movs	r3, #3
 8002462:	e120      	b.n	80026a6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002464:	4b75      	ldr	r3, [pc, #468]	@ (800263c <HAL_RCC_OscConfig+0x4d0>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800246c:	2b00      	cmp	r3, #0
 800246e:	d0f0      	beq.n	8002452 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	2b01      	cmp	r3, #1
 8002476:	d106      	bne.n	8002486 <HAL_RCC_OscConfig+0x31a>
 8002478:	4b6f      	ldr	r3, [pc, #444]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 800247a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800247c:	4a6e      	ldr	r2, [pc, #440]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 800247e:	f043 0301 	orr.w	r3, r3, #1
 8002482:	6713      	str	r3, [r2, #112]	@ 0x70
 8002484:	e02d      	b.n	80024e2 <HAL_RCC_OscConfig+0x376>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d10c      	bne.n	80024a8 <HAL_RCC_OscConfig+0x33c>
 800248e:	4b6a      	ldr	r3, [pc, #424]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 8002490:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002492:	4a69      	ldr	r2, [pc, #420]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 8002494:	f023 0301 	bic.w	r3, r3, #1
 8002498:	6713      	str	r3, [r2, #112]	@ 0x70
 800249a:	4b67      	ldr	r3, [pc, #412]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 800249c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800249e:	4a66      	ldr	r2, [pc, #408]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 80024a0:	f023 0304 	bic.w	r3, r3, #4
 80024a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80024a6:	e01c      	b.n	80024e2 <HAL_RCC_OscConfig+0x376>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	2b05      	cmp	r3, #5
 80024ae:	d10c      	bne.n	80024ca <HAL_RCC_OscConfig+0x35e>
 80024b0:	4b61      	ldr	r3, [pc, #388]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 80024b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024b4:	4a60      	ldr	r2, [pc, #384]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 80024b6:	f043 0304 	orr.w	r3, r3, #4
 80024ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80024bc:	4b5e      	ldr	r3, [pc, #376]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 80024be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024c0:	4a5d      	ldr	r2, [pc, #372]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 80024c2:	f043 0301 	orr.w	r3, r3, #1
 80024c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80024c8:	e00b      	b.n	80024e2 <HAL_RCC_OscConfig+0x376>
 80024ca:	4b5b      	ldr	r3, [pc, #364]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 80024cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024ce:	4a5a      	ldr	r2, [pc, #360]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 80024d0:	f023 0301 	bic.w	r3, r3, #1
 80024d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80024d6:	4b58      	ldr	r3, [pc, #352]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 80024d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024da:	4a57      	ldr	r2, [pc, #348]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 80024dc:	f023 0304 	bic.w	r3, r3, #4
 80024e0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d015      	beq.n	8002516 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ea:	f7ff fa2d 	bl	8001948 <HAL_GetTick>
 80024ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024f0:	e00a      	b.n	8002508 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024f2:	f7ff fa29 	bl	8001948 <HAL_GetTick>
 80024f6:	4602      	mov	r2, r0
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002500:	4293      	cmp	r3, r2
 8002502:	d901      	bls.n	8002508 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002504:	2303      	movs	r3, #3
 8002506:	e0ce      	b.n	80026a6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002508:	4b4b      	ldr	r3, [pc, #300]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 800250a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800250c:	f003 0302 	and.w	r3, r3, #2
 8002510:	2b00      	cmp	r3, #0
 8002512:	d0ee      	beq.n	80024f2 <HAL_RCC_OscConfig+0x386>
 8002514:	e014      	b.n	8002540 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002516:	f7ff fa17 	bl	8001948 <HAL_GetTick>
 800251a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800251c:	e00a      	b.n	8002534 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800251e:	f7ff fa13 	bl	8001948 <HAL_GetTick>
 8002522:	4602      	mov	r2, r0
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	f241 3288 	movw	r2, #5000	@ 0x1388
 800252c:	4293      	cmp	r3, r2
 800252e:	d901      	bls.n	8002534 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002530:	2303      	movs	r3, #3
 8002532:	e0b8      	b.n	80026a6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002534:	4b40      	ldr	r3, [pc, #256]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 8002536:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002538:	f003 0302 	and.w	r3, r3, #2
 800253c:	2b00      	cmp	r3, #0
 800253e:	d1ee      	bne.n	800251e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002540:	7dfb      	ldrb	r3, [r7, #23]
 8002542:	2b01      	cmp	r3, #1
 8002544:	d105      	bne.n	8002552 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002546:	4b3c      	ldr	r3, [pc, #240]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 8002548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254a:	4a3b      	ldr	r2, [pc, #236]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 800254c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002550:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	699b      	ldr	r3, [r3, #24]
 8002556:	2b00      	cmp	r3, #0
 8002558:	f000 80a4 	beq.w	80026a4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800255c:	4b36      	ldr	r3, [pc, #216]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	f003 030c 	and.w	r3, r3, #12
 8002564:	2b08      	cmp	r3, #8
 8002566:	d06b      	beq.n	8002640 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	699b      	ldr	r3, [r3, #24]
 800256c:	2b02      	cmp	r3, #2
 800256e:	d149      	bne.n	8002604 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002570:	4b31      	ldr	r3, [pc, #196]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a30      	ldr	r2, [pc, #192]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 8002576:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800257a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800257c:	f7ff f9e4 	bl	8001948 <HAL_GetTick>
 8002580:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002582:	e008      	b.n	8002596 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002584:	f7ff f9e0 	bl	8001948 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	2b02      	cmp	r3, #2
 8002590:	d901      	bls.n	8002596 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e087      	b.n	80026a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002596:	4b28      	ldr	r3, [pc, #160]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d1f0      	bne.n	8002584 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	69da      	ldr	r2, [r3, #28]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6a1b      	ldr	r3, [r3, #32]
 80025aa:	431a      	orrs	r2, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b0:	019b      	lsls	r3, r3, #6
 80025b2:	431a      	orrs	r2, r3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b8:	085b      	lsrs	r3, r3, #1
 80025ba:	3b01      	subs	r3, #1
 80025bc:	041b      	lsls	r3, r3, #16
 80025be:	431a      	orrs	r2, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025c4:	061b      	lsls	r3, r3, #24
 80025c6:	4313      	orrs	r3, r2
 80025c8:	4a1b      	ldr	r2, [pc, #108]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 80025ca:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80025ce:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025d0:	4b19      	ldr	r3, [pc, #100]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a18      	ldr	r2, [pc, #96]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 80025d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80025da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025dc:	f7ff f9b4 	bl	8001948 <HAL_GetTick>
 80025e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025e2:	e008      	b.n	80025f6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025e4:	f7ff f9b0 	bl	8001948 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d901      	bls.n	80025f6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e057      	b.n	80026a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025f6:	4b10      	ldr	r3, [pc, #64]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d0f0      	beq.n	80025e4 <HAL_RCC_OscConfig+0x478>
 8002602:	e04f      	b.n	80026a4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002604:	4b0c      	ldr	r3, [pc, #48]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a0b      	ldr	r2, [pc, #44]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 800260a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800260e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002610:	f7ff f99a 	bl	8001948 <HAL_GetTick>
 8002614:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002616:	e008      	b.n	800262a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002618:	f7ff f996 	bl	8001948 <HAL_GetTick>
 800261c:	4602      	mov	r2, r0
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	2b02      	cmp	r3, #2
 8002624:	d901      	bls.n	800262a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e03d      	b.n	80026a6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800262a:	4b03      	ldr	r3, [pc, #12]	@ (8002638 <HAL_RCC_OscConfig+0x4cc>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d1f0      	bne.n	8002618 <HAL_RCC_OscConfig+0x4ac>
 8002636:	e035      	b.n	80026a4 <HAL_RCC_OscConfig+0x538>
 8002638:	40023800 	.word	0x40023800
 800263c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002640:	4b1b      	ldr	r3, [pc, #108]	@ (80026b0 <HAL_RCC_OscConfig+0x544>)
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	699b      	ldr	r3, [r3, #24]
 800264a:	2b01      	cmp	r3, #1
 800264c:	d028      	beq.n	80026a0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002658:	429a      	cmp	r2, r3
 800265a:	d121      	bne.n	80026a0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002666:	429a      	cmp	r2, r3
 8002668:	d11a      	bne.n	80026a0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800266a:	68fa      	ldr	r2, [r7, #12]
 800266c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002670:	4013      	ands	r3, r2
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002676:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002678:	4293      	cmp	r3, r2
 800267a:	d111      	bne.n	80026a0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002686:	085b      	lsrs	r3, r3, #1
 8002688:	3b01      	subs	r3, #1
 800268a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800268c:	429a      	cmp	r2, r3
 800268e:	d107      	bne.n	80026a0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800269a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800269c:	429a      	cmp	r2, r3
 800269e:	d001      	beq.n	80026a4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e000      	b.n	80026a6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3718      	adds	r7, #24
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	40023800 	.word	0x40023800

080026b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80026be:	2300      	movs	r3, #0
 80026c0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d101      	bne.n	80026cc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e0d0      	b.n	800286e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026cc:	4b6a      	ldr	r3, [pc, #424]	@ (8002878 <HAL_RCC_ClockConfig+0x1c4>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 030f 	and.w	r3, r3, #15
 80026d4:	683a      	ldr	r2, [r7, #0]
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d910      	bls.n	80026fc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026da:	4b67      	ldr	r3, [pc, #412]	@ (8002878 <HAL_RCC_ClockConfig+0x1c4>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f023 020f 	bic.w	r2, r3, #15
 80026e2:	4965      	ldr	r1, [pc, #404]	@ (8002878 <HAL_RCC_ClockConfig+0x1c4>)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ea:	4b63      	ldr	r3, [pc, #396]	@ (8002878 <HAL_RCC_ClockConfig+0x1c4>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 030f 	and.w	r3, r3, #15
 80026f2:	683a      	ldr	r2, [r7, #0]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d001      	beq.n	80026fc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e0b8      	b.n	800286e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0302 	and.w	r3, r3, #2
 8002704:	2b00      	cmp	r3, #0
 8002706:	d020      	beq.n	800274a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0304 	and.w	r3, r3, #4
 8002710:	2b00      	cmp	r3, #0
 8002712:	d005      	beq.n	8002720 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002714:	4b59      	ldr	r3, [pc, #356]	@ (800287c <HAL_RCC_ClockConfig+0x1c8>)
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	4a58      	ldr	r2, [pc, #352]	@ (800287c <HAL_RCC_ClockConfig+0x1c8>)
 800271a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800271e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0308 	and.w	r3, r3, #8
 8002728:	2b00      	cmp	r3, #0
 800272a:	d005      	beq.n	8002738 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800272c:	4b53      	ldr	r3, [pc, #332]	@ (800287c <HAL_RCC_ClockConfig+0x1c8>)
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	4a52      	ldr	r2, [pc, #328]	@ (800287c <HAL_RCC_ClockConfig+0x1c8>)
 8002732:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002736:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002738:	4b50      	ldr	r3, [pc, #320]	@ (800287c <HAL_RCC_ClockConfig+0x1c8>)
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	494d      	ldr	r1, [pc, #308]	@ (800287c <HAL_RCC_ClockConfig+0x1c8>)
 8002746:	4313      	orrs	r3, r2
 8002748:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	2b00      	cmp	r3, #0
 8002754:	d040      	beq.n	80027d8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d107      	bne.n	800276e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800275e:	4b47      	ldr	r3, [pc, #284]	@ (800287c <HAL_RCC_ClockConfig+0x1c8>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d115      	bne.n	8002796 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e07f      	b.n	800286e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	2b02      	cmp	r3, #2
 8002774:	d107      	bne.n	8002786 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002776:	4b41      	ldr	r3, [pc, #260]	@ (800287c <HAL_RCC_ClockConfig+0x1c8>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d109      	bne.n	8002796 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e073      	b.n	800286e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002786:	4b3d      	ldr	r3, [pc, #244]	@ (800287c <HAL_RCC_ClockConfig+0x1c8>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	d101      	bne.n	8002796 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e06b      	b.n	800286e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002796:	4b39      	ldr	r3, [pc, #228]	@ (800287c <HAL_RCC_ClockConfig+0x1c8>)
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	f023 0203 	bic.w	r2, r3, #3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	4936      	ldr	r1, [pc, #216]	@ (800287c <HAL_RCC_ClockConfig+0x1c8>)
 80027a4:	4313      	orrs	r3, r2
 80027a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027a8:	f7ff f8ce 	bl	8001948 <HAL_GetTick>
 80027ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027ae:	e00a      	b.n	80027c6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027b0:	f7ff f8ca 	bl	8001948 <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027be:	4293      	cmp	r3, r2
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e053      	b.n	800286e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027c6:	4b2d      	ldr	r3, [pc, #180]	@ (800287c <HAL_RCC_ClockConfig+0x1c8>)
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	f003 020c 	and.w	r2, r3, #12
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d1eb      	bne.n	80027b0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80027d8:	4b27      	ldr	r3, [pc, #156]	@ (8002878 <HAL_RCC_ClockConfig+0x1c4>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 030f 	and.w	r3, r3, #15
 80027e0:	683a      	ldr	r2, [r7, #0]
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d210      	bcs.n	8002808 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027e6:	4b24      	ldr	r3, [pc, #144]	@ (8002878 <HAL_RCC_ClockConfig+0x1c4>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f023 020f 	bic.w	r2, r3, #15
 80027ee:	4922      	ldr	r1, [pc, #136]	@ (8002878 <HAL_RCC_ClockConfig+0x1c4>)
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027f6:	4b20      	ldr	r3, [pc, #128]	@ (8002878 <HAL_RCC_ClockConfig+0x1c4>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f003 030f 	and.w	r3, r3, #15
 80027fe:	683a      	ldr	r2, [r7, #0]
 8002800:	429a      	cmp	r2, r3
 8002802:	d001      	beq.n	8002808 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e032      	b.n	800286e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f003 0304 	and.w	r3, r3, #4
 8002810:	2b00      	cmp	r3, #0
 8002812:	d008      	beq.n	8002826 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002814:	4b19      	ldr	r3, [pc, #100]	@ (800287c <HAL_RCC_ClockConfig+0x1c8>)
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	68db      	ldr	r3, [r3, #12]
 8002820:	4916      	ldr	r1, [pc, #88]	@ (800287c <HAL_RCC_ClockConfig+0x1c8>)
 8002822:	4313      	orrs	r3, r2
 8002824:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 0308 	and.w	r3, r3, #8
 800282e:	2b00      	cmp	r3, #0
 8002830:	d009      	beq.n	8002846 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002832:	4b12      	ldr	r3, [pc, #72]	@ (800287c <HAL_RCC_ClockConfig+0x1c8>)
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	691b      	ldr	r3, [r3, #16]
 800283e:	00db      	lsls	r3, r3, #3
 8002840:	490e      	ldr	r1, [pc, #56]	@ (800287c <HAL_RCC_ClockConfig+0x1c8>)
 8002842:	4313      	orrs	r3, r2
 8002844:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002846:	f000 f821 	bl	800288c <HAL_RCC_GetSysClockFreq>
 800284a:	4602      	mov	r2, r0
 800284c:	4b0b      	ldr	r3, [pc, #44]	@ (800287c <HAL_RCC_ClockConfig+0x1c8>)
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	091b      	lsrs	r3, r3, #4
 8002852:	f003 030f 	and.w	r3, r3, #15
 8002856:	490a      	ldr	r1, [pc, #40]	@ (8002880 <HAL_RCC_ClockConfig+0x1cc>)
 8002858:	5ccb      	ldrb	r3, [r1, r3]
 800285a:	fa22 f303 	lsr.w	r3, r2, r3
 800285e:	4a09      	ldr	r2, [pc, #36]	@ (8002884 <HAL_RCC_ClockConfig+0x1d0>)
 8002860:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002862:	4b09      	ldr	r3, [pc, #36]	@ (8002888 <HAL_RCC_ClockConfig+0x1d4>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4618      	mov	r0, r3
 8002868:	f7fe fe92 	bl	8001590 <HAL_InitTick>

  return HAL_OK;
 800286c:	2300      	movs	r3, #0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3710      	adds	r7, #16
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	40023c00 	.word	0x40023c00
 800287c:	40023800 	.word	0x40023800
 8002880:	0800a198 	.word	0x0800a198
 8002884:	20000000 	.word	0x20000000
 8002888:	20000004 	.word	0x20000004

0800288c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800288c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002890:	b094      	sub	sp, #80	@ 0x50
 8002892:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002894:	2300      	movs	r3, #0
 8002896:	647b      	str	r3, [r7, #68]	@ 0x44
 8002898:	2300      	movs	r3, #0
 800289a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800289c:	2300      	movs	r3, #0
 800289e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80028a0:	2300      	movs	r3, #0
 80028a2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028a4:	4b79      	ldr	r3, [pc, #484]	@ (8002a8c <HAL_RCC_GetSysClockFreq+0x200>)
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	f003 030c 	and.w	r3, r3, #12
 80028ac:	2b08      	cmp	r3, #8
 80028ae:	d00d      	beq.n	80028cc <HAL_RCC_GetSysClockFreq+0x40>
 80028b0:	2b08      	cmp	r3, #8
 80028b2:	f200 80e1 	bhi.w	8002a78 <HAL_RCC_GetSysClockFreq+0x1ec>
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d002      	beq.n	80028c0 <HAL_RCC_GetSysClockFreq+0x34>
 80028ba:	2b04      	cmp	r3, #4
 80028bc:	d003      	beq.n	80028c6 <HAL_RCC_GetSysClockFreq+0x3a>
 80028be:	e0db      	b.n	8002a78 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80028c0:	4b73      	ldr	r3, [pc, #460]	@ (8002a90 <HAL_RCC_GetSysClockFreq+0x204>)
 80028c2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80028c4:	e0db      	b.n	8002a7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80028c6:	4b73      	ldr	r3, [pc, #460]	@ (8002a94 <HAL_RCC_GetSysClockFreq+0x208>)
 80028c8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80028ca:	e0d8      	b.n	8002a7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80028cc:	4b6f      	ldr	r3, [pc, #444]	@ (8002a8c <HAL_RCC_GetSysClockFreq+0x200>)
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80028d4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80028d6:	4b6d      	ldr	r3, [pc, #436]	@ (8002a8c <HAL_RCC_GetSysClockFreq+0x200>)
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d063      	beq.n	80029aa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028e2:	4b6a      	ldr	r3, [pc, #424]	@ (8002a8c <HAL_RCC_GetSysClockFreq+0x200>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	099b      	lsrs	r3, r3, #6
 80028e8:	2200      	movs	r2, #0
 80028ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80028ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80028ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80028f6:	2300      	movs	r3, #0
 80028f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80028fa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80028fe:	4622      	mov	r2, r4
 8002900:	462b      	mov	r3, r5
 8002902:	f04f 0000 	mov.w	r0, #0
 8002906:	f04f 0100 	mov.w	r1, #0
 800290a:	0159      	lsls	r1, r3, #5
 800290c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002910:	0150      	lsls	r0, r2, #5
 8002912:	4602      	mov	r2, r0
 8002914:	460b      	mov	r3, r1
 8002916:	4621      	mov	r1, r4
 8002918:	1a51      	subs	r1, r2, r1
 800291a:	6139      	str	r1, [r7, #16]
 800291c:	4629      	mov	r1, r5
 800291e:	eb63 0301 	sbc.w	r3, r3, r1
 8002922:	617b      	str	r3, [r7, #20]
 8002924:	f04f 0200 	mov.w	r2, #0
 8002928:	f04f 0300 	mov.w	r3, #0
 800292c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002930:	4659      	mov	r1, fp
 8002932:	018b      	lsls	r3, r1, #6
 8002934:	4651      	mov	r1, sl
 8002936:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800293a:	4651      	mov	r1, sl
 800293c:	018a      	lsls	r2, r1, #6
 800293e:	4651      	mov	r1, sl
 8002940:	ebb2 0801 	subs.w	r8, r2, r1
 8002944:	4659      	mov	r1, fp
 8002946:	eb63 0901 	sbc.w	r9, r3, r1
 800294a:	f04f 0200 	mov.w	r2, #0
 800294e:	f04f 0300 	mov.w	r3, #0
 8002952:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002956:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800295a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800295e:	4690      	mov	r8, r2
 8002960:	4699      	mov	r9, r3
 8002962:	4623      	mov	r3, r4
 8002964:	eb18 0303 	adds.w	r3, r8, r3
 8002968:	60bb      	str	r3, [r7, #8]
 800296a:	462b      	mov	r3, r5
 800296c:	eb49 0303 	adc.w	r3, r9, r3
 8002970:	60fb      	str	r3, [r7, #12]
 8002972:	f04f 0200 	mov.w	r2, #0
 8002976:	f04f 0300 	mov.w	r3, #0
 800297a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800297e:	4629      	mov	r1, r5
 8002980:	024b      	lsls	r3, r1, #9
 8002982:	4621      	mov	r1, r4
 8002984:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002988:	4621      	mov	r1, r4
 800298a:	024a      	lsls	r2, r1, #9
 800298c:	4610      	mov	r0, r2
 800298e:	4619      	mov	r1, r3
 8002990:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002992:	2200      	movs	r2, #0
 8002994:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002996:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002998:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800299c:	f7fd fc88 	bl	80002b0 <__aeabi_uldivmod>
 80029a0:	4602      	mov	r2, r0
 80029a2:	460b      	mov	r3, r1
 80029a4:	4613      	mov	r3, r2
 80029a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029a8:	e058      	b.n	8002a5c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029aa:	4b38      	ldr	r3, [pc, #224]	@ (8002a8c <HAL_RCC_GetSysClockFreq+0x200>)
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	099b      	lsrs	r3, r3, #6
 80029b0:	2200      	movs	r2, #0
 80029b2:	4618      	mov	r0, r3
 80029b4:	4611      	mov	r1, r2
 80029b6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80029ba:	623b      	str	r3, [r7, #32]
 80029bc:	2300      	movs	r3, #0
 80029be:	627b      	str	r3, [r7, #36]	@ 0x24
 80029c0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80029c4:	4642      	mov	r2, r8
 80029c6:	464b      	mov	r3, r9
 80029c8:	f04f 0000 	mov.w	r0, #0
 80029cc:	f04f 0100 	mov.w	r1, #0
 80029d0:	0159      	lsls	r1, r3, #5
 80029d2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029d6:	0150      	lsls	r0, r2, #5
 80029d8:	4602      	mov	r2, r0
 80029da:	460b      	mov	r3, r1
 80029dc:	4641      	mov	r1, r8
 80029de:	ebb2 0a01 	subs.w	sl, r2, r1
 80029e2:	4649      	mov	r1, r9
 80029e4:	eb63 0b01 	sbc.w	fp, r3, r1
 80029e8:	f04f 0200 	mov.w	r2, #0
 80029ec:	f04f 0300 	mov.w	r3, #0
 80029f0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80029f4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80029f8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80029fc:	ebb2 040a 	subs.w	r4, r2, sl
 8002a00:	eb63 050b 	sbc.w	r5, r3, fp
 8002a04:	f04f 0200 	mov.w	r2, #0
 8002a08:	f04f 0300 	mov.w	r3, #0
 8002a0c:	00eb      	lsls	r3, r5, #3
 8002a0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a12:	00e2      	lsls	r2, r4, #3
 8002a14:	4614      	mov	r4, r2
 8002a16:	461d      	mov	r5, r3
 8002a18:	4643      	mov	r3, r8
 8002a1a:	18e3      	adds	r3, r4, r3
 8002a1c:	603b      	str	r3, [r7, #0]
 8002a1e:	464b      	mov	r3, r9
 8002a20:	eb45 0303 	adc.w	r3, r5, r3
 8002a24:	607b      	str	r3, [r7, #4]
 8002a26:	f04f 0200 	mov.w	r2, #0
 8002a2a:	f04f 0300 	mov.w	r3, #0
 8002a2e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a32:	4629      	mov	r1, r5
 8002a34:	028b      	lsls	r3, r1, #10
 8002a36:	4621      	mov	r1, r4
 8002a38:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a3c:	4621      	mov	r1, r4
 8002a3e:	028a      	lsls	r2, r1, #10
 8002a40:	4610      	mov	r0, r2
 8002a42:	4619      	mov	r1, r3
 8002a44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a46:	2200      	movs	r2, #0
 8002a48:	61bb      	str	r3, [r7, #24]
 8002a4a:	61fa      	str	r2, [r7, #28]
 8002a4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a50:	f7fd fc2e 	bl	80002b0 <__aeabi_uldivmod>
 8002a54:	4602      	mov	r2, r0
 8002a56:	460b      	mov	r3, r1
 8002a58:	4613      	mov	r3, r2
 8002a5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002a5c:	4b0b      	ldr	r3, [pc, #44]	@ (8002a8c <HAL_RCC_GetSysClockFreq+0x200>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	0c1b      	lsrs	r3, r3, #16
 8002a62:	f003 0303 	and.w	r3, r3, #3
 8002a66:	3301      	adds	r3, #1
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002a6c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002a6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a74:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a76:	e002      	b.n	8002a7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a78:	4b05      	ldr	r3, [pc, #20]	@ (8002a90 <HAL_RCC_GetSysClockFreq+0x204>)
 8002a7a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3750      	adds	r7, #80	@ 0x50
 8002a84:	46bd      	mov	sp, r7
 8002a86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a8a:	bf00      	nop
 8002a8c:	40023800 	.word	0x40023800
 8002a90:	00f42400 	.word	0x00f42400
 8002a94:	007a1200 	.word	0x007a1200

08002a98 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a9c:	4b03      	ldr	r3, [pc, #12]	@ (8002aac <HAL_RCC_GetHCLKFreq+0x14>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	20000000 	.word	0x20000000

08002ab0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ab4:	f7ff fff0 	bl	8002a98 <HAL_RCC_GetHCLKFreq>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	4b05      	ldr	r3, [pc, #20]	@ (8002ad0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	0a9b      	lsrs	r3, r3, #10
 8002ac0:	f003 0307 	and.w	r3, r3, #7
 8002ac4:	4903      	ldr	r1, [pc, #12]	@ (8002ad4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ac6:	5ccb      	ldrb	r3, [r1, r3]
 8002ac8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	40023800 	.word	0x40023800
 8002ad4:	0800a1a8 	.word	0x0800a1a8

08002ad8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002adc:	f7ff ffdc 	bl	8002a98 <HAL_RCC_GetHCLKFreq>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	4b05      	ldr	r3, [pc, #20]	@ (8002af8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	0b5b      	lsrs	r3, r3, #13
 8002ae8:	f003 0307 	and.w	r3, r3, #7
 8002aec:	4903      	ldr	r1, [pc, #12]	@ (8002afc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002aee:	5ccb      	ldrb	r3, [r1, r3]
 8002af0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	40023800 	.word	0x40023800
 8002afc:	0800a1a8 	.word	0x0800a1a8

08002b00 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	220f      	movs	r2, #15
 8002b0e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002b10:	4b12      	ldr	r3, [pc, #72]	@ (8002b5c <HAL_RCC_GetClockConfig+0x5c>)
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	f003 0203 	and.w	r2, r3, #3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002b1c:	4b0f      	ldr	r3, [pc, #60]	@ (8002b5c <HAL_RCC_GetClockConfig+0x5c>)
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002b28:	4b0c      	ldr	r3, [pc, #48]	@ (8002b5c <HAL_RCC_GetClockConfig+0x5c>)
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002b34:	4b09      	ldr	r3, [pc, #36]	@ (8002b5c <HAL_RCC_GetClockConfig+0x5c>)
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	08db      	lsrs	r3, r3, #3
 8002b3a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002b42:	4b07      	ldr	r3, [pc, #28]	@ (8002b60 <HAL_RCC_GetClockConfig+0x60>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 020f 	and.w	r2, r3, #15
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	601a      	str	r2, [r3, #0]
}
 8002b4e:	bf00      	nop
 8002b50:	370c      	adds	r7, #12
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr
 8002b5a:	bf00      	nop
 8002b5c:	40023800 	.word	0x40023800
 8002b60:	40023c00 	.word	0x40023c00

08002b64 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b088      	sub	sp, #32
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002b70:	2300      	movs	r3, #0
 8002b72:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002b74:	2300      	movs	r3, #0
 8002b76:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 0301 	and.w	r3, r3, #1
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d012      	beq.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002b8c:	4b69      	ldr	r3, [pc, #420]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	4a68      	ldr	r2, [pc, #416]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b92:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002b96:	6093      	str	r3, [r2, #8]
 8002b98:	4b66      	ldr	r3, [pc, #408]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b9a:	689a      	ldr	r2, [r3, #8]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ba0:	4964      	ldr	r1, [pc, #400]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d101      	bne.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d017      	beq.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002bbe:	4b5d      	ldr	r3, [pc, #372]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002bc4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bcc:	4959      	ldr	r1, [pc, #356]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bd8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002bdc:	d101      	bne.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002bde:	2301      	movs	r3, #1
 8002be0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d101      	bne.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002bea:	2301      	movs	r3, #1
 8002bec:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d017      	beq.n	8002c2a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002bfa:	4b4e      	ldr	r3, [pc, #312]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c00:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c08:	494a      	ldr	r1, [pc, #296]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c14:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c18:	d101      	bne.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d101      	bne.n	8002c2a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002c26:	2301      	movs	r3, #1
 8002c28:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d001      	beq.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002c36:	2301      	movs	r3, #1
 8002c38:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0320 	and.w	r3, r3, #32
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	f000 808b 	beq.w	8002d5e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c48:	4b3a      	ldr	r3, [pc, #232]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4c:	4a39      	ldr	r2, [pc, #228]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c52:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c54:	4b37      	ldr	r3, [pc, #220]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c5c:	60bb      	str	r3, [r7, #8]
 8002c5e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002c60:	4b35      	ldr	r3, [pc, #212]	@ (8002d38 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a34      	ldr	r2, [pc, #208]	@ (8002d38 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c6c:	f7fe fe6c 	bl	8001948 <HAL_GetTick>
 8002c70:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002c72:	e008      	b.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c74:	f7fe fe68 	bl	8001948 <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	2b64      	cmp	r3, #100	@ 0x64
 8002c80:	d901      	bls.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e357      	b.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002c86:	4b2c      	ldr	r3, [pc, #176]	@ (8002d38 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d0f0      	beq.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c92:	4b28      	ldr	r3, [pc, #160]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c9a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d035      	beq.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002caa:	693a      	ldr	r2, [r7, #16]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d02e      	beq.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002cb0:	4b20      	ldr	r3, [pc, #128]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002cb8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002cba:	4b1e      	ldr	r3, [pc, #120]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cbe:	4a1d      	ldr	r2, [pc, #116]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cc4:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002cc6:	4b1b      	ldr	r3, [pc, #108]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cca:	4a1a      	ldr	r2, [pc, #104]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ccc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cd0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002cd2:	4a18      	ldr	r2, [pc, #96]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002cd8:	4b16      	ldr	r3, [pc, #88]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cdc:	f003 0301 	and.w	r3, r3, #1
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d114      	bne.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ce4:	f7fe fe30 	bl	8001948 <HAL_GetTick>
 8002ce8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cea:	e00a      	b.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cec:	f7fe fe2c 	bl	8001948 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d901      	bls.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e319      	b.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d02:	4b0c      	ldr	r3, [pc, #48]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d06:	f003 0302 	and.w	r3, r3, #2
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d0ee      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002d1a:	d111      	bne.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002d1c:	4b05      	ldr	r3, [pc, #20]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002d28:	4b04      	ldr	r3, [pc, #16]	@ (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002d2a:	400b      	ands	r3, r1
 8002d2c:	4901      	ldr	r1, [pc, #4]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	608b      	str	r3, [r1, #8]
 8002d32:	e00b      	b.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002d34:	40023800 	.word	0x40023800
 8002d38:	40007000 	.word	0x40007000
 8002d3c:	0ffffcff 	.word	0x0ffffcff
 8002d40:	4baa      	ldr	r3, [pc, #680]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	4aa9      	ldr	r2, [pc, #676]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d46:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002d4a:	6093      	str	r3, [r2, #8]
 8002d4c:	4ba7      	ldr	r3, [pc, #668]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d4e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d58:	49a4      	ldr	r1, [pc, #656]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0310 	and.w	r3, r3, #16
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d010      	beq.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002d6a:	4ba0      	ldr	r3, [pc, #640]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002d70:	4a9e      	ldr	r2, [pc, #632]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d76:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002d7a:	4b9c      	ldr	r3, [pc, #624]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d7c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d84:	4999      	ldr	r1, [pc, #612]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d86:	4313      	orrs	r3, r2
 8002d88:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d00a      	beq.n	8002dae <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d98:	4b94      	ldr	r3, [pc, #592]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d9e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002da6:	4991      	ldr	r1, [pc, #580]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002da8:	4313      	orrs	r3, r2
 8002daa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d00a      	beq.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002dba:	4b8c      	ldr	r3, [pc, #560]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dc0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002dc8:	4988      	ldr	r1, [pc, #544]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d00a      	beq.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002ddc:	4b83      	ldr	r3, [pc, #524]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002de2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002dea:	4980      	ldr	r1, [pc, #512]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dec:	4313      	orrs	r3, r2
 8002dee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d00a      	beq.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002dfe:	4b7b      	ldr	r3, [pc, #492]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e04:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e0c:	4977      	ldr	r1, [pc, #476]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d00a      	beq.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e20:	4b72      	ldr	r3, [pc, #456]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e26:	f023 0203 	bic.w	r2, r3, #3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e2e:	496f      	ldr	r1, [pc, #444]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e30:	4313      	orrs	r3, r2
 8002e32:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d00a      	beq.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e42:	4b6a      	ldr	r3, [pc, #424]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e48:	f023 020c 	bic.w	r2, r3, #12
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e50:	4966      	ldr	r1, [pc, #408]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e52:	4313      	orrs	r3, r2
 8002e54:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d00a      	beq.n	8002e7a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e64:	4b61      	ldr	r3, [pc, #388]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e6a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e72:	495e      	ldr	r1, [pc, #376]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e74:	4313      	orrs	r3, r2
 8002e76:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d00a      	beq.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e86:	4b59      	ldr	r3, [pc, #356]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e8c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e94:	4955      	ldr	r1, [pc, #340]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e96:	4313      	orrs	r3, r2
 8002e98:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d00a      	beq.n	8002ebe <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002ea8:	4b50      	ldr	r3, [pc, #320]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eae:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eb6:	494d      	ldr	r1, [pc, #308]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d00a      	beq.n	8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002eca:	4b48      	ldr	r3, [pc, #288]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ed0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ed8:	4944      	ldr	r1, [pc, #272]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002eda:	4313      	orrs	r3, r2
 8002edc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d00a      	beq.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002eec:	4b3f      	ldr	r3, [pc, #252]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ef2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002efa:	493c      	ldr	r1, [pc, #240]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002efc:	4313      	orrs	r3, r2
 8002efe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d00a      	beq.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002f0e:	4b37      	ldr	r3, [pc, #220]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f14:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f1c:	4933      	ldr	r1, [pc, #204]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d00a      	beq.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002f30:	4b2e      	ldr	r3, [pc, #184]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f36:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f3e:	492b      	ldr	r1, [pc, #172]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f40:	4313      	orrs	r3, r2
 8002f42:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d011      	beq.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002f52:	4b26      	ldr	r3, [pc, #152]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f58:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f60:	4922      	ldr	r1, [pc, #136]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002f6c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002f70:	d101      	bne.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002f72:	2301      	movs	r3, #1
 8002f74:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0308 	and.w	r3, r3, #8
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d001      	beq.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002f82:	2301      	movs	r3, #1
 8002f84:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d00a      	beq.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f92:	4b16      	ldr	r3, [pc, #88]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f98:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fa0:	4912      	ldr	r1, [pc, #72]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d00b      	beq.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002fb4:	4b0d      	ldr	r3, [pc, #52]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fba:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002fc4:	4909      	ldr	r1, [pc, #36]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d006      	beq.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	f000 80d9 	beq.w	8003192 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002fe0:	4b02      	ldr	r3, [pc, #8]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a01      	ldr	r2, [pc, #4]	@ (8002fec <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fe6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002fea:	e001      	b.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8002fec:	40023800 	.word	0x40023800
 8002ff0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ff2:	f7fe fca9 	bl	8001948 <HAL_GetTick>
 8002ff6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002ff8:	e008      	b.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002ffa:	f7fe fca5 	bl	8001948 <HAL_GetTick>
 8002ffe:	4602      	mov	r2, r0
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	1ad3      	subs	r3, r2, r3
 8003004:	2b64      	cmp	r3, #100	@ 0x64
 8003006:	d901      	bls.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003008:	2303      	movs	r3, #3
 800300a:	e194      	b.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800300c:	4b6c      	ldr	r3, [pc, #432]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003014:	2b00      	cmp	r3, #0
 8003016:	d1f0      	bne.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0301 	and.w	r3, r3, #1
 8003020:	2b00      	cmp	r3, #0
 8003022:	d021      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003028:	2b00      	cmp	r3, #0
 800302a:	d11d      	bne.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800302c:	4b64      	ldr	r3, [pc, #400]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800302e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003032:	0c1b      	lsrs	r3, r3, #16
 8003034:	f003 0303 	and.w	r3, r3, #3
 8003038:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800303a:	4b61      	ldr	r3, [pc, #388]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800303c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003040:	0e1b      	lsrs	r3, r3, #24
 8003042:	f003 030f 	and.w	r3, r3, #15
 8003046:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	019a      	lsls	r2, r3, #6
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	041b      	lsls	r3, r3, #16
 8003052:	431a      	orrs	r2, r3
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	061b      	lsls	r3, r3, #24
 8003058:	431a      	orrs	r2, r3
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	071b      	lsls	r3, r3, #28
 8003060:	4957      	ldr	r1, [pc, #348]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003062:	4313      	orrs	r3, r2
 8003064:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003070:	2b00      	cmp	r3, #0
 8003072:	d004      	beq.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003078:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800307c:	d00a      	beq.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003086:	2b00      	cmp	r3, #0
 8003088:	d02e      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003092:	d129      	bne.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003094:	4b4a      	ldr	r3, [pc, #296]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003096:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800309a:	0c1b      	lsrs	r3, r3, #16
 800309c:	f003 0303 	and.w	r3, r3, #3
 80030a0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80030a2:	4b47      	ldr	r3, [pc, #284]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030a8:	0f1b      	lsrs	r3, r3, #28
 80030aa:	f003 0307 	and.w	r3, r3, #7
 80030ae:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	019a      	lsls	r2, r3, #6
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	041b      	lsls	r3, r3, #16
 80030ba:	431a      	orrs	r2, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	061b      	lsls	r3, r3, #24
 80030c2:	431a      	orrs	r2, r3
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	071b      	lsls	r3, r3, #28
 80030c8:	493d      	ldr	r1, [pc, #244]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030ca:	4313      	orrs	r3, r2
 80030cc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80030d0:	4b3b      	ldr	r3, [pc, #236]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80030d6:	f023 021f 	bic.w	r2, r3, #31
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030de:	3b01      	subs	r3, #1
 80030e0:	4937      	ldr	r1, [pc, #220]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030e2:	4313      	orrs	r3, r2
 80030e4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d01d      	beq.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80030f4:	4b32      	ldr	r3, [pc, #200]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80030fa:	0e1b      	lsrs	r3, r3, #24
 80030fc:	f003 030f 	and.w	r3, r3, #15
 8003100:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003102:	4b2f      	ldr	r3, [pc, #188]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003104:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003108:	0f1b      	lsrs	r3, r3, #28
 800310a:	f003 0307 	and.w	r3, r3, #7
 800310e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	019a      	lsls	r2, r3, #6
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	691b      	ldr	r3, [r3, #16]
 800311a:	041b      	lsls	r3, r3, #16
 800311c:	431a      	orrs	r2, r3
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	061b      	lsls	r3, r3, #24
 8003122:	431a      	orrs	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	071b      	lsls	r3, r3, #28
 8003128:	4925      	ldr	r1, [pc, #148]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800312a:	4313      	orrs	r3, r2
 800312c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003138:	2b00      	cmp	r3, #0
 800313a:	d011      	beq.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	019a      	lsls	r2, r3, #6
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	691b      	ldr	r3, [r3, #16]
 8003146:	041b      	lsls	r3, r3, #16
 8003148:	431a      	orrs	r2, r3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	061b      	lsls	r3, r3, #24
 8003150:	431a      	orrs	r2, r3
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	071b      	lsls	r3, r3, #28
 8003158:	4919      	ldr	r1, [pc, #100]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800315a:	4313      	orrs	r3, r2
 800315c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003160:	4b17      	ldr	r3, [pc, #92]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a16      	ldr	r2, [pc, #88]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003166:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800316a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800316c:	f7fe fbec 	bl	8001948 <HAL_GetTick>
 8003170:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003172:	e008      	b.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003174:	f7fe fbe8 	bl	8001948 <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	2b64      	cmp	r3, #100	@ 0x64
 8003180:	d901      	bls.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e0d7      	b.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003186:	4b0e      	ldr	r3, [pc, #56]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d0f0      	beq.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003192:	69bb      	ldr	r3, [r7, #24]
 8003194:	2b01      	cmp	r3, #1
 8003196:	f040 80cd 	bne.w	8003334 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800319a:	4b09      	ldr	r3, [pc, #36]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a08      	ldr	r2, [pc, #32]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80031a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031a6:	f7fe fbcf 	bl	8001948 <HAL_GetTick>
 80031aa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80031ac:	e00a      	b.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80031ae:	f7fe fbcb 	bl	8001948 <HAL_GetTick>
 80031b2:	4602      	mov	r2, r0
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	2b64      	cmp	r3, #100	@ 0x64
 80031ba:	d903      	bls.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80031bc:	2303      	movs	r3, #3
 80031be:	e0ba      	b.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80031c0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80031c4:	4b5e      	ldr	r3, [pc, #376]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80031cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031d0:	d0ed      	beq.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d003      	beq.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x682>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d009      	beq.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d02e      	beq.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d12a      	bne.n	8003250 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80031fa:	4b51      	ldr	r3, [pc, #324]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003200:	0c1b      	lsrs	r3, r3, #16
 8003202:	f003 0303 	and.w	r3, r3, #3
 8003206:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003208:	4b4d      	ldr	r3, [pc, #308]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800320a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800320e:	0f1b      	lsrs	r3, r3, #28
 8003210:	f003 0307 	and.w	r3, r3, #7
 8003214:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	695b      	ldr	r3, [r3, #20]
 800321a:	019a      	lsls	r2, r3, #6
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	041b      	lsls	r3, r3, #16
 8003220:	431a      	orrs	r2, r3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	699b      	ldr	r3, [r3, #24]
 8003226:	061b      	lsls	r3, r3, #24
 8003228:	431a      	orrs	r2, r3
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	071b      	lsls	r3, r3, #28
 800322e:	4944      	ldr	r1, [pc, #272]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003230:	4313      	orrs	r3, r2
 8003232:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003236:	4b42      	ldr	r3, [pc, #264]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003238:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800323c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003244:	3b01      	subs	r3, #1
 8003246:	021b      	lsls	r3, r3, #8
 8003248:	493d      	ldr	r1, [pc, #244]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800324a:	4313      	orrs	r3, r2
 800324c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d022      	beq.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003260:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003264:	d11d      	bne.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003266:	4b36      	ldr	r3, [pc, #216]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003268:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800326c:	0e1b      	lsrs	r3, r3, #24
 800326e:	f003 030f 	and.w	r3, r3, #15
 8003272:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003274:	4b32      	ldr	r3, [pc, #200]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800327a:	0f1b      	lsrs	r3, r3, #28
 800327c:	f003 0307 	and.w	r3, r3, #7
 8003280:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	695b      	ldr	r3, [r3, #20]
 8003286:	019a      	lsls	r2, r3, #6
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6a1b      	ldr	r3, [r3, #32]
 800328c:	041b      	lsls	r3, r3, #16
 800328e:	431a      	orrs	r2, r3
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	061b      	lsls	r3, r3, #24
 8003294:	431a      	orrs	r2, r3
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	071b      	lsls	r3, r3, #28
 800329a:	4929      	ldr	r1, [pc, #164]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800329c:	4313      	orrs	r3, r2
 800329e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0308 	and.w	r3, r3, #8
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d028      	beq.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80032ae:	4b24      	ldr	r3, [pc, #144]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80032b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032b4:	0e1b      	lsrs	r3, r3, #24
 80032b6:	f003 030f 	and.w	r3, r3, #15
 80032ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80032bc:	4b20      	ldr	r3, [pc, #128]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80032be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032c2:	0c1b      	lsrs	r3, r3, #16
 80032c4:	f003 0303 	and.w	r3, r3, #3
 80032c8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	695b      	ldr	r3, [r3, #20]
 80032ce:	019a      	lsls	r2, r3, #6
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	041b      	lsls	r3, r3, #16
 80032d4:	431a      	orrs	r2, r3
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	061b      	lsls	r3, r3, #24
 80032da:	431a      	orrs	r2, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	69db      	ldr	r3, [r3, #28]
 80032e0:	071b      	lsls	r3, r3, #28
 80032e2:	4917      	ldr	r1, [pc, #92]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80032ea:	4b15      	ldr	r3, [pc, #84]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80032ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80032f0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032f8:	4911      	ldr	r1, [pc, #68]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80032fa:	4313      	orrs	r3, r2
 80032fc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003300:	4b0f      	ldr	r3, [pc, #60]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a0e      	ldr	r2, [pc, #56]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003306:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800330a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800330c:	f7fe fb1c 	bl	8001948 <HAL_GetTick>
 8003310:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003312:	e008      	b.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003314:	f7fe fb18 	bl	8001948 <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b64      	cmp	r3, #100	@ 0x64
 8003320:	d901      	bls.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e007      	b.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003326:	4b06      	ldr	r3, [pc, #24]	@ (8003340 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800332e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003332:	d1ef      	bne.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	3720      	adds	r7, #32
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	40023800 	.word	0x40023800

08003344 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d101      	bne.n	8003356 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e01c      	b.n	8003390 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	795b      	ldrb	r3, [r3, #5]
 800335a:	b2db      	uxtb	r3, r3
 800335c:	2b00      	cmp	r3, #0
 800335e:	d105      	bne.n	800336c <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2200      	movs	r2, #0
 8003364:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f7fd ffd8 	bl	800131c <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2202      	movs	r2, #2
 8003370:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f042 0204 	orr.w	r2, r2, #4
 8003380:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2201      	movs	r2, #1
 8003386:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800338e:	2300      	movs	r3, #0
}
 8003390:	4618      	mov	r0, r3
 8003392:	3708      	adds	r7, #8
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b084      	sub	sp, #16
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80033a2:	2300      	movs	r3, #0
 80033a4:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	791b      	ldrb	r3, [r3, #4]
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d101      	bne.n	80033b2 <HAL_RNG_GenerateRandomNumber+0x1a>
 80033ae:	2302      	movs	r3, #2
 80033b0:	e044      	b.n	800343c <HAL_RNG_GenerateRandomNumber+0xa4>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2201      	movs	r2, #1
 80033b6:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	795b      	ldrb	r3, [r3, #5]
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d133      	bne.n	800342a <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2202      	movs	r2, #2
 80033c6:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 80033c8:	f7fe fabe 	bl	8001948 <HAL_GetTick>
 80033cc:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80033ce:	e018      	b.n	8003402 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 80033d0:	f7fe faba 	bl	8001948 <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d911      	bls.n	8003402 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f003 0301 	and.w	r3, r3, #1
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d00a      	beq.n	8003402 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2202      	movs	r2, #2
 80033f6:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e01c      	b.n	800343c <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f003 0301 	and.w	r3, r3, #1
 800340c:	2b01      	cmp	r3, #1
 800340e:	d1df      	bne.n	80033d0 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	689a      	ldr	r2, [r3, #8]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68da      	ldr	r2, [r3, #12]
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2201      	movs	r2, #1
 8003426:	715a      	strb	r2, [r3, #5]
 8003428:	e004      	b.n	8003434 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2204      	movs	r2, #4
 800342e:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	711a      	strb	r2, [r3, #4]

  return status;
 800343a:	7bfb      	ldrb	r3, [r7, #15]
}
 800343c:	4618      	mov	r0, r3
 800343e:	3710      	adds	r7, #16
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}

08003444 <HAL_RNG_IRQHandler>:
  *                the configuration information for RNG.
  * @retval None

  */
void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b084      	sub	sp, #16
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  uint32_t rngclockerror = 0U;
 800344c:	2300      	movs	r3, #0
 800344e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hrng->Instance->SR;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	60bb      	str	r3, [r7, #8]

  /* RNG clock error interrupt occurred */
  if ((itflag & RNG_IT_CEI) == RNG_IT_CEI)
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	f003 0320 	and.w	r3, r3, #32
 800345e:	2b00      	cmp	r3, #0
 8003460:	d005      	beq.n	800346e <HAL_RNG_IRQHandler+0x2a>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_CLOCK;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2210      	movs	r2, #16
 8003466:	609a      	str	r2, [r3, #8]
    rngclockerror = 1U;
 8003468:	2301      	movs	r3, #1
 800346a:	60fb      	str	r3, [r7, #12]
 800346c:	e009      	b.n	8003482 <HAL_RNG_IRQHandler+0x3e>
  }
  else if ((itflag & RNG_IT_SEI) == RNG_IT_SEI)
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003474:	2b00      	cmp	r3, #0
 8003476:	d004      	beq.n	8003482 <HAL_RNG_IRQHandler+0x3e>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2208      	movs	r2, #8
 800347c:	609a      	str	r2, [r3, #8]
    rngclockerror = 1U;
 800347e:	2301      	movs	r3, #1
 8003480:	60fb      	str	r3, [r7, #12]
  else
  {
    /* Nothing to do */
  }

  if (rngclockerror == 1U)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2b01      	cmp	r3, #1
 8003486:	d10b      	bne.n	80034a0 <HAL_RNG_IRQHandler+0x5c>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_ERROR;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2204      	movs	r2, #4
 800348c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback */
    hrng->ErrorCallback(hrng);
#else
    /* Call legacy weak Error callback */
    HAL_RNG_ErrorCallback(hrng);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 f82c 	bl	80034ec <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

    /* Clear the clock error flag */
    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f06f 0260 	mvn.w	r2, #96	@ 0x60
 800349c:	605a      	str	r2, [r3, #4]

    return;
 800349e:	e022      	b.n	80034e6 <HAL_RNG_IRQHandler+0xa2>
  }

  /* Check RNG data ready interrupt occurred */
  if ((itflag & RNG_IT_DRDY) == RNG_IT_DRDY)
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	f003 0301 	and.w	r3, r3, #1
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d01d      	beq.n	80034e6 <HAL_RNG_IRQHandler+0xa2>
  {
    /* Generate random number once, so disable the IT */
    __HAL_RNG_DISABLE_IT(hrng);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f022 0208 	bic.w	r2, r2, #8
 80034b8:	601a      	str	r2, [r3, #0]

    /* Get the 32bit Random number (DRDY flag automatically cleared) */
    hrng->RandomNumber = hrng->Instance->DR;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	689a      	ldr	r2, [r3, #8]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	60da      	str	r2, [r3, #12]

    if (hrng->State != HAL_RNG_STATE_ERROR)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	795b      	ldrb	r3, [r3, #5]
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b04      	cmp	r3, #4
 80034cc:	d00b      	beq.n	80034e6 <HAL_RNG_IRQHandler+0xa2>
    {
      /* Change RNG peripheral state */
      hrng->State = HAL_RNG_STATE_READY;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2201      	movs	r2, #1
 80034d2:	715a      	strb	r2, [r3, #5]
      /* Process Unlocked */
      __HAL_UNLOCK(hrng);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	711a      	strb	r2, [r3, #4]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
      /* Call registered Data Ready callback */
      hrng->ReadyDataCallback(hrng, hrng->RandomNumber);
#else
      /* Call legacy weak Data Ready callback */
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	68db      	ldr	r3, [r3, #12]
 80034de:	4619      	mov	r1, r3
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f7fd fe4f 	bl	8001184 <HAL_RNG_ReadyDataCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
    }
  }
}
 80034e6:	3710      	adds	r7, #16
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b083      	sub	sp, #12
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 80034f4:	bf00      	nop
 80034f6:	370c      	adds	r7, #12
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr

08003500 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d101      	bne.n	8003512 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e049      	b.n	80035a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003518:	b2db      	uxtb	r3, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	d106      	bne.n	800352c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2200      	movs	r2, #0
 8003522:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f7fd ff34 	bl	8001394 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2202      	movs	r2, #2
 8003530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	3304      	adds	r3, #4
 800353c:	4619      	mov	r1, r3
 800353e:	4610      	mov	r0, r2
 8003540:	f000 faa8 	bl	8003a94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2201      	movs	r2, #1
 8003548:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2201      	movs	r2, #1
 8003550:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2201      	movs	r2, #1
 8003560:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2201      	movs	r2, #1
 8003568:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2201      	movs	r2, #1
 8003570:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2201      	movs	r2, #1
 8003578:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2201      	movs	r2, #1
 80035a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3708      	adds	r7, #8
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
	...

080035b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b085      	sub	sp, #20
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d001      	beq.n	80035c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e054      	b.n	8003672 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2202      	movs	r2, #2
 80035cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	68da      	ldr	r2, [r3, #12]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f042 0201 	orr.w	r2, r2, #1
 80035de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a26      	ldr	r2, [pc, #152]	@ (8003680 <HAL_TIM_Base_Start_IT+0xd0>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d022      	beq.n	8003630 <HAL_TIM_Base_Start_IT+0x80>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035f2:	d01d      	beq.n	8003630 <HAL_TIM_Base_Start_IT+0x80>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a22      	ldr	r2, [pc, #136]	@ (8003684 <HAL_TIM_Base_Start_IT+0xd4>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d018      	beq.n	8003630 <HAL_TIM_Base_Start_IT+0x80>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a21      	ldr	r2, [pc, #132]	@ (8003688 <HAL_TIM_Base_Start_IT+0xd8>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d013      	beq.n	8003630 <HAL_TIM_Base_Start_IT+0x80>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a1f      	ldr	r2, [pc, #124]	@ (800368c <HAL_TIM_Base_Start_IT+0xdc>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d00e      	beq.n	8003630 <HAL_TIM_Base_Start_IT+0x80>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a1e      	ldr	r2, [pc, #120]	@ (8003690 <HAL_TIM_Base_Start_IT+0xe0>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d009      	beq.n	8003630 <HAL_TIM_Base_Start_IT+0x80>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a1c      	ldr	r2, [pc, #112]	@ (8003694 <HAL_TIM_Base_Start_IT+0xe4>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d004      	beq.n	8003630 <HAL_TIM_Base_Start_IT+0x80>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a1b      	ldr	r2, [pc, #108]	@ (8003698 <HAL_TIM_Base_Start_IT+0xe8>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d115      	bne.n	800365c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	689a      	ldr	r2, [r3, #8]
 8003636:	4b19      	ldr	r3, [pc, #100]	@ (800369c <HAL_TIM_Base_Start_IT+0xec>)
 8003638:	4013      	ands	r3, r2
 800363a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2b06      	cmp	r3, #6
 8003640:	d015      	beq.n	800366e <HAL_TIM_Base_Start_IT+0xbe>
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003648:	d011      	beq.n	800366e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f042 0201 	orr.w	r2, r2, #1
 8003658:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800365a:	e008      	b.n	800366e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f042 0201 	orr.w	r2, r2, #1
 800366a:	601a      	str	r2, [r3, #0]
 800366c:	e000      	b.n	8003670 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800366e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3714      	adds	r7, #20
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr
 800367e:	bf00      	nop
 8003680:	40010000 	.word	0x40010000
 8003684:	40000400 	.word	0x40000400
 8003688:	40000800 	.word	0x40000800
 800368c:	40000c00 	.word	0x40000c00
 8003690:	40010400 	.word	0x40010400
 8003694:	40014000 	.word	0x40014000
 8003698:	40001800 	.word	0x40001800
 800369c:	00010007 	.word	0x00010007

080036a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	f003 0302 	and.w	r3, r3, #2
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d020      	beq.n	8003704 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	f003 0302 	and.w	r3, r3, #2
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d01b      	beq.n	8003704 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f06f 0202 	mvn.w	r2, #2
 80036d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2201      	movs	r2, #1
 80036da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	699b      	ldr	r3, [r3, #24]
 80036e2:	f003 0303 	and.w	r3, r3, #3
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d003      	beq.n	80036f2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f000 f9b4 	bl	8003a58 <HAL_TIM_IC_CaptureCallback>
 80036f0:	e005      	b.n	80036fe <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f000 f9a6 	bl	8003a44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f000 f9b7 	bl	8003a6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2200      	movs	r2, #0
 8003702:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	f003 0304 	and.w	r3, r3, #4
 800370a:	2b00      	cmp	r3, #0
 800370c:	d020      	beq.n	8003750 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f003 0304 	and.w	r3, r3, #4
 8003714:	2b00      	cmp	r3, #0
 8003716:	d01b      	beq.n	8003750 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f06f 0204 	mvn.w	r2, #4
 8003720:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2202      	movs	r2, #2
 8003726:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	699b      	ldr	r3, [r3, #24]
 800372e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003732:	2b00      	cmp	r3, #0
 8003734:	d003      	beq.n	800373e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f000 f98e 	bl	8003a58 <HAL_TIM_IC_CaptureCallback>
 800373c:	e005      	b.n	800374a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f000 f980 	bl	8003a44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f000 f991 	bl	8003a6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	f003 0308 	and.w	r3, r3, #8
 8003756:	2b00      	cmp	r3, #0
 8003758:	d020      	beq.n	800379c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	f003 0308 	and.w	r3, r3, #8
 8003760:	2b00      	cmp	r3, #0
 8003762:	d01b      	beq.n	800379c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f06f 0208 	mvn.w	r2, #8
 800376c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2204      	movs	r2, #4
 8003772:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	69db      	ldr	r3, [r3, #28]
 800377a:	f003 0303 	and.w	r3, r3, #3
 800377e:	2b00      	cmp	r3, #0
 8003780:	d003      	beq.n	800378a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f000 f968 	bl	8003a58 <HAL_TIM_IC_CaptureCallback>
 8003788:	e005      	b.n	8003796 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f000 f95a 	bl	8003a44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003790:	6878      	ldr	r0, [r7, #4]
 8003792:	f000 f96b 	bl	8003a6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	f003 0310 	and.w	r3, r3, #16
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d020      	beq.n	80037e8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	f003 0310 	and.w	r3, r3, #16
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d01b      	beq.n	80037e8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f06f 0210 	mvn.w	r2, #16
 80037b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2208      	movs	r2, #8
 80037be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	69db      	ldr	r3, [r3, #28]
 80037c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d003      	beq.n	80037d6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f000 f942 	bl	8003a58 <HAL_TIM_IC_CaptureCallback>
 80037d4:	e005      	b.n	80037e2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f000 f934 	bl	8003a44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	f000 f945 	bl	8003a6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d00c      	beq.n	800380c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	f003 0301 	and.w	r3, r3, #1
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d007      	beq.n	800380c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f06f 0201 	mvn.w	r2, #1
 8003804:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f7fd fcea 	bl	80011e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003812:	2b00      	cmp	r3, #0
 8003814:	d104      	bne.n	8003820 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00c      	beq.n	800383a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003826:	2b00      	cmp	r3, #0
 8003828:	d007      	beq.n	800383a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003832:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f000 fb0b 	bl	8003e50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003840:	2b00      	cmp	r3, #0
 8003842:	d00c      	beq.n	800385e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800384a:	2b00      	cmp	r3, #0
 800384c:	d007      	beq.n	800385e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003856:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f000 fb03 	bl	8003e64 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00c      	beq.n	8003882 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800386e:	2b00      	cmp	r3, #0
 8003870:	d007      	beq.n	8003882 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800387a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800387c:	6878      	ldr	r0, [r7, #4]
 800387e:	f000 f8ff 	bl	8003a80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	f003 0320 	and.w	r3, r3, #32
 8003888:	2b00      	cmp	r3, #0
 800388a:	d00c      	beq.n	80038a6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f003 0320 	and.w	r3, r3, #32
 8003892:	2b00      	cmp	r3, #0
 8003894:	d007      	beq.n	80038a6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f06f 0220 	mvn.w	r2, #32
 800389e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f000 facb 	bl	8003e3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80038a6:	bf00      	nop
 80038a8:	3710      	adds	r7, #16
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
	...

080038b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b084      	sub	sp, #16
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038ba:	2300      	movs	r3, #0
 80038bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d101      	bne.n	80038cc <HAL_TIM_ConfigClockSource+0x1c>
 80038c8:	2302      	movs	r3, #2
 80038ca:	e0b4      	b.n	8003a36 <HAL_TIM_ConfigClockSource+0x186>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2202      	movs	r2, #2
 80038d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80038e4:	68ba      	ldr	r2, [r7, #8]
 80038e6:	4b56      	ldr	r3, [pc, #344]	@ (8003a40 <HAL_TIM_ConfigClockSource+0x190>)
 80038e8:	4013      	ands	r3, r2
 80038ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80038f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	68ba      	ldr	r2, [r7, #8]
 80038fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003904:	d03e      	beq.n	8003984 <HAL_TIM_ConfigClockSource+0xd4>
 8003906:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800390a:	f200 8087 	bhi.w	8003a1c <HAL_TIM_ConfigClockSource+0x16c>
 800390e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003912:	f000 8086 	beq.w	8003a22 <HAL_TIM_ConfigClockSource+0x172>
 8003916:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800391a:	d87f      	bhi.n	8003a1c <HAL_TIM_ConfigClockSource+0x16c>
 800391c:	2b70      	cmp	r3, #112	@ 0x70
 800391e:	d01a      	beq.n	8003956 <HAL_TIM_ConfigClockSource+0xa6>
 8003920:	2b70      	cmp	r3, #112	@ 0x70
 8003922:	d87b      	bhi.n	8003a1c <HAL_TIM_ConfigClockSource+0x16c>
 8003924:	2b60      	cmp	r3, #96	@ 0x60
 8003926:	d050      	beq.n	80039ca <HAL_TIM_ConfigClockSource+0x11a>
 8003928:	2b60      	cmp	r3, #96	@ 0x60
 800392a:	d877      	bhi.n	8003a1c <HAL_TIM_ConfigClockSource+0x16c>
 800392c:	2b50      	cmp	r3, #80	@ 0x50
 800392e:	d03c      	beq.n	80039aa <HAL_TIM_ConfigClockSource+0xfa>
 8003930:	2b50      	cmp	r3, #80	@ 0x50
 8003932:	d873      	bhi.n	8003a1c <HAL_TIM_ConfigClockSource+0x16c>
 8003934:	2b40      	cmp	r3, #64	@ 0x40
 8003936:	d058      	beq.n	80039ea <HAL_TIM_ConfigClockSource+0x13a>
 8003938:	2b40      	cmp	r3, #64	@ 0x40
 800393a:	d86f      	bhi.n	8003a1c <HAL_TIM_ConfigClockSource+0x16c>
 800393c:	2b30      	cmp	r3, #48	@ 0x30
 800393e:	d064      	beq.n	8003a0a <HAL_TIM_ConfigClockSource+0x15a>
 8003940:	2b30      	cmp	r3, #48	@ 0x30
 8003942:	d86b      	bhi.n	8003a1c <HAL_TIM_ConfigClockSource+0x16c>
 8003944:	2b20      	cmp	r3, #32
 8003946:	d060      	beq.n	8003a0a <HAL_TIM_ConfigClockSource+0x15a>
 8003948:	2b20      	cmp	r3, #32
 800394a:	d867      	bhi.n	8003a1c <HAL_TIM_ConfigClockSource+0x16c>
 800394c:	2b00      	cmp	r3, #0
 800394e:	d05c      	beq.n	8003a0a <HAL_TIM_ConfigClockSource+0x15a>
 8003950:	2b10      	cmp	r3, #16
 8003952:	d05a      	beq.n	8003a0a <HAL_TIM_ConfigClockSource+0x15a>
 8003954:	e062      	b.n	8003a1c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003966:	f000 f9bb 	bl	8003ce0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003978:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	68ba      	ldr	r2, [r7, #8]
 8003980:	609a      	str	r2, [r3, #8]
      break;
 8003982:	e04f      	b.n	8003a24 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003994:	f000 f9a4 	bl	8003ce0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	689a      	ldr	r2, [r3, #8]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80039a6:	609a      	str	r2, [r3, #8]
      break;
 80039a8:	e03c      	b.n	8003a24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039b6:	461a      	mov	r2, r3
 80039b8:	f000 f918 	bl	8003bec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2150      	movs	r1, #80	@ 0x50
 80039c2:	4618      	mov	r0, r3
 80039c4:	f000 f971 	bl	8003caa <TIM_ITRx_SetConfig>
      break;
 80039c8:	e02c      	b.n	8003a24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80039d6:	461a      	mov	r2, r3
 80039d8:	f000 f937 	bl	8003c4a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	2160      	movs	r1, #96	@ 0x60
 80039e2:	4618      	mov	r0, r3
 80039e4:	f000 f961 	bl	8003caa <TIM_ITRx_SetConfig>
      break;
 80039e8:	e01c      	b.n	8003a24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039f6:	461a      	mov	r2, r3
 80039f8:	f000 f8f8 	bl	8003bec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	2140      	movs	r1, #64	@ 0x40
 8003a02:	4618      	mov	r0, r3
 8003a04:	f000 f951 	bl	8003caa <TIM_ITRx_SetConfig>
      break;
 8003a08:	e00c      	b.n	8003a24 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4619      	mov	r1, r3
 8003a14:	4610      	mov	r0, r2
 8003a16:	f000 f948 	bl	8003caa <TIM_ITRx_SetConfig>
      break;
 8003a1a:	e003      	b.n	8003a24 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	73fb      	strb	r3, [r7, #15]
      break;
 8003a20:	e000      	b.n	8003a24 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003a22:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2201      	movs	r2, #1
 8003a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3710      	adds	r7, #16
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	fffeff88 	.word	0xfffeff88

08003a44 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b083      	sub	sp, #12
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a4c:	bf00      	nop
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr

08003a58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a60:	bf00      	nop
 8003a62:	370c      	adds	r7, #12
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr

08003a6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a74:	bf00      	nop
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr

08003a80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a88:	bf00      	nop
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b085      	sub	sp, #20
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	4a46      	ldr	r2, [pc, #280]	@ (8003bc0 <TIM_Base_SetConfig+0x12c>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d013      	beq.n	8003ad4 <TIM_Base_SetConfig+0x40>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ab2:	d00f      	beq.n	8003ad4 <TIM_Base_SetConfig+0x40>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	4a43      	ldr	r2, [pc, #268]	@ (8003bc4 <TIM_Base_SetConfig+0x130>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d00b      	beq.n	8003ad4 <TIM_Base_SetConfig+0x40>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	4a42      	ldr	r2, [pc, #264]	@ (8003bc8 <TIM_Base_SetConfig+0x134>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d007      	beq.n	8003ad4 <TIM_Base_SetConfig+0x40>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	4a41      	ldr	r2, [pc, #260]	@ (8003bcc <TIM_Base_SetConfig+0x138>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d003      	beq.n	8003ad4 <TIM_Base_SetConfig+0x40>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	4a40      	ldr	r2, [pc, #256]	@ (8003bd0 <TIM_Base_SetConfig+0x13c>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d108      	bne.n	8003ae6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ada:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	68fa      	ldr	r2, [r7, #12]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a35      	ldr	r2, [pc, #212]	@ (8003bc0 <TIM_Base_SetConfig+0x12c>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d02b      	beq.n	8003b46 <TIM_Base_SetConfig+0xb2>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003af4:	d027      	beq.n	8003b46 <TIM_Base_SetConfig+0xb2>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a32      	ldr	r2, [pc, #200]	@ (8003bc4 <TIM_Base_SetConfig+0x130>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d023      	beq.n	8003b46 <TIM_Base_SetConfig+0xb2>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a31      	ldr	r2, [pc, #196]	@ (8003bc8 <TIM_Base_SetConfig+0x134>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d01f      	beq.n	8003b46 <TIM_Base_SetConfig+0xb2>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a30      	ldr	r2, [pc, #192]	@ (8003bcc <TIM_Base_SetConfig+0x138>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d01b      	beq.n	8003b46 <TIM_Base_SetConfig+0xb2>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a2f      	ldr	r2, [pc, #188]	@ (8003bd0 <TIM_Base_SetConfig+0x13c>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d017      	beq.n	8003b46 <TIM_Base_SetConfig+0xb2>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a2e      	ldr	r2, [pc, #184]	@ (8003bd4 <TIM_Base_SetConfig+0x140>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d013      	beq.n	8003b46 <TIM_Base_SetConfig+0xb2>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	4a2d      	ldr	r2, [pc, #180]	@ (8003bd8 <TIM_Base_SetConfig+0x144>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d00f      	beq.n	8003b46 <TIM_Base_SetConfig+0xb2>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4a2c      	ldr	r2, [pc, #176]	@ (8003bdc <TIM_Base_SetConfig+0x148>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d00b      	beq.n	8003b46 <TIM_Base_SetConfig+0xb2>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a2b      	ldr	r2, [pc, #172]	@ (8003be0 <TIM_Base_SetConfig+0x14c>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d007      	beq.n	8003b46 <TIM_Base_SetConfig+0xb2>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a2a      	ldr	r2, [pc, #168]	@ (8003be4 <TIM_Base_SetConfig+0x150>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d003      	beq.n	8003b46 <TIM_Base_SetConfig+0xb2>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4a29      	ldr	r2, [pc, #164]	@ (8003be8 <TIM_Base_SetConfig+0x154>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d108      	bne.n	8003b58 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	68fa      	ldr	r2, [r7, #12]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	4313      	orrs	r3, r2
 8003b64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	68fa      	ldr	r2, [r7, #12]
 8003b6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	689a      	ldr	r2, [r3, #8]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	4a10      	ldr	r2, [pc, #64]	@ (8003bc0 <TIM_Base_SetConfig+0x12c>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d003      	beq.n	8003b8c <TIM_Base_SetConfig+0xf8>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	4a12      	ldr	r2, [pc, #72]	@ (8003bd0 <TIM_Base_SetConfig+0x13c>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d103      	bne.n	8003b94 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	691a      	ldr	r2, [r3, #16]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	f003 0301 	and.w	r3, r3, #1
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d105      	bne.n	8003bb2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	691b      	ldr	r3, [r3, #16]
 8003baa:	f023 0201 	bic.w	r2, r3, #1
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	611a      	str	r2, [r3, #16]
  }
}
 8003bb2:	bf00      	nop
 8003bb4:	3714      	adds	r7, #20
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr
 8003bbe:	bf00      	nop
 8003bc0:	40010000 	.word	0x40010000
 8003bc4:	40000400 	.word	0x40000400
 8003bc8:	40000800 	.word	0x40000800
 8003bcc:	40000c00 	.word	0x40000c00
 8003bd0:	40010400 	.word	0x40010400
 8003bd4:	40014000 	.word	0x40014000
 8003bd8:	40014400 	.word	0x40014400
 8003bdc:	40014800 	.word	0x40014800
 8003be0:	40001800 	.word	0x40001800
 8003be4:	40001c00 	.word	0x40001c00
 8003be8:	40002000 	.word	0x40002000

08003bec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b087      	sub	sp, #28
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6a1b      	ldr	r3, [r3, #32]
 8003bfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6a1b      	ldr	r3, [r3, #32]
 8003c02:	f023 0201 	bic.w	r2, r3, #1
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	699b      	ldr	r3, [r3, #24]
 8003c0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c10:	693b      	ldr	r3, [r7, #16]
 8003c12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	011b      	lsls	r3, r3, #4
 8003c1c:	693a      	ldr	r2, [r7, #16]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	f023 030a 	bic.w	r3, r3, #10
 8003c28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c2a:	697a      	ldr	r2, [r7, #20]
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	693a      	ldr	r2, [r7, #16]
 8003c36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	697a      	ldr	r2, [r7, #20]
 8003c3c:	621a      	str	r2, [r3, #32]
}
 8003c3e:	bf00      	nop
 8003c40:	371c      	adds	r7, #28
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr

08003c4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c4a:	b480      	push	{r7}
 8003c4c:	b087      	sub	sp, #28
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	60f8      	str	r0, [r7, #12]
 8003c52:	60b9      	str	r1, [r7, #8]
 8003c54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6a1b      	ldr	r3, [r3, #32]
 8003c5a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6a1b      	ldr	r3, [r3, #32]
 8003c60:	f023 0210 	bic.w	r2, r3, #16
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	699b      	ldr	r3, [r3, #24]
 8003c6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003c74:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	031b      	lsls	r3, r3, #12
 8003c7a:	693a      	ldr	r2, [r7, #16]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003c86:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	011b      	lsls	r3, r3, #4
 8003c8c:	697a      	ldr	r2, [r7, #20]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	693a      	ldr	r2, [r7, #16]
 8003c96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	697a      	ldr	r2, [r7, #20]
 8003c9c:	621a      	str	r2, [r3, #32]
}
 8003c9e:	bf00      	nop
 8003ca0:	371c      	adds	r7, #28
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr

08003caa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003caa:	b480      	push	{r7}
 8003cac:	b085      	sub	sp, #20
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
 8003cb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cc0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003cc2:	683a      	ldr	r2, [r7, #0]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	f043 0307 	orr.w	r3, r3, #7
 8003ccc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	68fa      	ldr	r2, [r7, #12]
 8003cd2:	609a      	str	r2, [r3, #8]
}
 8003cd4:	bf00      	nop
 8003cd6:	3714      	adds	r7, #20
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr

08003ce0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b087      	sub	sp, #28
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	60b9      	str	r1, [r7, #8]
 8003cea:	607a      	str	r2, [r7, #4]
 8003cec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003cfa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	021a      	lsls	r2, r3, #8
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	431a      	orrs	r2, r3
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	4313      	orrs	r3, r2
 8003d08:	697a      	ldr	r2, [r7, #20]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	697a      	ldr	r2, [r7, #20]
 8003d12:	609a      	str	r2, [r3, #8]
}
 8003d14:	bf00      	nop
 8003d16:	371c      	adds	r7, #28
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr

08003d20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b085      	sub	sp, #20
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d101      	bne.n	8003d38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d34:	2302      	movs	r3, #2
 8003d36:	e06d      	b.n	8003e14 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2202      	movs	r2, #2
 8003d44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a30      	ldr	r2, [pc, #192]	@ (8003e20 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d004      	beq.n	8003d6c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a2f      	ldr	r2, [pc, #188]	@ (8003e24 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d108      	bne.n	8003d7e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003d72:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	68fa      	ldr	r2, [r7, #12]
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d84:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	68fa      	ldr	r2, [r7, #12]
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	68fa      	ldr	r2, [r7, #12]
 8003d96:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a20      	ldr	r2, [pc, #128]	@ (8003e20 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d022      	beq.n	8003de8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003daa:	d01d      	beq.n	8003de8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a1d      	ldr	r2, [pc, #116]	@ (8003e28 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d018      	beq.n	8003de8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a1c      	ldr	r2, [pc, #112]	@ (8003e2c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d013      	beq.n	8003de8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a1a      	ldr	r2, [pc, #104]	@ (8003e30 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d00e      	beq.n	8003de8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a15      	ldr	r2, [pc, #84]	@ (8003e24 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d009      	beq.n	8003de8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a16      	ldr	r2, [pc, #88]	@ (8003e34 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d004      	beq.n	8003de8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a15      	ldr	r2, [pc, #84]	@ (8003e38 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d10c      	bne.n	8003e02 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003dee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	68ba      	ldr	r2, [r7, #8]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	68ba      	ldr	r2, [r7, #8]
 8003e00:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2201      	movs	r2, #1
 8003e06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003e12:	2300      	movs	r3, #0
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3714      	adds	r7, #20
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr
 8003e20:	40010000 	.word	0x40010000
 8003e24:	40010400 	.word	0x40010400
 8003e28:	40000400 	.word	0x40000400
 8003e2c:	40000800 	.word	0x40000800
 8003e30:	40000c00 	.word	0x40000c00
 8003e34:	40014000 	.word	0x40014000
 8003e38:	40001800 	.word	0x40001800

08003e3c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b083      	sub	sp, #12
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e44:	bf00      	nop
 8003e46:	370c      	adds	r7, #12
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr

08003e50 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e58:	bf00      	nop
 8003e5a:	370c      	adds	r7, #12
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr

08003e64 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b083      	sub	sp, #12
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003e6c:	bf00      	nop
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b082      	sub	sp, #8
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d101      	bne.n	8003e8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e040      	b.n	8003f0c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d106      	bne.n	8003ea0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f7fd fa9e 	bl	80013dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2224      	movs	r2, #36	@ 0x24
 8003ea4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f022 0201 	bic.w	r2, r2, #1
 8003eb4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d002      	beq.n	8003ec4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f000 fa8c 	bl	80043dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f000 f825 	bl	8003f14 <UART_SetConfig>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d101      	bne.n	8003ed4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e01b      	b.n	8003f0c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	685a      	ldr	r2, [r3, #4]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003ee2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	689a      	ldr	r2, [r3, #8]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003ef2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f042 0201 	orr.w	r2, r2, #1
 8003f02:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f000 fb0b 	bl	8004520 <UART_CheckIdleState>
 8003f0a:	4603      	mov	r3, r0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3708      	adds	r7, #8
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b088      	sub	sp, #32
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689a      	ldr	r2, [r3, #8]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	691b      	ldr	r3, [r3, #16]
 8003f28:	431a      	orrs	r2, r3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	431a      	orrs	r2, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	69db      	ldr	r3, [r3, #28]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681a      	ldr	r2, [r3, #0]
 8003f3e:	4ba6      	ldr	r3, [pc, #664]	@ (80041d8 <UART_SetConfig+0x2c4>)
 8003f40:	4013      	ands	r3, r2
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	6812      	ldr	r2, [r2, #0]
 8003f46:	6979      	ldr	r1, [r7, #20]
 8003f48:	430b      	orrs	r3, r1
 8003f4a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	68da      	ldr	r2, [r3, #12]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	430a      	orrs	r2, r1
 8003f60:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	699b      	ldr	r3, [r3, #24]
 8003f66:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6a1b      	ldr	r3, [r3, #32]
 8003f6c:	697a      	ldr	r2, [r7, #20]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	697a      	ldr	r2, [r7, #20]
 8003f82:	430a      	orrs	r2, r1
 8003f84:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a94      	ldr	r2, [pc, #592]	@ (80041dc <UART_SetConfig+0x2c8>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d120      	bne.n	8003fd2 <UART_SetConfig+0xbe>
 8003f90:	4b93      	ldr	r3, [pc, #588]	@ (80041e0 <UART_SetConfig+0x2cc>)
 8003f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f96:	f003 0303 	and.w	r3, r3, #3
 8003f9a:	2b03      	cmp	r3, #3
 8003f9c:	d816      	bhi.n	8003fcc <UART_SetConfig+0xb8>
 8003f9e:	a201      	add	r2, pc, #4	@ (adr r2, 8003fa4 <UART_SetConfig+0x90>)
 8003fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fa4:	08003fb5 	.word	0x08003fb5
 8003fa8:	08003fc1 	.word	0x08003fc1
 8003fac:	08003fbb 	.word	0x08003fbb
 8003fb0:	08003fc7 	.word	0x08003fc7
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	77fb      	strb	r3, [r7, #31]
 8003fb8:	e150      	b.n	800425c <UART_SetConfig+0x348>
 8003fba:	2302      	movs	r3, #2
 8003fbc:	77fb      	strb	r3, [r7, #31]
 8003fbe:	e14d      	b.n	800425c <UART_SetConfig+0x348>
 8003fc0:	2304      	movs	r3, #4
 8003fc2:	77fb      	strb	r3, [r7, #31]
 8003fc4:	e14a      	b.n	800425c <UART_SetConfig+0x348>
 8003fc6:	2308      	movs	r3, #8
 8003fc8:	77fb      	strb	r3, [r7, #31]
 8003fca:	e147      	b.n	800425c <UART_SetConfig+0x348>
 8003fcc:	2310      	movs	r3, #16
 8003fce:	77fb      	strb	r3, [r7, #31]
 8003fd0:	e144      	b.n	800425c <UART_SetConfig+0x348>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a83      	ldr	r2, [pc, #524]	@ (80041e4 <UART_SetConfig+0x2d0>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d132      	bne.n	8004042 <UART_SetConfig+0x12e>
 8003fdc:	4b80      	ldr	r3, [pc, #512]	@ (80041e0 <UART_SetConfig+0x2cc>)
 8003fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fe2:	f003 030c 	and.w	r3, r3, #12
 8003fe6:	2b0c      	cmp	r3, #12
 8003fe8:	d828      	bhi.n	800403c <UART_SetConfig+0x128>
 8003fea:	a201      	add	r2, pc, #4	@ (adr r2, 8003ff0 <UART_SetConfig+0xdc>)
 8003fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ff0:	08004025 	.word	0x08004025
 8003ff4:	0800403d 	.word	0x0800403d
 8003ff8:	0800403d 	.word	0x0800403d
 8003ffc:	0800403d 	.word	0x0800403d
 8004000:	08004031 	.word	0x08004031
 8004004:	0800403d 	.word	0x0800403d
 8004008:	0800403d 	.word	0x0800403d
 800400c:	0800403d 	.word	0x0800403d
 8004010:	0800402b 	.word	0x0800402b
 8004014:	0800403d 	.word	0x0800403d
 8004018:	0800403d 	.word	0x0800403d
 800401c:	0800403d 	.word	0x0800403d
 8004020:	08004037 	.word	0x08004037
 8004024:	2300      	movs	r3, #0
 8004026:	77fb      	strb	r3, [r7, #31]
 8004028:	e118      	b.n	800425c <UART_SetConfig+0x348>
 800402a:	2302      	movs	r3, #2
 800402c:	77fb      	strb	r3, [r7, #31]
 800402e:	e115      	b.n	800425c <UART_SetConfig+0x348>
 8004030:	2304      	movs	r3, #4
 8004032:	77fb      	strb	r3, [r7, #31]
 8004034:	e112      	b.n	800425c <UART_SetConfig+0x348>
 8004036:	2308      	movs	r3, #8
 8004038:	77fb      	strb	r3, [r7, #31]
 800403a:	e10f      	b.n	800425c <UART_SetConfig+0x348>
 800403c:	2310      	movs	r3, #16
 800403e:	77fb      	strb	r3, [r7, #31]
 8004040:	e10c      	b.n	800425c <UART_SetConfig+0x348>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a68      	ldr	r2, [pc, #416]	@ (80041e8 <UART_SetConfig+0x2d4>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d120      	bne.n	800408e <UART_SetConfig+0x17a>
 800404c:	4b64      	ldr	r3, [pc, #400]	@ (80041e0 <UART_SetConfig+0x2cc>)
 800404e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004052:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004056:	2b30      	cmp	r3, #48	@ 0x30
 8004058:	d013      	beq.n	8004082 <UART_SetConfig+0x16e>
 800405a:	2b30      	cmp	r3, #48	@ 0x30
 800405c:	d814      	bhi.n	8004088 <UART_SetConfig+0x174>
 800405e:	2b20      	cmp	r3, #32
 8004060:	d009      	beq.n	8004076 <UART_SetConfig+0x162>
 8004062:	2b20      	cmp	r3, #32
 8004064:	d810      	bhi.n	8004088 <UART_SetConfig+0x174>
 8004066:	2b00      	cmp	r3, #0
 8004068:	d002      	beq.n	8004070 <UART_SetConfig+0x15c>
 800406a:	2b10      	cmp	r3, #16
 800406c:	d006      	beq.n	800407c <UART_SetConfig+0x168>
 800406e:	e00b      	b.n	8004088 <UART_SetConfig+0x174>
 8004070:	2300      	movs	r3, #0
 8004072:	77fb      	strb	r3, [r7, #31]
 8004074:	e0f2      	b.n	800425c <UART_SetConfig+0x348>
 8004076:	2302      	movs	r3, #2
 8004078:	77fb      	strb	r3, [r7, #31]
 800407a:	e0ef      	b.n	800425c <UART_SetConfig+0x348>
 800407c:	2304      	movs	r3, #4
 800407e:	77fb      	strb	r3, [r7, #31]
 8004080:	e0ec      	b.n	800425c <UART_SetConfig+0x348>
 8004082:	2308      	movs	r3, #8
 8004084:	77fb      	strb	r3, [r7, #31]
 8004086:	e0e9      	b.n	800425c <UART_SetConfig+0x348>
 8004088:	2310      	movs	r3, #16
 800408a:	77fb      	strb	r3, [r7, #31]
 800408c:	e0e6      	b.n	800425c <UART_SetConfig+0x348>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a56      	ldr	r2, [pc, #344]	@ (80041ec <UART_SetConfig+0x2d8>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d120      	bne.n	80040da <UART_SetConfig+0x1c6>
 8004098:	4b51      	ldr	r3, [pc, #324]	@ (80041e0 <UART_SetConfig+0x2cc>)
 800409a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800409e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80040a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80040a4:	d013      	beq.n	80040ce <UART_SetConfig+0x1ba>
 80040a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80040a8:	d814      	bhi.n	80040d4 <UART_SetConfig+0x1c0>
 80040aa:	2b80      	cmp	r3, #128	@ 0x80
 80040ac:	d009      	beq.n	80040c2 <UART_SetConfig+0x1ae>
 80040ae:	2b80      	cmp	r3, #128	@ 0x80
 80040b0:	d810      	bhi.n	80040d4 <UART_SetConfig+0x1c0>
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d002      	beq.n	80040bc <UART_SetConfig+0x1a8>
 80040b6:	2b40      	cmp	r3, #64	@ 0x40
 80040b8:	d006      	beq.n	80040c8 <UART_SetConfig+0x1b4>
 80040ba:	e00b      	b.n	80040d4 <UART_SetConfig+0x1c0>
 80040bc:	2300      	movs	r3, #0
 80040be:	77fb      	strb	r3, [r7, #31]
 80040c0:	e0cc      	b.n	800425c <UART_SetConfig+0x348>
 80040c2:	2302      	movs	r3, #2
 80040c4:	77fb      	strb	r3, [r7, #31]
 80040c6:	e0c9      	b.n	800425c <UART_SetConfig+0x348>
 80040c8:	2304      	movs	r3, #4
 80040ca:	77fb      	strb	r3, [r7, #31]
 80040cc:	e0c6      	b.n	800425c <UART_SetConfig+0x348>
 80040ce:	2308      	movs	r3, #8
 80040d0:	77fb      	strb	r3, [r7, #31]
 80040d2:	e0c3      	b.n	800425c <UART_SetConfig+0x348>
 80040d4:	2310      	movs	r3, #16
 80040d6:	77fb      	strb	r3, [r7, #31]
 80040d8:	e0c0      	b.n	800425c <UART_SetConfig+0x348>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a44      	ldr	r2, [pc, #272]	@ (80041f0 <UART_SetConfig+0x2dc>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d125      	bne.n	8004130 <UART_SetConfig+0x21c>
 80040e4:	4b3e      	ldr	r3, [pc, #248]	@ (80041e0 <UART_SetConfig+0x2cc>)
 80040e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040f2:	d017      	beq.n	8004124 <UART_SetConfig+0x210>
 80040f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040f8:	d817      	bhi.n	800412a <UART_SetConfig+0x216>
 80040fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040fe:	d00b      	beq.n	8004118 <UART_SetConfig+0x204>
 8004100:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004104:	d811      	bhi.n	800412a <UART_SetConfig+0x216>
 8004106:	2b00      	cmp	r3, #0
 8004108:	d003      	beq.n	8004112 <UART_SetConfig+0x1fe>
 800410a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800410e:	d006      	beq.n	800411e <UART_SetConfig+0x20a>
 8004110:	e00b      	b.n	800412a <UART_SetConfig+0x216>
 8004112:	2300      	movs	r3, #0
 8004114:	77fb      	strb	r3, [r7, #31]
 8004116:	e0a1      	b.n	800425c <UART_SetConfig+0x348>
 8004118:	2302      	movs	r3, #2
 800411a:	77fb      	strb	r3, [r7, #31]
 800411c:	e09e      	b.n	800425c <UART_SetConfig+0x348>
 800411e:	2304      	movs	r3, #4
 8004120:	77fb      	strb	r3, [r7, #31]
 8004122:	e09b      	b.n	800425c <UART_SetConfig+0x348>
 8004124:	2308      	movs	r3, #8
 8004126:	77fb      	strb	r3, [r7, #31]
 8004128:	e098      	b.n	800425c <UART_SetConfig+0x348>
 800412a:	2310      	movs	r3, #16
 800412c:	77fb      	strb	r3, [r7, #31]
 800412e:	e095      	b.n	800425c <UART_SetConfig+0x348>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a2f      	ldr	r2, [pc, #188]	@ (80041f4 <UART_SetConfig+0x2e0>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d125      	bne.n	8004186 <UART_SetConfig+0x272>
 800413a:	4b29      	ldr	r3, [pc, #164]	@ (80041e0 <UART_SetConfig+0x2cc>)
 800413c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004140:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004144:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004148:	d017      	beq.n	800417a <UART_SetConfig+0x266>
 800414a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800414e:	d817      	bhi.n	8004180 <UART_SetConfig+0x26c>
 8004150:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004154:	d00b      	beq.n	800416e <UART_SetConfig+0x25a>
 8004156:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800415a:	d811      	bhi.n	8004180 <UART_SetConfig+0x26c>
 800415c:	2b00      	cmp	r3, #0
 800415e:	d003      	beq.n	8004168 <UART_SetConfig+0x254>
 8004160:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004164:	d006      	beq.n	8004174 <UART_SetConfig+0x260>
 8004166:	e00b      	b.n	8004180 <UART_SetConfig+0x26c>
 8004168:	2301      	movs	r3, #1
 800416a:	77fb      	strb	r3, [r7, #31]
 800416c:	e076      	b.n	800425c <UART_SetConfig+0x348>
 800416e:	2302      	movs	r3, #2
 8004170:	77fb      	strb	r3, [r7, #31]
 8004172:	e073      	b.n	800425c <UART_SetConfig+0x348>
 8004174:	2304      	movs	r3, #4
 8004176:	77fb      	strb	r3, [r7, #31]
 8004178:	e070      	b.n	800425c <UART_SetConfig+0x348>
 800417a:	2308      	movs	r3, #8
 800417c:	77fb      	strb	r3, [r7, #31]
 800417e:	e06d      	b.n	800425c <UART_SetConfig+0x348>
 8004180:	2310      	movs	r3, #16
 8004182:	77fb      	strb	r3, [r7, #31]
 8004184:	e06a      	b.n	800425c <UART_SetConfig+0x348>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a1b      	ldr	r2, [pc, #108]	@ (80041f8 <UART_SetConfig+0x2e4>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d138      	bne.n	8004202 <UART_SetConfig+0x2ee>
 8004190:	4b13      	ldr	r3, [pc, #76]	@ (80041e0 <UART_SetConfig+0x2cc>)
 8004192:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004196:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800419a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800419e:	d017      	beq.n	80041d0 <UART_SetConfig+0x2bc>
 80041a0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80041a4:	d82a      	bhi.n	80041fc <UART_SetConfig+0x2e8>
 80041a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041aa:	d00b      	beq.n	80041c4 <UART_SetConfig+0x2b0>
 80041ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041b0:	d824      	bhi.n	80041fc <UART_SetConfig+0x2e8>
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d003      	beq.n	80041be <UART_SetConfig+0x2aa>
 80041b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041ba:	d006      	beq.n	80041ca <UART_SetConfig+0x2b6>
 80041bc:	e01e      	b.n	80041fc <UART_SetConfig+0x2e8>
 80041be:	2300      	movs	r3, #0
 80041c0:	77fb      	strb	r3, [r7, #31]
 80041c2:	e04b      	b.n	800425c <UART_SetConfig+0x348>
 80041c4:	2302      	movs	r3, #2
 80041c6:	77fb      	strb	r3, [r7, #31]
 80041c8:	e048      	b.n	800425c <UART_SetConfig+0x348>
 80041ca:	2304      	movs	r3, #4
 80041cc:	77fb      	strb	r3, [r7, #31]
 80041ce:	e045      	b.n	800425c <UART_SetConfig+0x348>
 80041d0:	2308      	movs	r3, #8
 80041d2:	77fb      	strb	r3, [r7, #31]
 80041d4:	e042      	b.n	800425c <UART_SetConfig+0x348>
 80041d6:	bf00      	nop
 80041d8:	efff69f3 	.word	0xefff69f3
 80041dc:	40011000 	.word	0x40011000
 80041e0:	40023800 	.word	0x40023800
 80041e4:	40004400 	.word	0x40004400
 80041e8:	40004800 	.word	0x40004800
 80041ec:	40004c00 	.word	0x40004c00
 80041f0:	40005000 	.word	0x40005000
 80041f4:	40011400 	.word	0x40011400
 80041f8:	40007800 	.word	0x40007800
 80041fc:	2310      	movs	r3, #16
 80041fe:	77fb      	strb	r3, [r7, #31]
 8004200:	e02c      	b.n	800425c <UART_SetConfig+0x348>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a72      	ldr	r2, [pc, #456]	@ (80043d0 <UART_SetConfig+0x4bc>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d125      	bne.n	8004258 <UART_SetConfig+0x344>
 800420c:	4b71      	ldr	r3, [pc, #452]	@ (80043d4 <UART_SetConfig+0x4c0>)
 800420e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004212:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004216:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800421a:	d017      	beq.n	800424c <UART_SetConfig+0x338>
 800421c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004220:	d817      	bhi.n	8004252 <UART_SetConfig+0x33e>
 8004222:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004226:	d00b      	beq.n	8004240 <UART_SetConfig+0x32c>
 8004228:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800422c:	d811      	bhi.n	8004252 <UART_SetConfig+0x33e>
 800422e:	2b00      	cmp	r3, #0
 8004230:	d003      	beq.n	800423a <UART_SetConfig+0x326>
 8004232:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004236:	d006      	beq.n	8004246 <UART_SetConfig+0x332>
 8004238:	e00b      	b.n	8004252 <UART_SetConfig+0x33e>
 800423a:	2300      	movs	r3, #0
 800423c:	77fb      	strb	r3, [r7, #31]
 800423e:	e00d      	b.n	800425c <UART_SetConfig+0x348>
 8004240:	2302      	movs	r3, #2
 8004242:	77fb      	strb	r3, [r7, #31]
 8004244:	e00a      	b.n	800425c <UART_SetConfig+0x348>
 8004246:	2304      	movs	r3, #4
 8004248:	77fb      	strb	r3, [r7, #31]
 800424a:	e007      	b.n	800425c <UART_SetConfig+0x348>
 800424c:	2308      	movs	r3, #8
 800424e:	77fb      	strb	r3, [r7, #31]
 8004250:	e004      	b.n	800425c <UART_SetConfig+0x348>
 8004252:	2310      	movs	r3, #16
 8004254:	77fb      	strb	r3, [r7, #31]
 8004256:	e001      	b.n	800425c <UART_SetConfig+0x348>
 8004258:	2310      	movs	r3, #16
 800425a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	69db      	ldr	r3, [r3, #28]
 8004260:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004264:	d15b      	bne.n	800431e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004266:	7ffb      	ldrb	r3, [r7, #31]
 8004268:	2b08      	cmp	r3, #8
 800426a:	d828      	bhi.n	80042be <UART_SetConfig+0x3aa>
 800426c:	a201      	add	r2, pc, #4	@ (adr r2, 8004274 <UART_SetConfig+0x360>)
 800426e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004272:	bf00      	nop
 8004274:	08004299 	.word	0x08004299
 8004278:	080042a1 	.word	0x080042a1
 800427c:	080042a9 	.word	0x080042a9
 8004280:	080042bf 	.word	0x080042bf
 8004284:	080042af 	.word	0x080042af
 8004288:	080042bf 	.word	0x080042bf
 800428c:	080042bf 	.word	0x080042bf
 8004290:	080042bf 	.word	0x080042bf
 8004294:	080042b7 	.word	0x080042b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004298:	f7fe fc0a 	bl	8002ab0 <HAL_RCC_GetPCLK1Freq>
 800429c:	61b8      	str	r0, [r7, #24]
        break;
 800429e:	e013      	b.n	80042c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80042a0:	f7fe fc1a 	bl	8002ad8 <HAL_RCC_GetPCLK2Freq>
 80042a4:	61b8      	str	r0, [r7, #24]
        break;
 80042a6:	e00f      	b.n	80042c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042a8:	4b4b      	ldr	r3, [pc, #300]	@ (80043d8 <UART_SetConfig+0x4c4>)
 80042aa:	61bb      	str	r3, [r7, #24]
        break;
 80042ac:	e00c      	b.n	80042c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042ae:	f7fe faed 	bl	800288c <HAL_RCC_GetSysClockFreq>
 80042b2:	61b8      	str	r0, [r7, #24]
        break;
 80042b4:	e008      	b.n	80042c8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042ba:	61bb      	str	r3, [r7, #24]
        break;
 80042bc:	e004      	b.n	80042c8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80042be:	2300      	movs	r3, #0
 80042c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	77bb      	strb	r3, [r7, #30]
        break;
 80042c6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80042c8:	69bb      	ldr	r3, [r7, #24]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d074      	beq.n	80043b8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80042ce:	69bb      	ldr	r3, [r7, #24]
 80042d0:	005a      	lsls	r2, r3, #1
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	085b      	lsrs	r3, r3, #1
 80042d8:	441a      	add	r2, r3
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	fbb2 f3f3 	udiv	r3, r2, r3
 80042e2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	2b0f      	cmp	r3, #15
 80042e8:	d916      	bls.n	8004318 <UART_SetConfig+0x404>
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042f0:	d212      	bcs.n	8004318 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	f023 030f 	bic.w	r3, r3, #15
 80042fa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	085b      	lsrs	r3, r3, #1
 8004300:	b29b      	uxth	r3, r3
 8004302:	f003 0307 	and.w	r3, r3, #7
 8004306:	b29a      	uxth	r2, r3
 8004308:	89fb      	ldrh	r3, [r7, #14]
 800430a:	4313      	orrs	r3, r2
 800430c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	89fa      	ldrh	r2, [r7, #14]
 8004314:	60da      	str	r2, [r3, #12]
 8004316:	e04f      	b.n	80043b8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	77bb      	strb	r3, [r7, #30]
 800431c:	e04c      	b.n	80043b8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800431e:	7ffb      	ldrb	r3, [r7, #31]
 8004320:	2b08      	cmp	r3, #8
 8004322:	d828      	bhi.n	8004376 <UART_SetConfig+0x462>
 8004324:	a201      	add	r2, pc, #4	@ (adr r2, 800432c <UART_SetConfig+0x418>)
 8004326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800432a:	bf00      	nop
 800432c:	08004351 	.word	0x08004351
 8004330:	08004359 	.word	0x08004359
 8004334:	08004361 	.word	0x08004361
 8004338:	08004377 	.word	0x08004377
 800433c:	08004367 	.word	0x08004367
 8004340:	08004377 	.word	0x08004377
 8004344:	08004377 	.word	0x08004377
 8004348:	08004377 	.word	0x08004377
 800434c:	0800436f 	.word	0x0800436f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004350:	f7fe fbae 	bl	8002ab0 <HAL_RCC_GetPCLK1Freq>
 8004354:	61b8      	str	r0, [r7, #24]
        break;
 8004356:	e013      	b.n	8004380 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004358:	f7fe fbbe 	bl	8002ad8 <HAL_RCC_GetPCLK2Freq>
 800435c:	61b8      	str	r0, [r7, #24]
        break;
 800435e:	e00f      	b.n	8004380 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004360:	4b1d      	ldr	r3, [pc, #116]	@ (80043d8 <UART_SetConfig+0x4c4>)
 8004362:	61bb      	str	r3, [r7, #24]
        break;
 8004364:	e00c      	b.n	8004380 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004366:	f7fe fa91 	bl	800288c <HAL_RCC_GetSysClockFreq>
 800436a:	61b8      	str	r0, [r7, #24]
        break;
 800436c:	e008      	b.n	8004380 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800436e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004372:	61bb      	str	r3, [r7, #24]
        break;
 8004374:	e004      	b.n	8004380 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004376:	2300      	movs	r3, #0
 8004378:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	77bb      	strb	r3, [r7, #30]
        break;
 800437e:	bf00      	nop
    }

    if (pclk != 0U)
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d018      	beq.n	80043b8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	085a      	lsrs	r2, r3, #1
 800438c:	69bb      	ldr	r3, [r7, #24]
 800438e:	441a      	add	r2, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	fbb2 f3f3 	udiv	r3, r2, r3
 8004398:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	2b0f      	cmp	r3, #15
 800439e:	d909      	bls.n	80043b4 <UART_SetConfig+0x4a0>
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043a6:	d205      	bcs.n	80043b4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	b29a      	uxth	r2, r3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	60da      	str	r2, [r3, #12]
 80043b2:	e001      	b.n	80043b8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2200      	movs	r2, #0
 80043c2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80043c4:	7fbb      	ldrb	r3, [r7, #30]
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3720      	adds	r7, #32
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}
 80043ce:	bf00      	nop
 80043d0:	40007c00 	.word	0x40007c00
 80043d4:	40023800 	.word	0x40023800
 80043d8:	00f42400 	.word	0x00f42400

080043dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80043dc:	b480      	push	{r7}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e8:	f003 0308 	and.w	r3, r3, #8
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d00a      	beq.n	8004406 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	430a      	orrs	r2, r1
 8004404:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800440a:	f003 0301 	and.w	r3, r3, #1
 800440e:	2b00      	cmp	r3, #0
 8004410:	d00a      	beq.n	8004428 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	430a      	orrs	r2, r1
 8004426:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800442c:	f003 0302 	and.w	r3, r3, #2
 8004430:	2b00      	cmp	r3, #0
 8004432:	d00a      	beq.n	800444a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	430a      	orrs	r2, r1
 8004448:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800444e:	f003 0304 	and.w	r3, r3, #4
 8004452:	2b00      	cmp	r3, #0
 8004454:	d00a      	beq.n	800446c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	430a      	orrs	r2, r1
 800446a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004470:	f003 0310 	and.w	r3, r3, #16
 8004474:	2b00      	cmp	r3, #0
 8004476:	d00a      	beq.n	800448e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	430a      	orrs	r2, r1
 800448c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004492:	f003 0320 	and.w	r3, r3, #32
 8004496:	2b00      	cmp	r3, #0
 8004498:	d00a      	beq.n	80044b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	430a      	orrs	r2, r1
 80044ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d01a      	beq.n	80044f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	430a      	orrs	r2, r1
 80044d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044da:	d10a      	bne.n	80044f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	430a      	orrs	r2, r1
 80044f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d00a      	beq.n	8004514 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	430a      	orrs	r2, r1
 8004512:	605a      	str	r2, [r3, #4]
  }
}
 8004514:	bf00      	nop
 8004516:	370c      	adds	r7, #12
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr

08004520 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b08c      	sub	sp, #48	@ 0x30
 8004524:	af02      	add	r7, sp, #8
 8004526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004530:	f7fd fa0a 	bl	8001948 <HAL_GetTick>
 8004534:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0308 	and.w	r3, r3, #8
 8004540:	2b08      	cmp	r3, #8
 8004542:	d12e      	bne.n	80045a2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004544:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004548:	9300      	str	r3, [sp, #0]
 800454a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800454c:	2200      	movs	r2, #0
 800454e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f83b 	bl	80045ce <UART_WaitOnFlagUntilTimeout>
 8004558:	4603      	mov	r3, r0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d021      	beq.n	80045a2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	e853 3f00 	ldrex	r3, [r3]
 800456a:	60fb      	str	r3, [r7, #12]
   return(result);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004572:	623b      	str	r3, [r7, #32]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	461a      	mov	r2, r3
 800457a:	6a3b      	ldr	r3, [r7, #32]
 800457c:	61fb      	str	r3, [r7, #28]
 800457e:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004580:	69b9      	ldr	r1, [r7, #24]
 8004582:	69fa      	ldr	r2, [r7, #28]
 8004584:	e841 2300 	strex	r3, r2, [r1]
 8004588:	617b      	str	r3, [r7, #20]
   return(result);
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d1e6      	bne.n	800455e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2220      	movs	r2, #32
 8004594:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	e011      	b.n	80045c6 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2220      	movs	r2, #32
 80045a6:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2220      	movs	r2, #32
 80045ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2200      	movs	r2, #0
 80045ba:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2200      	movs	r2, #0
 80045c0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80045c4:	2300      	movs	r3, #0
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3728      	adds	r7, #40	@ 0x28
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}

080045ce <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80045ce:	b580      	push	{r7, lr}
 80045d0:	b084      	sub	sp, #16
 80045d2:	af00      	add	r7, sp, #0
 80045d4:	60f8      	str	r0, [r7, #12]
 80045d6:	60b9      	str	r1, [r7, #8]
 80045d8:	603b      	str	r3, [r7, #0]
 80045da:	4613      	mov	r3, r2
 80045dc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045de:	e04f      	b.n	8004680 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045e6:	d04b      	beq.n	8004680 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045e8:	f7fd f9ae 	bl	8001948 <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	69ba      	ldr	r2, [r7, #24]
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d302      	bcc.n	80045fe <UART_WaitOnFlagUntilTimeout+0x30>
 80045f8:	69bb      	ldr	r3, [r7, #24]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d101      	bne.n	8004602 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80045fe:	2303      	movs	r3, #3
 8004600:	e04e      	b.n	80046a0 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0304 	and.w	r3, r3, #4
 800460c:	2b00      	cmp	r3, #0
 800460e:	d037      	beq.n	8004680 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	2b80      	cmp	r3, #128	@ 0x80
 8004614:	d034      	beq.n	8004680 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	2b40      	cmp	r3, #64	@ 0x40
 800461a:	d031      	beq.n	8004680 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	69db      	ldr	r3, [r3, #28]
 8004622:	f003 0308 	and.w	r3, r3, #8
 8004626:	2b08      	cmp	r3, #8
 8004628:	d110      	bne.n	800464c <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	2208      	movs	r2, #8
 8004630:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004632:	68f8      	ldr	r0, [r7, #12]
 8004634:	f000 f838 	bl	80046a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2208      	movs	r2, #8
 800463c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e029      	b.n	80046a0 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	69db      	ldr	r3, [r3, #28]
 8004652:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004656:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800465a:	d111      	bne.n	8004680 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004664:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004666:	68f8      	ldr	r0, [r7, #12]
 8004668:	f000 f81e 	bl	80046a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2220      	movs	r2, #32
 8004670:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2200      	movs	r2, #0
 8004678:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800467c:	2303      	movs	r3, #3
 800467e:	e00f      	b.n	80046a0 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	69da      	ldr	r2, [r3, #28]
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	4013      	ands	r3, r2
 800468a:	68ba      	ldr	r2, [r7, #8]
 800468c:	429a      	cmp	r2, r3
 800468e:	bf0c      	ite	eq
 8004690:	2301      	moveq	r3, #1
 8004692:	2300      	movne	r3, #0
 8004694:	b2db      	uxtb	r3, r3
 8004696:	461a      	mov	r2, r3
 8004698:	79fb      	ldrb	r3, [r7, #7]
 800469a:	429a      	cmp	r2, r3
 800469c:	d0a0      	beq.n	80045e0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800469e:	2300      	movs	r3, #0
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3710      	adds	r7, #16
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b095      	sub	sp, #84	@ 0x54
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046b8:	e853 3f00 	ldrex	r3, [r3]
 80046bc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80046be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80046c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	461a      	mov	r2, r3
 80046cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80046d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046d2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80046d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80046d6:	e841 2300 	strex	r3, r2, [r1]
 80046da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80046dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d1e6      	bne.n	80046b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	3308      	adds	r3, #8
 80046e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ea:	6a3b      	ldr	r3, [r7, #32]
 80046ec:	e853 3f00 	ldrex	r3, [r3]
 80046f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	f023 0301 	bic.w	r3, r3, #1
 80046f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	3308      	adds	r3, #8
 8004700:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004702:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004704:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004706:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004708:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800470a:	e841 2300 	strex	r3, r2, [r1]
 800470e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1e5      	bne.n	80046e2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800471a:	2b01      	cmp	r3, #1
 800471c:	d118      	bne.n	8004750 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	e853 3f00 	ldrex	r3, [r3]
 800472a:	60bb      	str	r3, [r7, #8]
   return(result);
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	f023 0310 	bic.w	r3, r3, #16
 8004732:	647b      	str	r3, [r7, #68]	@ 0x44
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	461a      	mov	r2, r3
 800473a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800473c:	61bb      	str	r3, [r7, #24]
 800473e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004740:	6979      	ldr	r1, [r7, #20]
 8004742:	69ba      	ldr	r2, [r7, #24]
 8004744:	e841 2300 	strex	r3, r2, [r1]
 8004748:	613b      	str	r3, [r7, #16]
   return(result);
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d1e6      	bne.n	800471e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2220      	movs	r2, #32
 8004754:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2200      	movs	r2, #0
 8004762:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004764:	bf00      	nop
 8004766:	3754      	adds	r7, #84	@ 0x54
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr

08004770 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004770:	b084      	sub	sp, #16
 8004772:	b580      	push	{r7, lr}
 8004774:	b084      	sub	sp, #16
 8004776:	af00      	add	r7, sp, #0
 8004778:	6078      	str	r0, [r7, #4]
 800477a:	f107 001c 	add.w	r0, r7, #28
 800477e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004782:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004786:	2b01      	cmp	r3, #1
 8004788:	d121      	bne.n	80047ce <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800478e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	68da      	ldr	r2, [r3, #12]
 800479a:	4b21      	ldr	r3, [pc, #132]	@ (8004820 <USB_CoreInit+0xb0>)
 800479c:	4013      	ands	r3, r2
 800479e:	687a      	ldr	r2, [r7, #4]
 80047a0:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	68db      	ldr	r3, [r3, #12]
 80047a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80047ae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d105      	bne.n	80047c2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 fa92 	bl	8004cec <USB_CoreReset>
 80047c8:	4603      	mov	r3, r0
 80047ca:	73fb      	strb	r3, [r7, #15]
 80047cc:	e010      	b.n	80047f0 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	68db      	ldr	r3, [r3, #12]
 80047d2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f000 fa86 	bl	8004cec <USB_CoreReset>
 80047e0:	4603      	mov	r3, r0
 80047e2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047e8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 80047f0:	7fbb      	ldrb	r3, [r7, #30]
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d10b      	bne.n	800480e <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	f043 0206 	orr.w	r2, r3, #6
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f043 0220 	orr.w	r2, r3, #32
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800480e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004810:	4618      	mov	r0, r3
 8004812:	3710      	adds	r7, #16
 8004814:	46bd      	mov	sp, r7
 8004816:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800481a:	b004      	add	sp, #16
 800481c:	4770      	bx	lr
 800481e:	bf00      	nop
 8004820:	ffbdffbf 	.word	0xffbdffbf

08004824 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004824:	b480      	push	{r7}
 8004826:	b083      	sub	sp, #12
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	f023 0201 	bic.w	r2, r3, #1
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004838:	2300      	movs	r3, #0
}
 800483a:	4618      	mov	r0, r3
 800483c:	370c      	adds	r7, #12
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr

08004846 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004846:	b580      	push	{r7, lr}
 8004848:	b084      	sub	sp, #16
 800484a:	af00      	add	r7, sp, #0
 800484c:	6078      	str	r0, [r7, #4]
 800484e:	460b      	mov	r3, r1
 8004850:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004852:	2300      	movs	r3, #0
 8004854:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	68db      	ldr	r3, [r3, #12]
 800485a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004862:	78fb      	ldrb	r3, [r7, #3]
 8004864:	2b01      	cmp	r3, #1
 8004866:	d115      	bne.n	8004894 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	68db      	ldr	r3, [r3, #12]
 800486c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004874:	200a      	movs	r0, #10
 8004876:	f7fd f873 	bl	8001960 <HAL_Delay>
      ms += 10U;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	330a      	adds	r3, #10
 800487e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f000 fa25 	bl	8004cd0 <USB_GetMode>
 8004886:	4603      	mov	r3, r0
 8004888:	2b01      	cmp	r3, #1
 800488a:	d01e      	beq.n	80048ca <USB_SetCurrentMode+0x84>
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2bc7      	cmp	r3, #199	@ 0xc7
 8004890:	d9f0      	bls.n	8004874 <USB_SetCurrentMode+0x2e>
 8004892:	e01a      	b.n	80048ca <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004894:	78fb      	ldrb	r3, [r7, #3]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d115      	bne.n	80048c6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80048a6:	200a      	movs	r0, #10
 80048a8:	f7fd f85a 	bl	8001960 <HAL_Delay>
      ms += 10U;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	330a      	adds	r3, #10
 80048b0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f000 fa0c 	bl	8004cd0 <USB_GetMode>
 80048b8:	4603      	mov	r3, r0
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d005      	beq.n	80048ca <USB_SetCurrentMode+0x84>
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2bc7      	cmp	r3, #199	@ 0xc7
 80048c2:	d9f0      	bls.n	80048a6 <USB_SetCurrentMode+0x60>
 80048c4:	e001      	b.n	80048ca <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e005      	b.n	80048d6 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2bc8      	cmp	r3, #200	@ 0xc8
 80048ce:	d101      	bne.n	80048d4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e000      	b.n	80048d6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3710      	adds	r7, #16
 80048da:	46bd      	mov	sp, r7
 80048dc:	bd80      	pop	{r7, pc}
	...

080048e0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80048e0:	b084      	sub	sp, #16
 80048e2:	b580      	push	{r7, lr}
 80048e4:	b086      	sub	sp, #24
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	6078      	str	r0, [r7, #4]
 80048ea:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80048ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80048f2:	2300      	movs	r3, #0
 80048f4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80048fa:	2300      	movs	r3, #0
 80048fc:	613b      	str	r3, [r7, #16]
 80048fe:	e009      	b.n	8004914 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	3340      	adds	r3, #64	@ 0x40
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	4413      	add	r3, r2
 800490a:	2200      	movs	r2, #0
 800490c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	3301      	adds	r3, #1
 8004912:	613b      	str	r3, [r7, #16]
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	2b0e      	cmp	r3, #14
 8004918:	d9f2      	bls.n	8004900 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800491a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800491e:	2b00      	cmp	r3, #0
 8004920:	d11c      	bne.n	800495c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	68fa      	ldr	r2, [r7, #12]
 800492c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004930:	f043 0302 	orr.w	r3, r3, #2
 8004934:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800493a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	601a      	str	r2, [r3, #0]
 800495a:	e005      	b.n	8004968 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004960:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800496e:	461a      	mov	r2, r3
 8004970:	2300      	movs	r3, #0
 8004972:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004974:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004978:	2b01      	cmp	r3, #1
 800497a:	d10d      	bne.n	8004998 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800497c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004980:	2b00      	cmp	r3, #0
 8004982:	d104      	bne.n	800498e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004984:	2100      	movs	r1, #0
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f000 f968 	bl	8004c5c <USB_SetDevSpeed>
 800498c:	e008      	b.n	80049a0 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800498e:	2101      	movs	r1, #1
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f000 f963 	bl	8004c5c <USB_SetDevSpeed>
 8004996:	e003      	b.n	80049a0 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004998:	2103      	movs	r1, #3
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f000 f95e 	bl	8004c5c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80049a0:	2110      	movs	r1, #16
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f000 f8fa 	bl	8004b9c <USB_FlushTxFifo>
 80049a8:	4603      	mov	r3, r0
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d001      	beq.n	80049b2 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f000 f924 	bl	8004c00 <USB_FlushRxFifo>
 80049b8:	4603      	mov	r3, r0
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d001      	beq.n	80049c2 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049c8:	461a      	mov	r2, r3
 80049ca:	2300      	movs	r3, #0
 80049cc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049d4:	461a      	mov	r2, r3
 80049d6:	2300      	movs	r3, #0
 80049d8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049e0:	461a      	mov	r2, r3
 80049e2:	2300      	movs	r3, #0
 80049e4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80049e6:	2300      	movs	r3, #0
 80049e8:	613b      	str	r3, [r7, #16]
 80049ea:	e043      	b.n	8004a74 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	015a      	lsls	r2, r3, #5
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	4413      	add	r3, r2
 80049f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80049fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004a02:	d118      	bne.n	8004a36 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d10a      	bne.n	8004a20 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	015a      	lsls	r2, r3, #5
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	4413      	add	r3, r2
 8004a12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a16:	461a      	mov	r2, r3
 8004a18:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004a1c:	6013      	str	r3, [r2, #0]
 8004a1e:	e013      	b.n	8004a48 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	015a      	lsls	r2, r3, #5
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	4413      	add	r3, r2
 8004a28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a2c:	461a      	mov	r2, r3
 8004a2e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004a32:	6013      	str	r3, [r2, #0]
 8004a34:	e008      	b.n	8004a48 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	015a      	lsls	r2, r3, #5
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	4413      	add	r3, r2
 8004a3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a42:	461a      	mov	r2, r3
 8004a44:	2300      	movs	r3, #0
 8004a46:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	015a      	lsls	r2, r3, #5
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	4413      	add	r3, r2
 8004a50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a54:	461a      	mov	r2, r3
 8004a56:	2300      	movs	r3, #0
 8004a58:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	015a      	lsls	r2, r3, #5
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	4413      	add	r3, r2
 8004a62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a66:	461a      	mov	r2, r3
 8004a68:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004a6c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	3301      	adds	r3, #1
 8004a72:	613b      	str	r3, [r7, #16]
 8004a74:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004a78:	461a      	mov	r2, r3
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d3b5      	bcc.n	80049ec <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004a80:	2300      	movs	r3, #0
 8004a82:	613b      	str	r3, [r7, #16]
 8004a84:	e043      	b.n	8004b0e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	015a      	lsls	r2, r3, #5
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	4413      	add	r3, r2
 8004a8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004a98:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004a9c:	d118      	bne.n	8004ad0 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d10a      	bne.n	8004aba <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	015a      	lsls	r2, r3, #5
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	4413      	add	r3, r2
 8004aac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ab0:	461a      	mov	r2, r3
 8004ab2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004ab6:	6013      	str	r3, [r2, #0]
 8004ab8:	e013      	b.n	8004ae2 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	015a      	lsls	r2, r3, #5
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	4413      	add	r3, r2
 8004ac2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004acc:	6013      	str	r3, [r2, #0]
 8004ace:	e008      	b.n	8004ae2 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	015a      	lsls	r2, r3, #5
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	4413      	add	r3, r2
 8004ad8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004adc:	461a      	mov	r2, r3
 8004ade:	2300      	movs	r3, #0
 8004ae0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	015a      	lsls	r2, r3, #5
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	4413      	add	r3, r2
 8004aea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004aee:	461a      	mov	r2, r3
 8004af0:	2300      	movs	r3, #0
 8004af2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	015a      	lsls	r2, r3, #5
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	4413      	add	r3, r2
 8004afc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b00:	461a      	mov	r2, r3
 8004b02:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004b06:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	613b      	str	r3, [r7, #16]
 8004b0e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004b12:	461a      	mov	r2, r3
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d3b5      	bcc.n	8004a86 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	68fa      	ldr	r2, [r7, #12]
 8004b24:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b2c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2200      	movs	r2, #0
 8004b32:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004b3a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004b3c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d105      	bne.n	8004b50 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	699b      	ldr	r3, [r3, #24]
 8004b48:	f043 0210 	orr.w	r2, r3, #16
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	699a      	ldr	r2, [r3, #24]
 8004b54:	4b0f      	ldr	r3, [pc, #60]	@ (8004b94 <USB_DevInit+0x2b4>)
 8004b56:	4313      	orrs	r3, r2
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004b5c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d005      	beq.n	8004b70 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	699b      	ldr	r3, [r3, #24]
 8004b68:	f043 0208 	orr.w	r2, r3, #8
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004b70:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d105      	bne.n	8004b84 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	699a      	ldr	r2, [r3, #24]
 8004b7c:	4b06      	ldr	r3, [pc, #24]	@ (8004b98 <USB_DevInit+0x2b8>)
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	687a      	ldr	r2, [r7, #4]
 8004b82:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004b84:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3718      	adds	r7, #24
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004b90:	b004      	add	sp, #16
 8004b92:	4770      	bx	lr
 8004b94:	803c3800 	.word	0x803c3800
 8004b98:	40000004 	.word	0x40000004

08004b9c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b085      	sub	sp, #20
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
 8004ba4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	3301      	adds	r3, #1
 8004bae:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004bb6:	d901      	bls.n	8004bbc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004bb8:	2303      	movs	r3, #3
 8004bba:	e01b      	b.n	8004bf4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	691b      	ldr	r3, [r3, #16]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	daf2      	bge.n	8004baa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	019b      	lsls	r3, r3, #6
 8004bcc:	f043 0220 	orr.w	r2, r3, #32
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	3301      	adds	r3, #1
 8004bd8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004be0:	d901      	bls.n	8004be6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	e006      	b.n	8004bf4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	691b      	ldr	r3, [r3, #16]
 8004bea:	f003 0320 	and.w	r3, r3, #32
 8004bee:	2b20      	cmp	r3, #32
 8004bf0:	d0f0      	beq.n	8004bd4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004bf2:	2300      	movs	r3, #0
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3714      	adds	r7, #20
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfe:	4770      	bx	lr

08004c00 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b085      	sub	sp, #20
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	3301      	adds	r3, #1
 8004c10:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004c18:	d901      	bls.n	8004c1e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004c1a:	2303      	movs	r3, #3
 8004c1c:	e018      	b.n	8004c50 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	691b      	ldr	r3, [r3, #16]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	daf2      	bge.n	8004c0c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004c26:	2300      	movs	r3, #0
 8004c28:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2210      	movs	r2, #16
 8004c2e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	3301      	adds	r3, #1
 8004c34:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004c3c:	d901      	bls.n	8004c42 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004c3e:	2303      	movs	r3, #3
 8004c40:	e006      	b.n	8004c50 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	691b      	ldr	r3, [r3, #16]
 8004c46:	f003 0310 	and.w	r3, r3, #16
 8004c4a:	2b10      	cmp	r3, #16
 8004c4c:	d0f0      	beq.n	8004c30 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004c4e:	2300      	movs	r3, #0
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3714      	adds	r7, #20
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr

08004c5c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b085      	sub	sp, #20
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
 8004c64:	460b      	mov	r3, r1
 8004c66:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	78fb      	ldrb	r3, [r7, #3]
 8004c76:	68f9      	ldr	r1, [r7, #12]
 8004c78:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3714      	adds	r7, #20
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr

08004c8e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004c8e:	b480      	push	{r7}
 8004c90:	b085      	sub	sp, #20
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	68fa      	ldr	r2, [r7, #12]
 8004ca4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004ca8:	f023 0303 	bic.w	r3, r3, #3
 8004cac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	68fa      	ldr	r2, [r7, #12]
 8004cb8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004cbc:	f043 0302 	orr.w	r3, r3, #2
 8004cc0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004cc2:	2300      	movs	r3, #0
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	3714      	adds	r7, #20
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b083      	sub	sp, #12
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	695b      	ldr	r3, [r3, #20]
 8004cdc:	f003 0301 	and.w	r3, r3, #1
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	370c      	adds	r7, #12
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr

08004cec <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b085      	sub	sp, #20
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004d04:	d901      	bls.n	8004d0a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004d06:	2303      	movs	r3, #3
 8004d08:	e01b      	b.n	8004d42 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	daf2      	bge.n	8004cf8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004d12:	2300      	movs	r3, #0
 8004d14:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	f043 0201 	orr.w	r2, r3, #1
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	3301      	adds	r3, #1
 8004d26:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004d2e:	d901      	bls.n	8004d34 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004d30:	2303      	movs	r3, #3
 8004d32:	e006      	b.n	8004d42 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	691b      	ldr	r3, [r3, #16]
 8004d38:	f003 0301 	and.w	r3, r3, #1
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d0f0      	beq.n	8004d22 <USB_CoreReset+0x36>

  return HAL_OK;
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3714      	adds	r7, #20
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr
	...

08004d50 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004d50:	b480      	push	{r7}
 8004d52:	b085      	sub	sp, #20
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	60f8      	str	r0, [r7, #12]
 8004d58:	60b9      	str	r1, [r7, #8]
 8004d5a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	4a07      	ldr	r2, [pc, #28]	@ (8004d7c <vApplicationGetIdleTaskMemory+0x2c>)
 8004d60:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	4a06      	ldr	r2, [pc, #24]	@ (8004d80 <vApplicationGetIdleTaskMemory+0x30>)
 8004d66:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2280      	movs	r2, #128	@ 0x80
 8004d6c:	601a      	str	r2, [r3, #0]
}
 8004d6e:	bf00      	nop
 8004d70:	3714      	adds	r7, #20
 8004d72:	46bd      	mov	sp, r7
 8004d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d78:	4770      	bx	lr
 8004d7a:	bf00      	nop
 8004d7c:	20000700 	.word	0x20000700
 8004d80:	200007a8 	.word	0x200007a8

08004d84 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004d84:	b480      	push	{r7}
 8004d86:	b085      	sub	sp, #20
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	60b9      	str	r1, [r7, #8]
 8004d8e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	4a07      	ldr	r2, [pc, #28]	@ (8004db0 <vApplicationGetTimerTaskMemory+0x2c>)
 8004d94:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	4a06      	ldr	r2, [pc, #24]	@ (8004db4 <vApplicationGetTimerTaskMemory+0x30>)
 8004d9a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004da2:	601a      	str	r2, [r3, #0]
}
 8004da4:	bf00      	nop
 8004da6:	3714      	adds	r7, #20
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr
 8004db0:	200009a8 	.word	0x200009a8
 8004db4:	20000a50 	.word	0x20000a50

08004db8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f103 0208 	add.w	r2, r3, #8
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8004dd0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f103 0208 	add.w	r2, r3, #8
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f103 0208 	add.w	r2, r3, #8
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004dec:	bf00      	nop
 8004dee:	370c      	adds	r7, #12
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr

08004df8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2200      	movs	r2, #0
 8004e04:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004e06:	bf00      	nop
 8004e08:	370c      	adds	r7, #12
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e10:	4770      	bx	lr

08004e12 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e12:	b480      	push	{r7}
 8004e14:	b085      	sub	sp, #20
 8004e16:	af00      	add	r7, sp, #0
 8004e18:	6078      	str	r0, [r7, #4]
 8004e1a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	68fa      	ldr	r2, [r7, #12]
 8004e26:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	689a      	ldr	r2, [r3, #8]
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	683a      	ldr	r2, [r7, #0]
 8004e36:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	683a      	ldr	r2, [r7, #0]
 8004e3c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	1c5a      	adds	r2, r3, #1
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	601a      	str	r2, [r3, #0]
}
 8004e4e:	bf00      	nop
 8004e50:	3714      	adds	r7, #20
 8004e52:	46bd      	mov	sp, r7
 8004e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e58:	4770      	bx	lr

08004e5a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e5a:	b480      	push	{r7}
 8004e5c:	b085      	sub	sp, #20
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	6078      	str	r0, [r7, #4]
 8004e62:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e70:	d103      	bne.n	8004e7a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	691b      	ldr	r3, [r3, #16]
 8004e76:	60fb      	str	r3, [r7, #12]
 8004e78:	e00c      	b.n	8004e94 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	3308      	adds	r3, #8
 8004e7e:	60fb      	str	r3, [r7, #12]
 8004e80:	e002      	b.n	8004e88 <vListInsert+0x2e>
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	60fb      	str	r3, [r7, #12]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	68ba      	ldr	r2, [r7, #8]
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d2f6      	bcs.n	8004e82 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	685a      	ldr	r2, [r3, #4]
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	683a      	ldr	r2, [r7, #0]
 8004ea2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	68fa      	ldr	r2, [r7, #12]
 8004ea8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	683a      	ldr	r2, [r7, #0]
 8004eae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	1c5a      	adds	r2, r3, #1
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	601a      	str	r2, [r3, #0]
}
 8004ec0:	bf00      	nop
 8004ec2:	3714      	adds	r7, #20
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr

08004ecc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b085      	sub	sp, #20
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	691b      	ldr	r3, [r3, #16]
 8004ed8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	687a      	ldr	r2, [r7, #4]
 8004ee0:	6892      	ldr	r2, [r2, #8]
 8004ee2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	687a      	ldr	r2, [r7, #4]
 8004eea:	6852      	ldr	r2, [r2, #4]
 8004eec:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d103      	bne.n	8004f00 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	689a      	ldr	r2, [r3, #8]
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	1e5a      	subs	r2, r3, #1
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	3714      	adds	r7, #20
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1e:	4770      	bx	lr

08004f20 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b084      	sub	sp, #16
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
 8004f28:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d10d      	bne.n	8004f50 <xQueueGenericReset+0x30>
	__asm volatile
 8004f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f38:	b672      	cpsid	i
 8004f3a:	f383 8811 	msr	BASEPRI, r3
 8004f3e:	f3bf 8f6f 	isb	sy
 8004f42:	f3bf 8f4f 	dsb	sy
 8004f46:	b662      	cpsie	i
 8004f48:	60bb      	str	r3, [r7, #8]
}
 8004f4a:	bf00      	nop
 8004f4c:	bf00      	nop
 8004f4e:	e7fd      	b.n	8004f4c <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8004f50:	f002 fcec 	bl	800792c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f5c:	68f9      	ldr	r1, [r7, #12]
 8004f5e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004f60:	fb01 f303 	mul.w	r3, r1, r3
 8004f64:	441a      	add	r2, r3
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f80:	3b01      	subs	r3, #1
 8004f82:	68f9      	ldr	r1, [r7, #12]
 8004f84:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004f86:	fb01 f303 	mul.w	r3, r1, r3
 8004f8a:	441a      	add	r2, r3
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	22ff      	movs	r2, #255	@ 0xff
 8004f94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	22ff      	movs	r2, #255	@ 0xff
 8004f9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d114      	bne.n	8004fd0 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	691b      	ldr	r3, [r3, #16]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d01a      	beq.n	8004fe4 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	3310      	adds	r3, #16
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f001 fb08 	bl	80065c8 <xTaskRemoveFromEventList>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d012      	beq.n	8004fe4 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8004ff4 <xQueueGenericReset+0xd4>)
 8004fc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fc4:	601a      	str	r2, [r3, #0]
 8004fc6:	f3bf 8f4f 	dsb	sy
 8004fca:	f3bf 8f6f 	isb	sy
 8004fce:	e009      	b.n	8004fe4 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	3310      	adds	r3, #16
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f7ff feef 	bl	8004db8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	3324      	adds	r3, #36	@ 0x24
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f7ff feea 	bl	8004db8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004fe4:	f002 fcd8 	bl	8007998 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004fe8:	2301      	movs	r3, #1
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3710      	adds	r7, #16
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	e000ed04 	.word	0xe000ed04

08004ff8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b08e      	sub	sp, #56	@ 0x38
 8004ffc:	af02      	add	r7, sp, #8
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	607a      	str	r2, [r7, #4]
 8005004:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d10d      	bne.n	8005028 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800500c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005010:	b672      	cpsid	i
 8005012:	f383 8811 	msr	BASEPRI, r3
 8005016:	f3bf 8f6f 	isb	sy
 800501a:	f3bf 8f4f 	dsb	sy
 800501e:	b662      	cpsie	i
 8005020:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005022:	bf00      	nop
 8005024:	bf00      	nop
 8005026:	e7fd      	b.n	8005024 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d10d      	bne.n	800504a <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800502e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005032:	b672      	cpsid	i
 8005034:	f383 8811 	msr	BASEPRI, r3
 8005038:	f3bf 8f6f 	isb	sy
 800503c:	f3bf 8f4f 	dsb	sy
 8005040:	b662      	cpsie	i
 8005042:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005044:	bf00      	nop
 8005046:	bf00      	nop
 8005048:	e7fd      	b.n	8005046 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d002      	beq.n	8005056 <xQueueGenericCreateStatic+0x5e>
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d001      	beq.n	800505a <xQueueGenericCreateStatic+0x62>
 8005056:	2301      	movs	r3, #1
 8005058:	e000      	b.n	800505c <xQueueGenericCreateStatic+0x64>
 800505a:	2300      	movs	r3, #0
 800505c:	2b00      	cmp	r3, #0
 800505e:	d10d      	bne.n	800507c <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8005060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005064:	b672      	cpsid	i
 8005066:	f383 8811 	msr	BASEPRI, r3
 800506a:	f3bf 8f6f 	isb	sy
 800506e:	f3bf 8f4f 	dsb	sy
 8005072:	b662      	cpsie	i
 8005074:	623b      	str	r3, [r7, #32]
}
 8005076:	bf00      	nop
 8005078:	bf00      	nop
 800507a:	e7fd      	b.n	8005078 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d102      	bne.n	8005088 <xQueueGenericCreateStatic+0x90>
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d101      	bne.n	800508c <xQueueGenericCreateStatic+0x94>
 8005088:	2301      	movs	r3, #1
 800508a:	e000      	b.n	800508e <xQueueGenericCreateStatic+0x96>
 800508c:	2300      	movs	r3, #0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d10d      	bne.n	80050ae <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8005092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005096:	b672      	cpsid	i
 8005098:	f383 8811 	msr	BASEPRI, r3
 800509c:	f3bf 8f6f 	isb	sy
 80050a0:	f3bf 8f4f 	dsb	sy
 80050a4:	b662      	cpsie	i
 80050a6:	61fb      	str	r3, [r7, #28]
}
 80050a8:	bf00      	nop
 80050aa:	bf00      	nop
 80050ac:	e7fd      	b.n	80050aa <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80050ae:	2350      	movs	r3, #80	@ 0x50
 80050b0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	2b50      	cmp	r3, #80	@ 0x50
 80050b6:	d00d      	beq.n	80050d4 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 80050b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050bc:	b672      	cpsid	i
 80050be:	f383 8811 	msr	BASEPRI, r3
 80050c2:	f3bf 8f6f 	isb	sy
 80050c6:	f3bf 8f4f 	dsb	sy
 80050ca:	b662      	cpsie	i
 80050cc:	61bb      	str	r3, [r7, #24]
}
 80050ce:	bf00      	nop
 80050d0:	bf00      	nop
 80050d2:	e7fd      	b.n	80050d0 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80050d4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80050da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d00d      	beq.n	80050fc <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80050e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80050e8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80050ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050ee:	9300      	str	r3, [sp, #0]
 80050f0:	4613      	mov	r3, r2
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	68b9      	ldr	r1, [r7, #8]
 80050f6:	68f8      	ldr	r0, [r7, #12]
 80050f8:	f000 f848 	bl	800518c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80050fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80050fe:	4618      	mov	r0, r3
 8005100:	3730      	adds	r7, #48	@ 0x30
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}

08005106 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005106:	b580      	push	{r7, lr}
 8005108:	b08a      	sub	sp, #40	@ 0x28
 800510a:	af02      	add	r7, sp, #8
 800510c:	60f8      	str	r0, [r7, #12]
 800510e:	60b9      	str	r1, [r7, #8]
 8005110:	4613      	mov	r3, r2
 8005112:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d10d      	bne.n	8005136 <xQueueGenericCreate+0x30>
	__asm volatile
 800511a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800511e:	b672      	cpsid	i
 8005120:	f383 8811 	msr	BASEPRI, r3
 8005124:	f3bf 8f6f 	isb	sy
 8005128:	f3bf 8f4f 	dsb	sy
 800512c:	b662      	cpsie	i
 800512e:	613b      	str	r3, [r7, #16]
}
 8005130:	bf00      	nop
 8005132:	bf00      	nop
 8005134:	e7fd      	b.n	8005132 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d102      	bne.n	8005142 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800513c:	2300      	movs	r3, #0
 800513e:	61fb      	str	r3, [r7, #28]
 8005140:	e004      	b.n	800514c <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	68ba      	ldr	r2, [r7, #8]
 8005146:	fb02 f303 	mul.w	r3, r2, r3
 800514a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	3350      	adds	r3, #80	@ 0x50
 8005150:	4618      	mov	r0, r3
 8005152:	f002 fd19 	bl	8007b88 <pvPortMalloc>
 8005156:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005158:	69bb      	ldr	r3, [r7, #24]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d011      	beq.n	8005182 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800515e:	69bb      	ldr	r3, [r7, #24]
 8005160:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	3350      	adds	r3, #80	@ 0x50
 8005166:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005168:	69bb      	ldr	r3, [r7, #24]
 800516a:	2200      	movs	r2, #0
 800516c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005170:	79fa      	ldrb	r2, [r7, #7]
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	9300      	str	r3, [sp, #0]
 8005176:	4613      	mov	r3, r2
 8005178:	697a      	ldr	r2, [r7, #20]
 800517a:	68b9      	ldr	r1, [r7, #8]
 800517c:	68f8      	ldr	r0, [r7, #12]
 800517e:	f000 f805 	bl	800518c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005182:	69bb      	ldr	r3, [r7, #24]
	}
 8005184:	4618      	mov	r0, r3
 8005186:	3720      	adds	r7, #32
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}

0800518c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b084      	sub	sp, #16
 8005190:	af00      	add	r7, sp, #0
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	607a      	str	r2, [r7, #4]
 8005198:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d103      	bne.n	80051a8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80051a0:	69bb      	ldr	r3, [r7, #24]
 80051a2:	69ba      	ldr	r2, [r7, #24]
 80051a4:	601a      	str	r2, [r3, #0]
 80051a6:	e002      	b.n	80051ae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80051a8:	69bb      	ldr	r3, [r7, #24]
 80051aa:	687a      	ldr	r2, [r7, #4]
 80051ac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	68fa      	ldr	r2, [r7, #12]
 80051b2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80051b4:	69bb      	ldr	r3, [r7, #24]
 80051b6:	68ba      	ldr	r2, [r7, #8]
 80051b8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80051ba:	2101      	movs	r1, #1
 80051bc:	69b8      	ldr	r0, [r7, #24]
 80051be:	f7ff feaf 	bl	8004f20 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80051c2:	69bb      	ldr	r3, [r7, #24]
 80051c4:	78fa      	ldrb	r2, [r7, #3]
 80051c6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80051ca:	bf00      	nop
 80051cc:	3710      	adds	r7, #16
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}

080051d2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80051d2:	b580      	push	{r7, lr}
 80051d4:	b082      	sub	sp, #8
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d00e      	beq.n	80051fe <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2200      	movs	r2, #0
 80051e4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80051f2:	2300      	movs	r3, #0
 80051f4:	2200      	movs	r2, #0
 80051f6:	2100      	movs	r1, #0
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f000 f81d 	bl	8005238 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80051fe:	bf00      	nop
 8005200:	3708      	adds	r7, #8
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}

08005206 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005206:	b580      	push	{r7, lr}
 8005208:	b086      	sub	sp, #24
 800520a:	af00      	add	r7, sp, #0
 800520c:	4603      	mov	r3, r0
 800520e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005210:	2301      	movs	r3, #1
 8005212:	617b      	str	r3, [r7, #20]
 8005214:	2300      	movs	r3, #0
 8005216:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005218:	79fb      	ldrb	r3, [r7, #7]
 800521a:	461a      	mov	r2, r3
 800521c:	6939      	ldr	r1, [r7, #16]
 800521e:	6978      	ldr	r0, [r7, #20]
 8005220:	f7ff ff71 	bl	8005106 <xQueueGenericCreate>
 8005224:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005226:	68f8      	ldr	r0, [r7, #12]
 8005228:	f7ff ffd3 	bl	80051d2 <prvInitialiseMutex>

		return xNewQueue;
 800522c:	68fb      	ldr	r3, [r7, #12]
	}
 800522e:	4618      	mov	r0, r3
 8005230:	3718      	adds	r7, #24
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
	...

08005238 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b08e      	sub	sp, #56	@ 0x38
 800523c:	af00      	add	r7, sp, #0
 800523e:	60f8      	str	r0, [r7, #12]
 8005240:	60b9      	str	r1, [r7, #8]
 8005242:	607a      	str	r2, [r7, #4]
 8005244:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005246:	2300      	movs	r3, #0
 8005248:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800524e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005250:	2b00      	cmp	r3, #0
 8005252:	d10d      	bne.n	8005270 <xQueueGenericSend+0x38>
	__asm volatile
 8005254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005258:	b672      	cpsid	i
 800525a:	f383 8811 	msr	BASEPRI, r3
 800525e:	f3bf 8f6f 	isb	sy
 8005262:	f3bf 8f4f 	dsb	sy
 8005266:	b662      	cpsie	i
 8005268:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800526a:	bf00      	nop
 800526c:	bf00      	nop
 800526e:	e7fd      	b.n	800526c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d103      	bne.n	800527e <xQueueGenericSend+0x46>
 8005276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800527a:	2b00      	cmp	r3, #0
 800527c:	d101      	bne.n	8005282 <xQueueGenericSend+0x4a>
 800527e:	2301      	movs	r3, #1
 8005280:	e000      	b.n	8005284 <xQueueGenericSend+0x4c>
 8005282:	2300      	movs	r3, #0
 8005284:	2b00      	cmp	r3, #0
 8005286:	d10d      	bne.n	80052a4 <xQueueGenericSend+0x6c>
	__asm volatile
 8005288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800528c:	b672      	cpsid	i
 800528e:	f383 8811 	msr	BASEPRI, r3
 8005292:	f3bf 8f6f 	isb	sy
 8005296:	f3bf 8f4f 	dsb	sy
 800529a:	b662      	cpsie	i
 800529c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800529e:	bf00      	nop
 80052a0:	bf00      	nop
 80052a2:	e7fd      	b.n	80052a0 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d103      	bne.n	80052b2 <xQueueGenericSend+0x7a>
 80052aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052ae:	2b01      	cmp	r3, #1
 80052b0:	d101      	bne.n	80052b6 <xQueueGenericSend+0x7e>
 80052b2:	2301      	movs	r3, #1
 80052b4:	e000      	b.n	80052b8 <xQueueGenericSend+0x80>
 80052b6:	2300      	movs	r3, #0
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d10d      	bne.n	80052d8 <xQueueGenericSend+0xa0>
	__asm volatile
 80052bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052c0:	b672      	cpsid	i
 80052c2:	f383 8811 	msr	BASEPRI, r3
 80052c6:	f3bf 8f6f 	isb	sy
 80052ca:	f3bf 8f4f 	dsb	sy
 80052ce:	b662      	cpsie	i
 80052d0:	623b      	str	r3, [r7, #32]
}
 80052d2:	bf00      	nop
 80052d4:	bf00      	nop
 80052d6:	e7fd      	b.n	80052d4 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80052d8:	f001 fb7c 	bl	80069d4 <xTaskGetSchedulerState>
 80052dc:	4603      	mov	r3, r0
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d102      	bne.n	80052e8 <xQueueGenericSend+0xb0>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d101      	bne.n	80052ec <xQueueGenericSend+0xb4>
 80052e8:	2301      	movs	r3, #1
 80052ea:	e000      	b.n	80052ee <xQueueGenericSend+0xb6>
 80052ec:	2300      	movs	r3, #0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d10d      	bne.n	800530e <xQueueGenericSend+0xd6>
	__asm volatile
 80052f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052f6:	b672      	cpsid	i
 80052f8:	f383 8811 	msr	BASEPRI, r3
 80052fc:	f3bf 8f6f 	isb	sy
 8005300:	f3bf 8f4f 	dsb	sy
 8005304:	b662      	cpsie	i
 8005306:	61fb      	str	r3, [r7, #28]
}
 8005308:	bf00      	nop
 800530a:	bf00      	nop
 800530c:	e7fd      	b.n	800530a <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800530e:	f002 fb0d 	bl	800792c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005314:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005318:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800531a:	429a      	cmp	r2, r3
 800531c:	d302      	bcc.n	8005324 <xQueueGenericSend+0xec>
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	2b02      	cmp	r3, #2
 8005322:	d129      	bne.n	8005378 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005324:	683a      	ldr	r2, [r7, #0]
 8005326:	68b9      	ldr	r1, [r7, #8]
 8005328:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800532a:	f000 fb6c 	bl	8005a06 <prvCopyDataToQueue>
 800532e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005334:	2b00      	cmp	r3, #0
 8005336:	d010      	beq.n	800535a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800533a:	3324      	adds	r3, #36	@ 0x24
 800533c:	4618      	mov	r0, r3
 800533e:	f001 f943 	bl	80065c8 <xTaskRemoveFromEventList>
 8005342:	4603      	mov	r3, r0
 8005344:	2b00      	cmp	r3, #0
 8005346:	d013      	beq.n	8005370 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005348:	4b3f      	ldr	r3, [pc, #252]	@ (8005448 <xQueueGenericSend+0x210>)
 800534a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800534e:	601a      	str	r2, [r3, #0]
 8005350:	f3bf 8f4f 	dsb	sy
 8005354:	f3bf 8f6f 	isb	sy
 8005358:	e00a      	b.n	8005370 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800535a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800535c:	2b00      	cmp	r3, #0
 800535e:	d007      	beq.n	8005370 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005360:	4b39      	ldr	r3, [pc, #228]	@ (8005448 <xQueueGenericSend+0x210>)
 8005362:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005366:	601a      	str	r2, [r3, #0]
 8005368:	f3bf 8f4f 	dsb	sy
 800536c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005370:	f002 fb12 	bl	8007998 <vPortExitCritical>
				return pdPASS;
 8005374:	2301      	movs	r3, #1
 8005376:	e063      	b.n	8005440 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d103      	bne.n	8005386 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800537e:	f002 fb0b 	bl	8007998 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005382:	2300      	movs	r3, #0
 8005384:	e05c      	b.n	8005440 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005386:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005388:	2b00      	cmp	r3, #0
 800538a:	d106      	bne.n	800539a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800538c:	f107 0314 	add.w	r3, r7, #20
 8005390:	4618      	mov	r0, r3
 8005392:	f001 f97f 	bl	8006694 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005396:	2301      	movs	r3, #1
 8005398:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800539a:	f002 fafd 	bl	8007998 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800539e:	f000 fedb 	bl	8006158 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80053a2:	f002 fac3 	bl	800792c <vPortEnterCritical>
 80053a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80053ac:	b25b      	sxtb	r3, r3
 80053ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053b2:	d103      	bne.n	80053bc <xQueueGenericSend+0x184>
 80053b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053b6:	2200      	movs	r2, #0
 80053b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80053c2:	b25b      	sxtb	r3, r3
 80053c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053c8:	d103      	bne.n	80053d2 <xQueueGenericSend+0x19a>
 80053ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053cc:	2200      	movs	r2, #0
 80053ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80053d2:	f002 fae1 	bl	8007998 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80053d6:	1d3a      	adds	r2, r7, #4
 80053d8:	f107 0314 	add.w	r3, r7, #20
 80053dc:	4611      	mov	r1, r2
 80053de:	4618      	mov	r0, r3
 80053e0:	f001 f96e 	bl	80066c0 <xTaskCheckForTimeOut>
 80053e4:	4603      	mov	r3, r0
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d124      	bne.n	8005434 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80053ea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80053ec:	f000 fc03 	bl	8005bf6 <prvIsQueueFull>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d018      	beq.n	8005428 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80053f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f8:	3310      	adds	r3, #16
 80053fa:	687a      	ldr	r2, [r7, #4]
 80053fc:	4611      	mov	r1, r2
 80053fe:	4618      	mov	r0, r3
 8005400:	f001 f88c 	bl	800651c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005404:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005406:	f000 fb8e 	bl	8005b26 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800540a:	f000 feb3 	bl	8006174 <xTaskResumeAll>
 800540e:	4603      	mov	r3, r0
 8005410:	2b00      	cmp	r3, #0
 8005412:	f47f af7c 	bne.w	800530e <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8005416:	4b0c      	ldr	r3, [pc, #48]	@ (8005448 <xQueueGenericSend+0x210>)
 8005418:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800541c:	601a      	str	r2, [r3, #0]
 800541e:	f3bf 8f4f 	dsb	sy
 8005422:	f3bf 8f6f 	isb	sy
 8005426:	e772      	b.n	800530e <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005428:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800542a:	f000 fb7c 	bl	8005b26 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800542e:	f000 fea1 	bl	8006174 <xTaskResumeAll>
 8005432:	e76c      	b.n	800530e <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005434:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005436:	f000 fb76 	bl	8005b26 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800543a:	f000 fe9b 	bl	8006174 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800543e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005440:	4618      	mov	r0, r3
 8005442:	3738      	adds	r7, #56	@ 0x38
 8005444:	46bd      	mov	sp, r7
 8005446:	bd80      	pop	{r7, pc}
 8005448:	e000ed04 	.word	0xe000ed04

0800544c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b08e      	sub	sp, #56	@ 0x38
 8005450:	af00      	add	r7, sp, #0
 8005452:	60f8      	str	r0, [r7, #12]
 8005454:	60b9      	str	r1, [r7, #8]
 8005456:	607a      	str	r2, [r7, #4]
 8005458:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800545e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005460:	2b00      	cmp	r3, #0
 8005462:	d10d      	bne.n	8005480 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8005464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005468:	b672      	cpsid	i
 800546a:	f383 8811 	msr	BASEPRI, r3
 800546e:	f3bf 8f6f 	isb	sy
 8005472:	f3bf 8f4f 	dsb	sy
 8005476:	b662      	cpsie	i
 8005478:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800547a:	bf00      	nop
 800547c:	bf00      	nop
 800547e:	e7fd      	b.n	800547c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d103      	bne.n	800548e <xQueueGenericSendFromISR+0x42>
 8005486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800548a:	2b00      	cmp	r3, #0
 800548c:	d101      	bne.n	8005492 <xQueueGenericSendFromISR+0x46>
 800548e:	2301      	movs	r3, #1
 8005490:	e000      	b.n	8005494 <xQueueGenericSendFromISR+0x48>
 8005492:	2300      	movs	r3, #0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d10d      	bne.n	80054b4 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8005498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800549c:	b672      	cpsid	i
 800549e:	f383 8811 	msr	BASEPRI, r3
 80054a2:	f3bf 8f6f 	isb	sy
 80054a6:	f3bf 8f4f 	dsb	sy
 80054aa:	b662      	cpsie	i
 80054ac:	623b      	str	r3, [r7, #32]
}
 80054ae:	bf00      	nop
 80054b0:	bf00      	nop
 80054b2:	e7fd      	b.n	80054b0 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	2b02      	cmp	r3, #2
 80054b8:	d103      	bne.n	80054c2 <xQueueGenericSendFromISR+0x76>
 80054ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d101      	bne.n	80054c6 <xQueueGenericSendFromISR+0x7a>
 80054c2:	2301      	movs	r3, #1
 80054c4:	e000      	b.n	80054c8 <xQueueGenericSendFromISR+0x7c>
 80054c6:	2300      	movs	r3, #0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d10d      	bne.n	80054e8 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 80054cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054d0:	b672      	cpsid	i
 80054d2:	f383 8811 	msr	BASEPRI, r3
 80054d6:	f3bf 8f6f 	isb	sy
 80054da:	f3bf 8f4f 	dsb	sy
 80054de:	b662      	cpsie	i
 80054e0:	61fb      	str	r3, [r7, #28]
}
 80054e2:	bf00      	nop
 80054e4:	bf00      	nop
 80054e6:	e7fd      	b.n	80054e4 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80054e8:	f002 fb08 	bl	8007afc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80054ec:	f3ef 8211 	mrs	r2, BASEPRI
 80054f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054f4:	b672      	cpsid	i
 80054f6:	f383 8811 	msr	BASEPRI, r3
 80054fa:	f3bf 8f6f 	isb	sy
 80054fe:	f3bf 8f4f 	dsb	sy
 8005502:	b662      	cpsie	i
 8005504:	61ba      	str	r2, [r7, #24]
 8005506:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005508:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800550a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800550c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800550e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005512:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005514:	429a      	cmp	r2, r3
 8005516:	d302      	bcc.n	800551e <xQueueGenericSendFromISR+0xd2>
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	2b02      	cmp	r3, #2
 800551c:	d12c      	bne.n	8005578 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800551e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005520:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005524:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005528:	683a      	ldr	r2, [r7, #0]
 800552a:	68b9      	ldr	r1, [r7, #8]
 800552c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800552e:	f000 fa6a 	bl	8005a06 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005532:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8005536:	f1b3 3fff 	cmp.w	r3, #4294967295
 800553a:	d112      	bne.n	8005562 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800553c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800553e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005540:	2b00      	cmp	r3, #0
 8005542:	d016      	beq.n	8005572 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005546:	3324      	adds	r3, #36	@ 0x24
 8005548:	4618      	mov	r0, r3
 800554a:	f001 f83d 	bl	80065c8 <xTaskRemoveFromEventList>
 800554e:	4603      	mov	r3, r0
 8005550:	2b00      	cmp	r3, #0
 8005552:	d00e      	beq.n	8005572 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00b      	beq.n	8005572 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2201      	movs	r2, #1
 800555e:	601a      	str	r2, [r3, #0]
 8005560:	e007      	b.n	8005572 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005562:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005566:	3301      	adds	r3, #1
 8005568:	b2db      	uxtb	r3, r3
 800556a:	b25a      	sxtb	r2, r3
 800556c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800556e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005572:	2301      	movs	r3, #1
 8005574:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8005576:	e001      	b.n	800557c <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005578:	2300      	movs	r3, #0
 800557a:	637b      	str	r3, [r7, #52]	@ 0x34
 800557c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800557e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005586:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005588:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800558a:	4618      	mov	r0, r3
 800558c:	3738      	adds	r7, #56	@ 0x38
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
	...

08005594 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b08c      	sub	sp, #48	@ 0x30
 8005598:	af00      	add	r7, sp, #0
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	60b9      	str	r1, [r7, #8]
 800559e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80055a0:	2300      	movs	r3, #0
 80055a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80055a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d10d      	bne.n	80055ca <xQueueReceive+0x36>
	__asm volatile
 80055ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055b2:	b672      	cpsid	i
 80055b4:	f383 8811 	msr	BASEPRI, r3
 80055b8:	f3bf 8f6f 	isb	sy
 80055bc:	f3bf 8f4f 	dsb	sy
 80055c0:	b662      	cpsie	i
 80055c2:	623b      	str	r3, [r7, #32]
}
 80055c4:	bf00      	nop
 80055c6:	bf00      	nop
 80055c8:	e7fd      	b.n	80055c6 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d103      	bne.n	80055d8 <xQueueReceive+0x44>
 80055d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d101      	bne.n	80055dc <xQueueReceive+0x48>
 80055d8:	2301      	movs	r3, #1
 80055da:	e000      	b.n	80055de <xQueueReceive+0x4a>
 80055dc:	2300      	movs	r3, #0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d10d      	bne.n	80055fe <xQueueReceive+0x6a>
	__asm volatile
 80055e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055e6:	b672      	cpsid	i
 80055e8:	f383 8811 	msr	BASEPRI, r3
 80055ec:	f3bf 8f6f 	isb	sy
 80055f0:	f3bf 8f4f 	dsb	sy
 80055f4:	b662      	cpsie	i
 80055f6:	61fb      	str	r3, [r7, #28]
}
 80055f8:	bf00      	nop
 80055fa:	bf00      	nop
 80055fc:	e7fd      	b.n	80055fa <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80055fe:	f001 f9e9 	bl	80069d4 <xTaskGetSchedulerState>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d102      	bne.n	800560e <xQueueReceive+0x7a>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d101      	bne.n	8005612 <xQueueReceive+0x7e>
 800560e:	2301      	movs	r3, #1
 8005610:	e000      	b.n	8005614 <xQueueReceive+0x80>
 8005612:	2300      	movs	r3, #0
 8005614:	2b00      	cmp	r3, #0
 8005616:	d10d      	bne.n	8005634 <xQueueReceive+0xa0>
	__asm volatile
 8005618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800561c:	b672      	cpsid	i
 800561e:	f383 8811 	msr	BASEPRI, r3
 8005622:	f3bf 8f6f 	isb	sy
 8005626:	f3bf 8f4f 	dsb	sy
 800562a:	b662      	cpsie	i
 800562c:	61bb      	str	r3, [r7, #24]
}
 800562e:	bf00      	nop
 8005630:	bf00      	nop
 8005632:	e7fd      	b.n	8005630 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005634:	f002 f97a 	bl	800792c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800563a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800563c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800563e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005640:	2b00      	cmp	r3, #0
 8005642:	d01f      	beq.n	8005684 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005644:	68b9      	ldr	r1, [r7, #8]
 8005646:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005648:	f000 fa47 	bl	8005ada <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800564c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800564e:	1e5a      	subs	r2, r3, #1
 8005650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005652:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005656:	691b      	ldr	r3, [r3, #16]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d00f      	beq.n	800567c <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800565c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800565e:	3310      	adds	r3, #16
 8005660:	4618      	mov	r0, r3
 8005662:	f000 ffb1 	bl	80065c8 <xTaskRemoveFromEventList>
 8005666:	4603      	mov	r3, r0
 8005668:	2b00      	cmp	r3, #0
 800566a:	d007      	beq.n	800567c <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800566c:	4b3c      	ldr	r3, [pc, #240]	@ (8005760 <xQueueReceive+0x1cc>)
 800566e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005672:	601a      	str	r2, [r3, #0]
 8005674:	f3bf 8f4f 	dsb	sy
 8005678:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800567c:	f002 f98c 	bl	8007998 <vPortExitCritical>
				return pdPASS;
 8005680:	2301      	movs	r3, #1
 8005682:	e069      	b.n	8005758 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d103      	bne.n	8005692 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800568a:	f002 f985 	bl	8007998 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800568e:	2300      	movs	r3, #0
 8005690:	e062      	b.n	8005758 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005694:	2b00      	cmp	r3, #0
 8005696:	d106      	bne.n	80056a6 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005698:	f107 0310 	add.w	r3, r7, #16
 800569c:	4618      	mov	r0, r3
 800569e:	f000 fff9 	bl	8006694 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80056a2:	2301      	movs	r3, #1
 80056a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80056a6:	f002 f977 	bl	8007998 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80056aa:	f000 fd55 	bl	8006158 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80056ae:	f002 f93d 	bl	800792c <vPortEnterCritical>
 80056b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80056b8:	b25b      	sxtb	r3, r3
 80056ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056be:	d103      	bne.n	80056c8 <xQueueReceive+0x134>
 80056c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056c2:	2200      	movs	r2, #0
 80056c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80056ce:	b25b      	sxtb	r3, r3
 80056d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056d4:	d103      	bne.n	80056de <xQueueReceive+0x14a>
 80056d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d8:	2200      	movs	r2, #0
 80056da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056de:	f002 f95b 	bl	8007998 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80056e2:	1d3a      	adds	r2, r7, #4
 80056e4:	f107 0310 	add.w	r3, r7, #16
 80056e8:	4611      	mov	r1, r2
 80056ea:	4618      	mov	r0, r3
 80056ec:	f000 ffe8 	bl	80066c0 <xTaskCheckForTimeOut>
 80056f0:	4603      	mov	r3, r0
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d123      	bne.n	800573e <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80056f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056f8:	f000 fa67 	bl	8005bca <prvIsQueueEmpty>
 80056fc:	4603      	mov	r3, r0
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d017      	beq.n	8005732 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005704:	3324      	adds	r3, #36	@ 0x24
 8005706:	687a      	ldr	r2, [r7, #4]
 8005708:	4611      	mov	r1, r2
 800570a:	4618      	mov	r0, r3
 800570c:	f000 ff06 	bl	800651c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005710:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005712:	f000 fa08 	bl	8005b26 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005716:	f000 fd2d 	bl	8006174 <xTaskResumeAll>
 800571a:	4603      	mov	r3, r0
 800571c:	2b00      	cmp	r3, #0
 800571e:	d189      	bne.n	8005634 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8005720:	4b0f      	ldr	r3, [pc, #60]	@ (8005760 <xQueueReceive+0x1cc>)
 8005722:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005726:	601a      	str	r2, [r3, #0]
 8005728:	f3bf 8f4f 	dsb	sy
 800572c:	f3bf 8f6f 	isb	sy
 8005730:	e780      	b.n	8005634 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005732:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005734:	f000 f9f7 	bl	8005b26 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005738:	f000 fd1c 	bl	8006174 <xTaskResumeAll>
 800573c:	e77a      	b.n	8005634 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800573e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005740:	f000 f9f1 	bl	8005b26 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005744:	f000 fd16 	bl	8006174 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005748:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800574a:	f000 fa3e 	bl	8005bca <prvIsQueueEmpty>
 800574e:	4603      	mov	r3, r0
 8005750:	2b00      	cmp	r3, #0
 8005752:	f43f af6f 	beq.w	8005634 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005756:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005758:	4618      	mov	r0, r3
 800575a:	3730      	adds	r7, #48	@ 0x30
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}
 8005760:	e000ed04 	.word	0xe000ed04

08005764 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b08e      	sub	sp, #56	@ 0x38
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
 800576c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800576e:	2300      	movs	r3, #0
 8005770:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005776:	2300      	movs	r3, #0
 8005778:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800577a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800577c:	2b00      	cmp	r3, #0
 800577e:	d10d      	bne.n	800579c <xQueueSemaphoreTake+0x38>
	__asm volatile
 8005780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005784:	b672      	cpsid	i
 8005786:	f383 8811 	msr	BASEPRI, r3
 800578a:	f3bf 8f6f 	isb	sy
 800578e:	f3bf 8f4f 	dsb	sy
 8005792:	b662      	cpsie	i
 8005794:	623b      	str	r3, [r7, #32]
}
 8005796:	bf00      	nop
 8005798:	bf00      	nop
 800579a:	e7fd      	b.n	8005798 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800579c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800579e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d00d      	beq.n	80057c0 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 80057a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057a8:	b672      	cpsid	i
 80057aa:	f383 8811 	msr	BASEPRI, r3
 80057ae:	f3bf 8f6f 	isb	sy
 80057b2:	f3bf 8f4f 	dsb	sy
 80057b6:	b662      	cpsie	i
 80057b8:	61fb      	str	r3, [r7, #28]
}
 80057ba:	bf00      	nop
 80057bc:	bf00      	nop
 80057be:	e7fd      	b.n	80057bc <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80057c0:	f001 f908 	bl	80069d4 <xTaskGetSchedulerState>
 80057c4:	4603      	mov	r3, r0
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d102      	bne.n	80057d0 <xQueueSemaphoreTake+0x6c>
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d101      	bne.n	80057d4 <xQueueSemaphoreTake+0x70>
 80057d0:	2301      	movs	r3, #1
 80057d2:	e000      	b.n	80057d6 <xQueueSemaphoreTake+0x72>
 80057d4:	2300      	movs	r3, #0
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d10d      	bne.n	80057f6 <xQueueSemaphoreTake+0x92>
	__asm volatile
 80057da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057de:	b672      	cpsid	i
 80057e0:	f383 8811 	msr	BASEPRI, r3
 80057e4:	f3bf 8f6f 	isb	sy
 80057e8:	f3bf 8f4f 	dsb	sy
 80057ec:	b662      	cpsie	i
 80057ee:	61bb      	str	r3, [r7, #24]
}
 80057f0:	bf00      	nop
 80057f2:	bf00      	nop
 80057f4:	e7fd      	b.n	80057f2 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80057f6:	f002 f899 	bl	800792c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80057fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057fe:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005802:	2b00      	cmp	r3, #0
 8005804:	d024      	beq.n	8005850 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005808:	1e5a      	subs	r2, r3, #1
 800580a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800580c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800580e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d104      	bne.n	8005820 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005816:	f001 fa5f 	bl	8006cd8 <pvTaskIncrementMutexHeldCount>
 800581a:	4602      	mov	r2, r0
 800581c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800581e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005822:	691b      	ldr	r3, [r3, #16]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d00f      	beq.n	8005848 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800582a:	3310      	adds	r3, #16
 800582c:	4618      	mov	r0, r3
 800582e:	f000 fecb 	bl	80065c8 <xTaskRemoveFromEventList>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	d007      	beq.n	8005848 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005838:	4b55      	ldr	r3, [pc, #340]	@ (8005990 <xQueueSemaphoreTake+0x22c>)
 800583a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800583e:	601a      	str	r2, [r3, #0]
 8005840:	f3bf 8f4f 	dsb	sy
 8005844:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005848:	f002 f8a6 	bl	8007998 <vPortExitCritical>
				return pdPASS;
 800584c:	2301      	movs	r3, #1
 800584e:	e09a      	b.n	8005986 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d114      	bne.n	8005880 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005858:	2b00      	cmp	r3, #0
 800585a:	d00d      	beq.n	8005878 <xQueueSemaphoreTake+0x114>
	__asm volatile
 800585c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005860:	b672      	cpsid	i
 8005862:	f383 8811 	msr	BASEPRI, r3
 8005866:	f3bf 8f6f 	isb	sy
 800586a:	f3bf 8f4f 	dsb	sy
 800586e:	b662      	cpsie	i
 8005870:	617b      	str	r3, [r7, #20]
}
 8005872:	bf00      	nop
 8005874:	bf00      	nop
 8005876:	e7fd      	b.n	8005874 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005878:	f002 f88e 	bl	8007998 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800587c:	2300      	movs	r3, #0
 800587e:	e082      	b.n	8005986 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005880:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005882:	2b00      	cmp	r3, #0
 8005884:	d106      	bne.n	8005894 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005886:	f107 030c 	add.w	r3, r7, #12
 800588a:	4618      	mov	r0, r3
 800588c:	f000 ff02 	bl	8006694 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005890:	2301      	movs	r3, #1
 8005892:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005894:	f002 f880 	bl	8007998 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005898:	f000 fc5e 	bl	8006158 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800589c:	f002 f846 	bl	800792c <vPortEnterCritical>
 80058a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058a2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80058a6:	b25b      	sxtb	r3, r3
 80058a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ac:	d103      	bne.n	80058b6 <xQueueSemaphoreTake+0x152>
 80058ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058b0:	2200      	movs	r2, #0
 80058b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80058bc:	b25b      	sxtb	r3, r3
 80058be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058c2:	d103      	bne.n	80058cc <xQueueSemaphoreTake+0x168>
 80058c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058c6:	2200      	movs	r2, #0
 80058c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058cc:	f002 f864 	bl	8007998 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80058d0:	463a      	mov	r2, r7
 80058d2:	f107 030c 	add.w	r3, r7, #12
 80058d6:	4611      	mov	r1, r2
 80058d8:	4618      	mov	r0, r3
 80058da:	f000 fef1 	bl	80066c0 <xTaskCheckForTimeOut>
 80058de:	4603      	mov	r3, r0
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d132      	bne.n	800594a <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80058e4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80058e6:	f000 f970 	bl	8005bca <prvIsQueueEmpty>
 80058ea:	4603      	mov	r3, r0
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d026      	beq.n	800593e <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80058f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d109      	bne.n	800590c <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 80058f8:	f002 f818 	bl	800792c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80058fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058fe:	689b      	ldr	r3, [r3, #8]
 8005900:	4618      	mov	r0, r3
 8005902:	f001 f885 	bl	8006a10 <xTaskPriorityInherit>
 8005906:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005908:	f002 f846 	bl	8007998 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800590c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800590e:	3324      	adds	r3, #36	@ 0x24
 8005910:	683a      	ldr	r2, [r7, #0]
 8005912:	4611      	mov	r1, r2
 8005914:	4618      	mov	r0, r3
 8005916:	f000 fe01 	bl	800651c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800591a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800591c:	f000 f903 	bl	8005b26 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005920:	f000 fc28 	bl	8006174 <xTaskResumeAll>
 8005924:	4603      	mov	r3, r0
 8005926:	2b00      	cmp	r3, #0
 8005928:	f47f af65 	bne.w	80057f6 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 800592c:	4b18      	ldr	r3, [pc, #96]	@ (8005990 <xQueueSemaphoreTake+0x22c>)
 800592e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005932:	601a      	str	r2, [r3, #0]
 8005934:	f3bf 8f4f 	dsb	sy
 8005938:	f3bf 8f6f 	isb	sy
 800593c:	e75b      	b.n	80057f6 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800593e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005940:	f000 f8f1 	bl	8005b26 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005944:	f000 fc16 	bl	8006174 <xTaskResumeAll>
 8005948:	e755      	b.n	80057f6 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800594a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800594c:	f000 f8eb 	bl	8005b26 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005950:	f000 fc10 	bl	8006174 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005954:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005956:	f000 f938 	bl	8005bca <prvIsQueueEmpty>
 800595a:	4603      	mov	r3, r0
 800595c:	2b00      	cmp	r3, #0
 800595e:	f43f af4a 	beq.w	80057f6 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005964:	2b00      	cmp	r3, #0
 8005966:	d00d      	beq.n	8005984 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 8005968:	f001 ffe0 	bl	800792c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800596c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800596e:	f000 f832 	bl	80059d6 <prvGetDisinheritPriorityAfterTimeout>
 8005972:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005974:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800597a:	4618      	mov	r0, r3
 800597c:	f001 f924 	bl	8006bc8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005980:	f002 f80a 	bl	8007998 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005984:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005986:	4618      	mov	r0, r3
 8005988:	3738      	adds	r7, #56	@ 0x38
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}
 800598e:	bf00      	nop
 8005990:	e000ed04 	.word	0xe000ed04

08005994 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8005994:	b480      	push	{r7}
 8005996:	b087      	sub	sp, #28
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d10d      	bne.n	80059c2 <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 80059a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059aa:	b672      	cpsid	i
 80059ac:	f383 8811 	msr	BASEPRI, r3
 80059b0:	f3bf 8f6f 	isb	sy
 80059b4:	f3bf 8f4f 	dsb	sy
 80059b8:	b662      	cpsie	i
 80059ba:	60fb      	str	r3, [r7, #12]
}
 80059bc:	bf00      	nop
 80059be:	bf00      	nop
 80059c0:	e7fd      	b.n	80059be <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059c6:	613b      	str	r3, [r7, #16]

	return uxReturn;
 80059c8:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80059ca:	4618      	mov	r0, r3
 80059cc:	371c      	adds	r7, #28
 80059ce:	46bd      	mov	sp, r7
 80059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d4:	4770      	bx	lr

080059d6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80059d6:	b480      	push	{r7}
 80059d8:	b085      	sub	sp, #20
 80059da:	af00      	add	r7, sp, #0
 80059dc:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d006      	beq.n	80059f4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80059f0:	60fb      	str	r3, [r7, #12]
 80059f2:	e001      	b.n	80059f8 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80059f4:	2300      	movs	r3, #0
 80059f6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80059f8:	68fb      	ldr	r3, [r7, #12]
	}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3714      	adds	r7, #20
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr

08005a06 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005a06:	b580      	push	{r7, lr}
 8005a08:	b086      	sub	sp, #24
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	60f8      	str	r0, [r7, #12]
 8005a0e:	60b9      	str	r1, [r7, #8]
 8005a10:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005a12:	2300      	movs	r3, #0
 8005a14:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a1a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d10d      	bne.n	8005a40 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d14d      	bne.n	8005ac8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	4618      	mov	r0, r3
 8005a32:	f001 f855 	bl	8006ae0 <xTaskPriorityDisinherit>
 8005a36:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	609a      	str	r2, [r3, #8]
 8005a3e:	e043      	b.n	8005ac8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d119      	bne.n	8005a7a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	6858      	ldr	r0, [r3, #4]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a4e:	461a      	mov	r2, r3
 8005a50:	68b9      	ldr	r1, [r7, #8]
 8005a52:	f002 fe68 	bl	8008726 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	685a      	ldr	r2, [r3, #4]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a5e:	441a      	add	r2, r3
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	685a      	ldr	r2, [r3, #4]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	689b      	ldr	r3, [r3, #8]
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d32b      	bcc.n	8005ac8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	605a      	str	r2, [r3, #4]
 8005a78:	e026      	b.n	8005ac8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	68d8      	ldr	r0, [r3, #12]
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a82:	461a      	mov	r2, r3
 8005a84:	68b9      	ldr	r1, [r7, #8]
 8005a86:	f002 fe4e 	bl	8008726 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	68da      	ldr	r2, [r3, #12]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a92:	425b      	negs	r3, r3
 8005a94:	441a      	add	r2, r3
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	68da      	ldr	r2, [r3, #12]
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	429a      	cmp	r2, r3
 8005aa4:	d207      	bcs.n	8005ab6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	689a      	ldr	r2, [r3, #8]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aae:	425b      	negs	r3, r3
 8005ab0:	441a      	add	r2, r3
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2b02      	cmp	r3, #2
 8005aba:	d105      	bne.n	8005ac8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d002      	beq.n	8005ac8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	3b01      	subs	r3, #1
 8005ac6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	1c5a      	adds	r2, r3, #1
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005ad0:	697b      	ldr	r3, [r7, #20]
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3718      	adds	r7, #24
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}

08005ada <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005ada:	b580      	push	{r7, lr}
 8005adc:	b082      	sub	sp, #8
 8005ade:	af00      	add	r7, sp, #0
 8005ae0:	6078      	str	r0, [r7, #4]
 8005ae2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d018      	beq.n	8005b1e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	68da      	ldr	r2, [r3, #12]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005af4:	441a      	add	r2, r3
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	68da      	ldr	r2, [r3, #12]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	429a      	cmp	r2, r3
 8005b04:	d303      	bcc.n	8005b0e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	68d9      	ldr	r1, [r3, #12]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b16:	461a      	mov	r2, r3
 8005b18:	6838      	ldr	r0, [r7, #0]
 8005b1a:	f002 fe04 	bl	8008726 <memcpy>
	}
}
 8005b1e:	bf00      	nop
 8005b20:	3708      	adds	r7, #8
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}

08005b26 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005b26:	b580      	push	{r7, lr}
 8005b28:	b084      	sub	sp, #16
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005b2e:	f001 fefd 	bl	800792c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b38:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005b3a:	e011      	b.n	8005b60 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d012      	beq.n	8005b6a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	3324      	adds	r3, #36	@ 0x24
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f000 fd3d 	bl	80065c8 <xTaskRemoveFromEventList>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d001      	beq.n	8005b58 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005b54:	f000 fe1c 	bl	8006790 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005b58:	7bfb      	ldrb	r3, [r7, #15]
 8005b5a:	3b01      	subs	r3, #1
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005b60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	dce9      	bgt.n	8005b3c <prvUnlockQueue+0x16>
 8005b68:	e000      	b.n	8005b6c <prvUnlockQueue+0x46>
					break;
 8005b6a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	22ff      	movs	r2, #255	@ 0xff
 8005b70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005b74:	f001 ff10 	bl	8007998 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005b78:	f001 fed8 	bl	800792c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b82:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005b84:	e011      	b.n	8005baa <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d012      	beq.n	8005bb4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	3310      	adds	r3, #16
 8005b92:	4618      	mov	r0, r3
 8005b94:	f000 fd18 	bl	80065c8 <xTaskRemoveFromEventList>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d001      	beq.n	8005ba2 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005b9e:	f000 fdf7 	bl	8006790 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005ba2:	7bbb      	ldrb	r3, [r7, #14]
 8005ba4:	3b01      	subs	r3, #1
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005baa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	dce9      	bgt.n	8005b86 <prvUnlockQueue+0x60>
 8005bb2:	e000      	b.n	8005bb6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005bb4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	22ff      	movs	r2, #255	@ 0xff
 8005bba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005bbe:	f001 feeb 	bl	8007998 <vPortExitCritical>
}
 8005bc2:	bf00      	nop
 8005bc4:	3710      	adds	r7, #16
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005bca:	b580      	push	{r7, lr}
 8005bcc:	b084      	sub	sp, #16
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005bd2:	f001 feab 	bl	800792c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d102      	bne.n	8005be4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005bde:	2301      	movs	r3, #1
 8005be0:	60fb      	str	r3, [r7, #12]
 8005be2:	e001      	b.n	8005be8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005be4:	2300      	movs	r3, #0
 8005be6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005be8:	f001 fed6 	bl	8007998 <vPortExitCritical>

	return xReturn;
 8005bec:	68fb      	ldr	r3, [r7, #12]
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	3710      	adds	r7, #16
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}

08005bf6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005bf6:	b580      	push	{r7, lr}
 8005bf8:	b084      	sub	sp, #16
 8005bfa:	af00      	add	r7, sp, #0
 8005bfc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005bfe:	f001 fe95 	bl	800792c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d102      	bne.n	8005c14 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	60fb      	str	r3, [r7, #12]
 8005c12:	e001      	b.n	8005c18 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005c14:	2300      	movs	r3, #0
 8005c16:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005c18:	f001 febe 	bl	8007998 <vPortExitCritical>

	return xReturn;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	3710      	adds	r7, #16
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}
	...

08005c28 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005c28:	b480      	push	{r7}
 8005c2a:	b085      	sub	sp, #20
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005c32:	2300      	movs	r3, #0
 8005c34:	60fb      	str	r3, [r7, #12]
 8005c36:	e014      	b.n	8005c62 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005c38:	4a0f      	ldr	r2, [pc, #60]	@ (8005c78 <vQueueAddToRegistry+0x50>)
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d10b      	bne.n	8005c5c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005c44:	490c      	ldr	r1, [pc, #48]	@ (8005c78 <vQueueAddToRegistry+0x50>)
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	683a      	ldr	r2, [r7, #0]
 8005c4a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005c4e:	4a0a      	ldr	r2, [pc, #40]	@ (8005c78 <vQueueAddToRegistry+0x50>)
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	00db      	lsls	r3, r3, #3
 8005c54:	4413      	add	r3, r2
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005c5a:	e006      	b.n	8005c6a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	3301      	adds	r3, #1
 8005c60:	60fb      	str	r3, [r7, #12]
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2b07      	cmp	r3, #7
 8005c66:	d9e7      	bls.n	8005c38 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005c68:	bf00      	nop
 8005c6a:	bf00      	nop
 8005c6c:	3714      	adds	r7, #20
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr
 8005c76:	bf00      	nop
 8005c78:	20000e50 	.word	0x20000e50

08005c7c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b086      	sub	sp, #24
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	60f8      	str	r0, [r7, #12]
 8005c84:	60b9      	str	r1, [r7, #8]
 8005c86:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005c8c:	f001 fe4e 	bl	800792c <vPortEnterCritical>
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c96:	b25b      	sxtb	r3, r3
 8005c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c9c:	d103      	bne.n	8005ca6 <vQueueWaitForMessageRestricted+0x2a>
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005cac:	b25b      	sxtb	r3, r3
 8005cae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cb2:	d103      	bne.n	8005cbc <vQueueWaitForMessageRestricted+0x40>
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005cbc:	f001 fe6c 	bl	8007998 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d106      	bne.n	8005cd6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	3324      	adds	r3, #36	@ 0x24
 8005ccc:	687a      	ldr	r2, [r7, #4]
 8005cce:	68b9      	ldr	r1, [r7, #8]
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	f000 fc4b 	bl	800656c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005cd6:	6978      	ldr	r0, [r7, #20]
 8005cd8:	f7ff ff25 	bl	8005b26 <prvUnlockQueue>
	}
 8005cdc:	bf00      	nop
 8005cde:	3718      	adds	r7, #24
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}

08005ce4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b08e      	sub	sp, #56	@ 0x38
 8005ce8:	af04      	add	r7, sp, #16
 8005cea:	60f8      	str	r0, [r7, #12]
 8005cec:	60b9      	str	r1, [r7, #8]
 8005cee:	607a      	str	r2, [r7, #4]
 8005cf0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005cf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d10d      	bne.n	8005d14 <xTaskCreateStatic+0x30>
	__asm volatile
 8005cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cfc:	b672      	cpsid	i
 8005cfe:	f383 8811 	msr	BASEPRI, r3
 8005d02:	f3bf 8f6f 	isb	sy
 8005d06:	f3bf 8f4f 	dsb	sy
 8005d0a:	b662      	cpsie	i
 8005d0c:	623b      	str	r3, [r7, #32]
}
 8005d0e:	bf00      	nop
 8005d10:	bf00      	nop
 8005d12:	e7fd      	b.n	8005d10 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8005d14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d10d      	bne.n	8005d36 <xTaskCreateStatic+0x52>
	__asm volatile
 8005d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d1e:	b672      	cpsid	i
 8005d20:	f383 8811 	msr	BASEPRI, r3
 8005d24:	f3bf 8f6f 	isb	sy
 8005d28:	f3bf 8f4f 	dsb	sy
 8005d2c:	b662      	cpsie	i
 8005d2e:	61fb      	str	r3, [r7, #28]
}
 8005d30:	bf00      	nop
 8005d32:	bf00      	nop
 8005d34:	e7fd      	b.n	8005d32 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005d36:	23a8      	movs	r3, #168	@ 0xa8
 8005d38:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	2ba8      	cmp	r3, #168	@ 0xa8
 8005d3e:	d00d      	beq.n	8005d5c <xTaskCreateStatic+0x78>
	__asm volatile
 8005d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d44:	b672      	cpsid	i
 8005d46:	f383 8811 	msr	BASEPRI, r3
 8005d4a:	f3bf 8f6f 	isb	sy
 8005d4e:	f3bf 8f4f 	dsb	sy
 8005d52:	b662      	cpsie	i
 8005d54:	61bb      	str	r3, [r7, #24]
}
 8005d56:	bf00      	nop
 8005d58:	bf00      	nop
 8005d5a:	e7fd      	b.n	8005d58 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005d5c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d01e      	beq.n	8005da2 <xTaskCreateStatic+0xbe>
 8005d64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d01b      	beq.n	8005da2 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005d6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d6c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005d72:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d76:	2202      	movs	r2, #2
 8005d78:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	9303      	str	r3, [sp, #12]
 8005d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d82:	9302      	str	r3, [sp, #8]
 8005d84:	f107 0314 	add.w	r3, r7, #20
 8005d88:	9301      	str	r3, [sp, #4]
 8005d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d8c:	9300      	str	r3, [sp, #0]
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	687a      	ldr	r2, [r7, #4]
 8005d92:	68b9      	ldr	r1, [r7, #8]
 8005d94:	68f8      	ldr	r0, [r7, #12]
 8005d96:	f000 f851 	bl	8005e3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005d9a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005d9c:	f000 f8f8 	bl	8005f90 <prvAddNewTaskToReadyList>
 8005da0:	e001      	b.n	8005da6 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8005da2:	2300      	movs	r3, #0
 8005da4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005da6:	697b      	ldr	r3, [r7, #20]
	}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3728      	adds	r7, #40	@ 0x28
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}

08005db0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b08c      	sub	sp, #48	@ 0x30
 8005db4:	af04      	add	r7, sp, #16
 8005db6:	60f8      	str	r0, [r7, #12]
 8005db8:	60b9      	str	r1, [r7, #8]
 8005dba:	603b      	str	r3, [r7, #0]
 8005dbc:	4613      	mov	r3, r2
 8005dbe:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005dc0:	88fb      	ldrh	r3, [r7, #6]
 8005dc2:	009b      	lsls	r3, r3, #2
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	f001 fedf 	bl	8007b88 <pvPortMalloc>
 8005dca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d00e      	beq.n	8005df0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005dd2:	20a8      	movs	r0, #168	@ 0xa8
 8005dd4:	f001 fed8 	bl	8007b88 <pvPortMalloc>
 8005dd8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005dda:	69fb      	ldr	r3, [r7, #28]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d003      	beq.n	8005de8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005de0:	69fb      	ldr	r3, [r7, #28]
 8005de2:	697a      	ldr	r2, [r7, #20]
 8005de4:	631a      	str	r2, [r3, #48]	@ 0x30
 8005de6:	e005      	b.n	8005df4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005de8:	6978      	ldr	r0, [r7, #20]
 8005dea:	f001 ff9b 	bl	8007d24 <vPortFree>
 8005dee:	e001      	b.n	8005df4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005df0:	2300      	movs	r3, #0
 8005df2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005df4:	69fb      	ldr	r3, [r7, #28]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d017      	beq.n	8005e2a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005dfa:	69fb      	ldr	r3, [r7, #28]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005e02:	88fa      	ldrh	r2, [r7, #6]
 8005e04:	2300      	movs	r3, #0
 8005e06:	9303      	str	r3, [sp, #12]
 8005e08:	69fb      	ldr	r3, [r7, #28]
 8005e0a:	9302      	str	r3, [sp, #8]
 8005e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e0e:	9301      	str	r3, [sp, #4]
 8005e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e12:	9300      	str	r3, [sp, #0]
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	68b9      	ldr	r1, [r7, #8]
 8005e18:	68f8      	ldr	r0, [r7, #12]
 8005e1a:	f000 f80f 	bl	8005e3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e1e:	69f8      	ldr	r0, [r7, #28]
 8005e20:	f000 f8b6 	bl	8005f90 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005e24:	2301      	movs	r3, #1
 8005e26:	61bb      	str	r3, [r7, #24]
 8005e28:	e002      	b.n	8005e30 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8005e2e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005e30:	69bb      	ldr	r3, [r7, #24]
	}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3720      	adds	r7, #32
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}
	...

08005e3c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b088      	sub	sp, #32
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	607a      	str	r2, [r7, #4]
 8005e48:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e4c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	461a      	mov	r2, r3
 8005e54:	21a5      	movs	r1, #165	@ 0xa5
 8005e56:	f002 fb81 	bl	800855c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e5e:	6879      	ldr	r1, [r7, #4]
 8005e60:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8005e64:	440b      	add	r3, r1
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	4413      	add	r3, r2
 8005e6a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005e6c:	69bb      	ldr	r3, [r7, #24]
 8005e6e:	f023 0307 	bic.w	r3, r3, #7
 8005e72:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005e74:	69bb      	ldr	r3, [r7, #24]
 8005e76:	f003 0307 	and.w	r3, r3, #7
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d00d      	beq.n	8005e9a <prvInitialiseNewTask+0x5e>
	__asm volatile
 8005e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e82:	b672      	cpsid	i
 8005e84:	f383 8811 	msr	BASEPRI, r3
 8005e88:	f3bf 8f6f 	isb	sy
 8005e8c:	f3bf 8f4f 	dsb	sy
 8005e90:	b662      	cpsie	i
 8005e92:	617b      	str	r3, [r7, #20]
}
 8005e94:	bf00      	nop
 8005e96:	bf00      	nop
 8005e98:	e7fd      	b.n	8005e96 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d01f      	beq.n	8005ee0 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	61fb      	str	r3, [r7, #28]
 8005ea4:	e012      	b.n	8005ecc <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005ea6:	68ba      	ldr	r2, [r7, #8]
 8005ea8:	69fb      	ldr	r3, [r7, #28]
 8005eaa:	4413      	add	r3, r2
 8005eac:	7819      	ldrb	r1, [r3, #0]
 8005eae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005eb0:	69fb      	ldr	r3, [r7, #28]
 8005eb2:	4413      	add	r3, r2
 8005eb4:	3334      	adds	r3, #52	@ 0x34
 8005eb6:	460a      	mov	r2, r1
 8005eb8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005eba:	68ba      	ldr	r2, [r7, #8]
 8005ebc:	69fb      	ldr	r3, [r7, #28]
 8005ebe:	4413      	add	r3, r2
 8005ec0:	781b      	ldrb	r3, [r3, #0]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d006      	beq.n	8005ed4 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ec6:	69fb      	ldr	r3, [r7, #28]
 8005ec8:	3301      	adds	r3, #1
 8005eca:	61fb      	str	r3, [r7, #28]
 8005ecc:	69fb      	ldr	r3, [r7, #28]
 8005ece:	2b0f      	cmp	r3, #15
 8005ed0:	d9e9      	bls.n	8005ea6 <prvInitialiseNewTask+0x6a>
 8005ed2:	e000      	b.n	8005ed6 <prvInitialiseNewTask+0x9a>
			{
				break;
 8005ed4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ed8:	2200      	movs	r2, #0
 8005eda:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005ede:	e003      	b.n	8005ee8 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005ee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eea:	2b37      	cmp	r3, #55	@ 0x37
 8005eec:	d901      	bls.n	8005ef2 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005eee:	2337      	movs	r3, #55	@ 0x37
 8005ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ef4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ef6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005efa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005efc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f00:	2200      	movs	r2, #0
 8005f02:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f06:	3304      	adds	r3, #4
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f7fe ff75 	bl	8004df8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f10:	3318      	adds	r3, #24
 8005f12:	4618      	mov	r0, r3
 8005f14:	f7fe ff70 	bl	8004df8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f1c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f20:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f26:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f2c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f30:	2200      	movs	r2, #0
 8005f32:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f40:	3354      	adds	r3, #84	@ 0x54
 8005f42:	224c      	movs	r2, #76	@ 0x4c
 8005f44:	2100      	movs	r1, #0
 8005f46:	4618      	mov	r0, r3
 8005f48:	f002 fb08 	bl	800855c <memset>
 8005f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f4e:	4a0d      	ldr	r2, [pc, #52]	@ (8005f84 <prvInitialiseNewTask+0x148>)
 8005f50:	659a      	str	r2, [r3, #88]	@ 0x58
 8005f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f54:	4a0c      	ldr	r2, [pc, #48]	@ (8005f88 <prvInitialiseNewTask+0x14c>)
 8005f56:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f5a:	4a0c      	ldr	r2, [pc, #48]	@ (8005f8c <prvInitialiseNewTask+0x150>)
 8005f5c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005f5e:	683a      	ldr	r2, [r7, #0]
 8005f60:	68f9      	ldr	r1, [r7, #12]
 8005f62:	69b8      	ldr	r0, [r7, #24]
 8005f64:	f001 fbd6 	bl	8007714 <pxPortInitialiseStack>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f6c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d002      	beq.n	8005f7a <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f78:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005f7a:	bf00      	nop
 8005f7c:	3720      	adds	r7, #32
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}
 8005f82:	bf00      	nop
 8005f84:	20019b7c 	.word	0x20019b7c
 8005f88:	20019be4 	.word	0x20019be4
 8005f8c:	20019c4c 	.word	0x20019c4c

08005f90 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b082      	sub	sp, #8
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005f98:	f001 fcc8 	bl	800792c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005f9c:	4b2d      	ldr	r3, [pc, #180]	@ (8006054 <prvAddNewTaskToReadyList+0xc4>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	3301      	adds	r3, #1
 8005fa2:	4a2c      	ldr	r2, [pc, #176]	@ (8006054 <prvAddNewTaskToReadyList+0xc4>)
 8005fa4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005fa6:	4b2c      	ldr	r3, [pc, #176]	@ (8006058 <prvAddNewTaskToReadyList+0xc8>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d109      	bne.n	8005fc2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005fae:	4a2a      	ldr	r2, [pc, #168]	@ (8006058 <prvAddNewTaskToReadyList+0xc8>)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005fb4:	4b27      	ldr	r3, [pc, #156]	@ (8006054 <prvAddNewTaskToReadyList+0xc4>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	d110      	bne.n	8005fde <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005fbc:	f000 fc0c 	bl	80067d8 <prvInitialiseTaskLists>
 8005fc0:	e00d      	b.n	8005fde <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005fc2:	4b26      	ldr	r3, [pc, #152]	@ (800605c <prvAddNewTaskToReadyList+0xcc>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d109      	bne.n	8005fde <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005fca:	4b23      	ldr	r3, [pc, #140]	@ (8006058 <prvAddNewTaskToReadyList+0xc8>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d802      	bhi.n	8005fde <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005fd8:	4a1f      	ldr	r2, [pc, #124]	@ (8006058 <prvAddNewTaskToReadyList+0xc8>)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005fde:	4b20      	ldr	r3, [pc, #128]	@ (8006060 <prvAddNewTaskToReadyList+0xd0>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	4a1e      	ldr	r2, [pc, #120]	@ (8006060 <prvAddNewTaskToReadyList+0xd0>)
 8005fe6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005fe8:	4b1d      	ldr	r3, [pc, #116]	@ (8006060 <prvAddNewTaskToReadyList+0xd0>)
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ff4:	4b1b      	ldr	r3, [pc, #108]	@ (8006064 <prvAddNewTaskToReadyList+0xd4>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d903      	bls.n	8006004 <prvAddNewTaskToReadyList+0x74>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006000:	4a18      	ldr	r2, [pc, #96]	@ (8006064 <prvAddNewTaskToReadyList+0xd4>)
 8006002:	6013      	str	r3, [r2, #0]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006008:	4613      	mov	r3, r2
 800600a:	009b      	lsls	r3, r3, #2
 800600c:	4413      	add	r3, r2
 800600e:	009b      	lsls	r3, r3, #2
 8006010:	4a15      	ldr	r2, [pc, #84]	@ (8006068 <prvAddNewTaskToReadyList+0xd8>)
 8006012:	441a      	add	r2, r3
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	3304      	adds	r3, #4
 8006018:	4619      	mov	r1, r3
 800601a:	4610      	mov	r0, r2
 800601c:	f7fe fef9 	bl	8004e12 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006020:	f001 fcba 	bl	8007998 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006024:	4b0d      	ldr	r3, [pc, #52]	@ (800605c <prvAddNewTaskToReadyList+0xcc>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d00e      	beq.n	800604a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800602c:	4b0a      	ldr	r3, [pc, #40]	@ (8006058 <prvAddNewTaskToReadyList+0xc8>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006036:	429a      	cmp	r2, r3
 8006038:	d207      	bcs.n	800604a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800603a:	4b0c      	ldr	r3, [pc, #48]	@ (800606c <prvAddNewTaskToReadyList+0xdc>)
 800603c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006040:	601a      	str	r2, [r3, #0]
 8006042:	f3bf 8f4f 	dsb	sy
 8006046:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800604a:	bf00      	nop
 800604c:	3708      	adds	r7, #8
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}
 8006052:	bf00      	nop
 8006054:	20001364 	.word	0x20001364
 8006058:	20000e90 	.word	0x20000e90
 800605c:	20001370 	.word	0x20001370
 8006060:	20001380 	.word	0x20001380
 8006064:	2000136c 	.word	0x2000136c
 8006068:	20000e94 	.word	0x20000e94
 800606c:	e000ed04 	.word	0xe000ed04

08006070 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b08a      	sub	sp, #40	@ 0x28
 8006074:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006076:	2300      	movs	r3, #0
 8006078:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800607a:	2300      	movs	r3, #0
 800607c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800607e:	463a      	mov	r2, r7
 8006080:	1d39      	adds	r1, r7, #4
 8006082:	f107 0308 	add.w	r3, r7, #8
 8006086:	4618      	mov	r0, r3
 8006088:	f7fe fe62 	bl	8004d50 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800608c:	6839      	ldr	r1, [r7, #0]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	68ba      	ldr	r2, [r7, #8]
 8006092:	9202      	str	r2, [sp, #8]
 8006094:	9301      	str	r3, [sp, #4]
 8006096:	2300      	movs	r3, #0
 8006098:	9300      	str	r3, [sp, #0]
 800609a:	2300      	movs	r3, #0
 800609c:	460a      	mov	r2, r1
 800609e:	4926      	ldr	r1, [pc, #152]	@ (8006138 <vTaskStartScheduler+0xc8>)
 80060a0:	4826      	ldr	r0, [pc, #152]	@ (800613c <vTaskStartScheduler+0xcc>)
 80060a2:	f7ff fe1f 	bl	8005ce4 <xTaskCreateStatic>
 80060a6:	4603      	mov	r3, r0
 80060a8:	4a25      	ldr	r2, [pc, #148]	@ (8006140 <vTaskStartScheduler+0xd0>)
 80060aa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80060ac:	4b24      	ldr	r3, [pc, #144]	@ (8006140 <vTaskStartScheduler+0xd0>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d002      	beq.n	80060ba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80060b4:	2301      	movs	r3, #1
 80060b6:	617b      	str	r3, [r7, #20]
 80060b8:	e001      	b.n	80060be <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80060ba:	2300      	movs	r3, #0
 80060bc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d102      	bne.n	80060ca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80060c4:	f000 ffbe 	bl	8007044 <xTimerCreateTimerTask>
 80060c8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	d11d      	bne.n	800610c <vTaskStartScheduler+0x9c>
	__asm volatile
 80060d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060d4:	b672      	cpsid	i
 80060d6:	f383 8811 	msr	BASEPRI, r3
 80060da:	f3bf 8f6f 	isb	sy
 80060de:	f3bf 8f4f 	dsb	sy
 80060e2:	b662      	cpsie	i
 80060e4:	613b      	str	r3, [r7, #16]
}
 80060e6:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80060e8:	4b16      	ldr	r3, [pc, #88]	@ (8006144 <vTaskStartScheduler+0xd4>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	3354      	adds	r3, #84	@ 0x54
 80060ee:	4a16      	ldr	r2, [pc, #88]	@ (8006148 <vTaskStartScheduler+0xd8>)
 80060f0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80060f2:	4b16      	ldr	r3, [pc, #88]	@ (800614c <vTaskStartScheduler+0xdc>)
 80060f4:	f04f 32ff 	mov.w	r2, #4294967295
 80060f8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80060fa:	4b15      	ldr	r3, [pc, #84]	@ (8006150 <vTaskStartScheduler+0xe0>)
 80060fc:	2201      	movs	r2, #1
 80060fe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006100:	4b14      	ldr	r3, [pc, #80]	@ (8006154 <vTaskStartScheduler+0xe4>)
 8006102:	2200      	movs	r2, #0
 8006104:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006106:	f001 fb93 	bl	8007830 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800610a:	e011      	b.n	8006130 <vTaskStartScheduler+0xc0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006112:	d10d      	bne.n	8006130 <vTaskStartScheduler+0xc0>
	__asm volatile
 8006114:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006118:	b672      	cpsid	i
 800611a:	f383 8811 	msr	BASEPRI, r3
 800611e:	f3bf 8f6f 	isb	sy
 8006122:	f3bf 8f4f 	dsb	sy
 8006126:	b662      	cpsie	i
 8006128:	60fb      	str	r3, [r7, #12]
}
 800612a:	bf00      	nop
 800612c:	bf00      	nop
 800612e:	e7fd      	b.n	800612c <vTaskStartScheduler+0xbc>
}
 8006130:	bf00      	nop
 8006132:	3718      	adds	r7, #24
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}
 8006138:	080095c8 	.word	0x080095c8
 800613c:	080067a9 	.word	0x080067a9
 8006140:	20001388 	.word	0x20001388
 8006144:	20000e90 	.word	0x20000e90
 8006148:	2000001c 	.word	0x2000001c
 800614c:	20001384 	.word	0x20001384
 8006150:	20001370 	.word	0x20001370
 8006154:	20001368 	.word	0x20001368

08006158 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006158:	b480      	push	{r7}
 800615a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800615c:	4b04      	ldr	r3, [pc, #16]	@ (8006170 <vTaskSuspendAll+0x18>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	3301      	adds	r3, #1
 8006162:	4a03      	ldr	r2, [pc, #12]	@ (8006170 <vTaskSuspendAll+0x18>)
 8006164:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8006166:	bf00      	nop
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr
 8006170:	2000138c 	.word	0x2000138c

08006174 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b084      	sub	sp, #16
 8006178:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800617a:	2300      	movs	r3, #0
 800617c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800617e:	2300      	movs	r3, #0
 8006180:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006182:	4b43      	ldr	r3, [pc, #268]	@ (8006290 <xTaskResumeAll+0x11c>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d10d      	bne.n	80061a6 <xTaskResumeAll+0x32>
	__asm volatile
 800618a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800618e:	b672      	cpsid	i
 8006190:	f383 8811 	msr	BASEPRI, r3
 8006194:	f3bf 8f6f 	isb	sy
 8006198:	f3bf 8f4f 	dsb	sy
 800619c:	b662      	cpsie	i
 800619e:	603b      	str	r3, [r7, #0]
}
 80061a0:	bf00      	nop
 80061a2:	bf00      	nop
 80061a4:	e7fd      	b.n	80061a2 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80061a6:	f001 fbc1 	bl	800792c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80061aa:	4b39      	ldr	r3, [pc, #228]	@ (8006290 <xTaskResumeAll+0x11c>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	3b01      	subs	r3, #1
 80061b0:	4a37      	ldr	r2, [pc, #220]	@ (8006290 <xTaskResumeAll+0x11c>)
 80061b2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80061b4:	4b36      	ldr	r3, [pc, #216]	@ (8006290 <xTaskResumeAll+0x11c>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d162      	bne.n	8006282 <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80061bc:	4b35      	ldr	r3, [pc, #212]	@ (8006294 <xTaskResumeAll+0x120>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d05e      	beq.n	8006282 <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80061c4:	e02f      	b.n	8006226 <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061c6:	4b34      	ldr	r3, [pc, #208]	@ (8006298 <xTaskResumeAll+0x124>)
 80061c8:	68db      	ldr	r3, [r3, #12]
 80061ca:	68db      	ldr	r3, [r3, #12]
 80061cc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	3318      	adds	r3, #24
 80061d2:	4618      	mov	r0, r3
 80061d4:	f7fe fe7a 	bl	8004ecc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	3304      	adds	r3, #4
 80061dc:	4618      	mov	r0, r3
 80061de:	f7fe fe75 	bl	8004ecc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061e6:	4b2d      	ldr	r3, [pc, #180]	@ (800629c <xTaskResumeAll+0x128>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d903      	bls.n	80061f6 <xTaskResumeAll+0x82>
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f2:	4a2a      	ldr	r2, [pc, #168]	@ (800629c <xTaskResumeAll+0x128>)
 80061f4:	6013      	str	r3, [r2, #0]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061fa:	4613      	mov	r3, r2
 80061fc:	009b      	lsls	r3, r3, #2
 80061fe:	4413      	add	r3, r2
 8006200:	009b      	lsls	r3, r3, #2
 8006202:	4a27      	ldr	r2, [pc, #156]	@ (80062a0 <xTaskResumeAll+0x12c>)
 8006204:	441a      	add	r2, r3
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	3304      	adds	r3, #4
 800620a:	4619      	mov	r1, r3
 800620c:	4610      	mov	r0, r2
 800620e:	f7fe fe00 	bl	8004e12 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006216:	4b23      	ldr	r3, [pc, #140]	@ (80062a4 <xTaskResumeAll+0x130>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800621c:	429a      	cmp	r2, r3
 800621e:	d302      	bcc.n	8006226 <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 8006220:	4b21      	ldr	r3, [pc, #132]	@ (80062a8 <xTaskResumeAll+0x134>)
 8006222:	2201      	movs	r2, #1
 8006224:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006226:	4b1c      	ldr	r3, [pc, #112]	@ (8006298 <xTaskResumeAll+0x124>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d1cb      	bne.n	80061c6 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d001      	beq.n	8006238 <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006234:	f000 fbae 	bl	8006994 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006238:	4b1c      	ldr	r3, [pc, #112]	@ (80062ac <xTaskResumeAll+0x138>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d010      	beq.n	8006266 <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006244:	f000 f846 	bl	80062d4 <xTaskIncrementTick>
 8006248:	4603      	mov	r3, r0
 800624a:	2b00      	cmp	r3, #0
 800624c:	d002      	beq.n	8006254 <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 800624e:	4b16      	ldr	r3, [pc, #88]	@ (80062a8 <xTaskResumeAll+0x134>)
 8006250:	2201      	movs	r2, #1
 8006252:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	3b01      	subs	r3, #1
 8006258:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d1f1      	bne.n	8006244 <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 8006260:	4b12      	ldr	r3, [pc, #72]	@ (80062ac <xTaskResumeAll+0x138>)
 8006262:	2200      	movs	r2, #0
 8006264:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006266:	4b10      	ldr	r3, [pc, #64]	@ (80062a8 <xTaskResumeAll+0x134>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d009      	beq.n	8006282 <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800626e:	2301      	movs	r3, #1
 8006270:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006272:	4b0f      	ldr	r3, [pc, #60]	@ (80062b0 <xTaskResumeAll+0x13c>)
 8006274:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006278:	601a      	str	r2, [r3, #0]
 800627a:	f3bf 8f4f 	dsb	sy
 800627e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006282:	f001 fb89 	bl	8007998 <vPortExitCritical>

	return xAlreadyYielded;
 8006286:	68bb      	ldr	r3, [r7, #8]
}
 8006288:	4618      	mov	r0, r3
 800628a:	3710      	adds	r7, #16
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}
 8006290:	2000138c 	.word	0x2000138c
 8006294:	20001364 	.word	0x20001364
 8006298:	20001324 	.word	0x20001324
 800629c:	2000136c 	.word	0x2000136c
 80062a0:	20000e94 	.word	0x20000e94
 80062a4:	20000e90 	.word	0x20000e90
 80062a8:	20001378 	.word	0x20001378
 80062ac:	20001374 	.word	0x20001374
 80062b0:	e000ed04 	.word	0xe000ed04

080062b4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80062b4:	b480      	push	{r7}
 80062b6:	b083      	sub	sp, #12
 80062b8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80062ba:	4b05      	ldr	r3, [pc, #20]	@ (80062d0 <xTaskGetTickCount+0x1c>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80062c0:	687b      	ldr	r3, [r7, #4]
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	370c      	adds	r7, #12
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop
 80062d0:	20001368 	.word	0x20001368

080062d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b086      	sub	sp, #24
 80062d8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80062da:	2300      	movs	r3, #0
 80062dc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062de:	4b50      	ldr	r3, [pc, #320]	@ (8006420 <xTaskIncrementTick+0x14c>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	f040 808c 	bne.w	8006400 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80062e8:	4b4e      	ldr	r3, [pc, #312]	@ (8006424 <xTaskIncrementTick+0x150>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	3301      	adds	r3, #1
 80062ee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80062f0:	4a4c      	ldr	r2, [pc, #304]	@ (8006424 <xTaskIncrementTick+0x150>)
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d123      	bne.n	8006344 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 80062fc:	4b4a      	ldr	r3, [pc, #296]	@ (8006428 <xTaskIncrementTick+0x154>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d00d      	beq.n	8006322 <xTaskIncrementTick+0x4e>
	__asm volatile
 8006306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800630a:	b672      	cpsid	i
 800630c:	f383 8811 	msr	BASEPRI, r3
 8006310:	f3bf 8f6f 	isb	sy
 8006314:	f3bf 8f4f 	dsb	sy
 8006318:	b662      	cpsie	i
 800631a:	603b      	str	r3, [r7, #0]
}
 800631c:	bf00      	nop
 800631e:	bf00      	nop
 8006320:	e7fd      	b.n	800631e <xTaskIncrementTick+0x4a>
 8006322:	4b41      	ldr	r3, [pc, #260]	@ (8006428 <xTaskIncrementTick+0x154>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	60fb      	str	r3, [r7, #12]
 8006328:	4b40      	ldr	r3, [pc, #256]	@ (800642c <xTaskIncrementTick+0x158>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a3e      	ldr	r2, [pc, #248]	@ (8006428 <xTaskIncrementTick+0x154>)
 800632e:	6013      	str	r3, [r2, #0]
 8006330:	4a3e      	ldr	r2, [pc, #248]	@ (800642c <xTaskIncrementTick+0x158>)
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6013      	str	r3, [r2, #0]
 8006336:	4b3e      	ldr	r3, [pc, #248]	@ (8006430 <xTaskIncrementTick+0x15c>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	3301      	adds	r3, #1
 800633c:	4a3c      	ldr	r2, [pc, #240]	@ (8006430 <xTaskIncrementTick+0x15c>)
 800633e:	6013      	str	r3, [r2, #0]
 8006340:	f000 fb28 	bl	8006994 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006344:	4b3b      	ldr	r3, [pc, #236]	@ (8006434 <xTaskIncrementTick+0x160>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	693a      	ldr	r2, [r7, #16]
 800634a:	429a      	cmp	r2, r3
 800634c:	d349      	bcc.n	80063e2 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800634e:	4b36      	ldr	r3, [pc, #216]	@ (8006428 <xTaskIncrementTick+0x154>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d104      	bne.n	8006362 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006358:	4b36      	ldr	r3, [pc, #216]	@ (8006434 <xTaskIncrementTick+0x160>)
 800635a:	f04f 32ff 	mov.w	r2, #4294967295
 800635e:	601a      	str	r2, [r3, #0]
					break;
 8006360:	e03f      	b.n	80063e2 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006362:	4b31      	ldr	r3, [pc, #196]	@ (8006428 <xTaskIncrementTick+0x154>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	68db      	ldr	r3, [r3, #12]
 8006368:	68db      	ldr	r3, [r3, #12]
 800636a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006372:	693a      	ldr	r2, [r7, #16]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	429a      	cmp	r2, r3
 8006378:	d203      	bcs.n	8006382 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800637a:	4a2e      	ldr	r2, [pc, #184]	@ (8006434 <xTaskIncrementTick+0x160>)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006380:	e02f      	b.n	80063e2 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	3304      	adds	r3, #4
 8006386:	4618      	mov	r0, r3
 8006388:	f7fe fda0 	bl	8004ecc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006390:	2b00      	cmp	r3, #0
 8006392:	d004      	beq.n	800639e <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	3318      	adds	r3, #24
 8006398:	4618      	mov	r0, r3
 800639a:	f7fe fd97 	bl	8004ecc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063a2:	4b25      	ldr	r3, [pc, #148]	@ (8006438 <xTaskIncrementTick+0x164>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	429a      	cmp	r2, r3
 80063a8:	d903      	bls.n	80063b2 <xTaskIncrementTick+0xde>
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063ae:	4a22      	ldr	r2, [pc, #136]	@ (8006438 <xTaskIncrementTick+0x164>)
 80063b0:	6013      	str	r3, [r2, #0]
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063b6:	4613      	mov	r3, r2
 80063b8:	009b      	lsls	r3, r3, #2
 80063ba:	4413      	add	r3, r2
 80063bc:	009b      	lsls	r3, r3, #2
 80063be:	4a1f      	ldr	r2, [pc, #124]	@ (800643c <xTaskIncrementTick+0x168>)
 80063c0:	441a      	add	r2, r3
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	3304      	adds	r3, #4
 80063c6:	4619      	mov	r1, r3
 80063c8:	4610      	mov	r0, r2
 80063ca:	f7fe fd22 	bl	8004e12 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063d2:	4b1b      	ldr	r3, [pc, #108]	@ (8006440 <xTaskIncrementTick+0x16c>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063d8:	429a      	cmp	r2, r3
 80063da:	d3b8      	bcc.n	800634e <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 80063dc:	2301      	movs	r3, #1
 80063de:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80063e0:	e7b5      	b.n	800634e <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80063e2:	4b17      	ldr	r3, [pc, #92]	@ (8006440 <xTaskIncrementTick+0x16c>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063e8:	4914      	ldr	r1, [pc, #80]	@ (800643c <xTaskIncrementTick+0x168>)
 80063ea:	4613      	mov	r3, r2
 80063ec:	009b      	lsls	r3, r3, #2
 80063ee:	4413      	add	r3, r2
 80063f0:	009b      	lsls	r3, r3, #2
 80063f2:	440b      	add	r3, r1
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d907      	bls.n	800640a <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 80063fa:	2301      	movs	r3, #1
 80063fc:	617b      	str	r3, [r7, #20]
 80063fe:	e004      	b.n	800640a <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006400:	4b10      	ldr	r3, [pc, #64]	@ (8006444 <xTaskIncrementTick+0x170>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	3301      	adds	r3, #1
 8006406:	4a0f      	ldr	r2, [pc, #60]	@ (8006444 <xTaskIncrementTick+0x170>)
 8006408:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800640a:	4b0f      	ldr	r3, [pc, #60]	@ (8006448 <xTaskIncrementTick+0x174>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d001      	beq.n	8006416 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8006412:	2301      	movs	r3, #1
 8006414:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006416:	697b      	ldr	r3, [r7, #20]
}
 8006418:	4618      	mov	r0, r3
 800641a:	3718      	adds	r7, #24
 800641c:	46bd      	mov	sp, r7
 800641e:	bd80      	pop	{r7, pc}
 8006420:	2000138c 	.word	0x2000138c
 8006424:	20001368 	.word	0x20001368
 8006428:	2000131c 	.word	0x2000131c
 800642c:	20001320 	.word	0x20001320
 8006430:	2000137c 	.word	0x2000137c
 8006434:	20001384 	.word	0x20001384
 8006438:	2000136c 	.word	0x2000136c
 800643c:	20000e94 	.word	0x20000e94
 8006440:	20000e90 	.word	0x20000e90
 8006444:	20001374 	.word	0x20001374
 8006448:	20001378 	.word	0x20001378

0800644c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800644c:	b480      	push	{r7}
 800644e:	b085      	sub	sp, #20
 8006450:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006452:	4b2c      	ldr	r3, [pc, #176]	@ (8006504 <vTaskSwitchContext+0xb8>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d003      	beq.n	8006462 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800645a:	4b2b      	ldr	r3, [pc, #172]	@ (8006508 <vTaskSwitchContext+0xbc>)
 800645c:	2201      	movs	r2, #1
 800645e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006460:	e049      	b.n	80064f6 <vTaskSwitchContext+0xaa>
		xYieldPending = pdFALSE;
 8006462:	4b29      	ldr	r3, [pc, #164]	@ (8006508 <vTaskSwitchContext+0xbc>)
 8006464:	2200      	movs	r2, #0
 8006466:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006468:	4b28      	ldr	r3, [pc, #160]	@ (800650c <vTaskSwitchContext+0xc0>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	60fb      	str	r3, [r7, #12]
 800646e:	e013      	b.n	8006498 <vTaskSwitchContext+0x4c>
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d10d      	bne.n	8006492 <vTaskSwitchContext+0x46>
	__asm volatile
 8006476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800647a:	b672      	cpsid	i
 800647c:	f383 8811 	msr	BASEPRI, r3
 8006480:	f3bf 8f6f 	isb	sy
 8006484:	f3bf 8f4f 	dsb	sy
 8006488:	b662      	cpsie	i
 800648a:	607b      	str	r3, [r7, #4]
}
 800648c:	bf00      	nop
 800648e:	bf00      	nop
 8006490:	e7fd      	b.n	800648e <vTaskSwitchContext+0x42>
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	3b01      	subs	r3, #1
 8006496:	60fb      	str	r3, [r7, #12]
 8006498:	491d      	ldr	r1, [pc, #116]	@ (8006510 <vTaskSwitchContext+0xc4>)
 800649a:	68fa      	ldr	r2, [r7, #12]
 800649c:	4613      	mov	r3, r2
 800649e:	009b      	lsls	r3, r3, #2
 80064a0:	4413      	add	r3, r2
 80064a2:	009b      	lsls	r3, r3, #2
 80064a4:	440b      	add	r3, r1
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d0e1      	beq.n	8006470 <vTaskSwitchContext+0x24>
 80064ac:	68fa      	ldr	r2, [r7, #12]
 80064ae:	4613      	mov	r3, r2
 80064b0:	009b      	lsls	r3, r3, #2
 80064b2:	4413      	add	r3, r2
 80064b4:	009b      	lsls	r3, r3, #2
 80064b6:	4a16      	ldr	r2, [pc, #88]	@ (8006510 <vTaskSwitchContext+0xc4>)
 80064b8:	4413      	add	r3, r2
 80064ba:	60bb      	str	r3, [r7, #8]
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	685a      	ldr	r2, [r3, #4]
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	605a      	str	r2, [r3, #4]
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	685a      	ldr	r2, [r3, #4]
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	3308      	adds	r3, #8
 80064ce:	429a      	cmp	r2, r3
 80064d0:	d104      	bne.n	80064dc <vTaskSwitchContext+0x90>
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	685a      	ldr	r2, [r3, #4]
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	605a      	str	r2, [r3, #4]
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	685b      	ldr	r3, [r3, #4]
 80064e0:	68db      	ldr	r3, [r3, #12]
 80064e2:	4a0c      	ldr	r2, [pc, #48]	@ (8006514 <vTaskSwitchContext+0xc8>)
 80064e4:	6013      	str	r3, [r2, #0]
 80064e6:	4a09      	ldr	r2, [pc, #36]	@ (800650c <vTaskSwitchContext+0xc0>)
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80064ec:	4b09      	ldr	r3, [pc, #36]	@ (8006514 <vTaskSwitchContext+0xc8>)
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	3354      	adds	r3, #84	@ 0x54
 80064f2:	4a09      	ldr	r2, [pc, #36]	@ (8006518 <vTaskSwitchContext+0xcc>)
 80064f4:	6013      	str	r3, [r2, #0]
}
 80064f6:	bf00      	nop
 80064f8:	3714      	adds	r7, #20
 80064fa:	46bd      	mov	sp, r7
 80064fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006500:	4770      	bx	lr
 8006502:	bf00      	nop
 8006504:	2000138c 	.word	0x2000138c
 8006508:	20001378 	.word	0x20001378
 800650c:	2000136c 	.word	0x2000136c
 8006510:	20000e94 	.word	0x20000e94
 8006514:	20000e90 	.word	0x20000e90
 8006518:	2000001c 	.word	0x2000001c

0800651c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b084      	sub	sp, #16
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
 8006524:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d10d      	bne.n	8006548 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800652c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006530:	b672      	cpsid	i
 8006532:	f383 8811 	msr	BASEPRI, r3
 8006536:	f3bf 8f6f 	isb	sy
 800653a:	f3bf 8f4f 	dsb	sy
 800653e:	b662      	cpsie	i
 8006540:	60fb      	str	r3, [r7, #12]
}
 8006542:	bf00      	nop
 8006544:	bf00      	nop
 8006546:	e7fd      	b.n	8006544 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006548:	4b07      	ldr	r3, [pc, #28]	@ (8006568 <vTaskPlaceOnEventList+0x4c>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	3318      	adds	r3, #24
 800654e:	4619      	mov	r1, r3
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f7fe fc82 	bl	8004e5a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006556:	2101      	movs	r1, #1
 8006558:	6838      	ldr	r0, [r7, #0]
 800655a:	f000 fd1f 	bl	8006f9c <prvAddCurrentTaskToDelayedList>
}
 800655e:	bf00      	nop
 8006560:	3710      	adds	r7, #16
 8006562:	46bd      	mov	sp, r7
 8006564:	bd80      	pop	{r7, pc}
 8006566:	bf00      	nop
 8006568:	20000e90 	.word	0x20000e90

0800656c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800656c:	b580      	push	{r7, lr}
 800656e:	b086      	sub	sp, #24
 8006570:	af00      	add	r7, sp, #0
 8006572:	60f8      	str	r0, [r7, #12]
 8006574:	60b9      	str	r1, [r7, #8]
 8006576:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d10d      	bne.n	800659a <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 800657e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006582:	b672      	cpsid	i
 8006584:	f383 8811 	msr	BASEPRI, r3
 8006588:	f3bf 8f6f 	isb	sy
 800658c:	f3bf 8f4f 	dsb	sy
 8006590:	b662      	cpsie	i
 8006592:	617b      	str	r3, [r7, #20]
}
 8006594:	bf00      	nop
 8006596:	bf00      	nop
 8006598:	e7fd      	b.n	8006596 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800659a:	4b0a      	ldr	r3, [pc, #40]	@ (80065c4 <vTaskPlaceOnEventListRestricted+0x58>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	3318      	adds	r3, #24
 80065a0:	4619      	mov	r1, r3
 80065a2:	68f8      	ldr	r0, [r7, #12]
 80065a4:	f7fe fc35 	bl	8004e12 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d002      	beq.n	80065b4 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 80065ae:	f04f 33ff 	mov.w	r3, #4294967295
 80065b2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80065b4:	6879      	ldr	r1, [r7, #4]
 80065b6:	68b8      	ldr	r0, [r7, #8]
 80065b8:	f000 fcf0 	bl	8006f9c <prvAddCurrentTaskToDelayedList>
	}
 80065bc:	bf00      	nop
 80065be:	3718      	adds	r7, #24
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}
 80065c4:	20000e90 	.word	0x20000e90

080065c8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b086      	sub	sp, #24
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	68db      	ldr	r3, [r3, #12]
 80065d6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80065d8:	693b      	ldr	r3, [r7, #16]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d10d      	bne.n	80065fa <xTaskRemoveFromEventList+0x32>
	__asm volatile
 80065de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065e2:	b672      	cpsid	i
 80065e4:	f383 8811 	msr	BASEPRI, r3
 80065e8:	f3bf 8f6f 	isb	sy
 80065ec:	f3bf 8f4f 	dsb	sy
 80065f0:	b662      	cpsie	i
 80065f2:	60fb      	str	r3, [r7, #12]
}
 80065f4:	bf00      	nop
 80065f6:	bf00      	nop
 80065f8:	e7fd      	b.n	80065f6 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	3318      	adds	r3, #24
 80065fe:	4618      	mov	r0, r3
 8006600:	f7fe fc64 	bl	8004ecc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006604:	4b1d      	ldr	r3, [pc, #116]	@ (800667c <xTaskRemoveFromEventList+0xb4>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d11d      	bne.n	8006648 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800660c:	693b      	ldr	r3, [r7, #16]
 800660e:	3304      	adds	r3, #4
 8006610:	4618      	mov	r0, r3
 8006612:	f7fe fc5b 	bl	8004ecc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800661a:	4b19      	ldr	r3, [pc, #100]	@ (8006680 <xTaskRemoveFromEventList+0xb8>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	429a      	cmp	r2, r3
 8006620:	d903      	bls.n	800662a <xTaskRemoveFromEventList+0x62>
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006626:	4a16      	ldr	r2, [pc, #88]	@ (8006680 <xTaskRemoveFromEventList+0xb8>)
 8006628:	6013      	str	r3, [r2, #0]
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800662e:	4613      	mov	r3, r2
 8006630:	009b      	lsls	r3, r3, #2
 8006632:	4413      	add	r3, r2
 8006634:	009b      	lsls	r3, r3, #2
 8006636:	4a13      	ldr	r2, [pc, #76]	@ (8006684 <xTaskRemoveFromEventList+0xbc>)
 8006638:	441a      	add	r2, r3
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	3304      	adds	r3, #4
 800663e:	4619      	mov	r1, r3
 8006640:	4610      	mov	r0, r2
 8006642:	f7fe fbe6 	bl	8004e12 <vListInsertEnd>
 8006646:	e005      	b.n	8006654 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	3318      	adds	r3, #24
 800664c:	4619      	mov	r1, r3
 800664e:	480e      	ldr	r0, [pc, #56]	@ (8006688 <xTaskRemoveFromEventList+0xc0>)
 8006650:	f7fe fbdf 	bl	8004e12 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006658:	4b0c      	ldr	r3, [pc, #48]	@ (800668c <xTaskRemoveFromEventList+0xc4>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800665e:	429a      	cmp	r2, r3
 8006660:	d905      	bls.n	800666e <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006662:	2301      	movs	r3, #1
 8006664:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006666:	4b0a      	ldr	r3, [pc, #40]	@ (8006690 <xTaskRemoveFromEventList+0xc8>)
 8006668:	2201      	movs	r2, #1
 800666a:	601a      	str	r2, [r3, #0]
 800666c:	e001      	b.n	8006672 <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 800666e:	2300      	movs	r3, #0
 8006670:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006672:	697b      	ldr	r3, [r7, #20]
}
 8006674:	4618      	mov	r0, r3
 8006676:	3718      	adds	r7, #24
 8006678:	46bd      	mov	sp, r7
 800667a:	bd80      	pop	{r7, pc}
 800667c:	2000138c 	.word	0x2000138c
 8006680:	2000136c 	.word	0x2000136c
 8006684:	20000e94 	.word	0x20000e94
 8006688:	20001324 	.word	0x20001324
 800668c:	20000e90 	.word	0x20000e90
 8006690:	20001378 	.word	0x20001378

08006694 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006694:	b480      	push	{r7}
 8006696:	b083      	sub	sp, #12
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800669c:	4b06      	ldr	r3, [pc, #24]	@ (80066b8 <vTaskInternalSetTimeOutState+0x24>)
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80066a4:	4b05      	ldr	r3, [pc, #20]	@ (80066bc <vTaskInternalSetTimeOutState+0x28>)
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	605a      	str	r2, [r3, #4]
}
 80066ac:	bf00      	nop
 80066ae:	370c      	adds	r7, #12
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr
 80066b8:	2000137c 	.word	0x2000137c
 80066bc:	20001368 	.word	0x20001368

080066c0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b088      	sub	sp, #32
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d10d      	bne.n	80066ec <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80066d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066d4:	b672      	cpsid	i
 80066d6:	f383 8811 	msr	BASEPRI, r3
 80066da:	f3bf 8f6f 	isb	sy
 80066de:	f3bf 8f4f 	dsb	sy
 80066e2:	b662      	cpsie	i
 80066e4:	613b      	str	r3, [r7, #16]
}
 80066e6:	bf00      	nop
 80066e8:	bf00      	nop
 80066ea:	e7fd      	b.n	80066e8 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d10d      	bne.n	800670e <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80066f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f6:	b672      	cpsid	i
 80066f8:	f383 8811 	msr	BASEPRI, r3
 80066fc:	f3bf 8f6f 	isb	sy
 8006700:	f3bf 8f4f 	dsb	sy
 8006704:	b662      	cpsie	i
 8006706:	60fb      	str	r3, [r7, #12]
}
 8006708:	bf00      	nop
 800670a:	bf00      	nop
 800670c:	e7fd      	b.n	800670a <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800670e:	f001 f90d 	bl	800792c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006712:	4b1d      	ldr	r3, [pc, #116]	@ (8006788 <xTaskCheckForTimeOut+0xc8>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	69ba      	ldr	r2, [r7, #24]
 800671e:	1ad3      	subs	r3, r2, r3
 8006720:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800672a:	d102      	bne.n	8006732 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800672c:	2300      	movs	r3, #0
 800672e:	61fb      	str	r3, [r7, #28]
 8006730:	e023      	b.n	800677a <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	4b15      	ldr	r3, [pc, #84]	@ (800678c <xTaskCheckForTimeOut+0xcc>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	429a      	cmp	r2, r3
 800673c:	d007      	beq.n	800674e <xTaskCheckForTimeOut+0x8e>
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	69ba      	ldr	r2, [r7, #24]
 8006744:	429a      	cmp	r2, r3
 8006746:	d302      	bcc.n	800674e <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006748:	2301      	movs	r3, #1
 800674a:	61fb      	str	r3, [r7, #28]
 800674c:	e015      	b.n	800677a <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	697a      	ldr	r2, [r7, #20]
 8006754:	429a      	cmp	r2, r3
 8006756:	d20b      	bcs.n	8006770 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	681a      	ldr	r2, [r3, #0]
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	1ad2      	subs	r2, r2, r3
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	f7ff ff95 	bl	8006694 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800676a:	2300      	movs	r3, #0
 800676c:	61fb      	str	r3, [r7, #28]
 800676e:	e004      	b.n	800677a <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	2200      	movs	r2, #0
 8006774:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006776:	2301      	movs	r3, #1
 8006778:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800677a:	f001 f90d 	bl	8007998 <vPortExitCritical>

	return xReturn;
 800677e:	69fb      	ldr	r3, [r7, #28]
}
 8006780:	4618      	mov	r0, r3
 8006782:	3720      	adds	r7, #32
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}
 8006788:	20001368 	.word	0x20001368
 800678c:	2000137c 	.word	0x2000137c

08006790 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006790:	b480      	push	{r7}
 8006792:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006794:	4b03      	ldr	r3, [pc, #12]	@ (80067a4 <vTaskMissedYield+0x14>)
 8006796:	2201      	movs	r2, #1
 8006798:	601a      	str	r2, [r3, #0]
}
 800679a:	bf00      	nop
 800679c:	46bd      	mov	sp, r7
 800679e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a2:	4770      	bx	lr
 80067a4:	20001378 	.word	0x20001378

080067a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b082      	sub	sp, #8
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80067b0:	f000 f852 	bl	8006858 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80067b4:	4b06      	ldr	r3, [pc, #24]	@ (80067d0 <prvIdleTask+0x28>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	d9f9      	bls.n	80067b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80067bc:	4b05      	ldr	r3, [pc, #20]	@ (80067d4 <prvIdleTask+0x2c>)
 80067be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067c2:	601a      	str	r2, [r3, #0]
 80067c4:	f3bf 8f4f 	dsb	sy
 80067c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80067cc:	e7f0      	b.n	80067b0 <prvIdleTask+0x8>
 80067ce:	bf00      	nop
 80067d0:	20000e94 	.word	0x20000e94
 80067d4:	e000ed04 	.word	0xe000ed04

080067d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b082      	sub	sp, #8
 80067dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80067de:	2300      	movs	r3, #0
 80067e0:	607b      	str	r3, [r7, #4]
 80067e2:	e00c      	b.n	80067fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80067e4:	687a      	ldr	r2, [r7, #4]
 80067e6:	4613      	mov	r3, r2
 80067e8:	009b      	lsls	r3, r3, #2
 80067ea:	4413      	add	r3, r2
 80067ec:	009b      	lsls	r3, r3, #2
 80067ee:	4a12      	ldr	r2, [pc, #72]	@ (8006838 <prvInitialiseTaskLists+0x60>)
 80067f0:	4413      	add	r3, r2
 80067f2:	4618      	mov	r0, r3
 80067f4:	f7fe fae0 	bl	8004db8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	3301      	adds	r3, #1
 80067fc:	607b      	str	r3, [r7, #4]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2b37      	cmp	r3, #55	@ 0x37
 8006802:	d9ef      	bls.n	80067e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006804:	480d      	ldr	r0, [pc, #52]	@ (800683c <prvInitialiseTaskLists+0x64>)
 8006806:	f7fe fad7 	bl	8004db8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800680a:	480d      	ldr	r0, [pc, #52]	@ (8006840 <prvInitialiseTaskLists+0x68>)
 800680c:	f7fe fad4 	bl	8004db8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006810:	480c      	ldr	r0, [pc, #48]	@ (8006844 <prvInitialiseTaskLists+0x6c>)
 8006812:	f7fe fad1 	bl	8004db8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006816:	480c      	ldr	r0, [pc, #48]	@ (8006848 <prvInitialiseTaskLists+0x70>)
 8006818:	f7fe face 	bl	8004db8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800681c:	480b      	ldr	r0, [pc, #44]	@ (800684c <prvInitialiseTaskLists+0x74>)
 800681e:	f7fe facb 	bl	8004db8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006822:	4b0b      	ldr	r3, [pc, #44]	@ (8006850 <prvInitialiseTaskLists+0x78>)
 8006824:	4a05      	ldr	r2, [pc, #20]	@ (800683c <prvInitialiseTaskLists+0x64>)
 8006826:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006828:	4b0a      	ldr	r3, [pc, #40]	@ (8006854 <prvInitialiseTaskLists+0x7c>)
 800682a:	4a05      	ldr	r2, [pc, #20]	@ (8006840 <prvInitialiseTaskLists+0x68>)
 800682c:	601a      	str	r2, [r3, #0]
}
 800682e:	bf00      	nop
 8006830:	3708      	adds	r7, #8
 8006832:	46bd      	mov	sp, r7
 8006834:	bd80      	pop	{r7, pc}
 8006836:	bf00      	nop
 8006838:	20000e94 	.word	0x20000e94
 800683c:	200012f4 	.word	0x200012f4
 8006840:	20001308 	.word	0x20001308
 8006844:	20001324 	.word	0x20001324
 8006848:	20001338 	.word	0x20001338
 800684c:	20001350 	.word	0x20001350
 8006850:	2000131c 	.word	0x2000131c
 8006854:	20001320 	.word	0x20001320

08006858 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b082      	sub	sp, #8
 800685c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800685e:	e019      	b.n	8006894 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006860:	f001 f864 	bl	800792c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006864:	4b10      	ldr	r3, [pc, #64]	@ (80068a8 <prvCheckTasksWaitingTermination+0x50>)
 8006866:	68db      	ldr	r3, [r3, #12]
 8006868:	68db      	ldr	r3, [r3, #12]
 800686a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	3304      	adds	r3, #4
 8006870:	4618      	mov	r0, r3
 8006872:	f7fe fb2b 	bl	8004ecc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006876:	4b0d      	ldr	r3, [pc, #52]	@ (80068ac <prvCheckTasksWaitingTermination+0x54>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	3b01      	subs	r3, #1
 800687c:	4a0b      	ldr	r2, [pc, #44]	@ (80068ac <prvCheckTasksWaitingTermination+0x54>)
 800687e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006880:	4b0b      	ldr	r3, [pc, #44]	@ (80068b0 <prvCheckTasksWaitingTermination+0x58>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	3b01      	subs	r3, #1
 8006886:	4a0a      	ldr	r2, [pc, #40]	@ (80068b0 <prvCheckTasksWaitingTermination+0x58>)
 8006888:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800688a:	f001 f885 	bl	8007998 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f000 f848 	bl	8006924 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006894:	4b06      	ldr	r3, [pc, #24]	@ (80068b0 <prvCheckTasksWaitingTermination+0x58>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d1e1      	bne.n	8006860 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800689c:	bf00      	nop
 800689e:	bf00      	nop
 80068a0:	3708      	adds	r7, #8
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	bf00      	nop
 80068a8:	20001338 	.word	0x20001338
 80068ac:	20001364 	.word	0x20001364
 80068b0:	2000134c 	.word	0x2000134c

080068b4 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 80068b4:	b480      	push	{r7}
 80068b6:	b085      	sub	sp, #20
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 80068bc:	2300      	movs	r3, #0
 80068be:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80068c0:	e005      	b.n	80068ce <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	3301      	adds	r3, #1
 80068c6:	607b      	str	r3, [r7, #4]
			ulCount++;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	3301      	adds	r3, #1
 80068cc:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	781b      	ldrb	r3, [r3, #0]
 80068d2:	2ba5      	cmp	r3, #165	@ 0xa5
 80068d4:	d0f5      	beq.n	80068c2 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	089b      	lsrs	r3, r3, #2
 80068da:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	b29b      	uxth	r3, r3
	}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3714      	adds	r7, #20
 80068e4:	46bd      	mov	sp, r7
 80068e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ea:	4770      	bx	lr

080068ec <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b086      	sub	sp, #24
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d102      	bne.n	8006900 <uxTaskGetStackHighWaterMark+0x14>
 80068fa:	4b09      	ldr	r3, [pc, #36]	@ (8006920 <uxTaskGetStackHighWaterMark+0x34>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	e000      	b.n	8006902 <uxTaskGetStackHighWaterMark+0x16>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006908:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800690a:	6938      	ldr	r0, [r7, #16]
 800690c:	f7ff ffd2 	bl	80068b4 <prvTaskCheckFreeStackSpace>
 8006910:	4603      	mov	r3, r0
 8006912:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 8006914:	68fb      	ldr	r3, [r7, #12]
	}
 8006916:	4618      	mov	r0, r3
 8006918:	3718      	adds	r7, #24
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}
 800691e:	bf00      	nop
 8006920:	20000e90 	.word	0x20000e90

08006924 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006924:	b580      	push	{r7, lr}
 8006926:	b084      	sub	sp, #16
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	3354      	adds	r3, #84	@ 0x54
 8006930:	4618      	mov	r0, r3
 8006932:	f001 fe3f 	bl	80085b4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800693c:	2b00      	cmp	r3, #0
 800693e:	d108      	bne.n	8006952 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006944:	4618      	mov	r0, r3
 8006946:	f001 f9ed 	bl	8007d24 <vPortFree>
				vPortFree( pxTCB );
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f001 f9ea 	bl	8007d24 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006950:	e01b      	b.n	800698a <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006958:	2b01      	cmp	r3, #1
 800695a:	d103      	bne.n	8006964 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800695c:	6878      	ldr	r0, [r7, #4]
 800695e:	f001 f9e1 	bl	8007d24 <vPortFree>
	}
 8006962:	e012      	b.n	800698a <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800696a:	2b02      	cmp	r3, #2
 800696c:	d00d      	beq.n	800698a <prvDeleteTCB+0x66>
	__asm volatile
 800696e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006972:	b672      	cpsid	i
 8006974:	f383 8811 	msr	BASEPRI, r3
 8006978:	f3bf 8f6f 	isb	sy
 800697c:	f3bf 8f4f 	dsb	sy
 8006980:	b662      	cpsie	i
 8006982:	60fb      	str	r3, [r7, #12]
}
 8006984:	bf00      	nop
 8006986:	bf00      	nop
 8006988:	e7fd      	b.n	8006986 <prvDeleteTCB+0x62>
	}
 800698a:	bf00      	nop
 800698c:	3710      	adds	r7, #16
 800698e:	46bd      	mov	sp, r7
 8006990:	bd80      	pop	{r7, pc}
	...

08006994 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006994:	b480      	push	{r7}
 8006996:	b083      	sub	sp, #12
 8006998:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800699a:	4b0c      	ldr	r3, [pc, #48]	@ (80069cc <prvResetNextTaskUnblockTime+0x38>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d104      	bne.n	80069ae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80069a4:	4b0a      	ldr	r3, [pc, #40]	@ (80069d0 <prvResetNextTaskUnblockTime+0x3c>)
 80069a6:	f04f 32ff 	mov.w	r2, #4294967295
 80069aa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80069ac:	e008      	b.n	80069c0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069ae:	4b07      	ldr	r3, [pc, #28]	@ (80069cc <prvResetNextTaskUnblockTime+0x38>)
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	68db      	ldr	r3, [r3, #12]
 80069b6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	685b      	ldr	r3, [r3, #4]
 80069bc:	4a04      	ldr	r2, [pc, #16]	@ (80069d0 <prvResetNextTaskUnblockTime+0x3c>)
 80069be:	6013      	str	r3, [r2, #0]
}
 80069c0:	bf00      	nop
 80069c2:	370c      	adds	r7, #12
 80069c4:	46bd      	mov	sp, r7
 80069c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ca:	4770      	bx	lr
 80069cc:	2000131c 	.word	0x2000131c
 80069d0:	20001384 	.word	0x20001384

080069d4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80069d4:	b480      	push	{r7}
 80069d6:	b083      	sub	sp, #12
 80069d8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80069da:	4b0b      	ldr	r3, [pc, #44]	@ (8006a08 <xTaskGetSchedulerState+0x34>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d102      	bne.n	80069e8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80069e2:	2301      	movs	r3, #1
 80069e4:	607b      	str	r3, [r7, #4]
 80069e6:	e008      	b.n	80069fa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80069e8:	4b08      	ldr	r3, [pc, #32]	@ (8006a0c <xTaskGetSchedulerState+0x38>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d102      	bne.n	80069f6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80069f0:	2302      	movs	r3, #2
 80069f2:	607b      	str	r3, [r7, #4]
 80069f4:	e001      	b.n	80069fa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80069f6:	2300      	movs	r3, #0
 80069f8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80069fa:	687b      	ldr	r3, [r7, #4]
	}
 80069fc:	4618      	mov	r0, r3
 80069fe:	370c      	adds	r7, #12
 8006a00:	46bd      	mov	sp, r7
 8006a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a06:	4770      	bx	lr
 8006a08:	20001370 	.word	0x20001370
 8006a0c:	2000138c 	.word	0x2000138c

08006a10 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b084      	sub	sp, #16
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d051      	beq.n	8006aca <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a2a:	4b2a      	ldr	r3, [pc, #168]	@ (8006ad4 <xTaskPriorityInherit+0xc4>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a30:	429a      	cmp	r2, r3
 8006a32:	d241      	bcs.n	8006ab8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	699b      	ldr	r3, [r3, #24]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	db06      	blt.n	8006a4a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a3c:	4b25      	ldr	r3, [pc, #148]	@ (8006ad4 <xTaskPriorityInherit+0xc4>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a42:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006a46:	68bb      	ldr	r3, [r7, #8]
 8006a48:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	6959      	ldr	r1, [r3, #20]
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a52:	4613      	mov	r3, r2
 8006a54:	009b      	lsls	r3, r3, #2
 8006a56:	4413      	add	r3, r2
 8006a58:	009b      	lsls	r3, r3, #2
 8006a5a:	4a1f      	ldr	r2, [pc, #124]	@ (8006ad8 <xTaskPriorityInherit+0xc8>)
 8006a5c:	4413      	add	r3, r2
 8006a5e:	4299      	cmp	r1, r3
 8006a60:	d122      	bne.n	8006aa8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	3304      	adds	r3, #4
 8006a66:	4618      	mov	r0, r3
 8006a68:	f7fe fa30 	bl	8004ecc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006a6c:	4b19      	ldr	r3, [pc, #100]	@ (8006ad4 <xTaskPriorityInherit+0xc4>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a7a:	4b18      	ldr	r3, [pc, #96]	@ (8006adc <xTaskPriorityInherit+0xcc>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d903      	bls.n	8006a8a <xTaskPriorityInherit+0x7a>
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a86:	4a15      	ldr	r2, [pc, #84]	@ (8006adc <xTaskPriorityInherit+0xcc>)
 8006a88:	6013      	str	r3, [r2, #0]
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a8e:	4613      	mov	r3, r2
 8006a90:	009b      	lsls	r3, r3, #2
 8006a92:	4413      	add	r3, r2
 8006a94:	009b      	lsls	r3, r3, #2
 8006a96:	4a10      	ldr	r2, [pc, #64]	@ (8006ad8 <xTaskPriorityInherit+0xc8>)
 8006a98:	441a      	add	r2, r3
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	3304      	adds	r3, #4
 8006a9e:	4619      	mov	r1, r3
 8006aa0:	4610      	mov	r0, r2
 8006aa2:	f7fe f9b6 	bl	8004e12 <vListInsertEnd>
 8006aa6:	e004      	b.n	8006ab2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006aa8:	4b0a      	ldr	r3, [pc, #40]	@ (8006ad4 <xTaskPriorityInherit+0xc4>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	60fb      	str	r3, [r7, #12]
 8006ab6:	e008      	b.n	8006aca <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006abc:	4b05      	ldr	r3, [pc, #20]	@ (8006ad4 <xTaskPriorityInherit+0xc4>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d201      	bcs.n	8006aca <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006aca:	68fb      	ldr	r3, [r7, #12]
	}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3710      	adds	r7, #16
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}
 8006ad4:	20000e90 	.word	0x20000e90
 8006ad8:	20000e94 	.word	0x20000e94
 8006adc:	2000136c 	.word	0x2000136c

08006ae0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b086      	sub	sp, #24
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006aec:	2300      	movs	r3, #0
 8006aee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d05c      	beq.n	8006bb0 <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006af6:	4b31      	ldr	r3, [pc, #196]	@ (8006bbc <xTaskPriorityDisinherit+0xdc>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	693a      	ldr	r2, [r7, #16]
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d00d      	beq.n	8006b1c <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8006b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b04:	b672      	cpsid	i
 8006b06:	f383 8811 	msr	BASEPRI, r3
 8006b0a:	f3bf 8f6f 	isb	sy
 8006b0e:	f3bf 8f4f 	dsb	sy
 8006b12:	b662      	cpsie	i
 8006b14:	60fb      	str	r3, [r7, #12]
}
 8006b16:	bf00      	nop
 8006b18:	bf00      	nop
 8006b1a:	e7fd      	b.n	8006b18 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d10d      	bne.n	8006b40 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8006b24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b28:	b672      	cpsid	i
 8006b2a:	f383 8811 	msr	BASEPRI, r3
 8006b2e:	f3bf 8f6f 	isb	sy
 8006b32:	f3bf 8f4f 	dsb	sy
 8006b36:	b662      	cpsie	i
 8006b38:	60bb      	str	r3, [r7, #8]
}
 8006b3a:	bf00      	nop
 8006b3c:	bf00      	nop
 8006b3e:	e7fd      	b.n	8006b3c <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b44:	1e5a      	subs	r2, r3, #1
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b4e:	693b      	ldr	r3, [r7, #16]
 8006b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d02c      	beq.n	8006bb0 <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d128      	bne.n	8006bb0 <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	3304      	adds	r3, #4
 8006b62:	4618      	mov	r0, r3
 8006b64:	f7fe f9b2 	bl	8004ecc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006b6c:	693b      	ldr	r3, [r7, #16]
 8006b6e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b70:	693b      	ldr	r3, [r7, #16]
 8006b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b74:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006b78:	693b      	ldr	r3, [r7, #16]
 8006b7a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006b7c:	693b      	ldr	r3, [r7, #16]
 8006b7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b80:	4b0f      	ldr	r3, [pc, #60]	@ (8006bc0 <xTaskPriorityDisinherit+0xe0>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d903      	bls.n	8006b90 <xTaskPriorityDisinherit+0xb0>
 8006b88:	693b      	ldr	r3, [r7, #16]
 8006b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b8c:	4a0c      	ldr	r2, [pc, #48]	@ (8006bc0 <xTaskPriorityDisinherit+0xe0>)
 8006b8e:	6013      	str	r3, [r2, #0]
 8006b90:	693b      	ldr	r3, [r7, #16]
 8006b92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b94:	4613      	mov	r3, r2
 8006b96:	009b      	lsls	r3, r3, #2
 8006b98:	4413      	add	r3, r2
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	4a09      	ldr	r2, [pc, #36]	@ (8006bc4 <xTaskPriorityDisinherit+0xe4>)
 8006b9e:	441a      	add	r2, r3
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	3304      	adds	r3, #4
 8006ba4:	4619      	mov	r1, r3
 8006ba6:	4610      	mov	r0, r2
 8006ba8:	f7fe f933 	bl	8004e12 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006bac:	2301      	movs	r3, #1
 8006bae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006bb0:	697b      	ldr	r3, [r7, #20]
	}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	3718      	adds	r7, #24
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}
 8006bba:	bf00      	nop
 8006bbc:	20000e90 	.word	0x20000e90
 8006bc0:	2000136c 	.word	0x2000136c
 8006bc4:	20000e94 	.word	0x20000e94

08006bc8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b088      	sub	sp, #32
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
 8006bd0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d070      	beq.n	8006cc2 <vTaskPriorityDisinheritAfterTimeout+0xfa>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006be0:	69bb      	ldr	r3, [r7, #24]
 8006be2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d10d      	bne.n	8006c04 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 8006be8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bec:	b672      	cpsid	i
 8006bee:	f383 8811 	msr	BASEPRI, r3
 8006bf2:	f3bf 8f6f 	isb	sy
 8006bf6:	f3bf 8f4f 	dsb	sy
 8006bfa:	b662      	cpsie	i
 8006bfc:	60fb      	str	r3, [r7, #12]
}
 8006bfe:	bf00      	nop
 8006c00:	bf00      	nop
 8006c02:	e7fd      	b.n	8006c00 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006c04:	69bb      	ldr	r3, [r7, #24]
 8006c06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c08:	683a      	ldr	r2, [r7, #0]
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d902      	bls.n	8006c14 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	61fb      	str	r3, [r7, #28]
 8006c12:	e002      	b.n	8006c1a <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006c14:	69bb      	ldr	r3, [r7, #24]
 8006c16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c18:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006c1a:	69bb      	ldr	r3, [r7, #24]
 8006c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c1e:	69fa      	ldr	r2, [r7, #28]
 8006c20:	429a      	cmp	r2, r3
 8006c22:	d04e      	beq.n	8006cc2 <vTaskPriorityDisinheritAfterTimeout+0xfa>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006c24:	69bb      	ldr	r3, [r7, #24]
 8006c26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c28:	697a      	ldr	r2, [r7, #20]
 8006c2a:	429a      	cmp	r2, r3
 8006c2c:	d149      	bne.n	8006cc2 <vTaskPriorityDisinheritAfterTimeout+0xfa>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006c2e:	4b27      	ldr	r3, [pc, #156]	@ (8006ccc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	69ba      	ldr	r2, [r7, #24]
 8006c34:	429a      	cmp	r2, r3
 8006c36:	d10d      	bne.n	8006c54 <vTaskPriorityDisinheritAfterTimeout+0x8c>
	__asm volatile
 8006c38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c3c:	b672      	cpsid	i
 8006c3e:	f383 8811 	msr	BASEPRI, r3
 8006c42:	f3bf 8f6f 	isb	sy
 8006c46:	f3bf 8f4f 	dsb	sy
 8006c4a:	b662      	cpsie	i
 8006c4c:	60bb      	str	r3, [r7, #8]
}
 8006c4e:	bf00      	nop
 8006c50:	bf00      	nop
 8006c52:	e7fd      	b.n	8006c50 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006c54:	69bb      	ldr	r3, [r7, #24]
 8006c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c58:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006c5a:	69bb      	ldr	r3, [r7, #24]
 8006c5c:	69fa      	ldr	r2, [r7, #28]
 8006c5e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006c60:	69bb      	ldr	r3, [r7, #24]
 8006c62:	699b      	ldr	r3, [r3, #24]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	db04      	blt.n	8006c72 <vTaskPriorityDisinheritAfterTimeout+0xaa>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c68:	69fb      	ldr	r3, [r7, #28]
 8006c6a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006c6e:	69bb      	ldr	r3, [r7, #24]
 8006c70:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006c72:	69bb      	ldr	r3, [r7, #24]
 8006c74:	6959      	ldr	r1, [r3, #20]
 8006c76:	693a      	ldr	r2, [r7, #16]
 8006c78:	4613      	mov	r3, r2
 8006c7a:	009b      	lsls	r3, r3, #2
 8006c7c:	4413      	add	r3, r2
 8006c7e:	009b      	lsls	r3, r3, #2
 8006c80:	4a13      	ldr	r2, [pc, #76]	@ (8006cd0 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8006c82:	4413      	add	r3, r2
 8006c84:	4299      	cmp	r1, r3
 8006c86:	d11c      	bne.n	8006cc2 <vTaskPriorityDisinheritAfterTimeout+0xfa>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c88:	69bb      	ldr	r3, [r7, #24]
 8006c8a:	3304      	adds	r3, #4
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f7fe f91d 	bl	8004ecc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006c92:	69bb      	ldr	r3, [r7, #24]
 8006c94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c96:	4b0f      	ldr	r3, [pc, #60]	@ (8006cd4 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	429a      	cmp	r2, r3
 8006c9c:	d903      	bls.n	8006ca6 <vTaskPriorityDisinheritAfterTimeout+0xde>
 8006c9e:	69bb      	ldr	r3, [r7, #24]
 8006ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ca2:	4a0c      	ldr	r2, [pc, #48]	@ (8006cd4 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8006ca4:	6013      	str	r3, [r2, #0]
 8006ca6:	69bb      	ldr	r3, [r7, #24]
 8006ca8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006caa:	4613      	mov	r3, r2
 8006cac:	009b      	lsls	r3, r3, #2
 8006cae:	4413      	add	r3, r2
 8006cb0:	009b      	lsls	r3, r3, #2
 8006cb2:	4a07      	ldr	r2, [pc, #28]	@ (8006cd0 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8006cb4:	441a      	add	r2, r3
 8006cb6:	69bb      	ldr	r3, [r7, #24]
 8006cb8:	3304      	adds	r3, #4
 8006cba:	4619      	mov	r1, r3
 8006cbc:	4610      	mov	r0, r2
 8006cbe:	f7fe f8a8 	bl	8004e12 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006cc2:	bf00      	nop
 8006cc4:	3720      	adds	r7, #32
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}
 8006cca:	bf00      	nop
 8006ccc:	20000e90 	.word	0x20000e90
 8006cd0:	20000e94 	.word	0x20000e94
 8006cd4:	2000136c 	.word	0x2000136c

08006cd8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006cd8:	b480      	push	{r7}
 8006cda:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006cdc:	4b07      	ldr	r3, [pc, #28]	@ (8006cfc <pvTaskIncrementMutexHeldCount+0x24>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d004      	beq.n	8006cee <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006ce4:	4b05      	ldr	r3, [pc, #20]	@ (8006cfc <pvTaskIncrementMutexHeldCount+0x24>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006cea:	3201      	adds	r2, #1
 8006cec:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8006cee:	4b03      	ldr	r3, [pc, #12]	@ (8006cfc <pvTaskIncrementMutexHeldCount+0x24>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
	}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfa:	4770      	bx	lr
 8006cfc:	20000e90 	.word	0x20000e90

08006d00 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b086      	sub	sp, #24
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	60f8      	str	r0, [r7, #12]
 8006d08:	60b9      	str	r1, [r7, #8]
 8006d0a:	607a      	str	r2, [r7, #4]
 8006d0c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8006d0e:	f000 fe0d 	bl	800792c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006d12:	4b29      	ldr	r3, [pc, #164]	@ (8006db8 <xTaskNotifyWait+0xb8>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8006d1a:	b2db      	uxtb	r3, r3
 8006d1c:	2b02      	cmp	r3, #2
 8006d1e:	d01c      	beq.n	8006d5a <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8006d20:	4b25      	ldr	r3, [pc, #148]	@ (8006db8 <xTaskNotifyWait+0xb8>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8006d28:	68fa      	ldr	r2, [r7, #12]
 8006d2a:	43d2      	mvns	r2, r2
 8006d2c:	400a      	ands	r2, r1
 8006d2e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8006d32:	4b21      	ldr	r3, [pc, #132]	@ (8006db8 <xTaskNotifyWait+0xb8>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	2201      	movs	r2, #1
 8006d38:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d00b      	beq.n	8006d5a <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006d42:	2101      	movs	r1, #1
 8006d44:	6838      	ldr	r0, [r7, #0]
 8006d46:	f000 f929 	bl	8006f9c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8006d4a:	4b1c      	ldr	r3, [pc, #112]	@ (8006dbc <xTaskNotifyWait+0xbc>)
 8006d4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d50:	601a      	str	r2, [r3, #0]
 8006d52:	f3bf 8f4f 	dsb	sy
 8006d56:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006d5a:	f000 fe1d 	bl	8007998 <vPortExitCritical>

		taskENTER_CRITICAL();
 8006d5e:	f000 fde5 	bl	800792c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d005      	beq.n	8006d74 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8006d68:	4b13      	ldr	r3, [pc, #76]	@ (8006db8 <xTaskNotifyWait+0xb8>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006d74:	4b10      	ldr	r3, [pc, #64]	@ (8006db8 <xTaskNotifyWait+0xb8>)
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8006d7c:	b2db      	uxtb	r3, r3
 8006d7e:	2b02      	cmp	r3, #2
 8006d80:	d002      	beq.n	8006d88 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8006d82:	2300      	movs	r3, #0
 8006d84:	617b      	str	r3, [r7, #20]
 8006d86:	e00a      	b.n	8006d9e <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8006d88:	4b0b      	ldr	r3, [pc, #44]	@ (8006db8 <xTaskNotifyWait+0xb8>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8006d90:	68ba      	ldr	r2, [r7, #8]
 8006d92:	43d2      	mvns	r2, r2
 8006d94:	400a      	ands	r2, r1
 8006d96:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006d9e:	4b06      	ldr	r3, [pc, #24]	@ (8006db8 <xTaskNotifyWait+0xb8>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	2200      	movs	r2, #0
 8006da4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8006da8:	f000 fdf6 	bl	8007998 <vPortExitCritical>

		return xReturn;
 8006dac:	697b      	ldr	r3, [r7, #20]
	}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3718      	adds	r7, #24
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}
 8006db6:	bf00      	nop
 8006db8:	20000e90 	.word	0x20000e90
 8006dbc:	e000ed04 	.word	0xe000ed04

08006dc0 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b08e      	sub	sp, #56	@ 0x38
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	60f8      	str	r0, [r7, #12]
 8006dc8:	60b9      	str	r1, [r7, #8]
 8006dca:	603b      	str	r3, [r7, #0]
 8006dcc:	4613      	mov	r3, r2
 8006dce:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d10d      	bne.n	8006df6 <xTaskGenericNotifyFromISR+0x36>
	__asm volatile
 8006dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dde:	b672      	cpsid	i
 8006de0:	f383 8811 	msr	BASEPRI, r3
 8006de4:	f3bf 8f6f 	isb	sy
 8006de8:	f3bf 8f4f 	dsb	sy
 8006dec:	b662      	cpsie	i
 8006dee:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006df0:	bf00      	nop
 8006df2:	bf00      	nop
 8006df4:	e7fd      	b.n	8006df2 <xTaskGenericNotifyFromISR+0x32>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006df6:	f000 fe81 	bl	8007afc <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8006dfe:	f3ef 8211 	mrs	r2, BASEPRI
 8006e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e06:	b672      	cpsid	i
 8006e08:	f383 8811 	msr	BASEPRI, r3
 8006e0c:	f3bf 8f6f 	isb	sy
 8006e10:	f3bf 8f4f 	dsb	sy
 8006e14:	b662      	cpsie	i
 8006e16:	623a      	str	r2, [r7, #32]
 8006e18:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8006e1a:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d004      	beq.n	8006e2e <xTaskGenericNotifyFromISR+0x6e>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8006e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e26:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8006e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e30:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8006e34:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8006e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e3a:	2202      	movs	r2, #2
 8006e3c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8006e40:	79fb      	ldrb	r3, [r7, #7]
 8006e42:	2b04      	cmp	r3, #4
 8006e44:	d82e      	bhi.n	8006ea4 <xTaskGenericNotifyFromISR+0xe4>
 8006e46:	a201      	add	r2, pc, #4	@ (adr r2, 8006e4c <xTaskGenericNotifyFromISR+0x8c>)
 8006e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e4c:	08006ecd 	.word	0x08006ecd
 8006e50:	08006e61 	.word	0x08006e61
 8006e54:	08006e73 	.word	0x08006e73
 8006e58:	08006e83 	.word	0x08006e83
 8006e5c:	08006e8d 	.word	0x08006e8d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8006e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e62:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	431a      	orrs	r2, r3
 8006e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e6c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8006e70:	e02f      	b.n	8006ed2 <xTaskGenericNotifyFromISR+0x112>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8006e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e74:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006e78:	1c5a      	adds	r2, r3, #1
 8006e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e7c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8006e80:	e027      	b.n	8006ed2 <xTaskGenericNotifyFromISR+0x112>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8006e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e84:	68ba      	ldr	r2, [r7, #8]
 8006e86:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8006e8a:	e022      	b.n	8006ed2 <xTaskGenericNotifyFromISR+0x112>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006e8c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006e90:	2b02      	cmp	r3, #2
 8006e92:	d004      	beq.n	8006e9e <xTaskGenericNotifyFromISR+0xde>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8006e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e96:	68ba      	ldr	r2, [r7, #8]
 8006e98:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8006e9c:	e019      	b.n	8006ed2 <xTaskGenericNotifyFromISR+0x112>
						xReturn = pdFAIL;
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8006ea2:	e016      	b.n	8006ed2 <xTaskGenericNotifyFromISR+0x112>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8006ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ea6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eae:	d00f      	beq.n	8006ed0 <xTaskGenericNotifyFromISR+0x110>
	__asm volatile
 8006eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eb4:	b672      	cpsid	i
 8006eb6:	f383 8811 	msr	BASEPRI, r3
 8006eba:	f3bf 8f6f 	isb	sy
 8006ebe:	f3bf 8f4f 	dsb	sy
 8006ec2:	b662      	cpsie	i
 8006ec4:	61bb      	str	r3, [r7, #24]
}
 8006ec6:	bf00      	nop
 8006ec8:	bf00      	nop
 8006eca:	e7fd      	b.n	8006ec8 <xTaskGenericNotifyFromISR+0x108>
					break;
 8006ecc:	bf00      	nop
 8006ece:	e000      	b.n	8006ed2 <xTaskGenericNotifyFromISR+0x112>
					break;
 8006ed0:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006ed2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006ed6:	2b01      	cmp	r3, #1
 8006ed8:	d149      	bne.n	8006f6e <xTaskGenericNotifyFromISR+0x1ae>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d00d      	beq.n	8006efe <xTaskGenericNotifyFromISR+0x13e>
	__asm volatile
 8006ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ee6:	b672      	cpsid	i
 8006ee8:	f383 8811 	msr	BASEPRI, r3
 8006eec:	f3bf 8f6f 	isb	sy
 8006ef0:	f3bf 8f4f 	dsb	sy
 8006ef4:	b662      	cpsie	i
 8006ef6:	617b      	str	r3, [r7, #20]
}
 8006ef8:	bf00      	nop
 8006efa:	bf00      	nop
 8006efc:	e7fd      	b.n	8006efa <xTaskGenericNotifyFromISR+0x13a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006efe:	4b21      	ldr	r3, [pc, #132]	@ (8006f84 <xTaskGenericNotifyFromISR+0x1c4>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d11d      	bne.n	8006f42 <xTaskGenericNotifyFromISR+0x182>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f08:	3304      	adds	r3, #4
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	f7fd ffde 	bl	8004ecc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f14:	4b1c      	ldr	r3, [pc, #112]	@ (8006f88 <xTaskGenericNotifyFromISR+0x1c8>)
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	429a      	cmp	r2, r3
 8006f1a:	d903      	bls.n	8006f24 <xTaskGenericNotifyFromISR+0x164>
 8006f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f20:	4a19      	ldr	r2, [pc, #100]	@ (8006f88 <xTaskGenericNotifyFromISR+0x1c8>)
 8006f22:	6013      	str	r3, [r2, #0]
 8006f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f28:	4613      	mov	r3, r2
 8006f2a:	009b      	lsls	r3, r3, #2
 8006f2c:	4413      	add	r3, r2
 8006f2e:	009b      	lsls	r3, r3, #2
 8006f30:	4a16      	ldr	r2, [pc, #88]	@ (8006f8c <xTaskGenericNotifyFromISR+0x1cc>)
 8006f32:	441a      	add	r2, r3
 8006f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f36:	3304      	adds	r3, #4
 8006f38:	4619      	mov	r1, r3
 8006f3a:	4610      	mov	r0, r2
 8006f3c:	f7fd ff69 	bl	8004e12 <vListInsertEnd>
 8006f40:	e005      	b.n	8006f4e <xTaskGenericNotifyFromISR+0x18e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8006f42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f44:	3318      	adds	r3, #24
 8006f46:	4619      	mov	r1, r3
 8006f48:	4811      	ldr	r0, [pc, #68]	@ (8006f90 <xTaskGenericNotifyFromISR+0x1d0>)
 8006f4a:	f7fd ff62 	bl	8004e12 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f52:	4b10      	ldr	r3, [pc, #64]	@ (8006f94 <xTaskGenericNotifyFromISR+0x1d4>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d908      	bls.n	8006f6e <xTaskGenericNotifyFromISR+0x1ae>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8006f5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d002      	beq.n	8006f68 <xTaskGenericNotifyFromISR+0x1a8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8006f62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f64:	2201      	movs	r2, #1
 8006f66:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8006f68:	4b0b      	ldr	r3, [pc, #44]	@ (8006f98 <xTaskGenericNotifyFromISR+0x1d8>)
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	601a      	str	r2, [r3, #0]
 8006f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f70:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	f383 8811 	msr	BASEPRI, r3
}
 8006f78:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8006f7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3738      	adds	r7, #56	@ 0x38
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}
 8006f84:	2000138c 	.word	0x2000138c
 8006f88:	2000136c 	.word	0x2000136c
 8006f8c:	20000e94 	.word	0x20000e94
 8006f90:	20001324 	.word	0x20001324
 8006f94:	20000e90 	.word	0x20000e90
 8006f98:	20001378 	.word	0x20001378

08006f9c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b084      	sub	sp, #16
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
 8006fa4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006fa6:	4b21      	ldr	r3, [pc, #132]	@ (800702c <prvAddCurrentTaskToDelayedList+0x90>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006fac:	4b20      	ldr	r3, [pc, #128]	@ (8007030 <prvAddCurrentTaskToDelayedList+0x94>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	3304      	adds	r3, #4
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f7fd ff8a 	bl	8004ecc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fbe:	d10a      	bne.n	8006fd6 <prvAddCurrentTaskToDelayedList+0x3a>
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d007      	beq.n	8006fd6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006fc6:	4b1a      	ldr	r3, [pc, #104]	@ (8007030 <prvAddCurrentTaskToDelayedList+0x94>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	3304      	adds	r3, #4
 8006fcc:	4619      	mov	r1, r3
 8006fce:	4819      	ldr	r0, [pc, #100]	@ (8007034 <prvAddCurrentTaskToDelayedList+0x98>)
 8006fd0:	f7fd ff1f 	bl	8004e12 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006fd4:	e026      	b.n	8007024 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006fd6:	68fa      	ldr	r2, [r7, #12]
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	4413      	add	r3, r2
 8006fdc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006fde:	4b14      	ldr	r3, [pc, #80]	@ (8007030 <prvAddCurrentTaskToDelayedList+0x94>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	68ba      	ldr	r2, [r7, #8]
 8006fe4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006fe6:	68ba      	ldr	r2, [r7, #8]
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	429a      	cmp	r2, r3
 8006fec:	d209      	bcs.n	8007002 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006fee:	4b12      	ldr	r3, [pc, #72]	@ (8007038 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006ff0:	681a      	ldr	r2, [r3, #0]
 8006ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8007030 <prvAddCurrentTaskToDelayedList+0x94>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	3304      	adds	r3, #4
 8006ff8:	4619      	mov	r1, r3
 8006ffa:	4610      	mov	r0, r2
 8006ffc:	f7fd ff2d 	bl	8004e5a <vListInsert>
}
 8007000:	e010      	b.n	8007024 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007002:	4b0e      	ldr	r3, [pc, #56]	@ (800703c <prvAddCurrentTaskToDelayedList+0xa0>)
 8007004:	681a      	ldr	r2, [r3, #0]
 8007006:	4b0a      	ldr	r3, [pc, #40]	@ (8007030 <prvAddCurrentTaskToDelayedList+0x94>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	3304      	adds	r3, #4
 800700c:	4619      	mov	r1, r3
 800700e:	4610      	mov	r0, r2
 8007010:	f7fd ff23 	bl	8004e5a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007014:	4b0a      	ldr	r3, [pc, #40]	@ (8007040 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	68ba      	ldr	r2, [r7, #8]
 800701a:	429a      	cmp	r2, r3
 800701c:	d202      	bcs.n	8007024 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800701e:	4a08      	ldr	r2, [pc, #32]	@ (8007040 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	6013      	str	r3, [r2, #0]
}
 8007024:	bf00      	nop
 8007026:	3710      	adds	r7, #16
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}
 800702c:	20001368 	.word	0x20001368
 8007030:	20000e90 	.word	0x20000e90
 8007034:	20001350 	.word	0x20001350
 8007038:	20001320 	.word	0x20001320
 800703c:	2000131c 	.word	0x2000131c
 8007040:	20001384 	.word	0x20001384

08007044 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007044:	b580      	push	{r7, lr}
 8007046:	b08a      	sub	sp, #40	@ 0x28
 8007048:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800704a:	2300      	movs	r3, #0
 800704c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800704e:	f000 fb21 	bl	8007694 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007052:	4b1e      	ldr	r3, [pc, #120]	@ (80070cc <xTimerCreateTimerTask+0x88>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d021      	beq.n	800709e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800705a:	2300      	movs	r3, #0
 800705c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800705e:	2300      	movs	r3, #0
 8007060:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007062:	1d3a      	adds	r2, r7, #4
 8007064:	f107 0108 	add.w	r1, r7, #8
 8007068:	f107 030c 	add.w	r3, r7, #12
 800706c:	4618      	mov	r0, r3
 800706e:	f7fd fe89 	bl	8004d84 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007072:	6879      	ldr	r1, [r7, #4]
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	68fa      	ldr	r2, [r7, #12]
 8007078:	9202      	str	r2, [sp, #8]
 800707a:	9301      	str	r3, [sp, #4]
 800707c:	2302      	movs	r3, #2
 800707e:	9300      	str	r3, [sp, #0]
 8007080:	2300      	movs	r3, #0
 8007082:	460a      	mov	r2, r1
 8007084:	4912      	ldr	r1, [pc, #72]	@ (80070d0 <xTimerCreateTimerTask+0x8c>)
 8007086:	4813      	ldr	r0, [pc, #76]	@ (80070d4 <xTimerCreateTimerTask+0x90>)
 8007088:	f7fe fe2c 	bl	8005ce4 <xTaskCreateStatic>
 800708c:	4603      	mov	r3, r0
 800708e:	4a12      	ldr	r2, [pc, #72]	@ (80070d8 <xTimerCreateTimerTask+0x94>)
 8007090:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007092:	4b11      	ldr	r3, [pc, #68]	@ (80070d8 <xTimerCreateTimerTask+0x94>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d001      	beq.n	800709e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800709a:	2301      	movs	r3, #1
 800709c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d10d      	bne.n	80070c0 <xTimerCreateTimerTask+0x7c>
	__asm volatile
 80070a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070a8:	b672      	cpsid	i
 80070aa:	f383 8811 	msr	BASEPRI, r3
 80070ae:	f3bf 8f6f 	isb	sy
 80070b2:	f3bf 8f4f 	dsb	sy
 80070b6:	b662      	cpsie	i
 80070b8:	613b      	str	r3, [r7, #16]
}
 80070ba:	bf00      	nop
 80070bc:	bf00      	nop
 80070be:	e7fd      	b.n	80070bc <xTimerCreateTimerTask+0x78>
	return xReturn;
 80070c0:	697b      	ldr	r3, [r7, #20]
}
 80070c2:	4618      	mov	r0, r3
 80070c4:	3718      	adds	r7, #24
 80070c6:	46bd      	mov	sp, r7
 80070c8:	bd80      	pop	{r7, pc}
 80070ca:	bf00      	nop
 80070cc:	200013c0 	.word	0x200013c0
 80070d0:	080095d0 	.word	0x080095d0
 80070d4:	0800721d 	.word	0x0800721d
 80070d8:	200013c4 	.word	0x200013c4

080070dc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b08a      	sub	sp, #40	@ 0x28
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	60f8      	str	r0, [r7, #12]
 80070e4:	60b9      	str	r1, [r7, #8]
 80070e6:	607a      	str	r2, [r7, #4]
 80070e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80070ea:	2300      	movs	r3, #0
 80070ec:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d10d      	bne.n	8007110 <xTimerGenericCommand+0x34>
	__asm volatile
 80070f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070f8:	b672      	cpsid	i
 80070fa:	f383 8811 	msr	BASEPRI, r3
 80070fe:	f3bf 8f6f 	isb	sy
 8007102:	f3bf 8f4f 	dsb	sy
 8007106:	b662      	cpsie	i
 8007108:	623b      	str	r3, [r7, #32]
}
 800710a:	bf00      	nop
 800710c:	bf00      	nop
 800710e:	e7fd      	b.n	800710c <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007110:	4b19      	ldr	r3, [pc, #100]	@ (8007178 <xTimerGenericCommand+0x9c>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d02a      	beq.n	800716e <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	2b05      	cmp	r3, #5
 8007128:	dc18      	bgt.n	800715c <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800712a:	f7ff fc53 	bl	80069d4 <xTaskGetSchedulerState>
 800712e:	4603      	mov	r3, r0
 8007130:	2b02      	cmp	r3, #2
 8007132:	d109      	bne.n	8007148 <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007134:	4b10      	ldr	r3, [pc, #64]	@ (8007178 <xTimerGenericCommand+0x9c>)
 8007136:	6818      	ldr	r0, [r3, #0]
 8007138:	f107 0110 	add.w	r1, r7, #16
 800713c:	2300      	movs	r3, #0
 800713e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007140:	f7fe f87a 	bl	8005238 <xQueueGenericSend>
 8007144:	6278      	str	r0, [r7, #36]	@ 0x24
 8007146:	e012      	b.n	800716e <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007148:	4b0b      	ldr	r3, [pc, #44]	@ (8007178 <xTimerGenericCommand+0x9c>)
 800714a:	6818      	ldr	r0, [r3, #0]
 800714c:	f107 0110 	add.w	r1, r7, #16
 8007150:	2300      	movs	r3, #0
 8007152:	2200      	movs	r2, #0
 8007154:	f7fe f870 	bl	8005238 <xQueueGenericSend>
 8007158:	6278      	str	r0, [r7, #36]	@ 0x24
 800715a:	e008      	b.n	800716e <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800715c:	4b06      	ldr	r3, [pc, #24]	@ (8007178 <xTimerGenericCommand+0x9c>)
 800715e:	6818      	ldr	r0, [r3, #0]
 8007160:	f107 0110 	add.w	r1, r7, #16
 8007164:	2300      	movs	r3, #0
 8007166:	683a      	ldr	r2, [r7, #0]
 8007168:	f7fe f970 	bl	800544c <xQueueGenericSendFromISR>
 800716c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800716e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007170:	4618      	mov	r0, r3
 8007172:	3728      	adds	r7, #40	@ 0x28
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}
 8007178:	200013c0 	.word	0x200013c0

0800717c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b088      	sub	sp, #32
 8007180:	af02      	add	r7, sp, #8
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007186:	4b24      	ldr	r3, [pc, #144]	@ (8007218 <prvProcessExpiredTimer+0x9c>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	68db      	ldr	r3, [r3, #12]
 800718c:	68db      	ldr	r3, [r3, #12]
 800718e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	3304      	adds	r3, #4
 8007194:	4618      	mov	r0, r3
 8007196:	f7fd fe99 	bl	8004ecc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80071a0:	f003 0304 	and.w	r3, r3, #4
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d025      	beq.n	80071f4 <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	699a      	ldr	r2, [r3, #24]
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	18d1      	adds	r1, r2, r3
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	683a      	ldr	r2, [r7, #0]
 80071b4:	6978      	ldr	r0, [r7, #20]
 80071b6:	f000 f8d7 	bl	8007368 <prvInsertTimerInActiveList>
 80071ba:	4603      	mov	r3, r0
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d022      	beq.n	8007206 <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80071c0:	2300      	movs	r3, #0
 80071c2:	9300      	str	r3, [sp, #0]
 80071c4:	2300      	movs	r3, #0
 80071c6:	687a      	ldr	r2, [r7, #4]
 80071c8:	2100      	movs	r1, #0
 80071ca:	6978      	ldr	r0, [r7, #20]
 80071cc:	f7ff ff86 	bl	80070dc <xTimerGenericCommand>
 80071d0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d116      	bne.n	8007206 <prvProcessExpiredTimer+0x8a>
	__asm volatile
 80071d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071dc:	b672      	cpsid	i
 80071de:	f383 8811 	msr	BASEPRI, r3
 80071e2:	f3bf 8f6f 	isb	sy
 80071e6:	f3bf 8f4f 	dsb	sy
 80071ea:	b662      	cpsie	i
 80071ec:	60fb      	str	r3, [r7, #12]
}
 80071ee:	bf00      	nop
 80071f0:	bf00      	nop
 80071f2:	e7fd      	b.n	80071f0 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80071fa:	f023 0301 	bic.w	r3, r3, #1
 80071fe:	b2da      	uxtb	r2, r3
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	6a1b      	ldr	r3, [r3, #32]
 800720a:	6978      	ldr	r0, [r7, #20]
 800720c:	4798      	blx	r3
}
 800720e:	bf00      	nop
 8007210:	3718      	adds	r7, #24
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}
 8007216:	bf00      	nop
 8007218:	200013b8 	.word	0x200013b8

0800721c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b084      	sub	sp, #16
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007224:	f107 0308 	add.w	r3, r7, #8
 8007228:	4618      	mov	r0, r3
 800722a:	f000 f859 	bl	80072e0 <prvGetNextExpireTime>
 800722e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	4619      	mov	r1, r3
 8007234:	68f8      	ldr	r0, [r7, #12]
 8007236:	f000 f805 	bl	8007244 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800723a:	f000 f8d7 	bl	80073ec <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800723e:	bf00      	nop
 8007240:	e7f0      	b.n	8007224 <prvTimerTask+0x8>
	...

08007244 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b084      	sub	sp, #16
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
 800724c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800724e:	f7fe ff83 	bl	8006158 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007252:	f107 0308 	add.w	r3, r7, #8
 8007256:	4618      	mov	r0, r3
 8007258:	f000 f866 	bl	8007328 <prvSampleTimeNow>
 800725c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d130      	bne.n	80072c6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d10a      	bne.n	8007280 <prvProcessTimerOrBlockTask+0x3c>
 800726a:	687a      	ldr	r2, [r7, #4]
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	429a      	cmp	r2, r3
 8007270:	d806      	bhi.n	8007280 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007272:	f7fe ff7f 	bl	8006174 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007276:	68f9      	ldr	r1, [r7, #12]
 8007278:	6878      	ldr	r0, [r7, #4]
 800727a:	f7ff ff7f 	bl	800717c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800727e:	e024      	b.n	80072ca <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d008      	beq.n	8007298 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007286:	4b13      	ldr	r3, [pc, #76]	@ (80072d4 <prvProcessTimerOrBlockTask+0x90>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d101      	bne.n	8007294 <prvProcessTimerOrBlockTask+0x50>
 8007290:	2301      	movs	r3, #1
 8007292:	e000      	b.n	8007296 <prvProcessTimerOrBlockTask+0x52>
 8007294:	2300      	movs	r3, #0
 8007296:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007298:	4b0f      	ldr	r3, [pc, #60]	@ (80072d8 <prvProcessTimerOrBlockTask+0x94>)
 800729a:	6818      	ldr	r0, [r3, #0]
 800729c:	687a      	ldr	r2, [r7, #4]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	1ad3      	subs	r3, r2, r3
 80072a2:	683a      	ldr	r2, [r7, #0]
 80072a4:	4619      	mov	r1, r3
 80072a6:	f7fe fce9 	bl	8005c7c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80072aa:	f7fe ff63 	bl	8006174 <xTaskResumeAll>
 80072ae:	4603      	mov	r3, r0
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d10a      	bne.n	80072ca <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80072b4:	4b09      	ldr	r3, [pc, #36]	@ (80072dc <prvProcessTimerOrBlockTask+0x98>)
 80072b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072ba:	601a      	str	r2, [r3, #0]
 80072bc:	f3bf 8f4f 	dsb	sy
 80072c0:	f3bf 8f6f 	isb	sy
}
 80072c4:	e001      	b.n	80072ca <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80072c6:	f7fe ff55 	bl	8006174 <xTaskResumeAll>
}
 80072ca:	bf00      	nop
 80072cc:	3710      	adds	r7, #16
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd80      	pop	{r7, pc}
 80072d2:	bf00      	nop
 80072d4:	200013bc 	.word	0x200013bc
 80072d8:	200013c0 	.word	0x200013c0
 80072dc:	e000ed04 	.word	0xe000ed04

080072e0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80072e0:	b480      	push	{r7}
 80072e2:	b085      	sub	sp, #20
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80072e8:	4b0e      	ldr	r3, [pc, #56]	@ (8007324 <prvGetNextExpireTime+0x44>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d101      	bne.n	80072f6 <prvGetNextExpireTime+0x16>
 80072f2:	2201      	movs	r2, #1
 80072f4:	e000      	b.n	80072f8 <prvGetNextExpireTime+0x18>
 80072f6:	2200      	movs	r2, #0
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d105      	bne.n	8007310 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007304:	4b07      	ldr	r3, [pc, #28]	@ (8007324 <prvGetNextExpireTime+0x44>)
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	68db      	ldr	r3, [r3, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	60fb      	str	r3, [r7, #12]
 800730e:	e001      	b.n	8007314 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007310:	2300      	movs	r3, #0
 8007312:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007314:	68fb      	ldr	r3, [r7, #12]
}
 8007316:	4618      	mov	r0, r3
 8007318:	3714      	adds	r7, #20
 800731a:	46bd      	mov	sp, r7
 800731c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007320:	4770      	bx	lr
 8007322:	bf00      	nop
 8007324:	200013b8 	.word	0x200013b8

08007328 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b084      	sub	sp, #16
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007330:	f7fe ffc0 	bl	80062b4 <xTaskGetTickCount>
 8007334:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007336:	4b0b      	ldr	r3, [pc, #44]	@ (8007364 <prvSampleTimeNow+0x3c>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	68fa      	ldr	r2, [r7, #12]
 800733c:	429a      	cmp	r2, r3
 800733e:	d205      	bcs.n	800734c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007340:	f000 f940 	bl	80075c4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2201      	movs	r2, #1
 8007348:	601a      	str	r2, [r3, #0]
 800734a:	e002      	b.n	8007352 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2200      	movs	r2, #0
 8007350:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007352:	4a04      	ldr	r2, [pc, #16]	@ (8007364 <prvSampleTimeNow+0x3c>)
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007358:	68fb      	ldr	r3, [r7, #12]
}
 800735a:	4618      	mov	r0, r3
 800735c:	3710      	adds	r7, #16
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}
 8007362:	bf00      	nop
 8007364:	200013c8 	.word	0x200013c8

08007368 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b086      	sub	sp, #24
 800736c:	af00      	add	r7, sp, #0
 800736e:	60f8      	str	r0, [r7, #12]
 8007370:	60b9      	str	r1, [r7, #8]
 8007372:	607a      	str	r2, [r7, #4]
 8007374:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007376:	2300      	movs	r3, #0
 8007378:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	68ba      	ldr	r2, [r7, #8]
 800737e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	68fa      	ldr	r2, [r7, #12]
 8007384:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007386:	68ba      	ldr	r2, [r7, #8]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	429a      	cmp	r2, r3
 800738c:	d812      	bhi.n	80073b4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800738e:	687a      	ldr	r2, [r7, #4]
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	1ad2      	subs	r2, r2, r3
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	699b      	ldr	r3, [r3, #24]
 8007398:	429a      	cmp	r2, r3
 800739a:	d302      	bcc.n	80073a2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800739c:	2301      	movs	r3, #1
 800739e:	617b      	str	r3, [r7, #20]
 80073a0:	e01b      	b.n	80073da <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80073a2:	4b10      	ldr	r3, [pc, #64]	@ (80073e4 <prvInsertTimerInActiveList+0x7c>)
 80073a4:	681a      	ldr	r2, [r3, #0]
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	3304      	adds	r3, #4
 80073aa:	4619      	mov	r1, r3
 80073ac:	4610      	mov	r0, r2
 80073ae:	f7fd fd54 	bl	8004e5a <vListInsert>
 80073b2:	e012      	b.n	80073da <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80073b4:	687a      	ldr	r2, [r7, #4]
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d206      	bcs.n	80073ca <prvInsertTimerInActiveList+0x62>
 80073bc:	68ba      	ldr	r2, [r7, #8]
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	429a      	cmp	r2, r3
 80073c2:	d302      	bcc.n	80073ca <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80073c4:	2301      	movs	r3, #1
 80073c6:	617b      	str	r3, [r7, #20]
 80073c8:	e007      	b.n	80073da <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80073ca:	4b07      	ldr	r3, [pc, #28]	@ (80073e8 <prvInsertTimerInActiveList+0x80>)
 80073cc:	681a      	ldr	r2, [r3, #0]
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	3304      	adds	r3, #4
 80073d2:	4619      	mov	r1, r3
 80073d4:	4610      	mov	r0, r2
 80073d6:	f7fd fd40 	bl	8004e5a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80073da:	697b      	ldr	r3, [r7, #20]
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3718      	adds	r7, #24
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}
 80073e4:	200013bc 	.word	0x200013bc
 80073e8:	200013b8 	.word	0x200013b8

080073ec <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b08e      	sub	sp, #56	@ 0x38
 80073f0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80073f2:	e0d4      	b.n	800759e <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	da1b      	bge.n	8007432 <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80073fa:	1d3b      	adds	r3, r7, #4
 80073fc:	3304      	adds	r3, #4
 80073fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007400:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007402:	2b00      	cmp	r3, #0
 8007404:	d10d      	bne.n	8007422 <prvProcessReceivedCommands+0x36>
	__asm volatile
 8007406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800740a:	b672      	cpsid	i
 800740c:	f383 8811 	msr	BASEPRI, r3
 8007410:	f3bf 8f6f 	isb	sy
 8007414:	f3bf 8f4f 	dsb	sy
 8007418:	b662      	cpsie	i
 800741a:	61fb      	str	r3, [r7, #28]
}
 800741c:	bf00      	nop
 800741e:	bf00      	nop
 8007420:	e7fd      	b.n	800741e <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007428:	6850      	ldr	r0, [r2, #4]
 800742a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800742c:	6892      	ldr	r2, [r2, #8]
 800742e:	4611      	mov	r1, r2
 8007430:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2b00      	cmp	r3, #0
 8007436:	f2c0 80b2 	blt.w	800759e <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800743e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007440:	695b      	ldr	r3, [r3, #20]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d004      	beq.n	8007450 <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007448:	3304      	adds	r3, #4
 800744a:	4618      	mov	r0, r3
 800744c:	f7fd fd3e 	bl	8004ecc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007450:	463b      	mov	r3, r7
 8007452:	4618      	mov	r0, r3
 8007454:	f7ff ff68 	bl	8007328 <prvSampleTimeNow>
 8007458:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2b09      	cmp	r3, #9
 800745e:	f200 809b 	bhi.w	8007598 <prvProcessReceivedCommands+0x1ac>
 8007462:	a201      	add	r2, pc, #4	@ (adr r2, 8007468 <prvProcessReceivedCommands+0x7c>)
 8007464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007468:	08007491 	.word	0x08007491
 800746c:	08007491 	.word	0x08007491
 8007470:	08007491 	.word	0x08007491
 8007474:	0800750b 	.word	0x0800750b
 8007478:	0800751f 	.word	0x0800751f
 800747c:	0800756f 	.word	0x0800756f
 8007480:	08007491 	.word	0x08007491
 8007484:	08007491 	.word	0x08007491
 8007488:	0800750b 	.word	0x0800750b
 800748c:	0800751f 	.word	0x0800751f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007492:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007496:	f043 0301 	orr.w	r3, r3, #1
 800749a:	b2da      	uxtb	r2, r3
 800749c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800749e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80074a2:	68ba      	ldr	r2, [r7, #8]
 80074a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074a6:	699b      	ldr	r3, [r3, #24]
 80074a8:	18d1      	adds	r1, r2, r3
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074b0:	f7ff ff5a 	bl	8007368 <prvInsertTimerInActiveList>
 80074b4:	4603      	mov	r3, r0
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d070      	beq.n	800759c <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80074ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074bc:	6a1b      	ldr	r3, [r3, #32]
 80074be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074c0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80074c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80074c8:	f003 0304 	and.w	r3, r3, #4
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d065      	beq.n	800759c <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80074d0:	68ba      	ldr	r2, [r7, #8]
 80074d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074d4:	699b      	ldr	r3, [r3, #24]
 80074d6:	441a      	add	r2, r3
 80074d8:	2300      	movs	r3, #0
 80074da:	9300      	str	r3, [sp, #0]
 80074dc:	2300      	movs	r3, #0
 80074de:	2100      	movs	r1, #0
 80074e0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80074e2:	f7ff fdfb 	bl	80070dc <xTimerGenericCommand>
 80074e6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80074e8:	6a3b      	ldr	r3, [r7, #32]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d156      	bne.n	800759c <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 80074ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f2:	b672      	cpsid	i
 80074f4:	f383 8811 	msr	BASEPRI, r3
 80074f8:	f3bf 8f6f 	isb	sy
 80074fc:	f3bf 8f4f 	dsb	sy
 8007500:	b662      	cpsie	i
 8007502:	61bb      	str	r3, [r7, #24]
}
 8007504:	bf00      	nop
 8007506:	bf00      	nop
 8007508:	e7fd      	b.n	8007506 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800750a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800750c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007510:	f023 0301 	bic.w	r3, r3, #1
 8007514:	b2da      	uxtb	r2, r3
 8007516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007518:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800751c:	e03f      	b.n	800759e <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800751e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007520:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007524:	f043 0301 	orr.w	r3, r3, #1
 8007528:	b2da      	uxtb	r2, r3
 800752a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800752c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007530:	68ba      	ldr	r2, [r7, #8]
 8007532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007534:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007538:	699b      	ldr	r3, [r3, #24]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d10d      	bne.n	800755a <prvProcessReceivedCommands+0x16e>
	__asm volatile
 800753e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007542:	b672      	cpsid	i
 8007544:	f383 8811 	msr	BASEPRI, r3
 8007548:	f3bf 8f6f 	isb	sy
 800754c:	f3bf 8f4f 	dsb	sy
 8007550:	b662      	cpsie	i
 8007552:	617b      	str	r3, [r7, #20]
}
 8007554:	bf00      	nop
 8007556:	bf00      	nop
 8007558:	e7fd      	b.n	8007556 <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800755a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800755c:	699a      	ldr	r2, [r3, #24]
 800755e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007560:	18d1      	adds	r1, r2, r3
 8007562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007564:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007566:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007568:	f7ff fefe 	bl	8007368 <prvInsertTimerInActiveList>
					break;
 800756c:	e017      	b.n	800759e <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800756e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007570:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007574:	f003 0302 	and.w	r3, r3, #2
 8007578:	2b00      	cmp	r3, #0
 800757a:	d103      	bne.n	8007584 <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 800757c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800757e:	f000 fbd1 	bl	8007d24 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007582:	e00c      	b.n	800759e <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007586:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800758a:	f023 0301 	bic.w	r3, r3, #1
 800758e:	b2da      	uxtb	r2, r3
 8007590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007592:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007596:	e002      	b.n	800759e <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 8007598:	bf00      	nop
 800759a:	e000      	b.n	800759e <prvProcessReceivedCommands+0x1b2>
					break;
 800759c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800759e:	4b08      	ldr	r3, [pc, #32]	@ (80075c0 <prvProcessReceivedCommands+0x1d4>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	1d39      	adds	r1, r7, #4
 80075a4:	2200      	movs	r2, #0
 80075a6:	4618      	mov	r0, r3
 80075a8:	f7fd fff4 	bl	8005594 <xQueueReceive>
 80075ac:	4603      	mov	r3, r0
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	f47f af20 	bne.w	80073f4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80075b4:	bf00      	nop
 80075b6:	bf00      	nop
 80075b8:	3730      	adds	r7, #48	@ 0x30
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bd80      	pop	{r7, pc}
 80075be:	bf00      	nop
 80075c0:	200013c0 	.word	0x200013c0

080075c4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b088      	sub	sp, #32
 80075c8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80075ca:	e04b      	b.n	8007664 <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80075cc:	4b2f      	ldr	r3, [pc, #188]	@ (800768c <prvSwitchTimerLists+0xc8>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	68db      	ldr	r3, [r3, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80075d6:	4b2d      	ldr	r3, [pc, #180]	@ (800768c <prvSwitchTimerLists+0xc8>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	68db      	ldr	r3, [r3, #12]
 80075dc:	68db      	ldr	r3, [r3, #12]
 80075de:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	3304      	adds	r3, #4
 80075e4:	4618      	mov	r0, r3
 80075e6:	f7fd fc71 	bl	8004ecc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	6a1b      	ldr	r3, [r3, #32]
 80075ee:	68f8      	ldr	r0, [r7, #12]
 80075f0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80075f8:	f003 0304 	and.w	r3, r3, #4
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d031      	beq.n	8007664 <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	699b      	ldr	r3, [r3, #24]
 8007604:	693a      	ldr	r2, [r7, #16]
 8007606:	4413      	add	r3, r2
 8007608:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800760a:	68ba      	ldr	r2, [r7, #8]
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	429a      	cmp	r2, r3
 8007610:	d90e      	bls.n	8007630 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	68ba      	ldr	r2, [r7, #8]
 8007616:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	68fa      	ldr	r2, [r7, #12]
 800761c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800761e:	4b1b      	ldr	r3, [pc, #108]	@ (800768c <prvSwitchTimerLists+0xc8>)
 8007620:	681a      	ldr	r2, [r3, #0]
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	3304      	adds	r3, #4
 8007626:	4619      	mov	r1, r3
 8007628:	4610      	mov	r0, r2
 800762a:	f7fd fc16 	bl	8004e5a <vListInsert>
 800762e:	e019      	b.n	8007664 <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007630:	2300      	movs	r3, #0
 8007632:	9300      	str	r3, [sp, #0]
 8007634:	2300      	movs	r3, #0
 8007636:	693a      	ldr	r2, [r7, #16]
 8007638:	2100      	movs	r1, #0
 800763a:	68f8      	ldr	r0, [r7, #12]
 800763c:	f7ff fd4e 	bl	80070dc <xTimerGenericCommand>
 8007640:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d10d      	bne.n	8007664 <prvSwitchTimerLists+0xa0>
	__asm volatile
 8007648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800764c:	b672      	cpsid	i
 800764e:	f383 8811 	msr	BASEPRI, r3
 8007652:	f3bf 8f6f 	isb	sy
 8007656:	f3bf 8f4f 	dsb	sy
 800765a:	b662      	cpsie	i
 800765c:	603b      	str	r3, [r7, #0]
}
 800765e:	bf00      	nop
 8007660:	bf00      	nop
 8007662:	e7fd      	b.n	8007660 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007664:	4b09      	ldr	r3, [pc, #36]	@ (800768c <prvSwitchTimerLists+0xc8>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d1ae      	bne.n	80075cc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800766e:	4b07      	ldr	r3, [pc, #28]	@ (800768c <prvSwitchTimerLists+0xc8>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007674:	4b06      	ldr	r3, [pc, #24]	@ (8007690 <prvSwitchTimerLists+0xcc>)
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	4a04      	ldr	r2, [pc, #16]	@ (800768c <prvSwitchTimerLists+0xc8>)
 800767a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800767c:	4a04      	ldr	r2, [pc, #16]	@ (8007690 <prvSwitchTimerLists+0xcc>)
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	6013      	str	r3, [r2, #0]
}
 8007682:	bf00      	nop
 8007684:	3718      	adds	r7, #24
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}
 800768a:	bf00      	nop
 800768c:	200013b8 	.word	0x200013b8
 8007690:	200013bc 	.word	0x200013bc

08007694 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b082      	sub	sp, #8
 8007698:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800769a:	f000 f947 	bl	800792c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800769e:	4b15      	ldr	r3, [pc, #84]	@ (80076f4 <prvCheckForValidListAndQueue+0x60>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d120      	bne.n	80076e8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80076a6:	4814      	ldr	r0, [pc, #80]	@ (80076f8 <prvCheckForValidListAndQueue+0x64>)
 80076a8:	f7fd fb86 	bl	8004db8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80076ac:	4813      	ldr	r0, [pc, #76]	@ (80076fc <prvCheckForValidListAndQueue+0x68>)
 80076ae:	f7fd fb83 	bl	8004db8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80076b2:	4b13      	ldr	r3, [pc, #76]	@ (8007700 <prvCheckForValidListAndQueue+0x6c>)
 80076b4:	4a10      	ldr	r2, [pc, #64]	@ (80076f8 <prvCheckForValidListAndQueue+0x64>)
 80076b6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80076b8:	4b12      	ldr	r3, [pc, #72]	@ (8007704 <prvCheckForValidListAndQueue+0x70>)
 80076ba:	4a10      	ldr	r2, [pc, #64]	@ (80076fc <prvCheckForValidListAndQueue+0x68>)
 80076bc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80076be:	2300      	movs	r3, #0
 80076c0:	9300      	str	r3, [sp, #0]
 80076c2:	4b11      	ldr	r3, [pc, #68]	@ (8007708 <prvCheckForValidListAndQueue+0x74>)
 80076c4:	4a11      	ldr	r2, [pc, #68]	@ (800770c <prvCheckForValidListAndQueue+0x78>)
 80076c6:	2110      	movs	r1, #16
 80076c8:	200a      	movs	r0, #10
 80076ca:	f7fd fc95 	bl	8004ff8 <xQueueGenericCreateStatic>
 80076ce:	4603      	mov	r3, r0
 80076d0:	4a08      	ldr	r2, [pc, #32]	@ (80076f4 <prvCheckForValidListAndQueue+0x60>)
 80076d2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80076d4:	4b07      	ldr	r3, [pc, #28]	@ (80076f4 <prvCheckForValidListAndQueue+0x60>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d005      	beq.n	80076e8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80076dc:	4b05      	ldr	r3, [pc, #20]	@ (80076f4 <prvCheckForValidListAndQueue+0x60>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	490b      	ldr	r1, [pc, #44]	@ (8007710 <prvCheckForValidListAndQueue+0x7c>)
 80076e2:	4618      	mov	r0, r3
 80076e4:	f7fe faa0 	bl	8005c28 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80076e8:	f000 f956 	bl	8007998 <vPortExitCritical>
}
 80076ec:	bf00      	nop
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd80      	pop	{r7, pc}
 80076f2:	bf00      	nop
 80076f4:	200013c0 	.word	0x200013c0
 80076f8:	20001390 	.word	0x20001390
 80076fc:	200013a4 	.word	0x200013a4
 8007700:	200013b8 	.word	0x200013b8
 8007704:	200013bc 	.word	0x200013bc
 8007708:	2000146c 	.word	0x2000146c
 800770c:	200013cc 	.word	0x200013cc
 8007710:	080095d8 	.word	0x080095d8

08007714 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007714:	b480      	push	{r7}
 8007716:	b085      	sub	sp, #20
 8007718:	af00      	add	r7, sp, #0
 800771a:	60f8      	str	r0, [r7, #12]
 800771c:	60b9      	str	r1, [r7, #8]
 800771e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	3b04      	subs	r3, #4
 8007724:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800772c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	3b04      	subs	r3, #4
 8007732:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	f023 0201 	bic.w	r2, r3, #1
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	3b04      	subs	r3, #4
 8007742:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007744:	4a0c      	ldr	r2, [pc, #48]	@ (8007778 <pxPortInitialiseStack+0x64>)
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	3b14      	subs	r3, #20
 800774e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007750:	687a      	ldr	r2, [r7, #4]
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	3b04      	subs	r3, #4
 800775a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	f06f 0202 	mvn.w	r2, #2
 8007762:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	3b20      	subs	r3, #32
 8007768:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800776a:	68fb      	ldr	r3, [r7, #12]
}
 800776c:	4618      	mov	r0, r3
 800776e:	3714      	adds	r7, #20
 8007770:	46bd      	mov	sp, r7
 8007772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007776:	4770      	bx	lr
 8007778:	0800777d 	.word	0x0800777d

0800777c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800777c:	b480      	push	{r7}
 800777e:	b085      	sub	sp, #20
 8007780:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007782:	2300      	movs	r3, #0
 8007784:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007786:	4b15      	ldr	r3, [pc, #84]	@ (80077dc <prvTaskExitError+0x60>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800778e:	d00d      	beq.n	80077ac <prvTaskExitError+0x30>
	__asm volatile
 8007790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007794:	b672      	cpsid	i
 8007796:	f383 8811 	msr	BASEPRI, r3
 800779a:	f3bf 8f6f 	isb	sy
 800779e:	f3bf 8f4f 	dsb	sy
 80077a2:	b662      	cpsie	i
 80077a4:	60fb      	str	r3, [r7, #12]
}
 80077a6:	bf00      	nop
 80077a8:	bf00      	nop
 80077aa:	e7fd      	b.n	80077a8 <prvTaskExitError+0x2c>
	__asm volatile
 80077ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077b0:	b672      	cpsid	i
 80077b2:	f383 8811 	msr	BASEPRI, r3
 80077b6:	f3bf 8f6f 	isb	sy
 80077ba:	f3bf 8f4f 	dsb	sy
 80077be:	b662      	cpsie	i
 80077c0:	60bb      	str	r3, [r7, #8]
}
 80077c2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80077c4:	bf00      	nop
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d0fc      	beq.n	80077c6 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80077cc:	bf00      	nop
 80077ce:	bf00      	nop
 80077d0:	3714      	adds	r7, #20
 80077d2:	46bd      	mov	sp, r7
 80077d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d8:	4770      	bx	lr
 80077da:	bf00      	nop
 80077dc:	2000000c 	.word	0x2000000c

080077e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80077e0:	4b07      	ldr	r3, [pc, #28]	@ (8007800 <pxCurrentTCBConst2>)
 80077e2:	6819      	ldr	r1, [r3, #0]
 80077e4:	6808      	ldr	r0, [r1, #0]
 80077e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077ea:	f380 8809 	msr	PSP, r0
 80077ee:	f3bf 8f6f 	isb	sy
 80077f2:	f04f 0000 	mov.w	r0, #0
 80077f6:	f380 8811 	msr	BASEPRI, r0
 80077fa:	4770      	bx	lr
 80077fc:	f3af 8000 	nop.w

08007800 <pxCurrentTCBConst2>:
 8007800:	20000e90 	.word	0x20000e90
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007804:	bf00      	nop
 8007806:	bf00      	nop

08007808 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007808:	4808      	ldr	r0, [pc, #32]	@ (800782c <prvPortStartFirstTask+0x24>)
 800780a:	6800      	ldr	r0, [r0, #0]
 800780c:	6800      	ldr	r0, [r0, #0]
 800780e:	f380 8808 	msr	MSP, r0
 8007812:	f04f 0000 	mov.w	r0, #0
 8007816:	f380 8814 	msr	CONTROL, r0
 800781a:	b662      	cpsie	i
 800781c:	b661      	cpsie	f
 800781e:	f3bf 8f4f 	dsb	sy
 8007822:	f3bf 8f6f 	isb	sy
 8007826:	df00      	svc	0
 8007828:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800782a:	bf00      	nop
 800782c:	e000ed08 	.word	0xe000ed08

08007830 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b084      	sub	sp, #16
 8007834:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007836:	4b37      	ldr	r3, [pc, #220]	@ (8007914 <xPortStartScheduler+0xe4>)
 8007838:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	781b      	ldrb	r3, [r3, #0]
 800783e:	b2db      	uxtb	r3, r3
 8007840:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	22ff      	movs	r2, #255	@ 0xff
 8007846:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	781b      	ldrb	r3, [r3, #0]
 800784c:	b2db      	uxtb	r3, r3
 800784e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007850:	78fb      	ldrb	r3, [r7, #3]
 8007852:	b2db      	uxtb	r3, r3
 8007854:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007858:	b2da      	uxtb	r2, r3
 800785a:	4b2f      	ldr	r3, [pc, #188]	@ (8007918 <xPortStartScheduler+0xe8>)
 800785c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800785e:	4b2f      	ldr	r3, [pc, #188]	@ (800791c <xPortStartScheduler+0xec>)
 8007860:	2207      	movs	r2, #7
 8007862:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007864:	e009      	b.n	800787a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007866:	4b2d      	ldr	r3, [pc, #180]	@ (800791c <xPortStartScheduler+0xec>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	3b01      	subs	r3, #1
 800786c:	4a2b      	ldr	r2, [pc, #172]	@ (800791c <xPortStartScheduler+0xec>)
 800786e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007870:	78fb      	ldrb	r3, [r7, #3]
 8007872:	b2db      	uxtb	r3, r3
 8007874:	005b      	lsls	r3, r3, #1
 8007876:	b2db      	uxtb	r3, r3
 8007878:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800787a:	78fb      	ldrb	r3, [r7, #3]
 800787c:	b2db      	uxtb	r3, r3
 800787e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007882:	2b80      	cmp	r3, #128	@ 0x80
 8007884:	d0ef      	beq.n	8007866 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007886:	4b25      	ldr	r3, [pc, #148]	@ (800791c <xPortStartScheduler+0xec>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f1c3 0307 	rsb	r3, r3, #7
 800788e:	2b04      	cmp	r3, #4
 8007890:	d00d      	beq.n	80078ae <xPortStartScheduler+0x7e>
	__asm volatile
 8007892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007896:	b672      	cpsid	i
 8007898:	f383 8811 	msr	BASEPRI, r3
 800789c:	f3bf 8f6f 	isb	sy
 80078a0:	f3bf 8f4f 	dsb	sy
 80078a4:	b662      	cpsie	i
 80078a6:	60bb      	str	r3, [r7, #8]
}
 80078a8:	bf00      	nop
 80078aa:	bf00      	nop
 80078ac:	e7fd      	b.n	80078aa <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80078ae:	4b1b      	ldr	r3, [pc, #108]	@ (800791c <xPortStartScheduler+0xec>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	021b      	lsls	r3, r3, #8
 80078b4:	4a19      	ldr	r2, [pc, #100]	@ (800791c <xPortStartScheduler+0xec>)
 80078b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80078b8:	4b18      	ldr	r3, [pc, #96]	@ (800791c <xPortStartScheduler+0xec>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80078c0:	4a16      	ldr	r2, [pc, #88]	@ (800791c <xPortStartScheduler+0xec>)
 80078c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	b2da      	uxtb	r2, r3
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80078cc:	4b14      	ldr	r3, [pc, #80]	@ (8007920 <xPortStartScheduler+0xf0>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a13      	ldr	r2, [pc, #76]	@ (8007920 <xPortStartScheduler+0xf0>)
 80078d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80078d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80078d8:	4b11      	ldr	r3, [pc, #68]	@ (8007920 <xPortStartScheduler+0xf0>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4a10      	ldr	r2, [pc, #64]	@ (8007920 <xPortStartScheduler+0xf0>)
 80078de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80078e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80078e4:	f000 f8dc 	bl	8007aa0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80078e8:	4b0e      	ldr	r3, [pc, #56]	@ (8007924 <xPortStartScheduler+0xf4>)
 80078ea:	2200      	movs	r2, #0
 80078ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80078ee:	f000 f8fb 	bl	8007ae8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80078f2:	4b0d      	ldr	r3, [pc, #52]	@ (8007928 <xPortStartScheduler+0xf8>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	4a0c      	ldr	r2, [pc, #48]	@ (8007928 <xPortStartScheduler+0xf8>)
 80078f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80078fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80078fe:	f7ff ff83 	bl	8007808 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007902:	f7fe fda3 	bl	800644c <vTaskSwitchContext>
	prvTaskExitError();
 8007906:	f7ff ff39 	bl	800777c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800790a:	2300      	movs	r3, #0
}
 800790c:	4618      	mov	r0, r3
 800790e:	3710      	adds	r7, #16
 8007910:	46bd      	mov	sp, r7
 8007912:	bd80      	pop	{r7, pc}
 8007914:	e000e400 	.word	0xe000e400
 8007918:	200014bc 	.word	0x200014bc
 800791c:	200014c0 	.word	0x200014c0
 8007920:	e000ed20 	.word	0xe000ed20
 8007924:	2000000c 	.word	0x2000000c
 8007928:	e000ef34 	.word	0xe000ef34

0800792c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800792c:	b480      	push	{r7}
 800792e:	b083      	sub	sp, #12
 8007930:	af00      	add	r7, sp, #0
	__asm volatile
 8007932:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007936:	b672      	cpsid	i
 8007938:	f383 8811 	msr	BASEPRI, r3
 800793c:	f3bf 8f6f 	isb	sy
 8007940:	f3bf 8f4f 	dsb	sy
 8007944:	b662      	cpsie	i
 8007946:	607b      	str	r3, [r7, #4]
}
 8007948:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800794a:	4b11      	ldr	r3, [pc, #68]	@ (8007990 <vPortEnterCritical+0x64>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	3301      	adds	r3, #1
 8007950:	4a0f      	ldr	r2, [pc, #60]	@ (8007990 <vPortEnterCritical+0x64>)
 8007952:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007954:	4b0e      	ldr	r3, [pc, #56]	@ (8007990 <vPortEnterCritical+0x64>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	2b01      	cmp	r3, #1
 800795a:	d112      	bne.n	8007982 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800795c:	4b0d      	ldr	r3, [pc, #52]	@ (8007994 <vPortEnterCritical+0x68>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	b2db      	uxtb	r3, r3
 8007962:	2b00      	cmp	r3, #0
 8007964:	d00d      	beq.n	8007982 <vPortEnterCritical+0x56>
	__asm volatile
 8007966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800796a:	b672      	cpsid	i
 800796c:	f383 8811 	msr	BASEPRI, r3
 8007970:	f3bf 8f6f 	isb	sy
 8007974:	f3bf 8f4f 	dsb	sy
 8007978:	b662      	cpsie	i
 800797a:	603b      	str	r3, [r7, #0]
}
 800797c:	bf00      	nop
 800797e:	bf00      	nop
 8007980:	e7fd      	b.n	800797e <vPortEnterCritical+0x52>
	}
}
 8007982:	bf00      	nop
 8007984:	370c      	adds	r7, #12
 8007986:	46bd      	mov	sp, r7
 8007988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798c:	4770      	bx	lr
 800798e:	bf00      	nop
 8007990:	2000000c 	.word	0x2000000c
 8007994:	e000ed04 	.word	0xe000ed04

08007998 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007998:	b480      	push	{r7}
 800799a:	b083      	sub	sp, #12
 800799c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800799e:	4b13      	ldr	r3, [pc, #76]	@ (80079ec <vPortExitCritical+0x54>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d10d      	bne.n	80079c2 <vPortExitCritical+0x2a>
	__asm volatile
 80079a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079aa:	b672      	cpsid	i
 80079ac:	f383 8811 	msr	BASEPRI, r3
 80079b0:	f3bf 8f6f 	isb	sy
 80079b4:	f3bf 8f4f 	dsb	sy
 80079b8:	b662      	cpsie	i
 80079ba:	607b      	str	r3, [r7, #4]
}
 80079bc:	bf00      	nop
 80079be:	bf00      	nop
 80079c0:	e7fd      	b.n	80079be <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80079c2:	4b0a      	ldr	r3, [pc, #40]	@ (80079ec <vPortExitCritical+0x54>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	3b01      	subs	r3, #1
 80079c8:	4a08      	ldr	r2, [pc, #32]	@ (80079ec <vPortExitCritical+0x54>)
 80079ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80079cc:	4b07      	ldr	r3, [pc, #28]	@ (80079ec <vPortExitCritical+0x54>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d105      	bne.n	80079e0 <vPortExitCritical+0x48>
 80079d4:	2300      	movs	r3, #0
 80079d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	f383 8811 	msr	BASEPRI, r3
}
 80079de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80079e0:	bf00      	nop
 80079e2:	370c      	adds	r7, #12
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr
 80079ec:	2000000c 	.word	0x2000000c

080079f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80079f0:	f3ef 8009 	mrs	r0, PSP
 80079f4:	f3bf 8f6f 	isb	sy
 80079f8:	4b15      	ldr	r3, [pc, #84]	@ (8007a50 <pxCurrentTCBConst>)
 80079fa:	681a      	ldr	r2, [r3, #0]
 80079fc:	f01e 0f10 	tst.w	lr, #16
 8007a00:	bf08      	it	eq
 8007a02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007a06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a0a:	6010      	str	r0, [r2, #0]
 8007a0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007a10:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007a14:	b672      	cpsid	i
 8007a16:	f380 8811 	msr	BASEPRI, r0
 8007a1a:	f3bf 8f4f 	dsb	sy
 8007a1e:	f3bf 8f6f 	isb	sy
 8007a22:	b662      	cpsie	i
 8007a24:	f7fe fd12 	bl	800644c <vTaskSwitchContext>
 8007a28:	f04f 0000 	mov.w	r0, #0
 8007a2c:	f380 8811 	msr	BASEPRI, r0
 8007a30:	bc09      	pop	{r0, r3}
 8007a32:	6819      	ldr	r1, [r3, #0]
 8007a34:	6808      	ldr	r0, [r1, #0]
 8007a36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a3a:	f01e 0f10 	tst.w	lr, #16
 8007a3e:	bf08      	it	eq
 8007a40:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007a44:	f380 8809 	msr	PSP, r0
 8007a48:	f3bf 8f6f 	isb	sy
 8007a4c:	4770      	bx	lr
 8007a4e:	bf00      	nop

08007a50 <pxCurrentTCBConst>:
 8007a50:	20000e90 	.word	0x20000e90
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007a54:	bf00      	nop
 8007a56:	bf00      	nop

08007a58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b082      	sub	sp, #8
 8007a5c:	af00      	add	r7, sp, #0
	__asm volatile
 8007a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a62:	b672      	cpsid	i
 8007a64:	f383 8811 	msr	BASEPRI, r3
 8007a68:	f3bf 8f6f 	isb	sy
 8007a6c:	f3bf 8f4f 	dsb	sy
 8007a70:	b662      	cpsie	i
 8007a72:	607b      	str	r3, [r7, #4]
}
 8007a74:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007a76:	f7fe fc2d 	bl	80062d4 <xTaskIncrementTick>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d003      	beq.n	8007a88 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007a80:	4b06      	ldr	r3, [pc, #24]	@ (8007a9c <SysTick_Handler+0x44>)
 8007a82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a86:	601a      	str	r2, [r3, #0]
 8007a88:	2300      	movs	r3, #0
 8007a8a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	f383 8811 	msr	BASEPRI, r3
}
 8007a92:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007a94:	bf00      	nop
 8007a96:	3708      	adds	r7, #8
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}
 8007a9c:	e000ed04 	.word	0xe000ed04

08007aa0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8007ad4 <vPortSetupTimerInterrupt+0x34>)
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007aaa:	4b0b      	ldr	r3, [pc, #44]	@ (8007ad8 <vPortSetupTimerInterrupt+0x38>)
 8007aac:	2200      	movs	r2, #0
 8007aae:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8007adc <vPortSetupTimerInterrupt+0x3c>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4a0a      	ldr	r2, [pc, #40]	@ (8007ae0 <vPortSetupTimerInterrupt+0x40>)
 8007ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8007aba:	099b      	lsrs	r3, r3, #6
 8007abc:	4a09      	ldr	r2, [pc, #36]	@ (8007ae4 <vPortSetupTimerInterrupt+0x44>)
 8007abe:	3b01      	subs	r3, #1
 8007ac0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007ac2:	4b04      	ldr	r3, [pc, #16]	@ (8007ad4 <vPortSetupTimerInterrupt+0x34>)
 8007ac4:	2207      	movs	r2, #7
 8007ac6:	601a      	str	r2, [r3, #0]
}
 8007ac8:	bf00      	nop
 8007aca:	46bd      	mov	sp, r7
 8007acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad0:	4770      	bx	lr
 8007ad2:	bf00      	nop
 8007ad4:	e000e010 	.word	0xe000e010
 8007ad8:	e000e018 	.word	0xe000e018
 8007adc:	20000000 	.word	0x20000000
 8007ae0:	10624dd3 	.word	0x10624dd3
 8007ae4:	e000e014 	.word	0xe000e014

08007ae8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007ae8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007af8 <vPortEnableVFP+0x10>
 8007aec:	6801      	ldr	r1, [r0, #0]
 8007aee:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007af2:	6001      	str	r1, [r0, #0]
 8007af4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007af6:	bf00      	nop
 8007af8:	e000ed88 	.word	0xe000ed88

08007afc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007afc:	b480      	push	{r7}
 8007afe:	b085      	sub	sp, #20
 8007b00:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007b02:	f3ef 8305 	mrs	r3, IPSR
 8007b06:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	2b0f      	cmp	r3, #15
 8007b0c:	d917      	bls.n	8007b3e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007b0e:	4a1a      	ldr	r2, [pc, #104]	@ (8007b78 <vPortValidateInterruptPriority+0x7c>)
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	4413      	add	r3, r2
 8007b14:	781b      	ldrb	r3, [r3, #0]
 8007b16:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007b18:	4b18      	ldr	r3, [pc, #96]	@ (8007b7c <vPortValidateInterruptPriority+0x80>)
 8007b1a:	781b      	ldrb	r3, [r3, #0]
 8007b1c:	7afa      	ldrb	r2, [r7, #11]
 8007b1e:	429a      	cmp	r2, r3
 8007b20:	d20d      	bcs.n	8007b3e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8007b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b26:	b672      	cpsid	i
 8007b28:	f383 8811 	msr	BASEPRI, r3
 8007b2c:	f3bf 8f6f 	isb	sy
 8007b30:	f3bf 8f4f 	dsb	sy
 8007b34:	b662      	cpsie	i
 8007b36:	607b      	str	r3, [r7, #4]
}
 8007b38:	bf00      	nop
 8007b3a:	bf00      	nop
 8007b3c:	e7fd      	b.n	8007b3a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007b3e:	4b10      	ldr	r3, [pc, #64]	@ (8007b80 <vPortValidateInterruptPriority+0x84>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007b46:	4b0f      	ldr	r3, [pc, #60]	@ (8007b84 <vPortValidateInterruptPriority+0x88>)
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	429a      	cmp	r2, r3
 8007b4c:	d90d      	bls.n	8007b6a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8007b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b52:	b672      	cpsid	i
 8007b54:	f383 8811 	msr	BASEPRI, r3
 8007b58:	f3bf 8f6f 	isb	sy
 8007b5c:	f3bf 8f4f 	dsb	sy
 8007b60:	b662      	cpsie	i
 8007b62:	603b      	str	r3, [r7, #0]
}
 8007b64:	bf00      	nop
 8007b66:	bf00      	nop
 8007b68:	e7fd      	b.n	8007b66 <vPortValidateInterruptPriority+0x6a>
	}
 8007b6a:	bf00      	nop
 8007b6c:	3714      	adds	r7, #20
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b74:	4770      	bx	lr
 8007b76:	bf00      	nop
 8007b78:	e000e3f0 	.word	0xe000e3f0
 8007b7c:	200014bc 	.word	0x200014bc
 8007b80:	e000ed0c 	.word	0xe000ed0c
 8007b84:	200014c0 	.word	0x200014c0

08007b88 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b08a      	sub	sp, #40	@ 0x28
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007b90:	2300      	movs	r3, #0
 8007b92:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007b94:	f7fe fae0 	bl	8006158 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007b98:	4b5d      	ldr	r3, [pc, #372]	@ (8007d10 <pvPortMalloc+0x188>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d101      	bne.n	8007ba4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007ba0:	f000 f920 	bl	8007de4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007ba4:	4b5b      	ldr	r3, [pc, #364]	@ (8007d14 <pvPortMalloc+0x18c>)
 8007ba6:	681a      	ldr	r2, [r3, #0]
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	4013      	ands	r3, r2
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	f040 8094 	bne.w	8007cda <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d020      	beq.n	8007bfa <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8007bb8:	2208      	movs	r2, #8
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	4413      	add	r3, r2
 8007bbe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f003 0307 	and.w	r3, r3, #7
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d017      	beq.n	8007bfa <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	f023 0307 	bic.w	r3, r3, #7
 8007bd0:	3308      	adds	r3, #8
 8007bd2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	f003 0307 	and.w	r3, r3, #7
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d00d      	beq.n	8007bfa <pvPortMalloc+0x72>
	__asm volatile
 8007bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be2:	b672      	cpsid	i
 8007be4:	f383 8811 	msr	BASEPRI, r3
 8007be8:	f3bf 8f6f 	isb	sy
 8007bec:	f3bf 8f4f 	dsb	sy
 8007bf0:	b662      	cpsie	i
 8007bf2:	617b      	str	r3, [r7, #20]
}
 8007bf4:	bf00      	nop
 8007bf6:	bf00      	nop
 8007bf8:	e7fd      	b.n	8007bf6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d06c      	beq.n	8007cda <pvPortMalloc+0x152>
 8007c00:	4b45      	ldr	r3, [pc, #276]	@ (8007d18 <pvPortMalloc+0x190>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	687a      	ldr	r2, [r7, #4]
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d867      	bhi.n	8007cda <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007c0a:	4b44      	ldr	r3, [pc, #272]	@ (8007d1c <pvPortMalloc+0x194>)
 8007c0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007c0e:	4b43      	ldr	r3, [pc, #268]	@ (8007d1c <pvPortMalloc+0x194>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007c14:	e004      	b.n	8007c20 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8007c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	687a      	ldr	r2, [r7, #4]
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d903      	bls.n	8007c32 <pvPortMalloc+0xaa>
 8007c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d1f1      	bne.n	8007c16 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007c32:	4b37      	ldr	r3, [pc, #220]	@ (8007d10 <pvPortMalloc+0x188>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c38:	429a      	cmp	r2, r3
 8007c3a:	d04e      	beq.n	8007cda <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007c3c:	6a3b      	ldr	r3, [r7, #32]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	2208      	movs	r2, #8
 8007c42:	4413      	add	r3, r2
 8007c44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c48:	681a      	ldr	r2, [r3, #0]
 8007c4a:	6a3b      	ldr	r3, [r7, #32]
 8007c4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c50:	685a      	ldr	r2, [r3, #4]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	1ad2      	subs	r2, r2, r3
 8007c56:	2308      	movs	r3, #8
 8007c58:	005b      	lsls	r3, r3, #1
 8007c5a:	429a      	cmp	r2, r3
 8007c5c:	d922      	bls.n	8007ca4 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007c5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	4413      	add	r3, r2
 8007c64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007c66:	69bb      	ldr	r3, [r7, #24]
 8007c68:	f003 0307 	and.w	r3, r3, #7
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d00d      	beq.n	8007c8c <pvPortMalloc+0x104>
	__asm volatile
 8007c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c74:	b672      	cpsid	i
 8007c76:	f383 8811 	msr	BASEPRI, r3
 8007c7a:	f3bf 8f6f 	isb	sy
 8007c7e:	f3bf 8f4f 	dsb	sy
 8007c82:	b662      	cpsie	i
 8007c84:	613b      	str	r3, [r7, #16]
}
 8007c86:	bf00      	nop
 8007c88:	bf00      	nop
 8007c8a:	e7fd      	b.n	8007c88 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c8e:	685a      	ldr	r2, [r3, #4]
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	1ad2      	subs	r2, r2, r3
 8007c94:	69bb      	ldr	r3, [r7, #24]
 8007c96:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c9a:	687a      	ldr	r2, [r7, #4]
 8007c9c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007c9e:	69b8      	ldr	r0, [r7, #24]
 8007ca0:	f000 f904 	bl	8007eac <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007ca4:	4b1c      	ldr	r3, [pc, #112]	@ (8007d18 <pvPortMalloc+0x190>)
 8007ca6:	681a      	ldr	r2, [r3, #0]
 8007ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007caa:	685b      	ldr	r3, [r3, #4]
 8007cac:	1ad3      	subs	r3, r2, r3
 8007cae:	4a1a      	ldr	r2, [pc, #104]	@ (8007d18 <pvPortMalloc+0x190>)
 8007cb0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007cb2:	4b19      	ldr	r3, [pc, #100]	@ (8007d18 <pvPortMalloc+0x190>)
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	4b1a      	ldr	r3, [pc, #104]	@ (8007d20 <pvPortMalloc+0x198>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	429a      	cmp	r2, r3
 8007cbc:	d203      	bcs.n	8007cc6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007cbe:	4b16      	ldr	r3, [pc, #88]	@ (8007d18 <pvPortMalloc+0x190>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	4a17      	ldr	r2, [pc, #92]	@ (8007d20 <pvPortMalloc+0x198>)
 8007cc4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cc8:	685a      	ldr	r2, [r3, #4]
 8007cca:	4b12      	ldr	r3, [pc, #72]	@ (8007d14 <pvPortMalloc+0x18c>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	431a      	orrs	r2, r3
 8007cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cd2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007cda:	f7fe fa4b 	bl	8006174 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007cde:	69fb      	ldr	r3, [r7, #28]
 8007ce0:	f003 0307 	and.w	r3, r3, #7
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d00d      	beq.n	8007d04 <pvPortMalloc+0x17c>
	__asm volatile
 8007ce8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cec:	b672      	cpsid	i
 8007cee:	f383 8811 	msr	BASEPRI, r3
 8007cf2:	f3bf 8f6f 	isb	sy
 8007cf6:	f3bf 8f4f 	dsb	sy
 8007cfa:	b662      	cpsie	i
 8007cfc:	60fb      	str	r3, [r7, #12]
}
 8007cfe:	bf00      	nop
 8007d00:	bf00      	nop
 8007d02:	e7fd      	b.n	8007d00 <pvPortMalloc+0x178>
	return pvReturn;
 8007d04:	69fb      	ldr	r3, [r7, #28]
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3728      	adds	r7, #40	@ 0x28
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}
 8007d0e:	bf00      	nop
 8007d10:	20019b6c 	.word	0x20019b6c
 8007d14:	20019b78 	.word	0x20019b78
 8007d18:	20019b70 	.word	0x20019b70
 8007d1c:	20019b64 	.word	0x20019b64
 8007d20:	20019b74 	.word	0x20019b74

08007d24 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b086      	sub	sp, #24
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d04e      	beq.n	8007dd4 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007d36:	2308      	movs	r3, #8
 8007d38:	425b      	negs	r3, r3
 8007d3a:	697a      	ldr	r2, [r7, #20]
 8007d3c:	4413      	add	r3, r2
 8007d3e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007d40:	697b      	ldr	r3, [r7, #20]
 8007d42:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	685a      	ldr	r2, [r3, #4]
 8007d48:	4b24      	ldr	r3, [pc, #144]	@ (8007ddc <vPortFree+0xb8>)
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	4013      	ands	r3, r2
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d10d      	bne.n	8007d6e <vPortFree+0x4a>
	__asm volatile
 8007d52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d56:	b672      	cpsid	i
 8007d58:	f383 8811 	msr	BASEPRI, r3
 8007d5c:	f3bf 8f6f 	isb	sy
 8007d60:	f3bf 8f4f 	dsb	sy
 8007d64:	b662      	cpsie	i
 8007d66:	60fb      	str	r3, [r7, #12]
}
 8007d68:	bf00      	nop
 8007d6a:	bf00      	nop
 8007d6c:	e7fd      	b.n	8007d6a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d00d      	beq.n	8007d92 <vPortFree+0x6e>
	__asm volatile
 8007d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d7a:	b672      	cpsid	i
 8007d7c:	f383 8811 	msr	BASEPRI, r3
 8007d80:	f3bf 8f6f 	isb	sy
 8007d84:	f3bf 8f4f 	dsb	sy
 8007d88:	b662      	cpsie	i
 8007d8a:	60bb      	str	r3, [r7, #8]
}
 8007d8c:	bf00      	nop
 8007d8e:	bf00      	nop
 8007d90:	e7fd      	b.n	8007d8e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007d92:	693b      	ldr	r3, [r7, #16]
 8007d94:	685a      	ldr	r2, [r3, #4]
 8007d96:	4b11      	ldr	r3, [pc, #68]	@ (8007ddc <vPortFree+0xb8>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4013      	ands	r3, r2
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d019      	beq.n	8007dd4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007da0:	693b      	ldr	r3, [r7, #16]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d115      	bne.n	8007dd4 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007da8:	693b      	ldr	r3, [r7, #16]
 8007daa:	685a      	ldr	r2, [r3, #4]
 8007dac:	4b0b      	ldr	r3, [pc, #44]	@ (8007ddc <vPortFree+0xb8>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	43db      	mvns	r3, r3
 8007db2:	401a      	ands	r2, r3
 8007db4:	693b      	ldr	r3, [r7, #16]
 8007db6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007db8:	f7fe f9ce 	bl	8006158 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007dbc:	693b      	ldr	r3, [r7, #16]
 8007dbe:	685a      	ldr	r2, [r3, #4]
 8007dc0:	4b07      	ldr	r3, [pc, #28]	@ (8007de0 <vPortFree+0xbc>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4413      	add	r3, r2
 8007dc6:	4a06      	ldr	r2, [pc, #24]	@ (8007de0 <vPortFree+0xbc>)
 8007dc8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007dca:	6938      	ldr	r0, [r7, #16]
 8007dcc:	f000 f86e 	bl	8007eac <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007dd0:	f7fe f9d0 	bl	8006174 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007dd4:	bf00      	nop
 8007dd6:	3718      	adds	r7, #24
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	bd80      	pop	{r7, pc}
 8007ddc:	20019b78 	.word	0x20019b78
 8007de0:	20019b70 	.word	0x20019b70

08007de4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007de4:	b480      	push	{r7}
 8007de6:	b085      	sub	sp, #20
 8007de8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007dea:	4b29      	ldr	r3, [pc, #164]	@ (8007e90 <prvHeapInit+0xac>)
 8007dec:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007dee:	4b29      	ldr	r3, [pc, #164]	@ (8007e94 <prvHeapInit+0xb0>)
 8007df0:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	f003 0307 	and.w	r3, r3, #7
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d00c      	beq.n	8007e16 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	3307      	adds	r3, #7
 8007e00:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	f023 0307 	bic.w	r3, r3, #7
 8007e08:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007e0a:	68ba      	ldr	r2, [r7, #8]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	1ad3      	subs	r3, r2, r3
 8007e10:	4a20      	ldr	r2, [pc, #128]	@ (8007e94 <prvHeapInit+0xb0>)
 8007e12:	4413      	add	r3, r2
 8007e14:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007e1a:	4a1f      	ldr	r2, [pc, #124]	@ (8007e98 <prvHeapInit+0xb4>)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007e20:	4b1d      	ldr	r3, [pc, #116]	@ (8007e98 <prvHeapInit+0xb4>)
 8007e22:	2200      	movs	r2, #0
 8007e24:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	68ba      	ldr	r2, [r7, #8]
 8007e2a:	4413      	add	r3, r2
 8007e2c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007e2e:	2208      	movs	r2, #8
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	1a9b      	subs	r3, r3, r2
 8007e34:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	f023 0307 	bic.w	r3, r3, #7
 8007e3c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	4a16      	ldr	r2, [pc, #88]	@ (8007e9c <prvHeapInit+0xb8>)
 8007e42:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007e44:	4b15      	ldr	r3, [pc, #84]	@ (8007e9c <prvHeapInit+0xb8>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	2200      	movs	r2, #0
 8007e4a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007e4c:	4b13      	ldr	r3, [pc, #76]	@ (8007e9c <prvHeapInit+0xb8>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	2200      	movs	r2, #0
 8007e52:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	68fa      	ldr	r2, [r7, #12]
 8007e5c:	1ad2      	subs	r2, r2, r3
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007e62:	4b0e      	ldr	r3, [pc, #56]	@ (8007e9c <prvHeapInit+0xb8>)
 8007e64:	681a      	ldr	r2, [r3, #0]
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	685b      	ldr	r3, [r3, #4]
 8007e6e:	4a0c      	ldr	r2, [pc, #48]	@ (8007ea0 <prvHeapInit+0xbc>)
 8007e70:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	4a0b      	ldr	r2, [pc, #44]	@ (8007ea4 <prvHeapInit+0xc0>)
 8007e78:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8007ea8 <prvHeapInit+0xc4>)
 8007e7c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007e80:	601a      	str	r2, [r3, #0]
}
 8007e82:	bf00      	nop
 8007e84:	3714      	adds	r7, #20
 8007e86:	46bd      	mov	sp, r7
 8007e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8c:	4770      	bx	lr
 8007e8e:	bf00      	nop
 8007e90:	000186a0 	.word	0x000186a0
 8007e94:	200014c4 	.word	0x200014c4
 8007e98:	20019b64 	.word	0x20019b64
 8007e9c:	20019b6c 	.word	0x20019b6c
 8007ea0:	20019b74 	.word	0x20019b74
 8007ea4:	20019b70 	.word	0x20019b70
 8007ea8:	20019b78 	.word	0x20019b78

08007eac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007eac:	b480      	push	{r7}
 8007eae:	b085      	sub	sp, #20
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007eb4:	4b28      	ldr	r3, [pc, #160]	@ (8007f58 <prvInsertBlockIntoFreeList+0xac>)
 8007eb6:	60fb      	str	r3, [r7, #12]
 8007eb8:	e002      	b.n	8007ec0 <prvInsertBlockIntoFreeList+0x14>
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	60fb      	str	r3, [r7, #12]
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	687a      	ldr	r2, [r7, #4]
 8007ec6:	429a      	cmp	r2, r3
 8007ec8:	d8f7      	bhi.n	8007eba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	685b      	ldr	r3, [r3, #4]
 8007ed2:	68ba      	ldr	r2, [r7, #8]
 8007ed4:	4413      	add	r3, r2
 8007ed6:	687a      	ldr	r2, [r7, #4]
 8007ed8:	429a      	cmp	r2, r3
 8007eda:	d108      	bne.n	8007eee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	685a      	ldr	r2, [r3, #4]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	685b      	ldr	r3, [r3, #4]
 8007ee4:	441a      	add	r2, r3
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	685b      	ldr	r3, [r3, #4]
 8007ef6:	68ba      	ldr	r2, [r7, #8]
 8007ef8:	441a      	add	r2, r3
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	429a      	cmp	r2, r3
 8007f00:	d118      	bne.n	8007f34 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681a      	ldr	r2, [r3, #0]
 8007f06:	4b15      	ldr	r3, [pc, #84]	@ (8007f5c <prvInsertBlockIntoFreeList+0xb0>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	d00d      	beq.n	8007f2a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	685a      	ldr	r2, [r3, #4]
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	441a      	add	r2, r3
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	681a      	ldr	r2, [r3, #0]
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	601a      	str	r2, [r3, #0]
 8007f28:	e008      	b.n	8007f3c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007f2a:	4b0c      	ldr	r3, [pc, #48]	@ (8007f5c <prvInsertBlockIntoFreeList+0xb0>)
 8007f2c:	681a      	ldr	r2, [r3, #0]
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	601a      	str	r2, [r3, #0]
 8007f32:	e003      	b.n	8007f3c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681a      	ldr	r2, [r3, #0]
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007f3c:	68fa      	ldr	r2, [r7, #12]
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	429a      	cmp	r2, r3
 8007f42:	d002      	beq.n	8007f4a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	687a      	ldr	r2, [r7, #4]
 8007f48:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007f4a:	bf00      	nop
 8007f4c:	3714      	adds	r7, #20
 8007f4e:	46bd      	mov	sp, r7
 8007f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f54:	4770      	bx	lr
 8007f56:	bf00      	nop
 8007f58:	20019b64 	.word	0x20019b64
 8007f5c:	20019b6c 	.word	0x20019b6c

08007f60 <__sflush_r>:
 8007f60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f68:	0716      	lsls	r6, r2, #28
 8007f6a:	4605      	mov	r5, r0
 8007f6c:	460c      	mov	r4, r1
 8007f6e:	d454      	bmi.n	800801a <__sflush_r+0xba>
 8007f70:	684b      	ldr	r3, [r1, #4]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	dc02      	bgt.n	8007f7c <__sflush_r+0x1c>
 8007f76:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	dd48      	ble.n	800800e <__sflush_r+0xae>
 8007f7c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007f7e:	2e00      	cmp	r6, #0
 8007f80:	d045      	beq.n	800800e <__sflush_r+0xae>
 8007f82:	2300      	movs	r3, #0
 8007f84:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007f88:	682f      	ldr	r7, [r5, #0]
 8007f8a:	6a21      	ldr	r1, [r4, #32]
 8007f8c:	602b      	str	r3, [r5, #0]
 8007f8e:	d030      	beq.n	8007ff2 <__sflush_r+0x92>
 8007f90:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007f92:	89a3      	ldrh	r3, [r4, #12]
 8007f94:	0759      	lsls	r1, r3, #29
 8007f96:	d505      	bpl.n	8007fa4 <__sflush_r+0x44>
 8007f98:	6863      	ldr	r3, [r4, #4]
 8007f9a:	1ad2      	subs	r2, r2, r3
 8007f9c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007f9e:	b10b      	cbz	r3, 8007fa4 <__sflush_r+0x44>
 8007fa0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007fa2:	1ad2      	subs	r2, r2, r3
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007fa8:	6a21      	ldr	r1, [r4, #32]
 8007faa:	4628      	mov	r0, r5
 8007fac:	47b0      	blx	r6
 8007fae:	1c43      	adds	r3, r0, #1
 8007fb0:	89a3      	ldrh	r3, [r4, #12]
 8007fb2:	d106      	bne.n	8007fc2 <__sflush_r+0x62>
 8007fb4:	6829      	ldr	r1, [r5, #0]
 8007fb6:	291d      	cmp	r1, #29
 8007fb8:	d82b      	bhi.n	8008012 <__sflush_r+0xb2>
 8007fba:	4a2a      	ldr	r2, [pc, #168]	@ (8008064 <__sflush_r+0x104>)
 8007fbc:	410a      	asrs	r2, r1
 8007fbe:	07d6      	lsls	r6, r2, #31
 8007fc0:	d427      	bmi.n	8008012 <__sflush_r+0xb2>
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	6062      	str	r2, [r4, #4]
 8007fc6:	04d9      	lsls	r1, r3, #19
 8007fc8:	6922      	ldr	r2, [r4, #16]
 8007fca:	6022      	str	r2, [r4, #0]
 8007fcc:	d504      	bpl.n	8007fd8 <__sflush_r+0x78>
 8007fce:	1c42      	adds	r2, r0, #1
 8007fd0:	d101      	bne.n	8007fd6 <__sflush_r+0x76>
 8007fd2:	682b      	ldr	r3, [r5, #0]
 8007fd4:	b903      	cbnz	r3, 8007fd8 <__sflush_r+0x78>
 8007fd6:	6560      	str	r0, [r4, #84]	@ 0x54
 8007fd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007fda:	602f      	str	r7, [r5, #0]
 8007fdc:	b1b9      	cbz	r1, 800800e <__sflush_r+0xae>
 8007fde:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007fe2:	4299      	cmp	r1, r3
 8007fe4:	d002      	beq.n	8007fec <__sflush_r+0x8c>
 8007fe6:	4628      	mov	r0, r5
 8007fe8:	f000 fbac 	bl	8008744 <_free_r>
 8007fec:	2300      	movs	r3, #0
 8007fee:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ff0:	e00d      	b.n	800800e <__sflush_r+0xae>
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	4628      	mov	r0, r5
 8007ff6:	47b0      	blx	r6
 8007ff8:	4602      	mov	r2, r0
 8007ffa:	1c50      	adds	r0, r2, #1
 8007ffc:	d1c9      	bne.n	8007f92 <__sflush_r+0x32>
 8007ffe:	682b      	ldr	r3, [r5, #0]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d0c6      	beq.n	8007f92 <__sflush_r+0x32>
 8008004:	2b1d      	cmp	r3, #29
 8008006:	d001      	beq.n	800800c <__sflush_r+0xac>
 8008008:	2b16      	cmp	r3, #22
 800800a:	d11e      	bne.n	800804a <__sflush_r+0xea>
 800800c:	602f      	str	r7, [r5, #0]
 800800e:	2000      	movs	r0, #0
 8008010:	e022      	b.n	8008058 <__sflush_r+0xf8>
 8008012:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008016:	b21b      	sxth	r3, r3
 8008018:	e01b      	b.n	8008052 <__sflush_r+0xf2>
 800801a:	690f      	ldr	r7, [r1, #16]
 800801c:	2f00      	cmp	r7, #0
 800801e:	d0f6      	beq.n	800800e <__sflush_r+0xae>
 8008020:	0793      	lsls	r3, r2, #30
 8008022:	680e      	ldr	r6, [r1, #0]
 8008024:	bf08      	it	eq
 8008026:	694b      	ldreq	r3, [r1, #20]
 8008028:	600f      	str	r7, [r1, #0]
 800802a:	bf18      	it	ne
 800802c:	2300      	movne	r3, #0
 800802e:	eba6 0807 	sub.w	r8, r6, r7
 8008032:	608b      	str	r3, [r1, #8]
 8008034:	f1b8 0f00 	cmp.w	r8, #0
 8008038:	dde9      	ble.n	800800e <__sflush_r+0xae>
 800803a:	6a21      	ldr	r1, [r4, #32]
 800803c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800803e:	4643      	mov	r3, r8
 8008040:	463a      	mov	r2, r7
 8008042:	4628      	mov	r0, r5
 8008044:	47b0      	blx	r6
 8008046:	2800      	cmp	r0, #0
 8008048:	dc08      	bgt.n	800805c <__sflush_r+0xfc>
 800804a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800804e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008052:	81a3      	strh	r3, [r4, #12]
 8008054:	f04f 30ff 	mov.w	r0, #4294967295
 8008058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800805c:	4407      	add	r7, r0
 800805e:	eba8 0800 	sub.w	r8, r8, r0
 8008062:	e7e7      	b.n	8008034 <__sflush_r+0xd4>
 8008064:	dfbffffe 	.word	0xdfbffffe

08008068 <_fflush_r>:
 8008068:	b538      	push	{r3, r4, r5, lr}
 800806a:	690b      	ldr	r3, [r1, #16]
 800806c:	4605      	mov	r5, r0
 800806e:	460c      	mov	r4, r1
 8008070:	b913      	cbnz	r3, 8008078 <_fflush_r+0x10>
 8008072:	2500      	movs	r5, #0
 8008074:	4628      	mov	r0, r5
 8008076:	bd38      	pop	{r3, r4, r5, pc}
 8008078:	b118      	cbz	r0, 8008082 <_fflush_r+0x1a>
 800807a:	6a03      	ldr	r3, [r0, #32]
 800807c:	b90b      	cbnz	r3, 8008082 <_fflush_r+0x1a>
 800807e:	f000 f8bb 	bl	80081f8 <__sinit>
 8008082:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d0f3      	beq.n	8008072 <_fflush_r+0xa>
 800808a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800808c:	07d0      	lsls	r0, r2, #31
 800808e:	d404      	bmi.n	800809a <_fflush_r+0x32>
 8008090:	0599      	lsls	r1, r3, #22
 8008092:	d402      	bmi.n	800809a <_fflush_r+0x32>
 8008094:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008096:	f000 fb44 	bl	8008722 <__retarget_lock_acquire_recursive>
 800809a:	4628      	mov	r0, r5
 800809c:	4621      	mov	r1, r4
 800809e:	f7ff ff5f 	bl	8007f60 <__sflush_r>
 80080a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80080a4:	07da      	lsls	r2, r3, #31
 80080a6:	4605      	mov	r5, r0
 80080a8:	d4e4      	bmi.n	8008074 <_fflush_r+0xc>
 80080aa:	89a3      	ldrh	r3, [r4, #12]
 80080ac:	059b      	lsls	r3, r3, #22
 80080ae:	d4e1      	bmi.n	8008074 <_fflush_r+0xc>
 80080b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080b2:	f000 fb37 	bl	8008724 <__retarget_lock_release_recursive>
 80080b6:	e7dd      	b.n	8008074 <_fflush_r+0xc>

080080b8 <fflush>:
 80080b8:	4601      	mov	r1, r0
 80080ba:	b920      	cbnz	r0, 80080c6 <fflush+0xe>
 80080bc:	4a04      	ldr	r2, [pc, #16]	@ (80080d0 <fflush+0x18>)
 80080be:	4905      	ldr	r1, [pc, #20]	@ (80080d4 <fflush+0x1c>)
 80080c0:	4805      	ldr	r0, [pc, #20]	@ (80080d8 <fflush+0x20>)
 80080c2:	f000 b8b1 	b.w	8008228 <_fwalk_sglue>
 80080c6:	4b05      	ldr	r3, [pc, #20]	@ (80080dc <fflush+0x24>)
 80080c8:	6818      	ldr	r0, [r3, #0]
 80080ca:	f7ff bfcd 	b.w	8008068 <_fflush_r>
 80080ce:	bf00      	nop
 80080d0:	20000010 	.word	0x20000010
 80080d4:	08008069 	.word	0x08008069
 80080d8:	20000020 	.word	0x20000020
 80080dc:	2000001c 	.word	0x2000001c

080080e0 <std>:
 80080e0:	2300      	movs	r3, #0
 80080e2:	b510      	push	{r4, lr}
 80080e4:	4604      	mov	r4, r0
 80080e6:	e9c0 3300 	strd	r3, r3, [r0]
 80080ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80080ee:	6083      	str	r3, [r0, #8]
 80080f0:	8181      	strh	r1, [r0, #12]
 80080f2:	6643      	str	r3, [r0, #100]	@ 0x64
 80080f4:	81c2      	strh	r2, [r0, #14]
 80080f6:	6183      	str	r3, [r0, #24]
 80080f8:	4619      	mov	r1, r3
 80080fa:	2208      	movs	r2, #8
 80080fc:	305c      	adds	r0, #92	@ 0x5c
 80080fe:	f000 fa2d 	bl	800855c <memset>
 8008102:	4b0d      	ldr	r3, [pc, #52]	@ (8008138 <std+0x58>)
 8008104:	6263      	str	r3, [r4, #36]	@ 0x24
 8008106:	4b0d      	ldr	r3, [pc, #52]	@ (800813c <std+0x5c>)
 8008108:	62a3      	str	r3, [r4, #40]	@ 0x28
 800810a:	4b0d      	ldr	r3, [pc, #52]	@ (8008140 <std+0x60>)
 800810c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800810e:	4b0d      	ldr	r3, [pc, #52]	@ (8008144 <std+0x64>)
 8008110:	6323      	str	r3, [r4, #48]	@ 0x30
 8008112:	4b0d      	ldr	r3, [pc, #52]	@ (8008148 <std+0x68>)
 8008114:	6224      	str	r4, [r4, #32]
 8008116:	429c      	cmp	r4, r3
 8008118:	d006      	beq.n	8008128 <std+0x48>
 800811a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800811e:	4294      	cmp	r4, r2
 8008120:	d002      	beq.n	8008128 <std+0x48>
 8008122:	33d0      	adds	r3, #208	@ 0xd0
 8008124:	429c      	cmp	r4, r3
 8008126:	d105      	bne.n	8008134 <std+0x54>
 8008128:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800812c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008130:	f000 baf6 	b.w	8008720 <__retarget_lock_init_recursive>
 8008134:	bd10      	pop	{r4, pc}
 8008136:	bf00      	nop
 8008138:	080083ad 	.word	0x080083ad
 800813c:	080083cf 	.word	0x080083cf
 8008140:	08008407 	.word	0x08008407
 8008144:	0800842b 	.word	0x0800842b
 8008148:	20019b7c 	.word	0x20019b7c

0800814c <stdio_exit_handler>:
 800814c:	4a02      	ldr	r2, [pc, #8]	@ (8008158 <stdio_exit_handler+0xc>)
 800814e:	4903      	ldr	r1, [pc, #12]	@ (800815c <stdio_exit_handler+0x10>)
 8008150:	4803      	ldr	r0, [pc, #12]	@ (8008160 <stdio_exit_handler+0x14>)
 8008152:	f000 b869 	b.w	8008228 <_fwalk_sglue>
 8008156:	bf00      	nop
 8008158:	20000010 	.word	0x20000010
 800815c:	08008069 	.word	0x08008069
 8008160:	20000020 	.word	0x20000020

08008164 <cleanup_stdio>:
 8008164:	6841      	ldr	r1, [r0, #4]
 8008166:	4b0c      	ldr	r3, [pc, #48]	@ (8008198 <cleanup_stdio+0x34>)
 8008168:	4299      	cmp	r1, r3
 800816a:	b510      	push	{r4, lr}
 800816c:	4604      	mov	r4, r0
 800816e:	d001      	beq.n	8008174 <cleanup_stdio+0x10>
 8008170:	f7ff ff7a 	bl	8008068 <_fflush_r>
 8008174:	68a1      	ldr	r1, [r4, #8]
 8008176:	4b09      	ldr	r3, [pc, #36]	@ (800819c <cleanup_stdio+0x38>)
 8008178:	4299      	cmp	r1, r3
 800817a:	d002      	beq.n	8008182 <cleanup_stdio+0x1e>
 800817c:	4620      	mov	r0, r4
 800817e:	f7ff ff73 	bl	8008068 <_fflush_r>
 8008182:	68e1      	ldr	r1, [r4, #12]
 8008184:	4b06      	ldr	r3, [pc, #24]	@ (80081a0 <cleanup_stdio+0x3c>)
 8008186:	4299      	cmp	r1, r3
 8008188:	d004      	beq.n	8008194 <cleanup_stdio+0x30>
 800818a:	4620      	mov	r0, r4
 800818c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008190:	f7ff bf6a 	b.w	8008068 <_fflush_r>
 8008194:	bd10      	pop	{r4, pc}
 8008196:	bf00      	nop
 8008198:	20019b7c 	.word	0x20019b7c
 800819c:	20019be4 	.word	0x20019be4
 80081a0:	20019c4c 	.word	0x20019c4c

080081a4 <global_stdio_init.part.0>:
 80081a4:	b510      	push	{r4, lr}
 80081a6:	4b0b      	ldr	r3, [pc, #44]	@ (80081d4 <global_stdio_init.part.0+0x30>)
 80081a8:	4c0b      	ldr	r4, [pc, #44]	@ (80081d8 <global_stdio_init.part.0+0x34>)
 80081aa:	4a0c      	ldr	r2, [pc, #48]	@ (80081dc <global_stdio_init.part.0+0x38>)
 80081ac:	601a      	str	r2, [r3, #0]
 80081ae:	4620      	mov	r0, r4
 80081b0:	2200      	movs	r2, #0
 80081b2:	2104      	movs	r1, #4
 80081b4:	f7ff ff94 	bl	80080e0 <std>
 80081b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80081bc:	2201      	movs	r2, #1
 80081be:	2109      	movs	r1, #9
 80081c0:	f7ff ff8e 	bl	80080e0 <std>
 80081c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80081c8:	2202      	movs	r2, #2
 80081ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081ce:	2112      	movs	r1, #18
 80081d0:	f7ff bf86 	b.w	80080e0 <std>
 80081d4:	20019cb4 	.word	0x20019cb4
 80081d8:	20019b7c 	.word	0x20019b7c
 80081dc:	0800814d 	.word	0x0800814d

080081e0 <__sfp_lock_acquire>:
 80081e0:	4801      	ldr	r0, [pc, #4]	@ (80081e8 <__sfp_lock_acquire+0x8>)
 80081e2:	f000 ba9e 	b.w	8008722 <__retarget_lock_acquire_recursive>
 80081e6:	bf00      	nop
 80081e8:	20019cbd 	.word	0x20019cbd

080081ec <__sfp_lock_release>:
 80081ec:	4801      	ldr	r0, [pc, #4]	@ (80081f4 <__sfp_lock_release+0x8>)
 80081ee:	f000 ba99 	b.w	8008724 <__retarget_lock_release_recursive>
 80081f2:	bf00      	nop
 80081f4:	20019cbd 	.word	0x20019cbd

080081f8 <__sinit>:
 80081f8:	b510      	push	{r4, lr}
 80081fa:	4604      	mov	r4, r0
 80081fc:	f7ff fff0 	bl	80081e0 <__sfp_lock_acquire>
 8008200:	6a23      	ldr	r3, [r4, #32]
 8008202:	b11b      	cbz	r3, 800820c <__sinit+0x14>
 8008204:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008208:	f7ff bff0 	b.w	80081ec <__sfp_lock_release>
 800820c:	4b04      	ldr	r3, [pc, #16]	@ (8008220 <__sinit+0x28>)
 800820e:	6223      	str	r3, [r4, #32]
 8008210:	4b04      	ldr	r3, [pc, #16]	@ (8008224 <__sinit+0x2c>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d1f5      	bne.n	8008204 <__sinit+0xc>
 8008218:	f7ff ffc4 	bl	80081a4 <global_stdio_init.part.0>
 800821c:	e7f2      	b.n	8008204 <__sinit+0xc>
 800821e:	bf00      	nop
 8008220:	08008165 	.word	0x08008165
 8008224:	20019cb4 	.word	0x20019cb4

08008228 <_fwalk_sglue>:
 8008228:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800822c:	4607      	mov	r7, r0
 800822e:	4688      	mov	r8, r1
 8008230:	4614      	mov	r4, r2
 8008232:	2600      	movs	r6, #0
 8008234:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008238:	f1b9 0901 	subs.w	r9, r9, #1
 800823c:	d505      	bpl.n	800824a <_fwalk_sglue+0x22>
 800823e:	6824      	ldr	r4, [r4, #0]
 8008240:	2c00      	cmp	r4, #0
 8008242:	d1f7      	bne.n	8008234 <_fwalk_sglue+0xc>
 8008244:	4630      	mov	r0, r6
 8008246:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800824a:	89ab      	ldrh	r3, [r5, #12]
 800824c:	2b01      	cmp	r3, #1
 800824e:	d907      	bls.n	8008260 <_fwalk_sglue+0x38>
 8008250:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008254:	3301      	adds	r3, #1
 8008256:	d003      	beq.n	8008260 <_fwalk_sglue+0x38>
 8008258:	4629      	mov	r1, r5
 800825a:	4638      	mov	r0, r7
 800825c:	47c0      	blx	r8
 800825e:	4306      	orrs	r6, r0
 8008260:	3568      	adds	r5, #104	@ 0x68
 8008262:	e7e9      	b.n	8008238 <_fwalk_sglue+0x10>

08008264 <iprintf>:
 8008264:	b40f      	push	{r0, r1, r2, r3}
 8008266:	b507      	push	{r0, r1, r2, lr}
 8008268:	4906      	ldr	r1, [pc, #24]	@ (8008284 <iprintf+0x20>)
 800826a:	ab04      	add	r3, sp, #16
 800826c:	6808      	ldr	r0, [r1, #0]
 800826e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008272:	6881      	ldr	r1, [r0, #8]
 8008274:	9301      	str	r3, [sp, #4]
 8008276:	f000 fcdf 	bl	8008c38 <_vfiprintf_r>
 800827a:	b003      	add	sp, #12
 800827c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008280:	b004      	add	sp, #16
 8008282:	4770      	bx	lr
 8008284:	2000001c 	.word	0x2000001c

08008288 <_puts_r>:
 8008288:	6a03      	ldr	r3, [r0, #32]
 800828a:	b570      	push	{r4, r5, r6, lr}
 800828c:	6884      	ldr	r4, [r0, #8]
 800828e:	4605      	mov	r5, r0
 8008290:	460e      	mov	r6, r1
 8008292:	b90b      	cbnz	r3, 8008298 <_puts_r+0x10>
 8008294:	f7ff ffb0 	bl	80081f8 <__sinit>
 8008298:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800829a:	07db      	lsls	r3, r3, #31
 800829c:	d405      	bmi.n	80082aa <_puts_r+0x22>
 800829e:	89a3      	ldrh	r3, [r4, #12]
 80082a0:	0598      	lsls	r0, r3, #22
 80082a2:	d402      	bmi.n	80082aa <_puts_r+0x22>
 80082a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80082a6:	f000 fa3c 	bl	8008722 <__retarget_lock_acquire_recursive>
 80082aa:	89a3      	ldrh	r3, [r4, #12]
 80082ac:	0719      	lsls	r1, r3, #28
 80082ae:	d502      	bpl.n	80082b6 <_puts_r+0x2e>
 80082b0:	6923      	ldr	r3, [r4, #16]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d135      	bne.n	8008322 <_puts_r+0x9a>
 80082b6:	4621      	mov	r1, r4
 80082b8:	4628      	mov	r0, r5
 80082ba:	f000 f8f9 	bl	80084b0 <__swsetup_r>
 80082be:	b380      	cbz	r0, 8008322 <_puts_r+0x9a>
 80082c0:	f04f 35ff 	mov.w	r5, #4294967295
 80082c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80082c6:	07da      	lsls	r2, r3, #31
 80082c8:	d405      	bmi.n	80082d6 <_puts_r+0x4e>
 80082ca:	89a3      	ldrh	r3, [r4, #12]
 80082cc:	059b      	lsls	r3, r3, #22
 80082ce:	d402      	bmi.n	80082d6 <_puts_r+0x4e>
 80082d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80082d2:	f000 fa27 	bl	8008724 <__retarget_lock_release_recursive>
 80082d6:	4628      	mov	r0, r5
 80082d8:	bd70      	pop	{r4, r5, r6, pc}
 80082da:	2b00      	cmp	r3, #0
 80082dc:	da04      	bge.n	80082e8 <_puts_r+0x60>
 80082de:	69a2      	ldr	r2, [r4, #24]
 80082e0:	429a      	cmp	r2, r3
 80082e2:	dc17      	bgt.n	8008314 <_puts_r+0x8c>
 80082e4:	290a      	cmp	r1, #10
 80082e6:	d015      	beq.n	8008314 <_puts_r+0x8c>
 80082e8:	6823      	ldr	r3, [r4, #0]
 80082ea:	1c5a      	adds	r2, r3, #1
 80082ec:	6022      	str	r2, [r4, #0]
 80082ee:	7019      	strb	r1, [r3, #0]
 80082f0:	68a3      	ldr	r3, [r4, #8]
 80082f2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80082f6:	3b01      	subs	r3, #1
 80082f8:	60a3      	str	r3, [r4, #8]
 80082fa:	2900      	cmp	r1, #0
 80082fc:	d1ed      	bne.n	80082da <_puts_r+0x52>
 80082fe:	2b00      	cmp	r3, #0
 8008300:	da11      	bge.n	8008326 <_puts_r+0x9e>
 8008302:	4622      	mov	r2, r4
 8008304:	210a      	movs	r1, #10
 8008306:	4628      	mov	r0, r5
 8008308:	f000 f893 	bl	8008432 <__swbuf_r>
 800830c:	3001      	adds	r0, #1
 800830e:	d0d7      	beq.n	80082c0 <_puts_r+0x38>
 8008310:	250a      	movs	r5, #10
 8008312:	e7d7      	b.n	80082c4 <_puts_r+0x3c>
 8008314:	4622      	mov	r2, r4
 8008316:	4628      	mov	r0, r5
 8008318:	f000 f88b 	bl	8008432 <__swbuf_r>
 800831c:	3001      	adds	r0, #1
 800831e:	d1e7      	bne.n	80082f0 <_puts_r+0x68>
 8008320:	e7ce      	b.n	80082c0 <_puts_r+0x38>
 8008322:	3e01      	subs	r6, #1
 8008324:	e7e4      	b.n	80082f0 <_puts_r+0x68>
 8008326:	6823      	ldr	r3, [r4, #0]
 8008328:	1c5a      	adds	r2, r3, #1
 800832a:	6022      	str	r2, [r4, #0]
 800832c:	220a      	movs	r2, #10
 800832e:	701a      	strb	r2, [r3, #0]
 8008330:	e7ee      	b.n	8008310 <_puts_r+0x88>
	...

08008334 <puts>:
 8008334:	4b02      	ldr	r3, [pc, #8]	@ (8008340 <puts+0xc>)
 8008336:	4601      	mov	r1, r0
 8008338:	6818      	ldr	r0, [r3, #0]
 800833a:	f7ff bfa5 	b.w	8008288 <_puts_r>
 800833e:	bf00      	nop
 8008340:	2000001c 	.word	0x2000001c

08008344 <sniprintf>:
 8008344:	b40c      	push	{r2, r3}
 8008346:	b530      	push	{r4, r5, lr}
 8008348:	4b17      	ldr	r3, [pc, #92]	@ (80083a8 <sniprintf+0x64>)
 800834a:	1e0c      	subs	r4, r1, #0
 800834c:	681d      	ldr	r5, [r3, #0]
 800834e:	b09d      	sub	sp, #116	@ 0x74
 8008350:	da08      	bge.n	8008364 <sniprintf+0x20>
 8008352:	238b      	movs	r3, #139	@ 0x8b
 8008354:	602b      	str	r3, [r5, #0]
 8008356:	f04f 30ff 	mov.w	r0, #4294967295
 800835a:	b01d      	add	sp, #116	@ 0x74
 800835c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008360:	b002      	add	sp, #8
 8008362:	4770      	bx	lr
 8008364:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008368:	f8ad 3014 	strh.w	r3, [sp, #20]
 800836c:	bf14      	ite	ne
 800836e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008372:	4623      	moveq	r3, r4
 8008374:	9304      	str	r3, [sp, #16]
 8008376:	9307      	str	r3, [sp, #28]
 8008378:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800837c:	9002      	str	r0, [sp, #8]
 800837e:	9006      	str	r0, [sp, #24]
 8008380:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008384:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008386:	ab21      	add	r3, sp, #132	@ 0x84
 8008388:	a902      	add	r1, sp, #8
 800838a:	4628      	mov	r0, r5
 800838c:	9301      	str	r3, [sp, #4]
 800838e:	f000 fb2d 	bl	80089ec <_svfiprintf_r>
 8008392:	1c43      	adds	r3, r0, #1
 8008394:	bfbc      	itt	lt
 8008396:	238b      	movlt	r3, #139	@ 0x8b
 8008398:	602b      	strlt	r3, [r5, #0]
 800839a:	2c00      	cmp	r4, #0
 800839c:	d0dd      	beq.n	800835a <sniprintf+0x16>
 800839e:	9b02      	ldr	r3, [sp, #8]
 80083a0:	2200      	movs	r2, #0
 80083a2:	701a      	strb	r2, [r3, #0]
 80083a4:	e7d9      	b.n	800835a <sniprintf+0x16>
 80083a6:	bf00      	nop
 80083a8:	2000001c 	.word	0x2000001c

080083ac <__sread>:
 80083ac:	b510      	push	{r4, lr}
 80083ae:	460c      	mov	r4, r1
 80083b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083b4:	f000 f966 	bl	8008684 <_read_r>
 80083b8:	2800      	cmp	r0, #0
 80083ba:	bfab      	itete	ge
 80083bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80083be:	89a3      	ldrhlt	r3, [r4, #12]
 80083c0:	181b      	addge	r3, r3, r0
 80083c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80083c6:	bfac      	ite	ge
 80083c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80083ca:	81a3      	strhlt	r3, [r4, #12]
 80083cc:	bd10      	pop	{r4, pc}

080083ce <__swrite>:
 80083ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083d2:	461f      	mov	r7, r3
 80083d4:	898b      	ldrh	r3, [r1, #12]
 80083d6:	05db      	lsls	r3, r3, #23
 80083d8:	4605      	mov	r5, r0
 80083da:	460c      	mov	r4, r1
 80083dc:	4616      	mov	r6, r2
 80083de:	d505      	bpl.n	80083ec <__swrite+0x1e>
 80083e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083e4:	2302      	movs	r3, #2
 80083e6:	2200      	movs	r2, #0
 80083e8:	f000 f93a 	bl	8008660 <_lseek_r>
 80083ec:	89a3      	ldrh	r3, [r4, #12]
 80083ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80083f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80083f6:	81a3      	strh	r3, [r4, #12]
 80083f8:	4632      	mov	r2, r6
 80083fa:	463b      	mov	r3, r7
 80083fc:	4628      	mov	r0, r5
 80083fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008402:	f000 b951 	b.w	80086a8 <_write_r>

08008406 <__sseek>:
 8008406:	b510      	push	{r4, lr}
 8008408:	460c      	mov	r4, r1
 800840a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800840e:	f000 f927 	bl	8008660 <_lseek_r>
 8008412:	1c43      	adds	r3, r0, #1
 8008414:	89a3      	ldrh	r3, [r4, #12]
 8008416:	bf15      	itete	ne
 8008418:	6560      	strne	r0, [r4, #84]	@ 0x54
 800841a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800841e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008422:	81a3      	strheq	r3, [r4, #12]
 8008424:	bf18      	it	ne
 8008426:	81a3      	strhne	r3, [r4, #12]
 8008428:	bd10      	pop	{r4, pc}

0800842a <__sclose>:
 800842a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800842e:	f000 b8b1 	b.w	8008594 <_close_r>

08008432 <__swbuf_r>:
 8008432:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008434:	460e      	mov	r6, r1
 8008436:	4614      	mov	r4, r2
 8008438:	4605      	mov	r5, r0
 800843a:	b118      	cbz	r0, 8008444 <__swbuf_r+0x12>
 800843c:	6a03      	ldr	r3, [r0, #32]
 800843e:	b90b      	cbnz	r3, 8008444 <__swbuf_r+0x12>
 8008440:	f7ff feda 	bl	80081f8 <__sinit>
 8008444:	69a3      	ldr	r3, [r4, #24]
 8008446:	60a3      	str	r3, [r4, #8]
 8008448:	89a3      	ldrh	r3, [r4, #12]
 800844a:	071a      	lsls	r2, r3, #28
 800844c:	d501      	bpl.n	8008452 <__swbuf_r+0x20>
 800844e:	6923      	ldr	r3, [r4, #16]
 8008450:	b943      	cbnz	r3, 8008464 <__swbuf_r+0x32>
 8008452:	4621      	mov	r1, r4
 8008454:	4628      	mov	r0, r5
 8008456:	f000 f82b 	bl	80084b0 <__swsetup_r>
 800845a:	b118      	cbz	r0, 8008464 <__swbuf_r+0x32>
 800845c:	f04f 37ff 	mov.w	r7, #4294967295
 8008460:	4638      	mov	r0, r7
 8008462:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008464:	6823      	ldr	r3, [r4, #0]
 8008466:	6922      	ldr	r2, [r4, #16]
 8008468:	1a98      	subs	r0, r3, r2
 800846a:	6963      	ldr	r3, [r4, #20]
 800846c:	b2f6      	uxtb	r6, r6
 800846e:	4283      	cmp	r3, r0
 8008470:	4637      	mov	r7, r6
 8008472:	dc05      	bgt.n	8008480 <__swbuf_r+0x4e>
 8008474:	4621      	mov	r1, r4
 8008476:	4628      	mov	r0, r5
 8008478:	f7ff fdf6 	bl	8008068 <_fflush_r>
 800847c:	2800      	cmp	r0, #0
 800847e:	d1ed      	bne.n	800845c <__swbuf_r+0x2a>
 8008480:	68a3      	ldr	r3, [r4, #8]
 8008482:	3b01      	subs	r3, #1
 8008484:	60a3      	str	r3, [r4, #8]
 8008486:	6823      	ldr	r3, [r4, #0]
 8008488:	1c5a      	adds	r2, r3, #1
 800848a:	6022      	str	r2, [r4, #0]
 800848c:	701e      	strb	r6, [r3, #0]
 800848e:	6962      	ldr	r2, [r4, #20]
 8008490:	1c43      	adds	r3, r0, #1
 8008492:	429a      	cmp	r2, r3
 8008494:	d004      	beq.n	80084a0 <__swbuf_r+0x6e>
 8008496:	89a3      	ldrh	r3, [r4, #12]
 8008498:	07db      	lsls	r3, r3, #31
 800849a:	d5e1      	bpl.n	8008460 <__swbuf_r+0x2e>
 800849c:	2e0a      	cmp	r6, #10
 800849e:	d1df      	bne.n	8008460 <__swbuf_r+0x2e>
 80084a0:	4621      	mov	r1, r4
 80084a2:	4628      	mov	r0, r5
 80084a4:	f7ff fde0 	bl	8008068 <_fflush_r>
 80084a8:	2800      	cmp	r0, #0
 80084aa:	d0d9      	beq.n	8008460 <__swbuf_r+0x2e>
 80084ac:	e7d6      	b.n	800845c <__swbuf_r+0x2a>
	...

080084b0 <__swsetup_r>:
 80084b0:	b538      	push	{r3, r4, r5, lr}
 80084b2:	4b29      	ldr	r3, [pc, #164]	@ (8008558 <__swsetup_r+0xa8>)
 80084b4:	4605      	mov	r5, r0
 80084b6:	6818      	ldr	r0, [r3, #0]
 80084b8:	460c      	mov	r4, r1
 80084ba:	b118      	cbz	r0, 80084c4 <__swsetup_r+0x14>
 80084bc:	6a03      	ldr	r3, [r0, #32]
 80084be:	b90b      	cbnz	r3, 80084c4 <__swsetup_r+0x14>
 80084c0:	f7ff fe9a 	bl	80081f8 <__sinit>
 80084c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084c8:	0719      	lsls	r1, r3, #28
 80084ca:	d422      	bmi.n	8008512 <__swsetup_r+0x62>
 80084cc:	06da      	lsls	r2, r3, #27
 80084ce:	d407      	bmi.n	80084e0 <__swsetup_r+0x30>
 80084d0:	2209      	movs	r2, #9
 80084d2:	602a      	str	r2, [r5, #0]
 80084d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80084d8:	81a3      	strh	r3, [r4, #12]
 80084da:	f04f 30ff 	mov.w	r0, #4294967295
 80084de:	e033      	b.n	8008548 <__swsetup_r+0x98>
 80084e0:	0758      	lsls	r0, r3, #29
 80084e2:	d512      	bpl.n	800850a <__swsetup_r+0x5a>
 80084e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80084e6:	b141      	cbz	r1, 80084fa <__swsetup_r+0x4a>
 80084e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80084ec:	4299      	cmp	r1, r3
 80084ee:	d002      	beq.n	80084f6 <__swsetup_r+0x46>
 80084f0:	4628      	mov	r0, r5
 80084f2:	f000 f927 	bl	8008744 <_free_r>
 80084f6:	2300      	movs	r3, #0
 80084f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80084fa:	89a3      	ldrh	r3, [r4, #12]
 80084fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008500:	81a3      	strh	r3, [r4, #12]
 8008502:	2300      	movs	r3, #0
 8008504:	6063      	str	r3, [r4, #4]
 8008506:	6923      	ldr	r3, [r4, #16]
 8008508:	6023      	str	r3, [r4, #0]
 800850a:	89a3      	ldrh	r3, [r4, #12]
 800850c:	f043 0308 	orr.w	r3, r3, #8
 8008510:	81a3      	strh	r3, [r4, #12]
 8008512:	6923      	ldr	r3, [r4, #16]
 8008514:	b94b      	cbnz	r3, 800852a <__swsetup_r+0x7a>
 8008516:	89a3      	ldrh	r3, [r4, #12]
 8008518:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800851c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008520:	d003      	beq.n	800852a <__swsetup_r+0x7a>
 8008522:	4621      	mov	r1, r4
 8008524:	4628      	mov	r0, r5
 8008526:	f000 fe53 	bl	80091d0 <__smakebuf_r>
 800852a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800852e:	f013 0201 	ands.w	r2, r3, #1
 8008532:	d00a      	beq.n	800854a <__swsetup_r+0x9a>
 8008534:	2200      	movs	r2, #0
 8008536:	60a2      	str	r2, [r4, #8]
 8008538:	6962      	ldr	r2, [r4, #20]
 800853a:	4252      	negs	r2, r2
 800853c:	61a2      	str	r2, [r4, #24]
 800853e:	6922      	ldr	r2, [r4, #16]
 8008540:	b942      	cbnz	r2, 8008554 <__swsetup_r+0xa4>
 8008542:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008546:	d1c5      	bne.n	80084d4 <__swsetup_r+0x24>
 8008548:	bd38      	pop	{r3, r4, r5, pc}
 800854a:	0799      	lsls	r1, r3, #30
 800854c:	bf58      	it	pl
 800854e:	6962      	ldrpl	r2, [r4, #20]
 8008550:	60a2      	str	r2, [r4, #8]
 8008552:	e7f4      	b.n	800853e <__swsetup_r+0x8e>
 8008554:	2000      	movs	r0, #0
 8008556:	e7f7      	b.n	8008548 <__swsetup_r+0x98>
 8008558:	2000001c 	.word	0x2000001c

0800855c <memset>:
 800855c:	4402      	add	r2, r0
 800855e:	4603      	mov	r3, r0
 8008560:	4293      	cmp	r3, r2
 8008562:	d100      	bne.n	8008566 <memset+0xa>
 8008564:	4770      	bx	lr
 8008566:	f803 1b01 	strb.w	r1, [r3], #1
 800856a:	e7f9      	b.n	8008560 <memset+0x4>

0800856c <strncpy>:
 800856c:	b510      	push	{r4, lr}
 800856e:	3901      	subs	r1, #1
 8008570:	4603      	mov	r3, r0
 8008572:	b132      	cbz	r2, 8008582 <strncpy+0x16>
 8008574:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008578:	f803 4b01 	strb.w	r4, [r3], #1
 800857c:	3a01      	subs	r2, #1
 800857e:	2c00      	cmp	r4, #0
 8008580:	d1f7      	bne.n	8008572 <strncpy+0x6>
 8008582:	441a      	add	r2, r3
 8008584:	2100      	movs	r1, #0
 8008586:	4293      	cmp	r3, r2
 8008588:	d100      	bne.n	800858c <strncpy+0x20>
 800858a:	bd10      	pop	{r4, pc}
 800858c:	f803 1b01 	strb.w	r1, [r3], #1
 8008590:	e7f9      	b.n	8008586 <strncpy+0x1a>
	...

08008594 <_close_r>:
 8008594:	b538      	push	{r3, r4, r5, lr}
 8008596:	4d06      	ldr	r5, [pc, #24]	@ (80085b0 <_close_r+0x1c>)
 8008598:	2300      	movs	r3, #0
 800859a:	4604      	mov	r4, r0
 800859c:	4608      	mov	r0, r1
 800859e:	602b      	str	r3, [r5, #0]
 80085a0:	f7f9 f90b 	bl	80017ba <_close>
 80085a4:	1c43      	adds	r3, r0, #1
 80085a6:	d102      	bne.n	80085ae <_close_r+0x1a>
 80085a8:	682b      	ldr	r3, [r5, #0]
 80085aa:	b103      	cbz	r3, 80085ae <_close_r+0x1a>
 80085ac:	6023      	str	r3, [r4, #0]
 80085ae:	bd38      	pop	{r3, r4, r5, pc}
 80085b0:	20019cb8 	.word	0x20019cb8

080085b4 <_reclaim_reent>:
 80085b4:	4b29      	ldr	r3, [pc, #164]	@ (800865c <_reclaim_reent+0xa8>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	4283      	cmp	r3, r0
 80085ba:	b570      	push	{r4, r5, r6, lr}
 80085bc:	4604      	mov	r4, r0
 80085be:	d04b      	beq.n	8008658 <_reclaim_reent+0xa4>
 80085c0:	69c3      	ldr	r3, [r0, #28]
 80085c2:	b1ab      	cbz	r3, 80085f0 <_reclaim_reent+0x3c>
 80085c4:	68db      	ldr	r3, [r3, #12]
 80085c6:	b16b      	cbz	r3, 80085e4 <_reclaim_reent+0x30>
 80085c8:	2500      	movs	r5, #0
 80085ca:	69e3      	ldr	r3, [r4, #28]
 80085cc:	68db      	ldr	r3, [r3, #12]
 80085ce:	5959      	ldr	r1, [r3, r5]
 80085d0:	2900      	cmp	r1, #0
 80085d2:	d13b      	bne.n	800864c <_reclaim_reent+0x98>
 80085d4:	3504      	adds	r5, #4
 80085d6:	2d80      	cmp	r5, #128	@ 0x80
 80085d8:	d1f7      	bne.n	80085ca <_reclaim_reent+0x16>
 80085da:	69e3      	ldr	r3, [r4, #28]
 80085dc:	4620      	mov	r0, r4
 80085de:	68d9      	ldr	r1, [r3, #12]
 80085e0:	f000 f8b0 	bl	8008744 <_free_r>
 80085e4:	69e3      	ldr	r3, [r4, #28]
 80085e6:	6819      	ldr	r1, [r3, #0]
 80085e8:	b111      	cbz	r1, 80085f0 <_reclaim_reent+0x3c>
 80085ea:	4620      	mov	r0, r4
 80085ec:	f000 f8aa 	bl	8008744 <_free_r>
 80085f0:	6961      	ldr	r1, [r4, #20]
 80085f2:	b111      	cbz	r1, 80085fa <_reclaim_reent+0x46>
 80085f4:	4620      	mov	r0, r4
 80085f6:	f000 f8a5 	bl	8008744 <_free_r>
 80085fa:	69e1      	ldr	r1, [r4, #28]
 80085fc:	b111      	cbz	r1, 8008604 <_reclaim_reent+0x50>
 80085fe:	4620      	mov	r0, r4
 8008600:	f000 f8a0 	bl	8008744 <_free_r>
 8008604:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008606:	b111      	cbz	r1, 800860e <_reclaim_reent+0x5a>
 8008608:	4620      	mov	r0, r4
 800860a:	f000 f89b 	bl	8008744 <_free_r>
 800860e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008610:	b111      	cbz	r1, 8008618 <_reclaim_reent+0x64>
 8008612:	4620      	mov	r0, r4
 8008614:	f000 f896 	bl	8008744 <_free_r>
 8008618:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800861a:	b111      	cbz	r1, 8008622 <_reclaim_reent+0x6e>
 800861c:	4620      	mov	r0, r4
 800861e:	f000 f891 	bl	8008744 <_free_r>
 8008622:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008624:	b111      	cbz	r1, 800862c <_reclaim_reent+0x78>
 8008626:	4620      	mov	r0, r4
 8008628:	f000 f88c 	bl	8008744 <_free_r>
 800862c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800862e:	b111      	cbz	r1, 8008636 <_reclaim_reent+0x82>
 8008630:	4620      	mov	r0, r4
 8008632:	f000 f887 	bl	8008744 <_free_r>
 8008636:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008638:	b111      	cbz	r1, 8008640 <_reclaim_reent+0x8c>
 800863a:	4620      	mov	r0, r4
 800863c:	f000 f882 	bl	8008744 <_free_r>
 8008640:	6a23      	ldr	r3, [r4, #32]
 8008642:	b14b      	cbz	r3, 8008658 <_reclaim_reent+0xa4>
 8008644:	4620      	mov	r0, r4
 8008646:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800864a:	4718      	bx	r3
 800864c:	680e      	ldr	r6, [r1, #0]
 800864e:	4620      	mov	r0, r4
 8008650:	f000 f878 	bl	8008744 <_free_r>
 8008654:	4631      	mov	r1, r6
 8008656:	e7bb      	b.n	80085d0 <_reclaim_reent+0x1c>
 8008658:	bd70      	pop	{r4, r5, r6, pc}
 800865a:	bf00      	nop
 800865c:	2000001c 	.word	0x2000001c

08008660 <_lseek_r>:
 8008660:	b538      	push	{r3, r4, r5, lr}
 8008662:	4d07      	ldr	r5, [pc, #28]	@ (8008680 <_lseek_r+0x20>)
 8008664:	4604      	mov	r4, r0
 8008666:	4608      	mov	r0, r1
 8008668:	4611      	mov	r1, r2
 800866a:	2200      	movs	r2, #0
 800866c:	602a      	str	r2, [r5, #0]
 800866e:	461a      	mov	r2, r3
 8008670:	f7f9 f8ca 	bl	8001808 <_lseek>
 8008674:	1c43      	adds	r3, r0, #1
 8008676:	d102      	bne.n	800867e <_lseek_r+0x1e>
 8008678:	682b      	ldr	r3, [r5, #0]
 800867a:	b103      	cbz	r3, 800867e <_lseek_r+0x1e>
 800867c:	6023      	str	r3, [r4, #0]
 800867e:	bd38      	pop	{r3, r4, r5, pc}
 8008680:	20019cb8 	.word	0x20019cb8

08008684 <_read_r>:
 8008684:	b538      	push	{r3, r4, r5, lr}
 8008686:	4d07      	ldr	r5, [pc, #28]	@ (80086a4 <_read_r+0x20>)
 8008688:	4604      	mov	r4, r0
 800868a:	4608      	mov	r0, r1
 800868c:	4611      	mov	r1, r2
 800868e:	2200      	movs	r2, #0
 8008690:	602a      	str	r2, [r5, #0]
 8008692:	461a      	mov	r2, r3
 8008694:	f7f9 f858 	bl	8001748 <_read>
 8008698:	1c43      	adds	r3, r0, #1
 800869a:	d102      	bne.n	80086a2 <_read_r+0x1e>
 800869c:	682b      	ldr	r3, [r5, #0]
 800869e:	b103      	cbz	r3, 80086a2 <_read_r+0x1e>
 80086a0:	6023      	str	r3, [r4, #0]
 80086a2:	bd38      	pop	{r3, r4, r5, pc}
 80086a4:	20019cb8 	.word	0x20019cb8

080086a8 <_write_r>:
 80086a8:	b538      	push	{r3, r4, r5, lr}
 80086aa:	4d07      	ldr	r5, [pc, #28]	@ (80086c8 <_write_r+0x20>)
 80086ac:	4604      	mov	r4, r0
 80086ae:	4608      	mov	r0, r1
 80086b0:	4611      	mov	r1, r2
 80086b2:	2200      	movs	r2, #0
 80086b4:	602a      	str	r2, [r5, #0]
 80086b6:	461a      	mov	r2, r3
 80086b8:	f7f9 f863 	bl	8001782 <_write>
 80086bc:	1c43      	adds	r3, r0, #1
 80086be:	d102      	bne.n	80086c6 <_write_r+0x1e>
 80086c0:	682b      	ldr	r3, [r5, #0]
 80086c2:	b103      	cbz	r3, 80086c6 <_write_r+0x1e>
 80086c4:	6023      	str	r3, [r4, #0]
 80086c6:	bd38      	pop	{r3, r4, r5, pc}
 80086c8:	20019cb8 	.word	0x20019cb8

080086cc <__errno>:
 80086cc:	4b01      	ldr	r3, [pc, #4]	@ (80086d4 <__errno+0x8>)
 80086ce:	6818      	ldr	r0, [r3, #0]
 80086d0:	4770      	bx	lr
 80086d2:	bf00      	nop
 80086d4:	2000001c 	.word	0x2000001c

080086d8 <__libc_init_array>:
 80086d8:	b570      	push	{r4, r5, r6, lr}
 80086da:	4d0d      	ldr	r5, [pc, #52]	@ (8008710 <__libc_init_array+0x38>)
 80086dc:	4c0d      	ldr	r4, [pc, #52]	@ (8008714 <__libc_init_array+0x3c>)
 80086de:	1b64      	subs	r4, r4, r5
 80086e0:	10a4      	asrs	r4, r4, #2
 80086e2:	2600      	movs	r6, #0
 80086e4:	42a6      	cmp	r6, r4
 80086e6:	d109      	bne.n	80086fc <__libc_init_array+0x24>
 80086e8:	4d0b      	ldr	r5, [pc, #44]	@ (8008718 <__libc_init_array+0x40>)
 80086ea:	4c0c      	ldr	r4, [pc, #48]	@ (800871c <__libc_init_array+0x44>)
 80086ec:	f000 fe2e 	bl	800934c <_init>
 80086f0:	1b64      	subs	r4, r4, r5
 80086f2:	10a4      	asrs	r4, r4, #2
 80086f4:	2600      	movs	r6, #0
 80086f6:	42a6      	cmp	r6, r4
 80086f8:	d105      	bne.n	8008706 <__libc_init_array+0x2e>
 80086fa:	bd70      	pop	{r4, r5, r6, pc}
 80086fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008700:	4798      	blx	r3
 8008702:	3601      	adds	r6, #1
 8008704:	e7ee      	b.n	80086e4 <__libc_init_array+0xc>
 8008706:	f855 3b04 	ldr.w	r3, [r5], #4
 800870a:	4798      	blx	r3
 800870c:	3601      	adds	r6, #1
 800870e:	e7f2      	b.n	80086f6 <__libc_init_array+0x1e>
 8008710:	0800a1ec 	.word	0x0800a1ec
 8008714:	0800a1ec 	.word	0x0800a1ec
 8008718:	0800a1ec 	.word	0x0800a1ec
 800871c:	0800a1f0 	.word	0x0800a1f0

08008720 <__retarget_lock_init_recursive>:
 8008720:	4770      	bx	lr

08008722 <__retarget_lock_acquire_recursive>:
 8008722:	4770      	bx	lr

08008724 <__retarget_lock_release_recursive>:
 8008724:	4770      	bx	lr

08008726 <memcpy>:
 8008726:	440a      	add	r2, r1
 8008728:	4291      	cmp	r1, r2
 800872a:	f100 33ff 	add.w	r3, r0, #4294967295
 800872e:	d100      	bne.n	8008732 <memcpy+0xc>
 8008730:	4770      	bx	lr
 8008732:	b510      	push	{r4, lr}
 8008734:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008738:	f803 4f01 	strb.w	r4, [r3, #1]!
 800873c:	4291      	cmp	r1, r2
 800873e:	d1f9      	bne.n	8008734 <memcpy+0xe>
 8008740:	bd10      	pop	{r4, pc}
	...

08008744 <_free_r>:
 8008744:	b538      	push	{r3, r4, r5, lr}
 8008746:	4605      	mov	r5, r0
 8008748:	2900      	cmp	r1, #0
 800874a:	d041      	beq.n	80087d0 <_free_r+0x8c>
 800874c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008750:	1f0c      	subs	r4, r1, #4
 8008752:	2b00      	cmp	r3, #0
 8008754:	bfb8      	it	lt
 8008756:	18e4      	addlt	r4, r4, r3
 8008758:	f000 f8e0 	bl	800891c <__malloc_lock>
 800875c:	4a1d      	ldr	r2, [pc, #116]	@ (80087d4 <_free_r+0x90>)
 800875e:	6813      	ldr	r3, [r2, #0]
 8008760:	b933      	cbnz	r3, 8008770 <_free_r+0x2c>
 8008762:	6063      	str	r3, [r4, #4]
 8008764:	6014      	str	r4, [r2, #0]
 8008766:	4628      	mov	r0, r5
 8008768:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800876c:	f000 b8dc 	b.w	8008928 <__malloc_unlock>
 8008770:	42a3      	cmp	r3, r4
 8008772:	d908      	bls.n	8008786 <_free_r+0x42>
 8008774:	6820      	ldr	r0, [r4, #0]
 8008776:	1821      	adds	r1, r4, r0
 8008778:	428b      	cmp	r3, r1
 800877a:	bf01      	itttt	eq
 800877c:	6819      	ldreq	r1, [r3, #0]
 800877e:	685b      	ldreq	r3, [r3, #4]
 8008780:	1809      	addeq	r1, r1, r0
 8008782:	6021      	streq	r1, [r4, #0]
 8008784:	e7ed      	b.n	8008762 <_free_r+0x1e>
 8008786:	461a      	mov	r2, r3
 8008788:	685b      	ldr	r3, [r3, #4]
 800878a:	b10b      	cbz	r3, 8008790 <_free_r+0x4c>
 800878c:	42a3      	cmp	r3, r4
 800878e:	d9fa      	bls.n	8008786 <_free_r+0x42>
 8008790:	6811      	ldr	r1, [r2, #0]
 8008792:	1850      	adds	r0, r2, r1
 8008794:	42a0      	cmp	r0, r4
 8008796:	d10b      	bne.n	80087b0 <_free_r+0x6c>
 8008798:	6820      	ldr	r0, [r4, #0]
 800879a:	4401      	add	r1, r0
 800879c:	1850      	adds	r0, r2, r1
 800879e:	4283      	cmp	r3, r0
 80087a0:	6011      	str	r1, [r2, #0]
 80087a2:	d1e0      	bne.n	8008766 <_free_r+0x22>
 80087a4:	6818      	ldr	r0, [r3, #0]
 80087a6:	685b      	ldr	r3, [r3, #4]
 80087a8:	6053      	str	r3, [r2, #4]
 80087aa:	4408      	add	r0, r1
 80087ac:	6010      	str	r0, [r2, #0]
 80087ae:	e7da      	b.n	8008766 <_free_r+0x22>
 80087b0:	d902      	bls.n	80087b8 <_free_r+0x74>
 80087b2:	230c      	movs	r3, #12
 80087b4:	602b      	str	r3, [r5, #0]
 80087b6:	e7d6      	b.n	8008766 <_free_r+0x22>
 80087b8:	6820      	ldr	r0, [r4, #0]
 80087ba:	1821      	adds	r1, r4, r0
 80087bc:	428b      	cmp	r3, r1
 80087be:	bf04      	itt	eq
 80087c0:	6819      	ldreq	r1, [r3, #0]
 80087c2:	685b      	ldreq	r3, [r3, #4]
 80087c4:	6063      	str	r3, [r4, #4]
 80087c6:	bf04      	itt	eq
 80087c8:	1809      	addeq	r1, r1, r0
 80087ca:	6021      	streq	r1, [r4, #0]
 80087cc:	6054      	str	r4, [r2, #4]
 80087ce:	e7ca      	b.n	8008766 <_free_r+0x22>
 80087d0:	bd38      	pop	{r3, r4, r5, pc}
 80087d2:	bf00      	nop
 80087d4:	20019cc4 	.word	0x20019cc4

080087d8 <sbrk_aligned>:
 80087d8:	b570      	push	{r4, r5, r6, lr}
 80087da:	4e0f      	ldr	r6, [pc, #60]	@ (8008818 <sbrk_aligned+0x40>)
 80087dc:	460c      	mov	r4, r1
 80087de:	6831      	ldr	r1, [r6, #0]
 80087e0:	4605      	mov	r5, r0
 80087e2:	b911      	cbnz	r1, 80087ea <sbrk_aligned+0x12>
 80087e4:	f000 fd6c 	bl	80092c0 <_sbrk_r>
 80087e8:	6030      	str	r0, [r6, #0]
 80087ea:	4621      	mov	r1, r4
 80087ec:	4628      	mov	r0, r5
 80087ee:	f000 fd67 	bl	80092c0 <_sbrk_r>
 80087f2:	1c43      	adds	r3, r0, #1
 80087f4:	d103      	bne.n	80087fe <sbrk_aligned+0x26>
 80087f6:	f04f 34ff 	mov.w	r4, #4294967295
 80087fa:	4620      	mov	r0, r4
 80087fc:	bd70      	pop	{r4, r5, r6, pc}
 80087fe:	1cc4      	adds	r4, r0, #3
 8008800:	f024 0403 	bic.w	r4, r4, #3
 8008804:	42a0      	cmp	r0, r4
 8008806:	d0f8      	beq.n	80087fa <sbrk_aligned+0x22>
 8008808:	1a21      	subs	r1, r4, r0
 800880a:	4628      	mov	r0, r5
 800880c:	f000 fd58 	bl	80092c0 <_sbrk_r>
 8008810:	3001      	adds	r0, #1
 8008812:	d1f2      	bne.n	80087fa <sbrk_aligned+0x22>
 8008814:	e7ef      	b.n	80087f6 <sbrk_aligned+0x1e>
 8008816:	bf00      	nop
 8008818:	20019cc0 	.word	0x20019cc0

0800881c <_malloc_r>:
 800881c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008820:	1ccd      	adds	r5, r1, #3
 8008822:	f025 0503 	bic.w	r5, r5, #3
 8008826:	3508      	adds	r5, #8
 8008828:	2d0c      	cmp	r5, #12
 800882a:	bf38      	it	cc
 800882c:	250c      	movcc	r5, #12
 800882e:	2d00      	cmp	r5, #0
 8008830:	4606      	mov	r6, r0
 8008832:	db01      	blt.n	8008838 <_malloc_r+0x1c>
 8008834:	42a9      	cmp	r1, r5
 8008836:	d904      	bls.n	8008842 <_malloc_r+0x26>
 8008838:	230c      	movs	r3, #12
 800883a:	6033      	str	r3, [r6, #0]
 800883c:	2000      	movs	r0, #0
 800883e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008842:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008918 <_malloc_r+0xfc>
 8008846:	f000 f869 	bl	800891c <__malloc_lock>
 800884a:	f8d8 3000 	ldr.w	r3, [r8]
 800884e:	461c      	mov	r4, r3
 8008850:	bb44      	cbnz	r4, 80088a4 <_malloc_r+0x88>
 8008852:	4629      	mov	r1, r5
 8008854:	4630      	mov	r0, r6
 8008856:	f7ff ffbf 	bl	80087d8 <sbrk_aligned>
 800885a:	1c43      	adds	r3, r0, #1
 800885c:	4604      	mov	r4, r0
 800885e:	d158      	bne.n	8008912 <_malloc_r+0xf6>
 8008860:	f8d8 4000 	ldr.w	r4, [r8]
 8008864:	4627      	mov	r7, r4
 8008866:	2f00      	cmp	r7, #0
 8008868:	d143      	bne.n	80088f2 <_malloc_r+0xd6>
 800886a:	2c00      	cmp	r4, #0
 800886c:	d04b      	beq.n	8008906 <_malloc_r+0xea>
 800886e:	6823      	ldr	r3, [r4, #0]
 8008870:	4639      	mov	r1, r7
 8008872:	4630      	mov	r0, r6
 8008874:	eb04 0903 	add.w	r9, r4, r3
 8008878:	f000 fd22 	bl	80092c0 <_sbrk_r>
 800887c:	4581      	cmp	r9, r0
 800887e:	d142      	bne.n	8008906 <_malloc_r+0xea>
 8008880:	6821      	ldr	r1, [r4, #0]
 8008882:	1a6d      	subs	r5, r5, r1
 8008884:	4629      	mov	r1, r5
 8008886:	4630      	mov	r0, r6
 8008888:	f7ff ffa6 	bl	80087d8 <sbrk_aligned>
 800888c:	3001      	adds	r0, #1
 800888e:	d03a      	beq.n	8008906 <_malloc_r+0xea>
 8008890:	6823      	ldr	r3, [r4, #0]
 8008892:	442b      	add	r3, r5
 8008894:	6023      	str	r3, [r4, #0]
 8008896:	f8d8 3000 	ldr.w	r3, [r8]
 800889a:	685a      	ldr	r2, [r3, #4]
 800889c:	bb62      	cbnz	r2, 80088f8 <_malloc_r+0xdc>
 800889e:	f8c8 7000 	str.w	r7, [r8]
 80088a2:	e00f      	b.n	80088c4 <_malloc_r+0xa8>
 80088a4:	6822      	ldr	r2, [r4, #0]
 80088a6:	1b52      	subs	r2, r2, r5
 80088a8:	d420      	bmi.n	80088ec <_malloc_r+0xd0>
 80088aa:	2a0b      	cmp	r2, #11
 80088ac:	d917      	bls.n	80088de <_malloc_r+0xc2>
 80088ae:	1961      	adds	r1, r4, r5
 80088b0:	42a3      	cmp	r3, r4
 80088b2:	6025      	str	r5, [r4, #0]
 80088b4:	bf18      	it	ne
 80088b6:	6059      	strne	r1, [r3, #4]
 80088b8:	6863      	ldr	r3, [r4, #4]
 80088ba:	bf08      	it	eq
 80088bc:	f8c8 1000 	streq.w	r1, [r8]
 80088c0:	5162      	str	r2, [r4, r5]
 80088c2:	604b      	str	r3, [r1, #4]
 80088c4:	4630      	mov	r0, r6
 80088c6:	f000 f82f 	bl	8008928 <__malloc_unlock>
 80088ca:	f104 000b 	add.w	r0, r4, #11
 80088ce:	1d23      	adds	r3, r4, #4
 80088d0:	f020 0007 	bic.w	r0, r0, #7
 80088d4:	1ac2      	subs	r2, r0, r3
 80088d6:	bf1c      	itt	ne
 80088d8:	1a1b      	subne	r3, r3, r0
 80088da:	50a3      	strne	r3, [r4, r2]
 80088dc:	e7af      	b.n	800883e <_malloc_r+0x22>
 80088de:	6862      	ldr	r2, [r4, #4]
 80088e0:	42a3      	cmp	r3, r4
 80088e2:	bf0c      	ite	eq
 80088e4:	f8c8 2000 	streq.w	r2, [r8]
 80088e8:	605a      	strne	r2, [r3, #4]
 80088ea:	e7eb      	b.n	80088c4 <_malloc_r+0xa8>
 80088ec:	4623      	mov	r3, r4
 80088ee:	6864      	ldr	r4, [r4, #4]
 80088f0:	e7ae      	b.n	8008850 <_malloc_r+0x34>
 80088f2:	463c      	mov	r4, r7
 80088f4:	687f      	ldr	r7, [r7, #4]
 80088f6:	e7b6      	b.n	8008866 <_malloc_r+0x4a>
 80088f8:	461a      	mov	r2, r3
 80088fa:	685b      	ldr	r3, [r3, #4]
 80088fc:	42a3      	cmp	r3, r4
 80088fe:	d1fb      	bne.n	80088f8 <_malloc_r+0xdc>
 8008900:	2300      	movs	r3, #0
 8008902:	6053      	str	r3, [r2, #4]
 8008904:	e7de      	b.n	80088c4 <_malloc_r+0xa8>
 8008906:	230c      	movs	r3, #12
 8008908:	6033      	str	r3, [r6, #0]
 800890a:	4630      	mov	r0, r6
 800890c:	f000 f80c 	bl	8008928 <__malloc_unlock>
 8008910:	e794      	b.n	800883c <_malloc_r+0x20>
 8008912:	6005      	str	r5, [r0, #0]
 8008914:	e7d6      	b.n	80088c4 <_malloc_r+0xa8>
 8008916:	bf00      	nop
 8008918:	20019cc4 	.word	0x20019cc4

0800891c <__malloc_lock>:
 800891c:	4801      	ldr	r0, [pc, #4]	@ (8008924 <__malloc_lock+0x8>)
 800891e:	f7ff bf00 	b.w	8008722 <__retarget_lock_acquire_recursive>
 8008922:	bf00      	nop
 8008924:	20019cbc 	.word	0x20019cbc

08008928 <__malloc_unlock>:
 8008928:	4801      	ldr	r0, [pc, #4]	@ (8008930 <__malloc_unlock+0x8>)
 800892a:	f7ff befb 	b.w	8008724 <__retarget_lock_release_recursive>
 800892e:	bf00      	nop
 8008930:	20019cbc 	.word	0x20019cbc

08008934 <__ssputs_r>:
 8008934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008938:	688e      	ldr	r6, [r1, #8]
 800893a:	461f      	mov	r7, r3
 800893c:	42be      	cmp	r6, r7
 800893e:	680b      	ldr	r3, [r1, #0]
 8008940:	4682      	mov	sl, r0
 8008942:	460c      	mov	r4, r1
 8008944:	4690      	mov	r8, r2
 8008946:	d82d      	bhi.n	80089a4 <__ssputs_r+0x70>
 8008948:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800894c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008950:	d026      	beq.n	80089a0 <__ssputs_r+0x6c>
 8008952:	6965      	ldr	r5, [r4, #20]
 8008954:	6909      	ldr	r1, [r1, #16]
 8008956:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800895a:	eba3 0901 	sub.w	r9, r3, r1
 800895e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008962:	1c7b      	adds	r3, r7, #1
 8008964:	444b      	add	r3, r9
 8008966:	106d      	asrs	r5, r5, #1
 8008968:	429d      	cmp	r5, r3
 800896a:	bf38      	it	cc
 800896c:	461d      	movcc	r5, r3
 800896e:	0553      	lsls	r3, r2, #21
 8008970:	d527      	bpl.n	80089c2 <__ssputs_r+0x8e>
 8008972:	4629      	mov	r1, r5
 8008974:	f7ff ff52 	bl	800881c <_malloc_r>
 8008978:	4606      	mov	r6, r0
 800897a:	b360      	cbz	r0, 80089d6 <__ssputs_r+0xa2>
 800897c:	6921      	ldr	r1, [r4, #16]
 800897e:	464a      	mov	r2, r9
 8008980:	f7ff fed1 	bl	8008726 <memcpy>
 8008984:	89a3      	ldrh	r3, [r4, #12]
 8008986:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800898a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800898e:	81a3      	strh	r3, [r4, #12]
 8008990:	6126      	str	r6, [r4, #16]
 8008992:	6165      	str	r5, [r4, #20]
 8008994:	444e      	add	r6, r9
 8008996:	eba5 0509 	sub.w	r5, r5, r9
 800899a:	6026      	str	r6, [r4, #0]
 800899c:	60a5      	str	r5, [r4, #8]
 800899e:	463e      	mov	r6, r7
 80089a0:	42be      	cmp	r6, r7
 80089a2:	d900      	bls.n	80089a6 <__ssputs_r+0x72>
 80089a4:	463e      	mov	r6, r7
 80089a6:	6820      	ldr	r0, [r4, #0]
 80089a8:	4632      	mov	r2, r6
 80089aa:	4641      	mov	r1, r8
 80089ac:	f000 fc4c 	bl	8009248 <memmove>
 80089b0:	68a3      	ldr	r3, [r4, #8]
 80089b2:	1b9b      	subs	r3, r3, r6
 80089b4:	60a3      	str	r3, [r4, #8]
 80089b6:	6823      	ldr	r3, [r4, #0]
 80089b8:	4433      	add	r3, r6
 80089ba:	6023      	str	r3, [r4, #0]
 80089bc:	2000      	movs	r0, #0
 80089be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089c2:	462a      	mov	r2, r5
 80089c4:	f000 fc8c 	bl	80092e0 <_realloc_r>
 80089c8:	4606      	mov	r6, r0
 80089ca:	2800      	cmp	r0, #0
 80089cc:	d1e0      	bne.n	8008990 <__ssputs_r+0x5c>
 80089ce:	6921      	ldr	r1, [r4, #16]
 80089d0:	4650      	mov	r0, sl
 80089d2:	f7ff feb7 	bl	8008744 <_free_r>
 80089d6:	230c      	movs	r3, #12
 80089d8:	f8ca 3000 	str.w	r3, [sl]
 80089dc:	89a3      	ldrh	r3, [r4, #12]
 80089de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089e2:	81a3      	strh	r3, [r4, #12]
 80089e4:	f04f 30ff 	mov.w	r0, #4294967295
 80089e8:	e7e9      	b.n	80089be <__ssputs_r+0x8a>
	...

080089ec <_svfiprintf_r>:
 80089ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089f0:	4698      	mov	r8, r3
 80089f2:	898b      	ldrh	r3, [r1, #12]
 80089f4:	061b      	lsls	r3, r3, #24
 80089f6:	b09d      	sub	sp, #116	@ 0x74
 80089f8:	4607      	mov	r7, r0
 80089fa:	460d      	mov	r5, r1
 80089fc:	4614      	mov	r4, r2
 80089fe:	d510      	bpl.n	8008a22 <_svfiprintf_r+0x36>
 8008a00:	690b      	ldr	r3, [r1, #16]
 8008a02:	b973      	cbnz	r3, 8008a22 <_svfiprintf_r+0x36>
 8008a04:	2140      	movs	r1, #64	@ 0x40
 8008a06:	f7ff ff09 	bl	800881c <_malloc_r>
 8008a0a:	6028      	str	r0, [r5, #0]
 8008a0c:	6128      	str	r0, [r5, #16]
 8008a0e:	b930      	cbnz	r0, 8008a1e <_svfiprintf_r+0x32>
 8008a10:	230c      	movs	r3, #12
 8008a12:	603b      	str	r3, [r7, #0]
 8008a14:	f04f 30ff 	mov.w	r0, #4294967295
 8008a18:	b01d      	add	sp, #116	@ 0x74
 8008a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a1e:	2340      	movs	r3, #64	@ 0x40
 8008a20:	616b      	str	r3, [r5, #20]
 8008a22:	2300      	movs	r3, #0
 8008a24:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a26:	2320      	movs	r3, #32
 8008a28:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a30:	2330      	movs	r3, #48	@ 0x30
 8008a32:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008bd0 <_svfiprintf_r+0x1e4>
 8008a36:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a3a:	f04f 0901 	mov.w	r9, #1
 8008a3e:	4623      	mov	r3, r4
 8008a40:	469a      	mov	sl, r3
 8008a42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a46:	b10a      	cbz	r2, 8008a4c <_svfiprintf_r+0x60>
 8008a48:	2a25      	cmp	r2, #37	@ 0x25
 8008a4a:	d1f9      	bne.n	8008a40 <_svfiprintf_r+0x54>
 8008a4c:	ebba 0b04 	subs.w	fp, sl, r4
 8008a50:	d00b      	beq.n	8008a6a <_svfiprintf_r+0x7e>
 8008a52:	465b      	mov	r3, fp
 8008a54:	4622      	mov	r2, r4
 8008a56:	4629      	mov	r1, r5
 8008a58:	4638      	mov	r0, r7
 8008a5a:	f7ff ff6b 	bl	8008934 <__ssputs_r>
 8008a5e:	3001      	adds	r0, #1
 8008a60:	f000 80a7 	beq.w	8008bb2 <_svfiprintf_r+0x1c6>
 8008a64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a66:	445a      	add	r2, fp
 8008a68:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a6a:	f89a 3000 	ldrb.w	r3, [sl]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	f000 809f 	beq.w	8008bb2 <_svfiprintf_r+0x1c6>
 8008a74:	2300      	movs	r3, #0
 8008a76:	f04f 32ff 	mov.w	r2, #4294967295
 8008a7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a7e:	f10a 0a01 	add.w	sl, sl, #1
 8008a82:	9304      	str	r3, [sp, #16]
 8008a84:	9307      	str	r3, [sp, #28]
 8008a86:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a8a:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a8c:	4654      	mov	r4, sl
 8008a8e:	2205      	movs	r2, #5
 8008a90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a94:	484e      	ldr	r0, [pc, #312]	@ (8008bd0 <_svfiprintf_r+0x1e4>)
 8008a96:	f7f7 fbbb 	bl	8000210 <memchr>
 8008a9a:	9a04      	ldr	r2, [sp, #16]
 8008a9c:	b9d8      	cbnz	r0, 8008ad6 <_svfiprintf_r+0xea>
 8008a9e:	06d0      	lsls	r0, r2, #27
 8008aa0:	bf44      	itt	mi
 8008aa2:	2320      	movmi	r3, #32
 8008aa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008aa8:	0711      	lsls	r1, r2, #28
 8008aaa:	bf44      	itt	mi
 8008aac:	232b      	movmi	r3, #43	@ 0x2b
 8008aae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ab2:	f89a 3000 	ldrb.w	r3, [sl]
 8008ab6:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ab8:	d015      	beq.n	8008ae6 <_svfiprintf_r+0xfa>
 8008aba:	9a07      	ldr	r2, [sp, #28]
 8008abc:	4654      	mov	r4, sl
 8008abe:	2000      	movs	r0, #0
 8008ac0:	f04f 0c0a 	mov.w	ip, #10
 8008ac4:	4621      	mov	r1, r4
 8008ac6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008aca:	3b30      	subs	r3, #48	@ 0x30
 8008acc:	2b09      	cmp	r3, #9
 8008ace:	d94b      	bls.n	8008b68 <_svfiprintf_r+0x17c>
 8008ad0:	b1b0      	cbz	r0, 8008b00 <_svfiprintf_r+0x114>
 8008ad2:	9207      	str	r2, [sp, #28]
 8008ad4:	e014      	b.n	8008b00 <_svfiprintf_r+0x114>
 8008ad6:	eba0 0308 	sub.w	r3, r0, r8
 8008ada:	fa09 f303 	lsl.w	r3, r9, r3
 8008ade:	4313      	orrs	r3, r2
 8008ae0:	9304      	str	r3, [sp, #16]
 8008ae2:	46a2      	mov	sl, r4
 8008ae4:	e7d2      	b.n	8008a8c <_svfiprintf_r+0xa0>
 8008ae6:	9b03      	ldr	r3, [sp, #12]
 8008ae8:	1d19      	adds	r1, r3, #4
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	9103      	str	r1, [sp, #12]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	bfbb      	ittet	lt
 8008af2:	425b      	neglt	r3, r3
 8008af4:	f042 0202 	orrlt.w	r2, r2, #2
 8008af8:	9307      	strge	r3, [sp, #28]
 8008afa:	9307      	strlt	r3, [sp, #28]
 8008afc:	bfb8      	it	lt
 8008afe:	9204      	strlt	r2, [sp, #16]
 8008b00:	7823      	ldrb	r3, [r4, #0]
 8008b02:	2b2e      	cmp	r3, #46	@ 0x2e
 8008b04:	d10a      	bne.n	8008b1c <_svfiprintf_r+0x130>
 8008b06:	7863      	ldrb	r3, [r4, #1]
 8008b08:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b0a:	d132      	bne.n	8008b72 <_svfiprintf_r+0x186>
 8008b0c:	9b03      	ldr	r3, [sp, #12]
 8008b0e:	1d1a      	adds	r2, r3, #4
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	9203      	str	r2, [sp, #12]
 8008b14:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008b18:	3402      	adds	r4, #2
 8008b1a:	9305      	str	r3, [sp, #20]
 8008b1c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008be0 <_svfiprintf_r+0x1f4>
 8008b20:	7821      	ldrb	r1, [r4, #0]
 8008b22:	2203      	movs	r2, #3
 8008b24:	4650      	mov	r0, sl
 8008b26:	f7f7 fb73 	bl	8000210 <memchr>
 8008b2a:	b138      	cbz	r0, 8008b3c <_svfiprintf_r+0x150>
 8008b2c:	9b04      	ldr	r3, [sp, #16]
 8008b2e:	eba0 000a 	sub.w	r0, r0, sl
 8008b32:	2240      	movs	r2, #64	@ 0x40
 8008b34:	4082      	lsls	r2, r0
 8008b36:	4313      	orrs	r3, r2
 8008b38:	3401      	adds	r4, #1
 8008b3a:	9304      	str	r3, [sp, #16]
 8008b3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b40:	4824      	ldr	r0, [pc, #144]	@ (8008bd4 <_svfiprintf_r+0x1e8>)
 8008b42:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b46:	2206      	movs	r2, #6
 8008b48:	f7f7 fb62 	bl	8000210 <memchr>
 8008b4c:	2800      	cmp	r0, #0
 8008b4e:	d036      	beq.n	8008bbe <_svfiprintf_r+0x1d2>
 8008b50:	4b21      	ldr	r3, [pc, #132]	@ (8008bd8 <_svfiprintf_r+0x1ec>)
 8008b52:	bb1b      	cbnz	r3, 8008b9c <_svfiprintf_r+0x1b0>
 8008b54:	9b03      	ldr	r3, [sp, #12]
 8008b56:	3307      	adds	r3, #7
 8008b58:	f023 0307 	bic.w	r3, r3, #7
 8008b5c:	3308      	adds	r3, #8
 8008b5e:	9303      	str	r3, [sp, #12]
 8008b60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b62:	4433      	add	r3, r6
 8008b64:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b66:	e76a      	b.n	8008a3e <_svfiprintf_r+0x52>
 8008b68:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b6c:	460c      	mov	r4, r1
 8008b6e:	2001      	movs	r0, #1
 8008b70:	e7a8      	b.n	8008ac4 <_svfiprintf_r+0xd8>
 8008b72:	2300      	movs	r3, #0
 8008b74:	3401      	adds	r4, #1
 8008b76:	9305      	str	r3, [sp, #20]
 8008b78:	4619      	mov	r1, r3
 8008b7a:	f04f 0c0a 	mov.w	ip, #10
 8008b7e:	4620      	mov	r0, r4
 8008b80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b84:	3a30      	subs	r2, #48	@ 0x30
 8008b86:	2a09      	cmp	r2, #9
 8008b88:	d903      	bls.n	8008b92 <_svfiprintf_r+0x1a6>
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d0c6      	beq.n	8008b1c <_svfiprintf_r+0x130>
 8008b8e:	9105      	str	r1, [sp, #20]
 8008b90:	e7c4      	b.n	8008b1c <_svfiprintf_r+0x130>
 8008b92:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b96:	4604      	mov	r4, r0
 8008b98:	2301      	movs	r3, #1
 8008b9a:	e7f0      	b.n	8008b7e <_svfiprintf_r+0x192>
 8008b9c:	ab03      	add	r3, sp, #12
 8008b9e:	9300      	str	r3, [sp, #0]
 8008ba0:	462a      	mov	r2, r5
 8008ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8008bdc <_svfiprintf_r+0x1f0>)
 8008ba4:	a904      	add	r1, sp, #16
 8008ba6:	4638      	mov	r0, r7
 8008ba8:	f3af 8000 	nop.w
 8008bac:	1c42      	adds	r2, r0, #1
 8008bae:	4606      	mov	r6, r0
 8008bb0:	d1d6      	bne.n	8008b60 <_svfiprintf_r+0x174>
 8008bb2:	89ab      	ldrh	r3, [r5, #12]
 8008bb4:	065b      	lsls	r3, r3, #25
 8008bb6:	f53f af2d 	bmi.w	8008a14 <_svfiprintf_r+0x28>
 8008bba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008bbc:	e72c      	b.n	8008a18 <_svfiprintf_r+0x2c>
 8008bbe:	ab03      	add	r3, sp, #12
 8008bc0:	9300      	str	r3, [sp, #0]
 8008bc2:	462a      	mov	r2, r5
 8008bc4:	4b05      	ldr	r3, [pc, #20]	@ (8008bdc <_svfiprintf_r+0x1f0>)
 8008bc6:	a904      	add	r1, sp, #16
 8008bc8:	4638      	mov	r0, r7
 8008bca:	f000 f9bb 	bl	8008f44 <_printf_i>
 8008bce:	e7ed      	b.n	8008bac <_svfiprintf_r+0x1c0>
 8008bd0:	0800a1b0 	.word	0x0800a1b0
 8008bd4:	0800a1ba 	.word	0x0800a1ba
 8008bd8:	00000000 	.word	0x00000000
 8008bdc:	08008935 	.word	0x08008935
 8008be0:	0800a1b6 	.word	0x0800a1b6

08008be4 <__sfputc_r>:
 8008be4:	6893      	ldr	r3, [r2, #8]
 8008be6:	3b01      	subs	r3, #1
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	b410      	push	{r4}
 8008bec:	6093      	str	r3, [r2, #8]
 8008bee:	da08      	bge.n	8008c02 <__sfputc_r+0x1e>
 8008bf0:	6994      	ldr	r4, [r2, #24]
 8008bf2:	42a3      	cmp	r3, r4
 8008bf4:	db01      	blt.n	8008bfa <__sfputc_r+0x16>
 8008bf6:	290a      	cmp	r1, #10
 8008bf8:	d103      	bne.n	8008c02 <__sfputc_r+0x1e>
 8008bfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bfe:	f7ff bc18 	b.w	8008432 <__swbuf_r>
 8008c02:	6813      	ldr	r3, [r2, #0]
 8008c04:	1c58      	adds	r0, r3, #1
 8008c06:	6010      	str	r0, [r2, #0]
 8008c08:	7019      	strb	r1, [r3, #0]
 8008c0a:	4608      	mov	r0, r1
 8008c0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c10:	4770      	bx	lr

08008c12 <__sfputs_r>:
 8008c12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c14:	4606      	mov	r6, r0
 8008c16:	460f      	mov	r7, r1
 8008c18:	4614      	mov	r4, r2
 8008c1a:	18d5      	adds	r5, r2, r3
 8008c1c:	42ac      	cmp	r4, r5
 8008c1e:	d101      	bne.n	8008c24 <__sfputs_r+0x12>
 8008c20:	2000      	movs	r0, #0
 8008c22:	e007      	b.n	8008c34 <__sfputs_r+0x22>
 8008c24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c28:	463a      	mov	r2, r7
 8008c2a:	4630      	mov	r0, r6
 8008c2c:	f7ff ffda 	bl	8008be4 <__sfputc_r>
 8008c30:	1c43      	adds	r3, r0, #1
 8008c32:	d1f3      	bne.n	8008c1c <__sfputs_r+0xa>
 8008c34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008c38 <_vfiprintf_r>:
 8008c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c3c:	460d      	mov	r5, r1
 8008c3e:	b09d      	sub	sp, #116	@ 0x74
 8008c40:	4614      	mov	r4, r2
 8008c42:	4698      	mov	r8, r3
 8008c44:	4606      	mov	r6, r0
 8008c46:	b118      	cbz	r0, 8008c50 <_vfiprintf_r+0x18>
 8008c48:	6a03      	ldr	r3, [r0, #32]
 8008c4a:	b90b      	cbnz	r3, 8008c50 <_vfiprintf_r+0x18>
 8008c4c:	f7ff fad4 	bl	80081f8 <__sinit>
 8008c50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c52:	07d9      	lsls	r1, r3, #31
 8008c54:	d405      	bmi.n	8008c62 <_vfiprintf_r+0x2a>
 8008c56:	89ab      	ldrh	r3, [r5, #12]
 8008c58:	059a      	lsls	r2, r3, #22
 8008c5a:	d402      	bmi.n	8008c62 <_vfiprintf_r+0x2a>
 8008c5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c5e:	f7ff fd60 	bl	8008722 <__retarget_lock_acquire_recursive>
 8008c62:	89ab      	ldrh	r3, [r5, #12]
 8008c64:	071b      	lsls	r3, r3, #28
 8008c66:	d501      	bpl.n	8008c6c <_vfiprintf_r+0x34>
 8008c68:	692b      	ldr	r3, [r5, #16]
 8008c6a:	b99b      	cbnz	r3, 8008c94 <_vfiprintf_r+0x5c>
 8008c6c:	4629      	mov	r1, r5
 8008c6e:	4630      	mov	r0, r6
 8008c70:	f7ff fc1e 	bl	80084b0 <__swsetup_r>
 8008c74:	b170      	cbz	r0, 8008c94 <_vfiprintf_r+0x5c>
 8008c76:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c78:	07dc      	lsls	r4, r3, #31
 8008c7a:	d504      	bpl.n	8008c86 <_vfiprintf_r+0x4e>
 8008c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c80:	b01d      	add	sp, #116	@ 0x74
 8008c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c86:	89ab      	ldrh	r3, [r5, #12]
 8008c88:	0598      	lsls	r0, r3, #22
 8008c8a:	d4f7      	bmi.n	8008c7c <_vfiprintf_r+0x44>
 8008c8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c8e:	f7ff fd49 	bl	8008724 <__retarget_lock_release_recursive>
 8008c92:	e7f3      	b.n	8008c7c <_vfiprintf_r+0x44>
 8008c94:	2300      	movs	r3, #0
 8008c96:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c98:	2320      	movs	r3, #32
 8008c9a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008c9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ca2:	2330      	movs	r3, #48	@ 0x30
 8008ca4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008e54 <_vfiprintf_r+0x21c>
 8008ca8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008cac:	f04f 0901 	mov.w	r9, #1
 8008cb0:	4623      	mov	r3, r4
 8008cb2:	469a      	mov	sl, r3
 8008cb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cb8:	b10a      	cbz	r2, 8008cbe <_vfiprintf_r+0x86>
 8008cba:	2a25      	cmp	r2, #37	@ 0x25
 8008cbc:	d1f9      	bne.n	8008cb2 <_vfiprintf_r+0x7a>
 8008cbe:	ebba 0b04 	subs.w	fp, sl, r4
 8008cc2:	d00b      	beq.n	8008cdc <_vfiprintf_r+0xa4>
 8008cc4:	465b      	mov	r3, fp
 8008cc6:	4622      	mov	r2, r4
 8008cc8:	4629      	mov	r1, r5
 8008cca:	4630      	mov	r0, r6
 8008ccc:	f7ff ffa1 	bl	8008c12 <__sfputs_r>
 8008cd0:	3001      	adds	r0, #1
 8008cd2:	f000 80a7 	beq.w	8008e24 <_vfiprintf_r+0x1ec>
 8008cd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008cd8:	445a      	add	r2, fp
 8008cda:	9209      	str	r2, [sp, #36]	@ 0x24
 8008cdc:	f89a 3000 	ldrb.w	r3, [sl]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	f000 809f 	beq.w	8008e24 <_vfiprintf_r+0x1ec>
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8008cec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cf0:	f10a 0a01 	add.w	sl, sl, #1
 8008cf4:	9304      	str	r3, [sp, #16]
 8008cf6:	9307      	str	r3, [sp, #28]
 8008cf8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008cfc:	931a      	str	r3, [sp, #104]	@ 0x68
 8008cfe:	4654      	mov	r4, sl
 8008d00:	2205      	movs	r2, #5
 8008d02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d06:	4853      	ldr	r0, [pc, #332]	@ (8008e54 <_vfiprintf_r+0x21c>)
 8008d08:	f7f7 fa82 	bl	8000210 <memchr>
 8008d0c:	9a04      	ldr	r2, [sp, #16]
 8008d0e:	b9d8      	cbnz	r0, 8008d48 <_vfiprintf_r+0x110>
 8008d10:	06d1      	lsls	r1, r2, #27
 8008d12:	bf44      	itt	mi
 8008d14:	2320      	movmi	r3, #32
 8008d16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d1a:	0713      	lsls	r3, r2, #28
 8008d1c:	bf44      	itt	mi
 8008d1e:	232b      	movmi	r3, #43	@ 0x2b
 8008d20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d24:	f89a 3000 	ldrb.w	r3, [sl]
 8008d28:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d2a:	d015      	beq.n	8008d58 <_vfiprintf_r+0x120>
 8008d2c:	9a07      	ldr	r2, [sp, #28]
 8008d2e:	4654      	mov	r4, sl
 8008d30:	2000      	movs	r0, #0
 8008d32:	f04f 0c0a 	mov.w	ip, #10
 8008d36:	4621      	mov	r1, r4
 8008d38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d3c:	3b30      	subs	r3, #48	@ 0x30
 8008d3e:	2b09      	cmp	r3, #9
 8008d40:	d94b      	bls.n	8008dda <_vfiprintf_r+0x1a2>
 8008d42:	b1b0      	cbz	r0, 8008d72 <_vfiprintf_r+0x13a>
 8008d44:	9207      	str	r2, [sp, #28]
 8008d46:	e014      	b.n	8008d72 <_vfiprintf_r+0x13a>
 8008d48:	eba0 0308 	sub.w	r3, r0, r8
 8008d4c:	fa09 f303 	lsl.w	r3, r9, r3
 8008d50:	4313      	orrs	r3, r2
 8008d52:	9304      	str	r3, [sp, #16]
 8008d54:	46a2      	mov	sl, r4
 8008d56:	e7d2      	b.n	8008cfe <_vfiprintf_r+0xc6>
 8008d58:	9b03      	ldr	r3, [sp, #12]
 8008d5a:	1d19      	adds	r1, r3, #4
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	9103      	str	r1, [sp, #12]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	bfbb      	ittet	lt
 8008d64:	425b      	neglt	r3, r3
 8008d66:	f042 0202 	orrlt.w	r2, r2, #2
 8008d6a:	9307      	strge	r3, [sp, #28]
 8008d6c:	9307      	strlt	r3, [sp, #28]
 8008d6e:	bfb8      	it	lt
 8008d70:	9204      	strlt	r2, [sp, #16]
 8008d72:	7823      	ldrb	r3, [r4, #0]
 8008d74:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d76:	d10a      	bne.n	8008d8e <_vfiprintf_r+0x156>
 8008d78:	7863      	ldrb	r3, [r4, #1]
 8008d7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d7c:	d132      	bne.n	8008de4 <_vfiprintf_r+0x1ac>
 8008d7e:	9b03      	ldr	r3, [sp, #12]
 8008d80:	1d1a      	adds	r2, r3, #4
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	9203      	str	r2, [sp, #12]
 8008d86:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008d8a:	3402      	adds	r4, #2
 8008d8c:	9305      	str	r3, [sp, #20]
 8008d8e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008e64 <_vfiprintf_r+0x22c>
 8008d92:	7821      	ldrb	r1, [r4, #0]
 8008d94:	2203      	movs	r2, #3
 8008d96:	4650      	mov	r0, sl
 8008d98:	f7f7 fa3a 	bl	8000210 <memchr>
 8008d9c:	b138      	cbz	r0, 8008dae <_vfiprintf_r+0x176>
 8008d9e:	9b04      	ldr	r3, [sp, #16]
 8008da0:	eba0 000a 	sub.w	r0, r0, sl
 8008da4:	2240      	movs	r2, #64	@ 0x40
 8008da6:	4082      	lsls	r2, r0
 8008da8:	4313      	orrs	r3, r2
 8008daa:	3401      	adds	r4, #1
 8008dac:	9304      	str	r3, [sp, #16]
 8008dae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008db2:	4829      	ldr	r0, [pc, #164]	@ (8008e58 <_vfiprintf_r+0x220>)
 8008db4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008db8:	2206      	movs	r2, #6
 8008dba:	f7f7 fa29 	bl	8000210 <memchr>
 8008dbe:	2800      	cmp	r0, #0
 8008dc0:	d03f      	beq.n	8008e42 <_vfiprintf_r+0x20a>
 8008dc2:	4b26      	ldr	r3, [pc, #152]	@ (8008e5c <_vfiprintf_r+0x224>)
 8008dc4:	bb1b      	cbnz	r3, 8008e0e <_vfiprintf_r+0x1d6>
 8008dc6:	9b03      	ldr	r3, [sp, #12]
 8008dc8:	3307      	adds	r3, #7
 8008dca:	f023 0307 	bic.w	r3, r3, #7
 8008dce:	3308      	adds	r3, #8
 8008dd0:	9303      	str	r3, [sp, #12]
 8008dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dd4:	443b      	add	r3, r7
 8008dd6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008dd8:	e76a      	b.n	8008cb0 <_vfiprintf_r+0x78>
 8008dda:	fb0c 3202 	mla	r2, ip, r2, r3
 8008dde:	460c      	mov	r4, r1
 8008de0:	2001      	movs	r0, #1
 8008de2:	e7a8      	b.n	8008d36 <_vfiprintf_r+0xfe>
 8008de4:	2300      	movs	r3, #0
 8008de6:	3401      	adds	r4, #1
 8008de8:	9305      	str	r3, [sp, #20]
 8008dea:	4619      	mov	r1, r3
 8008dec:	f04f 0c0a 	mov.w	ip, #10
 8008df0:	4620      	mov	r0, r4
 8008df2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008df6:	3a30      	subs	r2, #48	@ 0x30
 8008df8:	2a09      	cmp	r2, #9
 8008dfa:	d903      	bls.n	8008e04 <_vfiprintf_r+0x1cc>
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d0c6      	beq.n	8008d8e <_vfiprintf_r+0x156>
 8008e00:	9105      	str	r1, [sp, #20]
 8008e02:	e7c4      	b.n	8008d8e <_vfiprintf_r+0x156>
 8008e04:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e08:	4604      	mov	r4, r0
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	e7f0      	b.n	8008df0 <_vfiprintf_r+0x1b8>
 8008e0e:	ab03      	add	r3, sp, #12
 8008e10:	9300      	str	r3, [sp, #0]
 8008e12:	462a      	mov	r2, r5
 8008e14:	4b12      	ldr	r3, [pc, #72]	@ (8008e60 <_vfiprintf_r+0x228>)
 8008e16:	a904      	add	r1, sp, #16
 8008e18:	4630      	mov	r0, r6
 8008e1a:	f3af 8000 	nop.w
 8008e1e:	4607      	mov	r7, r0
 8008e20:	1c78      	adds	r0, r7, #1
 8008e22:	d1d6      	bne.n	8008dd2 <_vfiprintf_r+0x19a>
 8008e24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e26:	07d9      	lsls	r1, r3, #31
 8008e28:	d405      	bmi.n	8008e36 <_vfiprintf_r+0x1fe>
 8008e2a:	89ab      	ldrh	r3, [r5, #12]
 8008e2c:	059a      	lsls	r2, r3, #22
 8008e2e:	d402      	bmi.n	8008e36 <_vfiprintf_r+0x1fe>
 8008e30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e32:	f7ff fc77 	bl	8008724 <__retarget_lock_release_recursive>
 8008e36:	89ab      	ldrh	r3, [r5, #12]
 8008e38:	065b      	lsls	r3, r3, #25
 8008e3a:	f53f af1f 	bmi.w	8008c7c <_vfiprintf_r+0x44>
 8008e3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008e40:	e71e      	b.n	8008c80 <_vfiprintf_r+0x48>
 8008e42:	ab03      	add	r3, sp, #12
 8008e44:	9300      	str	r3, [sp, #0]
 8008e46:	462a      	mov	r2, r5
 8008e48:	4b05      	ldr	r3, [pc, #20]	@ (8008e60 <_vfiprintf_r+0x228>)
 8008e4a:	a904      	add	r1, sp, #16
 8008e4c:	4630      	mov	r0, r6
 8008e4e:	f000 f879 	bl	8008f44 <_printf_i>
 8008e52:	e7e4      	b.n	8008e1e <_vfiprintf_r+0x1e6>
 8008e54:	0800a1b0 	.word	0x0800a1b0
 8008e58:	0800a1ba 	.word	0x0800a1ba
 8008e5c:	00000000 	.word	0x00000000
 8008e60:	08008c13 	.word	0x08008c13
 8008e64:	0800a1b6 	.word	0x0800a1b6

08008e68 <_printf_common>:
 8008e68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e6c:	4616      	mov	r6, r2
 8008e6e:	4698      	mov	r8, r3
 8008e70:	688a      	ldr	r2, [r1, #8]
 8008e72:	690b      	ldr	r3, [r1, #16]
 8008e74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	bfb8      	it	lt
 8008e7c:	4613      	movlt	r3, r2
 8008e7e:	6033      	str	r3, [r6, #0]
 8008e80:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008e84:	4607      	mov	r7, r0
 8008e86:	460c      	mov	r4, r1
 8008e88:	b10a      	cbz	r2, 8008e8e <_printf_common+0x26>
 8008e8a:	3301      	adds	r3, #1
 8008e8c:	6033      	str	r3, [r6, #0]
 8008e8e:	6823      	ldr	r3, [r4, #0]
 8008e90:	0699      	lsls	r1, r3, #26
 8008e92:	bf42      	ittt	mi
 8008e94:	6833      	ldrmi	r3, [r6, #0]
 8008e96:	3302      	addmi	r3, #2
 8008e98:	6033      	strmi	r3, [r6, #0]
 8008e9a:	6825      	ldr	r5, [r4, #0]
 8008e9c:	f015 0506 	ands.w	r5, r5, #6
 8008ea0:	d106      	bne.n	8008eb0 <_printf_common+0x48>
 8008ea2:	f104 0a19 	add.w	sl, r4, #25
 8008ea6:	68e3      	ldr	r3, [r4, #12]
 8008ea8:	6832      	ldr	r2, [r6, #0]
 8008eaa:	1a9b      	subs	r3, r3, r2
 8008eac:	42ab      	cmp	r3, r5
 8008eae:	dc26      	bgt.n	8008efe <_printf_common+0x96>
 8008eb0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008eb4:	6822      	ldr	r2, [r4, #0]
 8008eb6:	3b00      	subs	r3, #0
 8008eb8:	bf18      	it	ne
 8008eba:	2301      	movne	r3, #1
 8008ebc:	0692      	lsls	r2, r2, #26
 8008ebe:	d42b      	bmi.n	8008f18 <_printf_common+0xb0>
 8008ec0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008ec4:	4641      	mov	r1, r8
 8008ec6:	4638      	mov	r0, r7
 8008ec8:	47c8      	blx	r9
 8008eca:	3001      	adds	r0, #1
 8008ecc:	d01e      	beq.n	8008f0c <_printf_common+0xa4>
 8008ece:	6823      	ldr	r3, [r4, #0]
 8008ed0:	6922      	ldr	r2, [r4, #16]
 8008ed2:	f003 0306 	and.w	r3, r3, #6
 8008ed6:	2b04      	cmp	r3, #4
 8008ed8:	bf02      	ittt	eq
 8008eda:	68e5      	ldreq	r5, [r4, #12]
 8008edc:	6833      	ldreq	r3, [r6, #0]
 8008ede:	1aed      	subeq	r5, r5, r3
 8008ee0:	68a3      	ldr	r3, [r4, #8]
 8008ee2:	bf0c      	ite	eq
 8008ee4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ee8:	2500      	movne	r5, #0
 8008eea:	4293      	cmp	r3, r2
 8008eec:	bfc4      	itt	gt
 8008eee:	1a9b      	subgt	r3, r3, r2
 8008ef0:	18ed      	addgt	r5, r5, r3
 8008ef2:	2600      	movs	r6, #0
 8008ef4:	341a      	adds	r4, #26
 8008ef6:	42b5      	cmp	r5, r6
 8008ef8:	d11a      	bne.n	8008f30 <_printf_common+0xc8>
 8008efa:	2000      	movs	r0, #0
 8008efc:	e008      	b.n	8008f10 <_printf_common+0xa8>
 8008efe:	2301      	movs	r3, #1
 8008f00:	4652      	mov	r2, sl
 8008f02:	4641      	mov	r1, r8
 8008f04:	4638      	mov	r0, r7
 8008f06:	47c8      	blx	r9
 8008f08:	3001      	adds	r0, #1
 8008f0a:	d103      	bne.n	8008f14 <_printf_common+0xac>
 8008f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f14:	3501      	adds	r5, #1
 8008f16:	e7c6      	b.n	8008ea6 <_printf_common+0x3e>
 8008f18:	18e1      	adds	r1, r4, r3
 8008f1a:	1c5a      	adds	r2, r3, #1
 8008f1c:	2030      	movs	r0, #48	@ 0x30
 8008f1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008f22:	4422      	add	r2, r4
 8008f24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008f28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008f2c:	3302      	adds	r3, #2
 8008f2e:	e7c7      	b.n	8008ec0 <_printf_common+0x58>
 8008f30:	2301      	movs	r3, #1
 8008f32:	4622      	mov	r2, r4
 8008f34:	4641      	mov	r1, r8
 8008f36:	4638      	mov	r0, r7
 8008f38:	47c8      	blx	r9
 8008f3a:	3001      	adds	r0, #1
 8008f3c:	d0e6      	beq.n	8008f0c <_printf_common+0xa4>
 8008f3e:	3601      	adds	r6, #1
 8008f40:	e7d9      	b.n	8008ef6 <_printf_common+0x8e>
	...

08008f44 <_printf_i>:
 8008f44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f48:	7e0f      	ldrb	r7, [r1, #24]
 8008f4a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008f4c:	2f78      	cmp	r7, #120	@ 0x78
 8008f4e:	4691      	mov	r9, r2
 8008f50:	4680      	mov	r8, r0
 8008f52:	460c      	mov	r4, r1
 8008f54:	469a      	mov	sl, r3
 8008f56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008f5a:	d807      	bhi.n	8008f6c <_printf_i+0x28>
 8008f5c:	2f62      	cmp	r7, #98	@ 0x62
 8008f5e:	d80a      	bhi.n	8008f76 <_printf_i+0x32>
 8008f60:	2f00      	cmp	r7, #0
 8008f62:	f000 80d2 	beq.w	800910a <_printf_i+0x1c6>
 8008f66:	2f58      	cmp	r7, #88	@ 0x58
 8008f68:	f000 80b9 	beq.w	80090de <_printf_i+0x19a>
 8008f6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008f70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008f74:	e03a      	b.n	8008fec <_printf_i+0xa8>
 8008f76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008f7a:	2b15      	cmp	r3, #21
 8008f7c:	d8f6      	bhi.n	8008f6c <_printf_i+0x28>
 8008f7e:	a101      	add	r1, pc, #4	@ (adr r1, 8008f84 <_printf_i+0x40>)
 8008f80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008f84:	08008fdd 	.word	0x08008fdd
 8008f88:	08008ff1 	.word	0x08008ff1
 8008f8c:	08008f6d 	.word	0x08008f6d
 8008f90:	08008f6d 	.word	0x08008f6d
 8008f94:	08008f6d 	.word	0x08008f6d
 8008f98:	08008f6d 	.word	0x08008f6d
 8008f9c:	08008ff1 	.word	0x08008ff1
 8008fa0:	08008f6d 	.word	0x08008f6d
 8008fa4:	08008f6d 	.word	0x08008f6d
 8008fa8:	08008f6d 	.word	0x08008f6d
 8008fac:	08008f6d 	.word	0x08008f6d
 8008fb0:	080090f1 	.word	0x080090f1
 8008fb4:	0800901b 	.word	0x0800901b
 8008fb8:	080090ab 	.word	0x080090ab
 8008fbc:	08008f6d 	.word	0x08008f6d
 8008fc0:	08008f6d 	.word	0x08008f6d
 8008fc4:	08009113 	.word	0x08009113
 8008fc8:	08008f6d 	.word	0x08008f6d
 8008fcc:	0800901b 	.word	0x0800901b
 8008fd0:	08008f6d 	.word	0x08008f6d
 8008fd4:	08008f6d 	.word	0x08008f6d
 8008fd8:	080090b3 	.word	0x080090b3
 8008fdc:	6833      	ldr	r3, [r6, #0]
 8008fde:	1d1a      	adds	r2, r3, #4
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	6032      	str	r2, [r6, #0]
 8008fe4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008fe8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008fec:	2301      	movs	r3, #1
 8008fee:	e09d      	b.n	800912c <_printf_i+0x1e8>
 8008ff0:	6833      	ldr	r3, [r6, #0]
 8008ff2:	6820      	ldr	r0, [r4, #0]
 8008ff4:	1d19      	adds	r1, r3, #4
 8008ff6:	6031      	str	r1, [r6, #0]
 8008ff8:	0606      	lsls	r6, r0, #24
 8008ffa:	d501      	bpl.n	8009000 <_printf_i+0xbc>
 8008ffc:	681d      	ldr	r5, [r3, #0]
 8008ffe:	e003      	b.n	8009008 <_printf_i+0xc4>
 8009000:	0645      	lsls	r5, r0, #25
 8009002:	d5fb      	bpl.n	8008ffc <_printf_i+0xb8>
 8009004:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009008:	2d00      	cmp	r5, #0
 800900a:	da03      	bge.n	8009014 <_printf_i+0xd0>
 800900c:	232d      	movs	r3, #45	@ 0x2d
 800900e:	426d      	negs	r5, r5
 8009010:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009014:	4859      	ldr	r0, [pc, #356]	@ (800917c <_printf_i+0x238>)
 8009016:	230a      	movs	r3, #10
 8009018:	e011      	b.n	800903e <_printf_i+0xfa>
 800901a:	6821      	ldr	r1, [r4, #0]
 800901c:	6833      	ldr	r3, [r6, #0]
 800901e:	0608      	lsls	r0, r1, #24
 8009020:	f853 5b04 	ldr.w	r5, [r3], #4
 8009024:	d402      	bmi.n	800902c <_printf_i+0xe8>
 8009026:	0649      	lsls	r1, r1, #25
 8009028:	bf48      	it	mi
 800902a:	b2ad      	uxthmi	r5, r5
 800902c:	2f6f      	cmp	r7, #111	@ 0x6f
 800902e:	4853      	ldr	r0, [pc, #332]	@ (800917c <_printf_i+0x238>)
 8009030:	6033      	str	r3, [r6, #0]
 8009032:	bf14      	ite	ne
 8009034:	230a      	movne	r3, #10
 8009036:	2308      	moveq	r3, #8
 8009038:	2100      	movs	r1, #0
 800903a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800903e:	6866      	ldr	r6, [r4, #4]
 8009040:	60a6      	str	r6, [r4, #8]
 8009042:	2e00      	cmp	r6, #0
 8009044:	bfa2      	ittt	ge
 8009046:	6821      	ldrge	r1, [r4, #0]
 8009048:	f021 0104 	bicge.w	r1, r1, #4
 800904c:	6021      	strge	r1, [r4, #0]
 800904e:	b90d      	cbnz	r5, 8009054 <_printf_i+0x110>
 8009050:	2e00      	cmp	r6, #0
 8009052:	d04b      	beq.n	80090ec <_printf_i+0x1a8>
 8009054:	4616      	mov	r6, r2
 8009056:	fbb5 f1f3 	udiv	r1, r5, r3
 800905a:	fb03 5711 	mls	r7, r3, r1, r5
 800905e:	5dc7      	ldrb	r7, [r0, r7]
 8009060:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009064:	462f      	mov	r7, r5
 8009066:	42bb      	cmp	r3, r7
 8009068:	460d      	mov	r5, r1
 800906a:	d9f4      	bls.n	8009056 <_printf_i+0x112>
 800906c:	2b08      	cmp	r3, #8
 800906e:	d10b      	bne.n	8009088 <_printf_i+0x144>
 8009070:	6823      	ldr	r3, [r4, #0]
 8009072:	07df      	lsls	r7, r3, #31
 8009074:	d508      	bpl.n	8009088 <_printf_i+0x144>
 8009076:	6923      	ldr	r3, [r4, #16]
 8009078:	6861      	ldr	r1, [r4, #4]
 800907a:	4299      	cmp	r1, r3
 800907c:	bfde      	ittt	le
 800907e:	2330      	movle	r3, #48	@ 0x30
 8009080:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009084:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009088:	1b92      	subs	r2, r2, r6
 800908a:	6122      	str	r2, [r4, #16]
 800908c:	f8cd a000 	str.w	sl, [sp]
 8009090:	464b      	mov	r3, r9
 8009092:	aa03      	add	r2, sp, #12
 8009094:	4621      	mov	r1, r4
 8009096:	4640      	mov	r0, r8
 8009098:	f7ff fee6 	bl	8008e68 <_printf_common>
 800909c:	3001      	adds	r0, #1
 800909e:	d14a      	bne.n	8009136 <_printf_i+0x1f2>
 80090a0:	f04f 30ff 	mov.w	r0, #4294967295
 80090a4:	b004      	add	sp, #16
 80090a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090aa:	6823      	ldr	r3, [r4, #0]
 80090ac:	f043 0320 	orr.w	r3, r3, #32
 80090b0:	6023      	str	r3, [r4, #0]
 80090b2:	4833      	ldr	r0, [pc, #204]	@ (8009180 <_printf_i+0x23c>)
 80090b4:	2778      	movs	r7, #120	@ 0x78
 80090b6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80090ba:	6823      	ldr	r3, [r4, #0]
 80090bc:	6831      	ldr	r1, [r6, #0]
 80090be:	061f      	lsls	r7, r3, #24
 80090c0:	f851 5b04 	ldr.w	r5, [r1], #4
 80090c4:	d402      	bmi.n	80090cc <_printf_i+0x188>
 80090c6:	065f      	lsls	r7, r3, #25
 80090c8:	bf48      	it	mi
 80090ca:	b2ad      	uxthmi	r5, r5
 80090cc:	6031      	str	r1, [r6, #0]
 80090ce:	07d9      	lsls	r1, r3, #31
 80090d0:	bf44      	itt	mi
 80090d2:	f043 0320 	orrmi.w	r3, r3, #32
 80090d6:	6023      	strmi	r3, [r4, #0]
 80090d8:	b11d      	cbz	r5, 80090e2 <_printf_i+0x19e>
 80090da:	2310      	movs	r3, #16
 80090dc:	e7ac      	b.n	8009038 <_printf_i+0xf4>
 80090de:	4827      	ldr	r0, [pc, #156]	@ (800917c <_printf_i+0x238>)
 80090e0:	e7e9      	b.n	80090b6 <_printf_i+0x172>
 80090e2:	6823      	ldr	r3, [r4, #0]
 80090e4:	f023 0320 	bic.w	r3, r3, #32
 80090e8:	6023      	str	r3, [r4, #0]
 80090ea:	e7f6      	b.n	80090da <_printf_i+0x196>
 80090ec:	4616      	mov	r6, r2
 80090ee:	e7bd      	b.n	800906c <_printf_i+0x128>
 80090f0:	6833      	ldr	r3, [r6, #0]
 80090f2:	6825      	ldr	r5, [r4, #0]
 80090f4:	6961      	ldr	r1, [r4, #20]
 80090f6:	1d18      	adds	r0, r3, #4
 80090f8:	6030      	str	r0, [r6, #0]
 80090fa:	062e      	lsls	r6, r5, #24
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	d501      	bpl.n	8009104 <_printf_i+0x1c0>
 8009100:	6019      	str	r1, [r3, #0]
 8009102:	e002      	b.n	800910a <_printf_i+0x1c6>
 8009104:	0668      	lsls	r0, r5, #25
 8009106:	d5fb      	bpl.n	8009100 <_printf_i+0x1bc>
 8009108:	8019      	strh	r1, [r3, #0]
 800910a:	2300      	movs	r3, #0
 800910c:	6123      	str	r3, [r4, #16]
 800910e:	4616      	mov	r6, r2
 8009110:	e7bc      	b.n	800908c <_printf_i+0x148>
 8009112:	6833      	ldr	r3, [r6, #0]
 8009114:	1d1a      	adds	r2, r3, #4
 8009116:	6032      	str	r2, [r6, #0]
 8009118:	681e      	ldr	r6, [r3, #0]
 800911a:	6862      	ldr	r2, [r4, #4]
 800911c:	2100      	movs	r1, #0
 800911e:	4630      	mov	r0, r6
 8009120:	f7f7 f876 	bl	8000210 <memchr>
 8009124:	b108      	cbz	r0, 800912a <_printf_i+0x1e6>
 8009126:	1b80      	subs	r0, r0, r6
 8009128:	6060      	str	r0, [r4, #4]
 800912a:	6863      	ldr	r3, [r4, #4]
 800912c:	6123      	str	r3, [r4, #16]
 800912e:	2300      	movs	r3, #0
 8009130:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009134:	e7aa      	b.n	800908c <_printf_i+0x148>
 8009136:	6923      	ldr	r3, [r4, #16]
 8009138:	4632      	mov	r2, r6
 800913a:	4649      	mov	r1, r9
 800913c:	4640      	mov	r0, r8
 800913e:	47d0      	blx	sl
 8009140:	3001      	adds	r0, #1
 8009142:	d0ad      	beq.n	80090a0 <_printf_i+0x15c>
 8009144:	6823      	ldr	r3, [r4, #0]
 8009146:	079b      	lsls	r3, r3, #30
 8009148:	d413      	bmi.n	8009172 <_printf_i+0x22e>
 800914a:	68e0      	ldr	r0, [r4, #12]
 800914c:	9b03      	ldr	r3, [sp, #12]
 800914e:	4298      	cmp	r0, r3
 8009150:	bfb8      	it	lt
 8009152:	4618      	movlt	r0, r3
 8009154:	e7a6      	b.n	80090a4 <_printf_i+0x160>
 8009156:	2301      	movs	r3, #1
 8009158:	4632      	mov	r2, r6
 800915a:	4649      	mov	r1, r9
 800915c:	4640      	mov	r0, r8
 800915e:	47d0      	blx	sl
 8009160:	3001      	adds	r0, #1
 8009162:	d09d      	beq.n	80090a0 <_printf_i+0x15c>
 8009164:	3501      	adds	r5, #1
 8009166:	68e3      	ldr	r3, [r4, #12]
 8009168:	9903      	ldr	r1, [sp, #12]
 800916a:	1a5b      	subs	r3, r3, r1
 800916c:	42ab      	cmp	r3, r5
 800916e:	dcf2      	bgt.n	8009156 <_printf_i+0x212>
 8009170:	e7eb      	b.n	800914a <_printf_i+0x206>
 8009172:	2500      	movs	r5, #0
 8009174:	f104 0619 	add.w	r6, r4, #25
 8009178:	e7f5      	b.n	8009166 <_printf_i+0x222>
 800917a:	bf00      	nop
 800917c:	0800a1c1 	.word	0x0800a1c1
 8009180:	0800a1d2 	.word	0x0800a1d2

08009184 <__swhatbuf_r>:
 8009184:	b570      	push	{r4, r5, r6, lr}
 8009186:	460c      	mov	r4, r1
 8009188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800918c:	2900      	cmp	r1, #0
 800918e:	b096      	sub	sp, #88	@ 0x58
 8009190:	4615      	mov	r5, r2
 8009192:	461e      	mov	r6, r3
 8009194:	da0d      	bge.n	80091b2 <__swhatbuf_r+0x2e>
 8009196:	89a3      	ldrh	r3, [r4, #12]
 8009198:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800919c:	f04f 0100 	mov.w	r1, #0
 80091a0:	bf14      	ite	ne
 80091a2:	2340      	movne	r3, #64	@ 0x40
 80091a4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80091a8:	2000      	movs	r0, #0
 80091aa:	6031      	str	r1, [r6, #0]
 80091ac:	602b      	str	r3, [r5, #0]
 80091ae:	b016      	add	sp, #88	@ 0x58
 80091b0:	bd70      	pop	{r4, r5, r6, pc}
 80091b2:	466a      	mov	r2, sp
 80091b4:	f000 f862 	bl	800927c <_fstat_r>
 80091b8:	2800      	cmp	r0, #0
 80091ba:	dbec      	blt.n	8009196 <__swhatbuf_r+0x12>
 80091bc:	9901      	ldr	r1, [sp, #4]
 80091be:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80091c2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80091c6:	4259      	negs	r1, r3
 80091c8:	4159      	adcs	r1, r3
 80091ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80091ce:	e7eb      	b.n	80091a8 <__swhatbuf_r+0x24>

080091d0 <__smakebuf_r>:
 80091d0:	898b      	ldrh	r3, [r1, #12]
 80091d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80091d4:	079d      	lsls	r5, r3, #30
 80091d6:	4606      	mov	r6, r0
 80091d8:	460c      	mov	r4, r1
 80091da:	d507      	bpl.n	80091ec <__smakebuf_r+0x1c>
 80091dc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80091e0:	6023      	str	r3, [r4, #0]
 80091e2:	6123      	str	r3, [r4, #16]
 80091e4:	2301      	movs	r3, #1
 80091e6:	6163      	str	r3, [r4, #20]
 80091e8:	b003      	add	sp, #12
 80091ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091ec:	ab01      	add	r3, sp, #4
 80091ee:	466a      	mov	r2, sp
 80091f0:	f7ff ffc8 	bl	8009184 <__swhatbuf_r>
 80091f4:	9f00      	ldr	r7, [sp, #0]
 80091f6:	4605      	mov	r5, r0
 80091f8:	4639      	mov	r1, r7
 80091fa:	4630      	mov	r0, r6
 80091fc:	f7ff fb0e 	bl	800881c <_malloc_r>
 8009200:	b948      	cbnz	r0, 8009216 <__smakebuf_r+0x46>
 8009202:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009206:	059a      	lsls	r2, r3, #22
 8009208:	d4ee      	bmi.n	80091e8 <__smakebuf_r+0x18>
 800920a:	f023 0303 	bic.w	r3, r3, #3
 800920e:	f043 0302 	orr.w	r3, r3, #2
 8009212:	81a3      	strh	r3, [r4, #12]
 8009214:	e7e2      	b.n	80091dc <__smakebuf_r+0xc>
 8009216:	89a3      	ldrh	r3, [r4, #12]
 8009218:	6020      	str	r0, [r4, #0]
 800921a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800921e:	81a3      	strh	r3, [r4, #12]
 8009220:	9b01      	ldr	r3, [sp, #4]
 8009222:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009226:	b15b      	cbz	r3, 8009240 <__smakebuf_r+0x70>
 8009228:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800922c:	4630      	mov	r0, r6
 800922e:	f000 f837 	bl	80092a0 <_isatty_r>
 8009232:	b128      	cbz	r0, 8009240 <__smakebuf_r+0x70>
 8009234:	89a3      	ldrh	r3, [r4, #12]
 8009236:	f023 0303 	bic.w	r3, r3, #3
 800923a:	f043 0301 	orr.w	r3, r3, #1
 800923e:	81a3      	strh	r3, [r4, #12]
 8009240:	89a3      	ldrh	r3, [r4, #12]
 8009242:	431d      	orrs	r5, r3
 8009244:	81a5      	strh	r5, [r4, #12]
 8009246:	e7cf      	b.n	80091e8 <__smakebuf_r+0x18>

08009248 <memmove>:
 8009248:	4288      	cmp	r0, r1
 800924a:	b510      	push	{r4, lr}
 800924c:	eb01 0402 	add.w	r4, r1, r2
 8009250:	d902      	bls.n	8009258 <memmove+0x10>
 8009252:	4284      	cmp	r4, r0
 8009254:	4623      	mov	r3, r4
 8009256:	d807      	bhi.n	8009268 <memmove+0x20>
 8009258:	1e43      	subs	r3, r0, #1
 800925a:	42a1      	cmp	r1, r4
 800925c:	d008      	beq.n	8009270 <memmove+0x28>
 800925e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009262:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009266:	e7f8      	b.n	800925a <memmove+0x12>
 8009268:	4402      	add	r2, r0
 800926a:	4601      	mov	r1, r0
 800926c:	428a      	cmp	r2, r1
 800926e:	d100      	bne.n	8009272 <memmove+0x2a>
 8009270:	bd10      	pop	{r4, pc}
 8009272:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009276:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800927a:	e7f7      	b.n	800926c <memmove+0x24>

0800927c <_fstat_r>:
 800927c:	b538      	push	{r3, r4, r5, lr}
 800927e:	4d07      	ldr	r5, [pc, #28]	@ (800929c <_fstat_r+0x20>)
 8009280:	2300      	movs	r3, #0
 8009282:	4604      	mov	r4, r0
 8009284:	4608      	mov	r0, r1
 8009286:	4611      	mov	r1, r2
 8009288:	602b      	str	r3, [r5, #0]
 800928a:	f7f8 faa2 	bl	80017d2 <_fstat>
 800928e:	1c43      	adds	r3, r0, #1
 8009290:	d102      	bne.n	8009298 <_fstat_r+0x1c>
 8009292:	682b      	ldr	r3, [r5, #0]
 8009294:	b103      	cbz	r3, 8009298 <_fstat_r+0x1c>
 8009296:	6023      	str	r3, [r4, #0]
 8009298:	bd38      	pop	{r3, r4, r5, pc}
 800929a:	bf00      	nop
 800929c:	20019cb8 	.word	0x20019cb8

080092a0 <_isatty_r>:
 80092a0:	b538      	push	{r3, r4, r5, lr}
 80092a2:	4d06      	ldr	r5, [pc, #24]	@ (80092bc <_isatty_r+0x1c>)
 80092a4:	2300      	movs	r3, #0
 80092a6:	4604      	mov	r4, r0
 80092a8:	4608      	mov	r0, r1
 80092aa:	602b      	str	r3, [r5, #0]
 80092ac:	f7f8 faa1 	bl	80017f2 <_isatty>
 80092b0:	1c43      	adds	r3, r0, #1
 80092b2:	d102      	bne.n	80092ba <_isatty_r+0x1a>
 80092b4:	682b      	ldr	r3, [r5, #0]
 80092b6:	b103      	cbz	r3, 80092ba <_isatty_r+0x1a>
 80092b8:	6023      	str	r3, [r4, #0]
 80092ba:	bd38      	pop	{r3, r4, r5, pc}
 80092bc:	20019cb8 	.word	0x20019cb8

080092c0 <_sbrk_r>:
 80092c0:	b538      	push	{r3, r4, r5, lr}
 80092c2:	4d06      	ldr	r5, [pc, #24]	@ (80092dc <_sbrk_r+0x1c>)
 80092c4:	2300      	movs	r3, #0
 80092c6:	4604      	mov	r4, r0
 80092c8:	4608      	mov	r0, r1
 80092ca:	602b      	str	r3, [r5, #0]
 80092cc:	f7f8 faaa 	bl	8001824 <_sbrk>
 80092d0:	1c43      	adds	r3, r0, #1
 80092d2:	d102      	bne.n	80092da <_sbrk_r+0x1a>
 80092d4:	682b      	ldr	r3, [r5, #0]
 80092d6:	b103      	cbz	r3, 80092da <_sbrk_r+0x1a>
 80092d8:	6023      	str	r3, [r4, #0]
 80092da:	bd38      	pop	{r3, r4, r5, pc}
 80092dc:	20019cb8 	.word	0x20019cb8

080092e0 <_realloc_r>:
 80092e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092e4:	4680      	mov	r8, r0
 80092e6:	4615      	mov	r5, r2
 80092e8:	460c      	mov	r4, r1
 80092ea:	b921      	cbnz	r1, 80092f6 <_realloc_r+0x16>
 80092ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80092f0:	4611      	mov	r1, r2
 80092f2:	f7ff ba93 	b.w	800881c <_malloc_r>
 80092f6:	b92a      	cbnz	r2, 8009304 <_realloc_r+0x24>
 80092f8:	f7ff fa24 	bl	8008744 <_free_r>
 80092fc:	2400      	movs	r4, #0
 80092fe:	4620      	mov	r0, r4
 8009300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009304:	f000 f81a 	bl	800933c <_malloc_usable_size_r>
 8009308:	4285      	cmp	r5, r0
 800930a:	4606      	mov	r6, r0
 800930c:	d802      	bhi.n	8009314 <_realloc_r+0x34>
 800930e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009312:	d8f4      	bhi.n	80092fe <_realloc_r+0x1e>
 8009314:	4629      	mov	r1, r5
 8009316:	4640      	mov	r0, r8
 8009318:	f7ff fa80 	bl	800881c <_malloc_r>
 800931c:	4607      	mov	r7, r0
 800931e:	2800      	cmp	r0, #0
 8009320:	d0ec      	beq.n	80092fc <_realloc_r+0x1c>
 8009322:	42b5      	cmp	r5, r6
 8009324:	462a      	mov	r2, r5
 8009326:	4621      	mov	r1, r4
 8009328:	bf28      	it	cs
 800932a:	4632      	movcs	r2, r6
 800932c:	f7ff f9fb 	bl	8008726 <memcpy>
 8009330:	4621      	mov	r1, r4
 8009332:	4640      	mov	r0, r8
 8009334:	f7ff fa06 	bl	8008744 <_free_r>
 8009338:	463c      	mov	r4, r7
 800933a:	e7e0      	b.n	80092fe <_realloc_r+0x1e>

0800933c <_malloc_usable_size_r>:
 800933c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009340:	1f18      	subs	r0, r3, #4
 8009342:	2b00      	cmp	r3, #0
 8009344:	bfbc      	itt	lt
 8009346:	580b      	ldrlt	r3, [r1, r0]
 8009348:	18c0      	addlt	r0, r0, r3
 800934a:	4770      	bx	lr

0800934c <_init>:
 800934c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800934e:	bf00      	nop
 8009350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009352:	bc08      	pop	{r3}
 8009354:	469e      	mov	lr, r3
 8009356:	4770      	bx	lr

08009358 <_fini>:
 8009358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800935a:	bf00      	nop
 800935c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800935e:	bc08      	pop	{r3}
 8009360:	469e      	mov	lr, r3
 8009362:	4770      	bx	lr
