; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s | FileCheck %s
target triple = "kvx-kalray-cos"

define i32 @load8to32(i8* nocapture readonly %0) {
; CHECK-LABEL: load8to32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    fence
; CHECK-NEXT:    ;;
; CHECK-NEXT:    lbz.u $r0 = 0[$r0]
; CHECK-NEXT:    ;;
; CHECK-NEXT:    fence
; CHECK-NEXT:    sxbd $r0 = $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;;
  %2 = load atomic i8, i8* %0 seq_cst, align 1
  %3 = sext i8 %2 to i32
  ret i32 %3
}

define i16 @load8to16(i8* nocapture readonly %0) {
; CHECK-LABEL: load8to16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    fence
; CHECK-NEXT:    ;;
; CHECK-NEXT:    lbz.u $r0 = 0[$r0]
; CHECK-NEXT:    ;;
; CHECK-NEXT:    fence
; CHECK-NEXT:    sxbd $r0 = $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;;
  %2 = load atomic i8, i8* %0 seq_cst, align 1
  %3 = sext i8 %2 to i16
  ret i16 %3
}

define i64 @load8to64(i8* nocapture readonly %0) {
; CHECK-LABEL: load8to64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    fence
; CHECK-NEXT:    ;;
; CHECK-NEXT:    lbz.u $r0 = 0[$r0]
; CHECK-NEXT:    ;;
; CHECK-NEXT:    fence
; CHECK-NEXT:    sxbd $r0 = $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;;
  %2 = load atomic i8, i8* %0 seq_cst, align 1
  %3 = sext i8 %2 to i64
  ret i64 %3
}

define i32 @load16to32(i16* nocapture readonly %0) {
; CHECK-LABEL: load16to32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    fence
; CHECK-NEXT:    ;;
; CHECK-NEXT:    lhz.u $r0 = 0[$r0]
; CHECK-NEXT:    ;;
; CHECK-NEXT:    fence
; CHECK-NEXT:    sxhd $r0 = $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;;
  %2 = load atomic i16, i16* %0 seq_cst, align 2
  %3 = sext i16 %2 to i32
  ret i32 %3
}

define i64 @load16to64(i16* nocapture readonly %0) {
; CHECK-LABEL: load16to64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    fence
; CHECK-NEXT:    ;;
; CHECK-NEXT:    lhz.u $r0 = 0[$r0]
; CHECK-NEXT:    ;;
; CHECK-NEXT:    fence
; CHECK-NEXT:    sxhd $r0 = $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;;
  %2 = load atomic i16, i16* %0 seq_cst, align 2
  %3 = sext i16 %2 to i64
  ret i64 %3
}
