
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003546                       # Number of seconds simulated
sim_ticks                                  3545946156                       # Number of ticks simulated
final_tick                               533155465092                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  79357                       # Simulator instruction rate (inst/s)
host_op_rate                                   100750                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 278609                       # Simulator tick rate (ticks/s)
host_mem_usage                               16882796                       # Number of bytes of host memory used
host_seconds                                 12727.33                       # Real time elapsed on the host
sim_insts                                  1010000002                       # Number of instructions simulated
sim_ops                                    1282276646                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        90112                       # Number of bytes read from this memory
system.physmem.bytes_read::total                95744                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        72320                       # Number of bytes written to this memory
system.physmem.bytes_written::total             72320                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          704                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   748                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             565                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  565                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1588293                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     25412681                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                27000974                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1588293                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1588293                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20395121                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20395121                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20395121                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1588293                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     25412681                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               47396095                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.switch_cpus.numCycles                  8503469                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3089110                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2536975                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       206652                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1253050                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1193335                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           299706                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         8838                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3320657                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               16808244                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3089110                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1493041                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3596856                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1039893                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         668978                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1633576                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         91874                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8416444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.450730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.326959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4819588     57.26%     57.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           354566      4.21%     61.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           333954      3.97%     65.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           314785      3.74%     69.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           260937      3.10%     72.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           187765      2.23%     74.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           136015      1.62%     76.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           209729      2.49%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1799105     21.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8416444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.363276                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.976634                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3477307                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        635093                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3435857                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         42179                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         826001                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       496161                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          3955                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       19980193                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         10724                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         826001                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3660659                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          279864                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        71393                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3287901                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        290620                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19378519                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            50                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         156722                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         83077                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents            6                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands     26865627                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      90266929                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     90266929                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      16788551                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10077038                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3654                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1920                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            711742                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1904113                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1016842                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        23269                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       444365                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18055583                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3554                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14608337                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        22731                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      5723240                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     17508058                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          236                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8416444                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.735690                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.839865                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2933114     34.85%     34.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1704862     20.26%     55.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1369733     16.27%     71.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       818064      9.72%     81.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       829984      9.86%     90.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       380477      4.52%     95.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       243679      2.90%     98.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        66826      0.79%     99.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        69705      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8416444                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           63900     58.12%     58.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     58.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21693     19.73%     77.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         24342     22.14%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12009835     82.21%     82.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       200361      1.37%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1548512     10.60%     94.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       848038      5.81%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14608337                       # Type of FU issued
system.switch_cpus.iq.rate                   1.717927                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              109936                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007526                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     37765784                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     23782627                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14235780                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       14718273                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        46406                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       668912                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          404                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          256                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       233138                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         826001                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          192121                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         13649                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18059139                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        84484                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1904113                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      1016842                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1904                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           9299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          1451                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          256                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       122315                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       116786                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       239101                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14367060                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1468990                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       241276                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     2                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2304336                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2018950                       # Number of branches executed
system.switch_cpus.iew.exec_stores             835346                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.689553                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14246684                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14235780                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9200427                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          24891042                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.674114                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.369628                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12240054                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      5819917                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3318                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       205833                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7590443                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.612561                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.119596                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3003047     39.56%     39.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2047154     26.97%     66.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       849291     11.19%     77.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       429975      5.66%     83.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       449851      5.93%     89.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       227157      2.99%     92.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       156414      2.06%     94.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        89712      1.18%     95.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       337842      4.45%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7590443                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12240054                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2018905                       # Number of memory references committed
system.switch_cpus.commit.loads               1235201                       # Number of loads committed
system.switch_cpus.commit.membars                1642                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1758292                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11009302                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        337842                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25312247                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            36946490                       # The number of ROB writes
system.switch_cpus.timesIdled                    3869                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   87025                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12240054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.850347                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.850347                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.175991                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.175991                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         64944129                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19475913                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18748704                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3302                       # number of misc regfile writes
system.l2.replacements                            747                       # number of replacements
system.l2.tagsinuse                      32766.069451                       # Cycle average of tags in use
system.l2.total_refs                          1025155                       # Total number of references to valid blocks.
system.l2.sampled_refs                          33511                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.591597                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         12572.578255                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      40.942179                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     371.405970                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               4.528081                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           19776.614965                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.383685                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.001249                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.011334                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000138                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.603534                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999941                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        10064                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   10065                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4026                       # number of Writeback hits
system.l2.Writeback_hits::total                  4026                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data          100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   100                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         10164                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10165                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        10164                       # number of overall hits
system.l2.overall_hits::total                   10165                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          704                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   748                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          704                       # number of demand (read+write) misses
system.l2.demand_misses::total                    748                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          704                       # number of overall misses
system.l2.overall_misses::total                   748                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      3194891                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     38666668                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        41861559                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      3194891                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     38666668                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         41861559                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      3194891                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     38666668                       # number of overall miss cycles
system.l2.overall_miss_latency::total        41861559                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        10768                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               10813                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4026                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4026                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data          100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               100                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        10868                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10913                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        10868                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10913                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.065379                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.069176                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.064777                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068542                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.064777                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068542                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 72611.159091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 54924.244318                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55964.651070                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 72611.159091                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 54924.244318                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55964.651070                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 72611.159091                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 54924.244318                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55964.651070                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  565                       # number of writebacks
system.l2.writebacks::total                       565                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          704                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              748                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               748                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              748                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      2938320                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     34487764                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     37426084                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      2938320                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     34487764                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     37426084                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      2938320                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     34487764                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     37426084                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.065379                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.069176                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.064777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068542                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.064777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068542                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        66780                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 48988.301136                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 50034.871658                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst        66780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 48988.301136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 50034.871658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst        66780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 48988.301136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 50034.871658                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      4                       # number of replacements
system.cpu.icache.tagsinuse                580.125938                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001643193                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    586                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1709288.725256                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    42.760006                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst     537.365932                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.068526                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.861163                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.929689                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1633516                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1633516                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1633516                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1633516                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1633516                       # number of overall hits
system.cpu.icache.overall_hits::total         1633516                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           60                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            60                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           60                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             60                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           60                       # number of overall misses
system.cpu.icache.overall_misses::total            60                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      4573331                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4573331                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      4573331                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4573331                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      4573331                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4573331                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1633576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1633576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1633576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1633576                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1633576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1633576                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 76222.183333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76222.183333                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 76222.183333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76222.183333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 76222.183333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76222.183333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      3526489                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3526489                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      3526489                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3526489                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      3526489                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3526489                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 78366.422222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78366.422222                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 78366.422222                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78366.422222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 78366.422222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78366.422222                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  10868                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                174234523                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  11124                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               15662.938062                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   231.752732                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      24.247268                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.905284                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.094716                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1132238                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1132238                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       779916                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         779916                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1778                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1778                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1651                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1651                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1912154                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1912154                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1912154                       # number of overall hits
system.cpu.dcache.overall_hits::total         1912154                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        36858                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         36858                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          334                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          334                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        37192                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37192                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        37192                       # number of overall misses
system.cpu.dcache.overall_misses::total         37192                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    972276210                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    972276210                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      9480657                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9480657                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    981756867                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    981756867                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    981756867                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    981756867                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1169096                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1169096                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1651                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1651                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1949346                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1949346                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1949346                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1949346                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.031527                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031527                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000428                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000428                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.019079                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019079                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.019079                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019079                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 26378.973629                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26378.973629                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 28385.200599                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28385.200599                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 26396.990401                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26396.990401                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 26396.990401                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26396.990401                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         4026                       # number of writebacks
system.cpu.dcache.writebacks::total              4026                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        26090                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        26090                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          234                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          234                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        26324                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26324                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        26324                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26324                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        10768                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10768                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          100                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        10868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        10868                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10868                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    151562318                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    151562318                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      1928822                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1928822                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    153491140                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    153491140                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    153491140                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    153491140                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.009211                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009211                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000128                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000128                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.005575                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005575                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.005575                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005575                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 14075.252415                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14075.252415                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 19288.220000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19288.220000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 14123.218623                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14123.218623                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 14123.218623                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14123.218623                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
