INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fu_Quantong/project_9/project_9.srcs/sources_1/new/lock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fu_Quantong/project_9/project_9.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fu_Quantong/project_9/project_9.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
