$date
	Mon Aug 19 11:53:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_three_bit_johnson_counter $end
$var wire 4 ! digit [3:0] $end
$var wire 8 " Seven_Seg [7:0] $end
$var reg 1 # in_clk $end
$var reg 1 $ rst $end
$scope module jc $end
$var wire 4 % digit [3:0] $end
$var wire 1 # in_clk $end
$var wire 1 $ rst $end
$var wire 1 & q2bar $end
$var wire 1 ' q2 $end
$var wire 1 ( q1bar $end
$var wire 1 ) q1 $end
$var wire 1 * q0bar $end
$var wire 1 + q0 $end
$var wire 1 , out_clk $end
$var wire 3 - cntr [2:0] $end
$var wire 8 . Seven_Seg [7:0] $end
$scope module cd0 $end
$var wire 1 # inClk $end
$var wire 1 $ reset $end
$var reg 26 / clockCount [25:0] $end
$var reg 1 , outClk $end
$upscope $end
$scope module d0 $end
$var wire 1 , clk $end
$var wire 1 $ rst $end
$var wire 1 & d $end
$var reg 1 + q $end
$var reg 1 * qbar $end
$upscope $end
$scope module d1 $end
$var wire 1 , clk $end
$var wire 1 + d $end
$var wire 1 $ rst $end
$var reg 1 ) q $end
$var reg 1 ( qbar $end
$upscope $end
$scope module d2 $end
$var wire 1 , clk $end
$var wire 1 ) d $end
$var wire 1 $ rst $end
$var reg 1 ' q $end
$var reg 1 & qbar $end
$upscope $end
$scope module dc0 $end
$var wire 3 0 cntr [2:0] $end
$var wire 8 1 Seven_Seg [7:0] $end
$var reg 7 2 val [6:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111111 2
b11000000 1
b0 0
b0 /
b11000000 .
b0 -
0,
0+
1*
0)
1(
0'
1&
b1 %
0$
0#
b11000000 "
b1 !
$end
#5000
1$
#10000
b1 /
1#
#20000
0#
#30000
b10 /
1#
#40000
0#
#50000
b11 /
1#
#60000
0#
#70000
b100 /
1#
#80000
0#
#90000
b101 /
1#
#100000
0#
#110000
b110 /
1#
#120000
0#
#130000
b111 /
1#
#140000
0#
#150000
b1000 /
1#
#160000
0#
#170000
b1001 /
1#
#180000
0#
#190000
b1010 /
1#
#200000
0#
#205000
