

================================================================
== Vitis HLS Report for 'yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'
================================================================
* Date:           Tue Nov  2 10:41:54 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        yuv_filter.prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40007|  2457607|  0.400 ms|  24.576 ms|  40007|  2457607|       no|
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |    40005|  2457605|         7|          1|          1|  40000 ~ 2457600|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 10 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 11 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch1, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch2, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_channels_ch3, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %height"   --->   Operation 19 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound"   --->   Operation 20 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %x"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %y"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten" [yuv_filter.c:89]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.47ns)   --->   "%icmp_ln89 = icmp_eq  i32 %indvar_flatten_load, i32 %bound_read" [yuv_filter.c:89]   --->   Operation 26 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.55ns)   --->   "%add_ln89 = add i32 %indvar_flatten_load, i32 1" [yuv_filter.c:89]   --->   Operation 27 'add' 'add_ln89' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %._crit_edge.loopexit, void %._crit_edge7.loopexit.exitStub" [yuv_filter.c:89]   --->   Operation 28 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln89 = store i32 %add_ln89, i32 %indvar_flatten" [yuv_filter.c:89]   --->   Operation 29 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.59>
ST_2 : Operation 30 [1/1] (3.63ns)   --->   "%Y = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %in_channels_ch1" [yuv_filter.c:94]   --->   Operation 30 'read' 'Y' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 31 [1/1] (3.63ns)   --->   "%U = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %in_channels_ch2" [yuv_filter.c:95]   --->   Operation 31 'read' 'U' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 32 [1/1] (3.63ns)   --->   "%V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %in_channels_ch3" [yuv_filter.c:96]   --->   Operation 32 'read' 'V' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i8 %Y" [yuv_filter.c:97]   --->   Operation 33 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.91ns)   --->   "%C = add i9 %zext_ln97, i9 496" [yuv_filter.c:97]   --->   Operation 34 'add' 'C' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.99ns)   --->   "%D = xor i8 %U, i8 128" [yuv_filter.c:98]   --->   Operation 35 'xor' 'D' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i9 %C" [yuv_filter.c:100]   --->   Operation 36 'sext' 'sext_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [3/3] (1.05ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i18 %sext_ln100, i18 298" [yuv_filter.c:100]   --->   Operation 37 'mul' 'mul_ln100' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i8 %D" [yuv_filter.c:101]   --->   Operation 38 'sext' 'sext_ln101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [3/3] (1.05ns) (grouped into DSP with root node add_ln101)   --->   "%mul_ln101 = mul i16 %sext_ln101, i16 65436" [yuv_filter.c:101]   --->   Operation 39 'mul' 'mul_ln101' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.04>
ST_3 : Operation 40 [1/1] (0.99ns)   --->   "%E = xor i8 %V, i8 128" [yuv_filter.c:99]   --->   Operation 40 'xor' 'E' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [2/3] (1.05ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i18 %sext_ln100, i18 298" [yuv_filter.c:100]   --->   Operation 41 'mul' 'mul_ln100' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln100_3 = sext i8 %E" [yuv_filter.c:100]   --->   Operation 42 'sext' 'sext_ln100_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [3/3] (1.05ns) (grouped into DSP with root node add_ln100_1)   --->   "%mul_ln100_1 = mul i18 %sext_ln100_3, i18 409" [yuv_filter.c:100]   --->   Operation 43 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [2/3] (1.05ns) (grouped into DSP with root node add_ln101)   --->   "%mul_ln101 = mul i16 %sext_ln101, i16 65436" [yuv_filter.c:101]   --->   Operation 44 'mul' 'mul_ln101' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.89>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%y_load = load i16 %y" [yuv_filter.c:92]   --->   Operation 45 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.42ns)   --->   "%icmp_ln92 = icmp_eq  i16 %y_load, i16 %height_read" [yuv_filter.c:92]   --->   Operation 46 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.80ns)   --->   "%select_ln72 = select i1 %icmp_ln92, i16 0, i16 %y_load" [yuv_filter.c:72]   --->   Operation 47 'select' 'select_ln72' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/3] (0.00ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i18 %sext_ln100, i18 298" [yuv_filter.c:100]   --->   Operation 48 'mul' 'mul_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln100_1 = sext i8 %E" [yuv_filter.c:100]   --->   Operation 49 'sext' 'sext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [2/3] (1.05ns) (grouped into DSP with root node add_ln100_1)   --->   "%mul_ln100_1 = mul i18 %sext_ln100_3, i18 409" [yuv_filter.c:100]   --->   Operation 50 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100 = add i18 %mul_ln100, i18 128" [yuv_filter.c:100]   --->   Operation 51 'add' 'add_ln100' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [1/3] (0.00ns) (grouped into DSP with root node add_ln101)   --->   "%mul_ln101 = mul i16 %sext_ln101, i16 65436" [yuv_filter.c:101]   --->   Operation 52 'mul' 'mul_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into DSP with root node add_ln101)   --->   "%sext_ln101_2 = sext i16 %mul_ln101" [yuv_filter.c:101]   --->   Operation 53 'sext' 'sext_ln101_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (4.35ns)   --->   "%mul_ln101_1 = mul i17 %sext_ln100_1, i17 130864" [yuv_filter.c:101]   --->   Operation 54 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln101 = add i17 %mul_ln101_1, i17 %sext_ln101_2" [yuv_filter.c:101]   --->   Operation 55 'add' 'add_ln101' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (2.07ns)   --->   "%y_1 = add i16 %select_ln72, i16 1" [yuv_filter.c:92]   --->   Operation 56 'add' 'y_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln92 = store i16 %y_1, i16 %y" [yuv_filter.c:92]   --->   Operation 57 'store' 'store_ln92' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.96>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%x_load = load i16 %x" [yuv_filter.c:89]   --->   Operation 58 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (2.07ns)   --->   "%x_2 = add i16 %x_load, i16 1" [yuv_filter.c:89]   --->   Operation 59 'add' 'x_2' <Predicate = (icmp_ln92)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.80ns)   --->   "%select_ln72_1 = select i1 %icmp_ln92, i16 %x_2, i16 %x_load" [yuv_filter.c:72]   --->   Operation 60 'select' 'select_ln72_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i16 %select_ln72_1" [yuv_filter.c:103]   --->   Operation 61 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %trunc_ln103, i10 0" [yuv_filter.c:103]   --->   Operation 62 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln103_1 = trunc i16 %select_ln72_1" [yuv_filter.c:103]   --->   Operation 63 'trunc' 'trunc_ln103_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_1_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln103_1, i8 0" [yuv_filter.c:103]   --->   Operation 64 'bitconcatenate' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103 = add i22 %tmp_cast, i22 %tmp_1_cast" [yuv_filter.c:103]   --->   Operation 65 'add' 'add_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i16 %select_ln72" [yuv_filter.c:103]   --->   Operation 66 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln103_1 = add i22 %add_ln103, i22 %zext_ln103" [yuv_filter.c:103]   --->   Operation 67 'add' 'add_ln103_1' <Predicate = true> <Delay = 4.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/3] (0.00ns) (grouped into DSP with root node add_ln100_1)   --->   "%mul_ln100_1 = mul i18 %sext_ln100_3, i18 409" [yuv_filter.c:100]   --->   Operation 68 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100 = add i18 %mul_ln100, i18 128" [yuv_filter.c:100]   --->   Operation 69 'add' 'add_ln100' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i18 %add_ln100" [yuv_filter.c:100]   --->   Operation 70 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln100_4 = sext i18 %add_ln100" [yuv_filter.c:100]   --->   Operation 71 'sext' 'sext_ln100_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100_1 = add i18 %mul_ln100_1, i18 %add_ln100" [yuv_filter.c:100]   --->   Operation 72 'add' 'add_ln100_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln101 = add i17 %mul_ln101_1, i17 %sext_ln101_2" [yuv_filter.c:101]   --->   Operation 73 'add' 'add_ln101' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln101_3 = sext i17 %add_ln101" [yuv_filter.c:101]   --->   Operation 74 'sext' 'sext_ln101_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.13ns)   --->   "%add_ln101_1 = add i18 %sext_ln101_3, i18 %add_ln100" [yuv_filter.c:101]   --->   Operation 75 'add' 'add_ln101_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln101_1, i32 16, i32 17" [yuv_filter.c:101]   --->   Operation 76 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.95ns)   --->   "%icmp_ln101 = icmp_eq  i2 %tmp_2, i2 1" [yuv_filter.c:101]   --->   Operation 77 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln101_1, i32 17" [yuv_filter.c:101]   --->   Operation 78 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %add_ln101_1, i32 8, i32 15" [yuv_filter.c:101]   --->   Operation 79 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%select_ln101 = select i1 %icmp_ln101, i8 255, i8 0" [yuv_filter.c:101]   --->   Operation 80 'select' 'select_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%or_ln101 = or i1 %icmp_ln101, i1 %tmp_3" [yuv_filter.c:101]   --->   Operation 81 'or' 'or_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.24ns) (out node of the LUT)   --->   "%G = select i1 %or_ln101, i8 %select_ln101, i8 %trunc_ln3" [yuv_filter.c:101]   --->   Operation 82 'select' 'G' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %D, i9 0" [yuv_filter.c:102]   --->   Operation 83 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i17 %shl_ln" [yuv_filter.c:102]   --->   Operation 84 'sext' 'sext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln102_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %D, i2 0" [yuv_filter.c:102]   --->   Operation 85 'bitconcatenate' 'shl_ln102_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln102_2 = sext i10 %shl_ln102_1" [yuv_filter.c:102]   --->   Operation 86 'sext' 'sext_ln102_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (2.10ns)   --->   "%add_ln102_1 = add i18 %sext_ln102_1, i18 %sext_ln102_2" [yuv_filter.c:102]   --->   Operation 87 'add' 'add_ln102_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i18 %add_ln102_1" [yuv_filter.c:102]   --->   Operation 88 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln102_3 = sext i18 %add_ln102_1" [yuv_filter.c:102]   --->   Operation 89 'sext' 'sext_ln102_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (2.07ns)   --->   "%add_ln102_2 = add i16 %trunc_ln102, i16 %trunc_ln100" [yuv_filter.c:102]   --->   Operation 90 'add' 'add_ln102_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (2.13ns)   --->   "%add_ln102 = add i19 %sext_ln102_3, i19 %sext_ln100_4" [yuv_filter.c:102]   --->   Operation 91 'add' 'add_ln102' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i19.i32.i32, i19 %add_ln102, i32 16, i32 18" [yuv_filter.c:102]   --->   Operation 92 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.13ns)   --->   "%icmp_ln102 = icmp_sgt  i3 %tmp_4, i3 0" [yuv_filter.c:102]   --->   Operation 93 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln102, i32 18" [yuv_filter.c:102]   --->   Operation 94 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln102_2, i32 8, i32 15" [yuv_filter.c:102]   --->   Operation 95 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%select_ln102 = select i1 %icmp_ln102, i8 255, i8 0" [yuv_filter.c:102]   --->   Operation 96 'select' 'select_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%or_ln102 = or i1 %icmp_ln102, i1 %tmp_5" [yuv_filter.c:102]   --->   Operation 97 'or' 'or_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (1.24ns) (out node of the LUT)   --->   "%B = select i1 %or_ln102, i8 %select_ln102, i8 %trunc_ln4" [yuv_filter.c:102]   --->   Operation 98 'select' 'B' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln72 = store i16 %select_ln72_1, i16 %x" [yuv_filter.c:72]   --->   Operation 99 'store' 'store_ln72' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i22 %add_ln103_1" [yuv_filter.c:103]   --->   Operation 100 'zext' 'zext_ln103_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%out_channels_ch2_addr = getelementptr i8 %out_channels_ch2, i64 0, i64 %zext_ln103_1" [yuv_filter.c:104]   --->   Operation 101 'getelementptr' 'out_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%out_channels_ch3_addr = getelementptr i8 %out_channels_ch3, i64 0, i64 %zext_ln103_1" [yuv_filter.c:105]   --->   Operation 102 'getelementptr' 'out_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100_1 = add i18 %mul_ln100_1, i18 %add_ln100" [yuv_filter.c:100]   --->   Operation 103 'add' 'add_ln100_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %add_ln100_1, i32 16, i32 17" [yuv_filter.c:100]   --->   Operation 104 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.95ns)   --->   "%icmp_ln100 = icmp_eq  i2 %tmp, i2 1" [yuv_filter.c:100]   --->   Operation 105 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln100_1, i32 17" [yuv_filter.c:100]   --->   Operation 106 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %add_ln100_1, i32 8, i32 15" [yuv_filter.c:100]   --->   Operation 107 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%select_ln100 = select i1 %icmp_ln100, i8 255, i8 0" [yuv_filter.c:100]   --->   Operation 108 'select' 'select_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%or_ln100 = or i1 %icmp_ln100, i1 %tmp_1" [yuv_filter.c:100]   --->   Operation 109 'or' 'or_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (1.24ns) (out node of the LUT)   --->   "%R = select i1 %or_ln100, i8 %select_ln100, i8 %trunc_ln" [yuv_filter.c:100]   --->   Operation 110 'select' 'R' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln104 = store i8 %G, i22 %out_channels_ch2_addr" [yuv_filter.c:104]   --->   Operation 111 'store' 'store_ln104' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln105 = store i8 %B, i22 %out_channels_ch3_addr" [yuv_filter.c:105]   --->   Operation 112 'store' 'store_ln105' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 120 'ret' 'ret_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_str"   --->   Operation 113 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40000, i64 2457600, i64 784400"   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [yuv_filter.c:72]   --->   Operation 115 'specpipeline' 'specpipeline_ln72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [yuv_filter.c:72]   --->   Operation 116 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%out_channels_ch1_addr = getelementptr i8 %out_channels_ch1, i64 0, i64 %zext_ln103_1" [yuv_filter.c:103]   --->   Operation 117 'getelementptr' 'out_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln103 = store i8 %R, i22 %out_channels_ch1_addr" [yuv_filter.c:103]   --->   Operation 118 'store' 'store_ln103' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 119 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.14ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [11]  (0 ns)
	'load' operation ('indvar_flatten_load', yuv_filter.c:89) on local variable 'indvar_flatten' [25]  (0 ns)
	'add' operation ('add_ln89', yuv_filter.c:89) [27]  (2.55 ns)
	'store' operation ('store_ln89', yuv_filter.c:89) of variable 'add_ln89', yuv_filter.c:89 on local variable 'indvar_flatten' [108]  (1.59 ns)

 <State 2>: 6.6ns
The critical path consists of the following:
	fifo read operation ('Y', yuv_filter.c:94) on port 'in_channels_ch1' (yuv_filter.c:94) [51]  (3.63 ns)
	'add' operation ('C', yuv_filter.c:97) [55]  (1.92 ns)
	'mul' operation of DSP[63] ('mul_ln100', yuv_filter.c:100) [59]  (1.05 ns)

 <State 3>: 2.04ns
The critical path consists of the following:
	'xor' operation ('E', yuv_filter.c:99) [57]  (0.99 ns)
	'mul' operation of DSP[66] ('mul_ln100_1', yuv_filter.c:100) [62]  (1.05 ns)

 <State 4>: 6.9ns
The critical path consists of the following:
	'load' operation ('y_load', yuv_filter.c:92) on local variable 'y' [30]  (0 ns)
	'icmp' operation ('icmp_ln92', yuv_filter.c:92) [35]  (2.43 ns)
	'select' operation ('select_ln72', yuv_filter.c:72) [36]  (0.805 ns)
	'add' operation ('y', yuv_filter.c:92) [107]  (2.08 ns)
	'store' operation ('store_ln92', yuv_filter.c:92) of variable 'y', yuv_filter.c:92 on local variable 'y' [110]  (1.59 ns)

 <State 5>: 6.96ns
The critical path consists of the following:
	'load' operation ('x_load', yuv_filter.c:89) on local variable 'x' [31]  (0 ns)
	'add' operation ('x', yuv_filter.c:89) [32]  (2.08 ns)
	'select' operation ('select_ln72_1', yuv_filter.c:72) [37]  (0.805 ns)
	'add' operation ('add_ln103', yuv_filter.c:103) [42]  (0 ns)
	'add' operation ('add_ln103_1', yuv_filter.c:103) [46]  (4.08 ns)

 <State 6>: 4.31ns
The critical path consists of the following:
	'add' operation of DSP[66] ('add_ln100_1', yuv_filter.c:100) [66]  (2.1 ns)
	'icmp' operation ('icmp_ln100', yuv_filter.c:100) [68]  (0.959 ns)
	'select' operation ('select_ln100', yuv_filter.c:100) [71]  (0 ns)
	'select' operation ('R', yuv_filter.c:100) [73]  (1.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('out_channels_ch1_addr', yuv_filter.c:103) [48]  (0 ns)
	'store' operation ('store_ln103', yuv_filter.c:103) of variable 'R', yuv_filter.c:100 on array 'out_channels_ch1' [104]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
