{"vcs1":{"timestamp_begin":1746533608.208529781, "rt":7.54, "ut":7.22, "st":0.24}}
{"vcselab":{"timestamp_begin":1746533615.827367807, "rt":0.28, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1746533616.169523975, "rt":0.30, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746533607.886707055}
{"VCS_COMP_START_TIME": 1746533607.886707055}
{"VCS_COMP_END_TIME": 1746533616.537879658}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 378324}}
{"vcselab": {"peak_mem": 174924}}
