12:15:12 INFO  : Registering command handlers for SDK TCF services
12:15:18 INFO  : Launching XSCT server: xsct -n -interactive /media/psf/raid/simon/src/verilog/xls/xls.sdk/temp_xsdb_launch_script.tcl
12:15:31 INFO  : XSCT server has started successfully.
12:15:31 INFO  : Successfully done setting XSCT server connection channel  
12:15:34 INFO  : Successfully done setting SDK workspace  
12:15:34 INFO  : Processing command line option -hwspec /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper.hdf.
12:26:13 INFO  : Invoking Bootgen: bootgen -image testDisplay.bif -arch zynq -o /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/bootimage/BOOT.bin
12:26:13 INFO  : Creating new bif file /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/bootimage/testDisplay.bif
12:26:17 INFO  : Bootgen command execution is done.
13:18:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:20 INFO  : Invoking Bootgen: bootgen -image testDisplay.bif -arch zynq -o /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/bootimage/BOOT.mcs
13:47:20 INFO  : Overwriting existing bif file /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/bootimage/testDisplay.bif
13:47:28 INFO  : Bootgen command execution is done.
13:50:17 INFO  : Invoking Bootgen: bootgen -image testDisplay.bif -arch zynq -o /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/bootimage/BOOT.bin -w on
13:50:17 INFO  : Overwriting existing bif file /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/bootimage/testDisplay.bif
13:50:19 INFO  : Bootgen command execution is done.
13:51:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1' command is executed.
13:51:21 INFO  : FPGA configured successfully with bitstream "/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:20:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:18 INFO  : Jtag cable 'Platform Cable USB II 0000174c743a01' is selected.
18:20:18 INFO  : 'jtag frequency' command is executed.
18:20:18 INFO  : Context for 'APU' is selected.
18:20:18 INFO  : System reset is completed.
18:20:21 INFO  : 'after 3000' command is executed.
18:20:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1' command is executed.
18:20:33 INFO  : FPGA configured successfully with bitstream "/media/psf/raid/simon/src/verilog/xls/xls.runs/impl_1/design_1_wrapper.bit"
18:20:34 INFO  : Context for 'APU' is selected.
18:20:34 INFO  : Hardware design information is loaded from '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:20:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:34 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
18:20:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1
fpga -file /media/psf/raid/simon/src/verilog/xls/xls.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
loadhw -hw /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
dow /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/Debug/testDisplay.elf
----------------End of Script----------------

06:44:24 INFO  : Registering command handlers for SDK TCF services
06:44:30 INFO  : Launching XSCT server: xsct -n -interactive /media/psf/raid/simon/src/verilog/xls/xls.sdk/temp_xsdb_launch_script.tcl
06:44:47 INFO  : XSCT server has started successfully.
06:44:50 INFO  : Successfully done setting XSCT server connection channel  
06:44:50 INFO  : Processing command line option -hwspec /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper.hdf.
06:44:50 INFO  : Successfully done setting SDK workspace  
06:44:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
07:31:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:31:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

07:32:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:32:51 INFO  : Jtag cable 'Platform Cable USB II 0000174c743a01' is selected.
07:32:51 INFO  : 'jtag frequency' command is executed.
07:32:51 INFO  : Context for 'APU' is selected.
07:32:53 INFO  : System reset is completed.
07:32:56 INFO  : 'after 3000' command is executed.
07:32:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1' command is executed.
07:33:08 INFO  : FPGA configured successfully with bitstream "/media/psf/raid/simon/src/verilog/xls/xls.runs/impl_1/design_1_wrapper.bit"
07:33:08 INFO  : Context for 'APU' is selected.
07:33:08 INFO  : Hardware design information is loaded from '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:33:09 INFO  : 'configparams force-mem-access 1' command is executed.
07:33:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:33:09 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
07:33:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1
fpga -file /media/psf/raid/simon/src/verilog/xls/xls.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
loadhw -hw /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
dow /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/Debug/testDisplay.elf
----------------End of Script----------------

07:47:04 INFO  : Invoking Bootgen: bootgen -image testDisplay.bif -arch zynq -o /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/bootimage/BOOT.bin -w on
07:47:08 INFO  : Bootgen command execution is done.
17:06:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1' command is executed.
17:06:06 INFO  : 'fpga -state' command is executed.
17:06:12 INFO  : Memory regions updated for context APU
17:06:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1' command is executed.
17:06:32 INFO  : 'fpga -state' command is executed.
17:06:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:36 INFO  : Jtag cable 'Platform Cable USB II 0000174c743a01' is selected.
17:06:36 INFO  : 'jtag frequency' command is executed.
17:06:36 INFO  : Sourcing of '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:06:36 INFO  : Context for 'APU' is selected.
17:06:36 INFO  : Hardware design information is loaded from '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:06:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:36 INFO  : Context for 'APU' is selected.
17:06:37 INFO  : 'stop' command is executed.
17:06:38 INFO  : 'ps7_init' command is executed.
17:06:38 INFO  : 'ps7_post_config' command is executed.
17:06:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:06:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:04 INFO  : The application '/media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/Debug/testDisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
loadhw -hw /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
dow /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/Debug/testDisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:04 INFO  : Memory regions updated for context APU
17:09:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:05 INFO  : 'con' command is executed.
17:09:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
con
----------------End of Script----------------

17:09:05 INFO  : Launch script is exported to file '/media/psf/raid/simon/src/verilog/xls/xls.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_testdisplay.elf_on_local.tcl'
17:09:06 INFO  : Jtag cable 'Platform Cable USB II 0000174c743a01' is selected.
17:09:06 INFO  : Jtag cable 'Platform Cable USB II 0000174c743a01' is selected.
17:09:06 INFO  : 'jtag frequency' command is executed.
17:09:06 INFO  : 'jtag frequency' command is executed.
17:09:06 INFO  : Context for 'APU' is selected.
17:09:06 INFO  : Context for 'APU' is selected.
17:09:07 INFO  : System reset is completed.
17:09:08 INFO  : System reset is completed.
17:09:11 INFO  : 'after 3000' command is executed.
17:09:14 INFO  : 'after 3000' command is executed.
17:09:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1' command is executed.
17:09:26 INFO  : FPGA configured successfully with bitstream "/media/psf/raid/simon/src/verilog/xls/xls.runs/impl_1/design_1_wrapper.bit"
17:09:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1' command is executed.
17:09:37 INFO  : FPGA configured successfully with bitstream "/media/psf/raid/simon/src/verilog/xls/xls.runs/impl_1/design_1_wrapper.bit"
17:09:37 INFO  : Context for 'APU' is selected.
17:09:37 INFO  : Context for 'APU' is selected.
17:09:37 INFO  : Hardware design information is loaded from '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:09:37 INFO  : Hardware design information is loaded from '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:09:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:38 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
17:09:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1
fpga -file /media/psf/raid/simon/src/verilog/xls/xls.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
loadhw -hw /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
dow /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/Debug/testDisplay.elf
----------------End of Script----------------

17:09:38 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
17:09:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1
fpga -file /media/psf/raid/simon/src/verilog/xls/xls.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
loadhw -hw /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
dow /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/Debug/testDisplay.elf
----------------End of Script----------------

07:25:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:25:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1' command is executed.
07:25:15 INFO  : FPGA configured successfully with bitstream "/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:25:32 INFO  : Jtag cable 'Platform Cable USB II 0000174c743a01' is selected.
07:25:32 INFO  : 'jtag frequency' command is executed.
07:25:32 INFO  : Context for 'APU' is selected.
07:25:32 INFO  : System reset is completed.
07:25:35 INFO  : 'after 3000' command is executed.
07:25:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1' command is executed.
07:25:47 INFO  : FPGA configured successfully with bitstream "/media/psf/raid/simon/src/verilog/xls/xls.runs/impl_1/design_1_wrapper.bit"
07:25:47 INFO  : Context for 'APU' is selected.
07:25:47 INFO  : Hardware design information is loaded from '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:25:47 INFO  : 'configparams force-mem-access 1' command is executed.
07:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:25:48 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
07:25:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1
fpga -file /media/psf/raid/simon/src/verilog/xls/xls.runs/impl_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
loadhw -hw /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
dow /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/Debug/testDisplay.elf
----------------End of Script----------------

07:27:31 INFO  : Disconnected from the channel tcfchan#1.
07:27:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1' command is executed.
07:27:32 INFO  : 'fpga -state' command is executed.
07:27:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:27:32 INFO  : Jtag cable 'Platform Cable USB II 0000174c743a01' is selected.
07:27:32 INFO  : 'jtag frequency' command is executed.
07:27:32 INFO  : Sourcing of '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:27:32 INFO  : Context for 'APU' is selected.
07:27:37 INFO  : Hardware design information is loaded from '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:27:37 INFO  : 'configparams force-mem-access 1' command is executed.
07:27:37 INFO  : Context for 'APU' is selected.
07:27:37 INFO  : 'stop' command is executed.
07:27:38 INFO  : 'ps7_init' command is executed.
07:27:38 INFO  : 'ps7_post_config' command is executed.
07:27:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:27:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
07:27:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:30:06 INFO  : The application '/media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/Debug/testDisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:30:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:30:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:30:06 INFO  : 'configparams force-mem-access 0' command is executed.
07:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
loadhw -hw /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
dow /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/Debug/testDisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

07:30:07 INFO  : Memory regions updated for context APU
07:30:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:30:07 INFO  : 'con' command is executed.
07:30:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
con
----------------End of Script----------------

07:30:07 INFO  : Launch script is exported to file '/media/psf/raid/simon/src/verilog/xls/xls.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_testdisplay.elf_on_local.tcl'
07:30:08 INFO  : Jtag cable 'Platform Cable USB II 0000174c743a01' is selected.
07:30:08 INFO  : Jtag cable 'Platform Cable USB II 0000174c743a01' is selected.
07:30:08 INFO  : 'jtag frequency' command is executed.
07:30:08 INFO  : 'jtag frequency' command is executed.
07:30:08 INFO  : Sourcing of '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:30:08 INFO  : Sourcing of '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:30:08 INFO  : Context for 'APU' is selected.
07:30:08 INFO  : Context for 'APU' is selected.
07:30:08 INFO  : System reset is completed.
07:30:09 INFO  : System reset is completed.
07:30:12 INFO  : 'after 3000' command is executed.
07:30:15 INFO  : 'after 3000' command is executed.
07:30:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1' command is executed.
07:30:27 INFO  : FPGA configured successfully with bitstream "/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:30:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1' command is executed.
07:30:39 INFO  : FPGA configured successfully with bitstream "/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:30:39 INFO  : Context for 'APU' is selected.
07:30:39 INFO  : Context for 'APU' is selected.
07:30:39 INFO  : Hardware design information is loaded from '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:30:39 INFO  : Hardware design information is loaded from '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:30:39 INFO  : 'configparams force-mem-access 1' command is executed.
07:30:39 INFO  : 'configparams force-mem-access 1' command is executed.
07:30:39 INFO  : Context for 'APU' is selected.
07:30:39 INFO  : Context for 'APU' is selected.
07:30:42 INFO  : 'ps7_init' command is executed.
07:30:45 INFO  : 'ps7_init' command is executed.
07:30:45 INFO  : 'ps7_post_config' command is executed.
07:30:45 INFO  : 'ps7_post_config' command is executed.
07:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:34:17 INFO  : Registering command handlers for SDK TCF services
07:34:21 INFO  : Launching XSCT server: xsct -n -interactive /media/psf/raid/simon/src/verilog/xls/xls.sdk/temp_xsdb_launch_script.tcl
07:34:32 INFO  : XSCT server has started successfully.
07:34:38 INFO  : Successfully done setting XSCT server connection channel  
07:34:38 INFO  : Processing command line option -hwspec /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper.hdf.
07:34:46 INFO  : Successfully done setting SDK workspace  
07:34:48 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
07:35:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:35:16 INFO  : Jtag cable 'Platform Cable USB II 0000174c743a01' is selected.
07:35:16 INFO  : 'jtag frequency' command is executed.
07:35:16 INFO  : Sourcing of '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:35:16 INFO  : Context for 'APU' is selected.
07:35:17 INFO  : System reset is completed.
07:35:20 INFO  : 'after 3000' command is executed.
07:35:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1' command is executed.
07:35:32 INFO  : FPGA configured successfully with bitstream "/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:35:32 INFO  : Context for 'APU' is selected.
07:35:32 INFO  : Hardware design information is loaded from '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:35:32 INFO  : 'configparams force-mem-access 1' command is executed.
07:35:32 INFO  : Context for 'APU' is selected.
07:35:33 INFO  : 'ps7_init' command is executed.
07:35:33 INFO  : 'ps7_post_config' command is executed.
07:35:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:37:59 INFO  : The application '/media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/Debug/testDisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:37:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:37:59 INFO  : 'configparams force-mem-access 0' command is executed.
07:37:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1
fpga -file /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
loadhw -hw /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
dow /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/Debug/testDisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

07:38:00 INFO  : Jtag cable 'Platform Cable USB II 0000174c743a01' is selected.
07:38:00 INFO  : 'jtag frequency' command is executed.
07:38:00 INFO  : Sourcing of '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:38:00 INFO  : Context for 'APU' is selected.
07:38:01 INFO  : System reset is completed.
07:38:04 INFO  : 'after 3000' command is executed.
07:38:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1' command is executed.
07:38:16 INFO  : FPGA configured successfully with bitstream "/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:38:16 INFO  : Context for 'APU' is selected.
07:38:16 INFO  : Hardware design information is loaded from '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:38:16 INFO  : 'configparams force-mem-access 1' command is executed.
07:38:16 INFO  : Context for 'APU' is selected.
07:38:17 INFO  : 'ps7_init' command is executed.
07:38:17 INFO  : 'ps7_post_config' command is executed.
07:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:40:43 INFO  : The application '/media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/Debug/testDisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:40:43 INFO  : 'configparams force-mem-access 0' command is executed.
07:40:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1
fpga -file /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
loadhw -hw /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
dow /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/Debug/testDisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

07:52:37 INFO  : Disconnected from the channel tcfchan#1.
07:52:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:52:53 INFO  : Jtag cable 'Platform Cable USB II 0000174c743a01' is selected.
07:52:53 INFO  : 'jtag frequency' command is executed.
07:52:53 INFO  : Sourcing of '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:52:53 INFO  : Context for 'APU' is selected.
07:52:54 INFO  : System reset is completed.
07:52:57 INFO  : 'after 3000' command is executed.
07:52:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1' command is executed.
07:53:08 INFO  : FPGA configured successfully with bitstream "/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:53:09 INFO  : Context for 'APU' is selected.
07:53:12 INFO  : Hardware design information is loaded from '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
07:53:12 INFO  : 'configparams force-mem-access 1' command is executed.
07:53:12 INFO  : Context for 'APU' is selected.
07:53:13 INFO  : 'ps7_init' command is executed.
07:53:13 INFO  : 'ps7_post_config' command is executed.
07:53:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:57:25 INFO  : The application '/media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/Debug/testDisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:57:25 INFO  : 'configparams force-mem-access 0' command is executed.
07:57:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1
fpga -file /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
loadhw -hw /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
dow /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/Debug/testDisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:56 INFO  : Disconnected from the channel tcfchan#2.
12:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:05 INFO  : Jtag cable 'Platform Cable USB II 0000174c743a01' is selected.
12:35:05 INFO  : 'jtag frequency' command is executed.
12:35:05 INFO  : Sourcing of '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:35:05 INFO  : Context for 'APU' is selected.
12:35:06 INFO  : System reset is completed.
12:35:09 INFO  : 'after 3000' command is executed.
12:35:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1' command is executed.
12:35:20 INFO  : FPGA configured successfully with bitstream "/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:35:20 INFO  : Context for 'APU' is selected.
12:35:24 INFO  : Hardware design information is loaded from '/media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:35:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:24 INFO  : Context for 'APU' is selected.
12:35:26 INFO  : 'ps7_init' command is executed.
12:35:26 INFO  : 'ps7_post_config' command is executed.
12:35:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:39:37 INFO  : The application '/media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/Debug/testDisplay.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:39:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1
fpga -file /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
loadhw -hw /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
dow /media/psf/raid/simon/src/verilog/xls/xls.sdk/testDisplay/Debug/testDisplay.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:36 INFO  : Disconnected from the channel tcfchan#3.
16:07:23 INFO  : Registering command handlers for SDK TCF services
16:07:28 INFO  : Launching XSCT server: xsct -n -interactive /media/psf/raid/simon/src/verilog/xls/design/xls.sdk/temp_xsdb_launch_script.tcl
16:07:40 INFO  : XSCT server has started successfully.
16:07:40 INFO  : Successfully done setting XSCT server connection channel  
16:07:42 INFO  : Successfully done setting SDK workspace  
16:07:42 INFO  : Processing command line option -hwspec /media/psf/raid/simon/src/verilog/xls/design/xls.sdk/design_1_wrapper.hdf.
16:08:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:21 INFO  : Jtag cable 'Platform Cable USB II 0000174c743a01' is selected.
16:08:21 INFO  : 'jtag frequency' command is executed.
16:08:21 INFO  : Sourcing of '/media/psf/raid/simon/src/verilog/xls/design/xls.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:21 INFO  : Context for 'APU' is selected.
16:08:22 INFO  : System reset is completed.
16:08:25 INFO  : 'after 3000' command is executed.
16:08:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1' command is executed.
16:08:37 INFO  : FPGA configured successfully with bitstream "/media/psf/raid/simon/src/verilog/xls/design/xls.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:08:37 INFO  : Context for 'APU' is selected.
16:08:37 INFO  : Hardware design information is loaded from '/media/psf/raid/simon/src/verilog/xls/design/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:08:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:37 INFO  : Context for 'APU' is selected.
16:08:39 INFO  : 'ps7_init' command is executed.
16:08:39 INFO  : 'ps7_post_config' command is executed.
16:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:19 ERROR : 'dow /media/psf/raid/simon/src/verilog/xls/design/xls.sdk/testDisplay/Debug/testDisplay.elf' is cancelled.
16:09:19 ERROR : Failed to enable logging of info messages in xsct server.
16:09:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /media/psf/raid/simon/src/verilog/xls/design/xls.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c743a01" && level==0} -index 1
fpga -file /media/psf/raid/simon/src/verilog/xls/design/xls.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
loadhw -hw /media/psf/raid/simon/src/verilog/xls/design/xls.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000174c743a01"} -index 0
dow /media/psf/raid/simon/src/verilog/xls/design/xls.sdk/testDisplay/Debug/testDisplay.elf
----------------End of Script----------------

16:09:19 ERROR : Unexpected error while writing to XSCT Console View.
java.io.IOException: Output Stream is closed
	at org.eclipse.ui.console.IOConsoleOutputStream.encodedWrite(IOConsoleOutputStream.java:231)
	at org.eclipse.ui.console.IOConsoleOutputStream.write(IOConsoleOutputStream.java:226)
	at com.xilinx.sdk.targetmanager.ui.xsdb.XSDBConsolePresenter.appendToConsole(XSDBConsolePresenter.java:269)
	at com.xilinx.sdk.targetmanager.ui.xsdb.XSDBConsolePresenter.printOut(XSDBConsolePresenter.java:238)
	at com.xilinx.sdk.targetmanager.ui.xsdb.XSDBConsolePresenter.access$4(XSDBConsolePresenter.java:237)
	at com.xilinx.sdk.targetmanager.ui.xsdb.XSDBConsolePresenter$2.run(XSDBConsolePresenter.java:177)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
