// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_117 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_374_p2;
reg   [0:0] icmp_ln86_reg_1359;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1359_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1565_fu_380_p2;
reg   [0:0] icmp_ln86_1565_reg_1364;
reg   [0:0] icmp_ln86_1565_reg_1364_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1566_fu_386_p2;
reg   [0:0] icmp_ln86_1566_reg_1372;
wire   [0:0] icmp_ln86_1567_fu_392_p2;
reg   [0:0] icmp_ln86_1567_reg_1378;
reg   [0:0] icmp_ln86_1567_reg_1378_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1568_fu_398_p2;
reg   [0:0] icmp_ln86_1568_reg_1384;
reg   [0:0] icmp_ln86_1568_reg_1384_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1568_reg_1384_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1569_fu_404_p2;
reg   [0:0] icmp_ln86_1569_reg_1390;
wire   [0:0] icmp_ln86_1570_fu_410_p2;
reg   [0:0] icmp_ln86_1570_reg_1396;
reg   [0:0] icmp_ln86_1570_reg_1396_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1570_reg_1396_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1570_reg_1396_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1570_reg_1396_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1571_fu_416_p2;
reg   [0:0] icmp_ln86_1571_reg_1402;
reg   [0:0] icmp_ln86_1571_reg_1402_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1572_fu_422_p2;
reg   [0:0] icmp_ln86_1572_reg_1408;
reg   [0:0] icmp_ln86_1572_reg_1408_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1572_reg_1408_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1573_fu_428_p2;
reg   [0:0] icmp_ln86_1573_reg_1414;
reg   [0:0] icmp_ln86_1573_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1573_reg_1414_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1573_reg_1414_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1574_fu_434_p2;
reg   [0:0] icmp_ln86_1574_reg_1420;
reg   [0:0] icmp_ln86_1574_reg_1420_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1574_reg_1420_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1574_reg_1420_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1575_fu_440_p2;
reg   [0:0] icmp_ln86_1575_reg_1426;
reg   [0:0] icmp_ln86_1575_reg_1426_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1575_reg_1426_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1575_reg_1426_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1575_reg_1426_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1576_fu_446_p2;
reg   [0:0] icmp_ln86_1576_reg_1432;
wire   [0:0] icmp_ln86_1577_fu_452_p2;
reg   [0:0] icmp_ln86_1577_reg_1438;
reg   [0:0] icmp_ln86_1577_reg_1438_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1577_reg_1438_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1577_reg_1438_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1577_reg_1438_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1577_reg_1438_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1578_fu_458_p2;
reg   [0:0] icmp_ln86_1578_reg_1444;
reg   [0:0] icmp_ln86_1578_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1578_reg_1444_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1578_reg_1444_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1578_reg_1444_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1578_reg_1444_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1578_reg_1444_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1579_fu_464_p2;
reg   [0:0] icmp_ln86_1579_reg_1450;
reg   [0:0] icmp_ln86_1579_reg_1450_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1580_fu_470_p2;
reg   [0:0] icmp_ln86_1580_reg_1455;
reg   [0:0] icmp_ln86_1580_reg_1455_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1581_fu_476_p2;
reg   [0:0] icmp_ln86_1581_reg_1460;
reg   [0:0] icmp_ln86_1581_reg_1460_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1581_reg_1460_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1582_fu_482_p2;
reg   [0:0] icmp_ln86_1582_reg_1465;
reg   [0:0] icmp_ln86_1582_reg_1465_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1582_reg_1465_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1583_fu_488_p2;
reg   [0:0] icmp_ln86_1583_reg_1470;
reg   [0:0] icmp_ln86_1583_reg_1470_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1583_reg_1470_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1584_fu_494_p2;
reg   [0:0] icmp_ln86_1584_reg_1475;
reg   [0:0] icmp_ln86_1584_reg_1475_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1584_reg_1475_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1584_reg_1475_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1585_fu_500_p2;
reg   [0:0] icmp_ln86_1585_reg_1480;
reg   [0:0] icmp_ln86_1585_reg_1480_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1585_reg_1480_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1585_reg_1480_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1586_fu_506_p2;
reg   [0:0] icmp_ln86_1586_reg_1485;
reg   [0:0] icmp_ln86_1586_reg_1485_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1586_reg_1485_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1586_reg_1485_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1587_fu_512_p2;
reg   [0:0] icmp_ln86_1587_reg_1490;
reg   [0:0] icmp_ln86_1587_reg_1490_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1587_reg_1490_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1587_reg_1490_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1587_reg_1490_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1588_fu_518_p2;
reg   [0:0] icmp_ln86_1588_reg_1495;
reg   [0:0] icmp_ln86_1588_reg_1495_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1588_reg_1495_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1588_reg_1495_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1588_reg_1495_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1589_fu_524_p2;
reg   [0:0] icmp_ln86_1589_reg_1500;
reg   [0:0] icmp_ln86_1589_reg_1500_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1589_reg_1500_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1589_reg_1500_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1589_reg_1500_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1590_fu_530_p2;
reg   [0:0] icmp_ln86_1590_reg_1505;
reg   [0:0] icmp_ln86_1590_reg_1505_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1590_reg_1505_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1590_reg_1505_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1590_reg_1505_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1590_reg_1505_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1591_fu_536_p2;
reg   [0:0] icmp_ln86_1591_reg_1510;
reg   [0:0] icmp_ln86_1591_reg_1510_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1591_reg_1510_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1591_reg_1510_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1591_reg_1510_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1591_reg_1510_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1592_fu_542_p2;
reg   [0:0] icmp_ln86_1592_reg_1515;
reg   [0:0] icmp_ln86_1592_reg_1515_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1592_reg_1515_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1592_reg_1515_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1592_reg_1515_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1592_reg_1515_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1593_fu_548_p2;
reg   [0:0] icmp_ln86_1593_reg_1520;
reg   [0:0] icmp_ln86_1593_reg_1520_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1593_reg_1520_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1593_reg_1520_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1593_reg_1520_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1593_reg_1520_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1593_reg_1520_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_554_p2;
reg   [0:0] xor_ln104_reg_1525;
wire   [0:0] and_ln104_296_fu_569_p2;
reg   [0:0] and_ln104_296_reg_1531;
reg   [0:0] and_ln104_296_reg_1531_pp0_iter2_reg;
reg   [0:0] and_ln104_296_reg_1531_pp0_iter3_reg;
reg   [0:0] and_ln104_296_reg_1531_pp0_iter4_reg;
reg   [0:0] and_ln104_296_reg_1531_pp0_iter5_reg;
reg   [0:0] and_ln104_296_reg_1531_pp0_iter6_reg;
reg   [0:0] and_ln104_296_reg_1531_pp0_iter7_reg;
wire   [0:0] and_ln102_1731_fu_574_p2;
reg   [0:0] and_ln102_1731_reg_1538;
wire   [0:0] and_ln102_1733_fu_578_p2;
reg   [0:0] and_ln102_1733_reg_1544;
reg   [0:0] and_ln102_1733_reg_1544_pp0_iter2_reg;
reg   [0:0] and_ln102_1733_reg_1544_pp0_iter3_reg;
reg   [0:0] and_ln102_1733_reg_1544_pp0_iter4_reg;
wire   [0:0] and_ln102_1735_fu_594_p2;
reg   [0:0] and_ln102_1735_reg_1551;
wire   [0:0] and_ln102_1740_fu_599_p2;
reg   [0:0] and_ln102_1740_reg_1557;
wire   [0:0] and_ln104_301_fu_609_p2;
reg   [0:0] and_ln104_301_reg_1566;
reg   [0:0] and_ln104_301_reg_1566_pp0_iter2_reg;
reg   [0:0] and_ln104_301_reg_1566_pp0_iter3_reg;
reg   [0:0] and_ln104_301_reg_1566_pp0_iter4_reg;
wire   [0:0] and_ln104_fu_620_p2;
reg   [0:0] and_ln104_reg_1572;
wire   [0:0] and_ln104_297_fu_630_p2;
reg   [0:0] and_ln104_297_reg_1578;
wire   [0:0] and_ln102_1732_fu_635_p2;
reg   [0:0] and_ln102_1732_reg_1583;
reg   [0:0] and_ln102_1732_reg_1583_pp0_iter3_reg;
wire   [0:0] and_ln102_1736_fu_645_p2;
reg   [0:0] and_ln102_1736_reg_1590;
wire   [0:0] or_ln117_1413_fu_708_p2;
reg   [0:0] or_ln117_1413_reg_1595;
wire   [2:0] select_ln117_1519_fu_720_p3;
reg   [2:0] select_ln117_1519_reg_1600;
wire   [0:0] or_ln117_1415_fu_728_p2;
reg   [0:0] or_ln117_1415_reg_1605;
wire   [0:0] or_ln117_1417_fu_734_p2;
reg   [0:0] or_ln117_1417_reg_1611;
wire   [0:0] and_ln104_298_fu_743_p2;
reg   [0:0] and_ln104_298_reg_1620;
wire   [0:0] and_ln102_1738_fu_757_p2;
reg   [0:0] and_ln102_1738_reg_1625;
wire   [0:0] or_ln117_1419_fu_829_p2;
reg   [0:0] or_ln117_1419_reg_1631;
wire   [3:0] select_ln117_1525_fu_842_p3;
reg   [3:0] select_ln117_1525_reg_1636;
wire   [0:0] or_ln117_1421_fu_850_p2;
reg   [0:0] or_ln117_1421_reg_1641;
wire   [0:0] or_ln117_1425_fu_854_p2;
reg   [0:0] or_ln117_1425_reg_1648;
reg   [0:0] or_ln117_1425_reg_1648_pp0_iter4_reg;
wire   [0:0] and_ln102_1739_fu_868_p2;
reg   [0:0] and_ln102_1739_reg_1656;
wire   [4:0] select_ln117_1531_fu_958_p3;
reg   [4:0] select_ln117_1531_reg_1661;
wire   [0:0] or_ln117_1427_fu_965_p2;
reg   [0:0] or_ln117_1427_reg_1666;
wire   [0:0] and_ln102_1734_fu_970_p2;
reg   [0:0] and_ln102_1734_reg_1672;
wire   [0:0] and_ln104_300_fu_979_p2;
reg   [0:0] and_ln104_300_reg_1678;
reg   [0:0] and_ln104_300_reg_1678_pp0_iter6_reg;
wire   [0:0] and_ln102_1741_fu_989_p2;
reg   [0:0] and_ln102_1741_reg_1684;
wire   [0:0] or_ln117_1431_fu_1062_p2;
reg   [0:0] or_ln117_1431_reg_1689;
reg   [0:0] or_ln117_1431_reg_1689_pp0_iter6_reg;
reg   [0:0] or_ln117_1431_reg_1689_pp0_iter7_reg;
wire   [4:0] select_ln117_1537_fu_1075_p3;
reg   [4:0] select_ln117_1537_reg_1696;
wire   [0:0] or_ln117_1433_fu_1083_p2;
reg   [0:0] or_ln117_1433_reg_1701;
wire   [0:0] or_ln117_1437_fu_1167_p2;
reg   [0:0] or_ln117_1437_reg_1707;
wire   [4:0] select_ln117_1543_fu_1181_p3;
reg   [4:0] select_ln117_1543_reg_1712;
wire   [12:0] tmp_fu_1216_p65;
reg   [12:0] tmp_reg_1717;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_750_fu_564_p2;
wire   [0:0] and_ln102_fu_560_p2;
wire   [0:0] xor_ln104_753_fu_583_p2;
wire   [0:0] and_ln104_299_fu_588_p2;
wire   [0:0] xor_ln104_760_fu_604_p2;
wire   [0:0] xor_ln104_749_fu_615_p2;
wire   [0:0] xor_ln104_751_fu_625_p2;
wire   [0:0] xor_ln104_755_fu_640_p2;
wire   [0:0] and_ln102_1744_fu_654_p2;
wire   [0:0] and_ln102_1743_fu_650_p2;
wire   [0:0] xor_ln117_fu_669_p2;
wire   [0:0] or_ln117_fu_664_p2;
wire   [1:0] zext_ln117_fu_674_p1;
wire   [0:0] or_ln117_1411_fu_678_p2;
wire   [0:0] and_ln102_1745_fu_659_p2;
wire   [1:0] select_ln117_fu_682_p3;
wire   [1:0] select_ln117_1517_fu_696_p3;
wire   [0:0] or_ln117_1412_fu_690_p2;
wire   [2:0] zext_ln117_169_fu_704_p1;
wire   [2:0] select_ln117_1518_fu_712_p3;
wire   [0:0] xor_ln104_752_fu_738_p2;
wire   [0:0] xor_ln104_756_fu_748_p2;
wire   [0:0] and_ln102_1747_fu_766_p2;
wire   [0:0] and_ln102_1737_fu_753_p2;
wire   [0:0] and_ln102_1746_fu_762_p2;
wire   [0:0] or_ln117_1414_fu_781_p2;
wire   [0:0] and_ln102_1748_fu_771_p2;
wire   [2:0] select_ln117_1520_fu_786_p3;
wire   [2:0] select_ln117_1521_fu_798_p3;
wire   [0:0] or_ln117_1416_fu_793_p2;
wire   [3:0] zext_ln117_170_fu_805_p1;
wire   [0:0] and_ln102_1749_fu_776_p2;
wire   [3:0] select_ln117_1522_fu_809_p3;
wire   [0:0] or_ln117_1418_fu_817_p2;
wire   [3:0] select_ln117_1523_fu_822_p3;
wire   [3:0] select_ln117_1524_fu_834_p3;
wire   [0:0] xor_ln104_757_fu_858_p2;
wire   [0:0] and_ln102_1750_fu_872_p2;
wire   [0:0] xor_ln104_758_fu_863_p2;
wire   [0:0] and_ln102_1753_fu_886_p2;
wire   [0:0] and_ln102_1751_fu_877_p2;
wire   [0:0] or_ln117_1420_fu_896_p2;
wire   [0:0] and_ln102_1752_fu_882_p2;
wire   [3:0] select_ln117_1526_fu_901_p3;
wire   [0:0] or_ln117_1422_fu_908_p2;
wire   [3:0] select_ln117_1527_fu_913_p3;
wire   [0:0] or_ln117_1423_fu_920_p2;
wire   [0:0] and_ln102_1754_fu_891_p2;
wire   [3:0] select_ln117_1528_fu_924_p3;
wire   [3:0] select_ln117_1529_fu_938_p3;
wire   [0:0] or_ln117_1424_fu_932_p2;
wire   [4:0] zext_ln117_171_fu_946_p1;
wire   [4:0] select_ln117_1530_fu_950_p3;
wire   [0:0] xor_ln104_754_fu_974_p2;
wire   [0:0] xor_ln104_759_fu_984_p2;
wire   [0:0] and_ln102_1756_fu_998_p2;
wire   [0:0] and_ln102_1755_fu_994_p2;
wire   [0:0] or_ln117_1426_fu_1012_p2;
wire   [0:0] and_ln102_1757_fu_1003_p2;
wire   [4:0] select_ln117_1532_fu_1017_p3;
wire   [0:0] or_ln117_1428_fu_1024_p2;
wire   [4:0] select_ln117_1533_fu_1029_p3;
wire   [0:0] or_ln117_1429_fu_1036_p2;
wire   [0:0] and_ln102_1758_fu_1008_p2;
wire   [4:0] select_ln117_1534_fu_1040_p3;
wire   [0:0] or_ln117_1430_fu_1048_p2;
wire   [4:0] select_ln117_1535_fu_1054_p3;
wire   [4:0] select_ln117_1536_fu_1067_p3;
wire   [0:0] xor_ln104_761_fu_1089_p2;
wire   [0:0] and_ln102_1760_fu_1102_p2;
wire   [0:0] and_ln102_1742_fu_1094_p2;
wire   [0:0] and_ln102_1759_fu_1098_p2;
wire   [0:0] or_ln117_1432_fu_1117_p2;
wire   [0:0] and_ln102_1761_fu_1107_p2;
wire   [4:0] select_ln117_1538_fu_1122_p3;
wire   [0:0] or_ln117_1434_fu_1129_p2;
wire   [4:0] select_ln117_1539_fu_1134_p3;
wire   [0:0] or_ln117_1435_fu_1141_p2;
wire   [0:0] and_ln102_1762_fu_1112_p2;
wire   [4:0] select_ln117_1540_fu_1145_p3;
wire   [0:0] or_ln117_1436_fu_1153_p2;
wire   [4:0] select_ln117_1541_fu_1159_p3;
wire   [4:0] select_ln117_1542_fu_1173_p3;
wire   [0:0] xor_ln104_762_fu_1189_p2;
wire   [0:0] and_ln102_1763_fu_1194_p2;
wire   [0:0] and_ln102_1764_fu_1199_p2;
wire   [0:0] or_ln117_1438_fu_1204_p2;
wire   [12:0] tmp_fu_1216_p63;
wire   [4:0] tmp_fu_1216_p64;
wire   [0:0] or_ln117_1439_fu_1348_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
wire   [4:0] tmp_fu_1216_p1;
wire   [4:0] tmp_fu_1216_p3;
wire   [4:0] tmp_fu_1216_p5;
wire   [4:0] tmp_fu_1216_p7;
wire   [4:0] tmp_fu_1216_p9;
wire   [4:0] tmp_fu_1216_p11;
wire   [4:0] tmp_fu_1216_p13;
wire   [4:0] tmp_fu_1216_p15;
wire   [4:0] tmp_fu_1216_p17;
wire   [4:0] tmp_fu_1216_p19;
wire   [4:0] tmp_fu_1216_p21;
wire   [4:0] tmp_fu_1216_p23;
wire   [4:0] tmp_fu_1216_p25;
wire   [4:0] tmp_fu_1216_p27;
wire   [4:0] tmp_fu_1216_p29;
wire   [4:0] tmp_fu_1216_p31;
wire  signed [4:0] tmp_fu_1216_p33;
wire  signed [4:0] tmp_fu_1216_p35;
wire  signed [4:0] tmp_fu_1216_p37;
wire  signed [4:0] tmp_fu_1216_p39;
wire  signed [4:0] tmp_fu_1216_p41;
wire  signed [4:0] tmp_fu_1216_p43;
wire  signed [4:0] tmp_fu_1216_p45;
wire  signed [4:0] tmp_fu_1216_p47;
wire  signed [4:0] tmp_fu_1216_p49;
wire  signed [4:0] tmp_fu_1216_p51;
wire  signed [4:0] tmp_fu_1216_p53;
wire  signed [4:0] tmp_fu_1216_p55;
wire  signed [4:0] tmp_fu_1216_p57;
wire  signed [4:0] tmp_fu_1216_p59;
wire  signed [4:0] tmp_fu_1216_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_13_1_1_x3 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_63_5_13_1_1_x3_U2346(
    .din0(13'd1040),
    .din1(13'd176),
    .din2(13'd1970),
    .din3(13'd8013),
    .din4(13'd8190),
    .din5(13'd8136),
    .din6(13'd143),
    .din7(13'd489),
    .din8(13'd7603),
    .din9(13'd12),
    .din10(13'd201),
    .din11(13'd355),
    .din12(13'd2043),
    .din13(13'd222),
    .din14(13'd8032),
    .din15(13'd183),
    .din16(13'd8181),
    .din17(13'd8183),
    .din18(13'd8026),
    .din19(13'd575),
    .din20(13'd7860),
    .din21(13'd7789),
    .din22(13'd759),
    .din23(13'd428),
    .din24(13'd2275),
    .din25(13'd8014),
    .din26(13'd350),
    .din27(13'd8078),
    .din28(13'd8187),
    .din29(13'd260),
    .din30(13'd7983),
    .def(tmp_fu_1216_p63),
    .sel(tmp_fu_1216_p64),
    .dout(tmp_fu_1216_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1731_reg_1538 <= and_ln102_1731_fu_574_p2;
        and_ln102_1732_reg_1583 <= and_ln102_1732_fu_635_p2;
        and_ln102_1732_reg_1583_pp0_iter3_reg <= and_ln102_1732_reg_1583;
        and_ln102_1733_reg_1544 <= and_ln102_1733_fu_578_p2;
        and_ln102_1733_reg_1544_pp0_iter2_reg <= and_ln102_1733_reg_1544;
        and_ln102_1733_reg_1544_pp0_iter3_reg <= and_ln102_1733_reg_1544_pp0_iter2_reg;
        and_ln102_1733_reg_1544_pp0_iter4_reg <= and_ln102_1733_reg_1544_pp0_iter3_reg;
        and_ln102_1734_reg_1672 <= and_ln102_1734_fu_970_p2;
        and_ln102_1735_reg_1551 <= and_ln102_1735_fu_594_p2;
        and_ln102_1736_reg_1590 <= and_ln102_1736_fu_645_p2;
        and_ln102_1738_reg_1625 <= and_ln102_1738_fu_757_p2;
        and_ln102_1739_reg_1656 <= and_ln102_1739_fu_868_p2;
        and_ln102_1740_reg_1557 <= and_ln102_1740_fu_599_p2;
        and_ln102_1741_reg_1684 <= and_ln102_1741_fu_989_p2;
        and_ln104_296_reg_1531 <= and_ln104_296_fu_569_p2;
        and_ln104_296_reg_1531_pp0_iter2_reg <= and_ln104_296_reg_1531;
        and_ln104_296_reg_1531_pp0_iter3_reg <= and_ln104_296_reg_1531_pp0_iter2_reg;
        and_ln104_296_reg_1531_pp0_iter4_reg <= and_ln104_296_reg_1531_pp0_iter3_reg;
        and_ln104_296_reg_1531_pp0_iter5_reg <= and_ln104_296_reg_1531_pp0_iter4_reg;
        and_ln104_296_reg_1531_pp0_iter6_reg <= and_ln104_296_reg_1531_pp0_iter5_reg;
        and_ln104_296_reg_1531_pp0_iter7_reg <= and_ln104_296_reg_1531_pp0_iter6_reg;
        and_ln104_297_reg_1578 <= and_ln104_297_fu_630_p2;
        and_ln104_298_reg_1620 <= and_ln104_298_fu_743_p2;
        and_ln104_300_reg_1678 <= and_ln104_300_fu_979_p2;
        and_ln104_300_reg_1678_pp0_iter6_reg <= and_ln104_300_reg_1678;
        and_ln104_301_reg_1566 <= and_ln104_301_fu_609_p2;
        and_ln104_301_reg_1566_pp0_iter2_reg <= and_ln104_301_reg_1566;
        and_ln104_301_reg_1566_pp0_iter3_reg <= and_ln104_301_reg_1566_pp0_iter2_reg;
        and_ln104_301_reg_1566_pp0_iter4_reg <= and_ln104_301_reg_1566_pp0_iter3_reg;
        and_ln104_reg_1572 <= and_ln104_fu_620_p2;
        icmp_ln86_1565_reg_1364 <= icmp_ln86_1565_fu_380_p2;
        icmp_ln86_1565_reg_1364_pp0_iter1_reg <= icmp_ln86_1565_reg_1364;
        icmp_ln86_1566_reg_1372 <= icmp_ln86_1566_fu_386_p2;
        icmp_ln86_1567_reg_1378 <= icmp_ln86_1567_fu_392_p2;
        icmp_ln86_1567_reg_1378_pp0_iter1_reg <= icmp_ln86_1567_reg_1378;
        icmp_ln86_1568_reg_1384 <= icmp_ln86_1568_fu_398_p2;
        icmp_ln86_1568_reg_1384_pp0_iter1_reg <= icmp_ln86_1568_reg_1384;
        icmp_ln86_1568_reg_1384_pp0_iter2_reg <= icmp_ln86_1568_reg_1384_pp0_iter1_reg;
        icmp_ln86_1569_reg_1390 <= icmp_ln86_1569_fu_404_p2;
        icmp_ln86_1570_reg_1396 <= icmp_ln86_1570_fu_410_p2;
        icmp_ln86_1570_reg_1396_pp0_iter1_reg <= icmp_ln86_1570_reg_1396;
        icmp_ln86_1570_reg_1396_pp0_iter2_reg <= icmp_ln86_1570_reg_1396_pp0_iter1_reg;
        icmp_ln86_1570_reg_1396_pp0_iter3_reg <= icmp_ln86_1570_reg_1396_pp0_iter2_reg;
        icmp_ln86_1570_reg_1396_pp0_iter4_reg <= icmp_ln86_1570_reg_1396_pp0_iter3_reg;
        icmp_ln86_1571_reg_1402 <= icmp_ln86_1571_fu_416_p2;
        icmp_ln86_1571_reg_1402_pp0_iter1_reg <= icmp_ln86_1571_reg_1402;
        icmp_ln86_1572_reg_1408 <= icmp_ln86_1572_fu_422_p2;
        icmp_ln86_1572_reg_1408_pp0_iter1_reg <= icmp_ln86_1572_reg_1408;
        icmp_ln86_1572_reg_1408_pp0_iter2_reg <= icmp_ln86_1572_reg_1408_pp0_iter1_reg;
        icmp_ln86_1573_reg_1414 <= icmp_ln86_1573_fu_428_p2;
        icmp_ln86_1573_reg_1414_pp0_iter1_reg <= icmp_ln86_1573_reg_1414;
        icmp_ln86_1573_reg_1414_pp0_iter2_reg <= icmp_ln86_1573_reg_1414_pp0_iter1_reg;
        icmp_ln86_1573_reg_1414_pp0_iter3_reg <= icmp_ln86_1573_reg_1414_pp0_iter2_reg;
        icmp_ln86_1574_reg_1420 <= icmp_ln86_1574_fu_434_p2;
        icmp_ln86_1574_reg_1420_pp0_iter1_reg <= icmp_ln86_1574_reg_1420;
        icmp_ln86_1574_reg_1420_pp0_iter2_reg <= icmp_ln86_1574_reg_1420_pp0_iter1_reg;
        icmp_ln86_1574_reg_1420_pp0_iter3_reg <= icmp_ln86_1574_reg_1420_pp0_iter2_reg;
        icmp_ln86_1575_reg_1426 <= icmp_ln86_1575_fu_440_p2;
        icmp_ln86_1575_reg_1426_pp0_iter1_reg <= icmp_ln86_1575_reg_1426;
        icmp_ln86_1575_reg_1426_pp0_iter2_reg <= icmp_ln86_1575_reg_1426_pp0_iter1_reg;
        icmp_ln86_1575_reg_1426_pp0_iter3_reg <= icmp_ln86_1575_reg_1426_pp0_iter2_reg;
        icmp_ln86_1575_reg_1426_pp0_iter4_reg <= icmp_ln86_1575_reg_1426_pp0_iter3_reg;
        icmp_ln86_1576_reg_1432 <= icmp_ln86_1576_fu_446_p2;
        icmp_ln86_1577_reg_1438 <= icmp_ln86_1577_fu_452_p2;
        icmp_ln86_1577_reg_1438_pp0_iter1_reg <= icmp_ln86_1577_reg_1438;
        icmp_ln86_1577_reg_1438_pp0_iter2_reg <= icmp_ln86_1577_reg_1438_pp0_iter1_reg;
        icmp_ln86_1577_reg_1438_pp0_iter3_reg <= icmp_ln86_1577_reg_1438_pp0_iter2_reg;
        icmp_ln86_1577_reg_1438_pp0_iter4_reg <= icmp_ln86_1577_reg_1438_pp0_iter3_reg;
        icmp_ln86_1577_reg_1438_pp0_iter5_reg <= icmp_ln86_1577_reg_1438_pp0_iter4_reg;
        icmp_ln86_1578_reg_1444 <= icmp_ln86_1578_fu_458_p2;
        icmp_ln86_1578_reg_1444_pp0_iter1_reg <= icmp_ln86_1578_reg_1444;
        icmp_ln86_1578_reg_1444_pp0_iter2_reg <= icmp_ln86_1578_reg_1444_pp0_iter1_reg;
        icmp_ln86_1578_reg_1444_pp0_iter3_reg <= icmp_ln86_1578_reg_1444_pp0_iter2_reg;
        icmp_ln86_1578_reg_1444_pp0_iter4_reg <= icmp_ln86_1578_reg_1444_pp0_iter3_reg;
        icmp_ln86_1578_reg_1444_pp0_iter5_reg <= icmp_ln86_1578_reg_1444_pp0_iter4_reg;
        icmp_ln86_1578_reg_1444_pp0_iter6_reg <= icmp_ln86_1578_reg_1444_pp0_iter5_reg;
        icmp_ln86_1579_reg_1450 <= icmp_ln86_1579_fu_464_p2;
        icmp_ln86_1579_reg_1450_pp0_iter1_reg <= icmp_ln86_1579_reg_1450;
        icmp_ln86_1580_reg_1455 <= icmp_ln86_1580_fu_470_p2;
        icmp_ln86_1580_reg_1455_pp0_iter1_reg <= icmp_ln86_1580_reg_1455;
        icmp_ln86_1581_reg_1460 <= icmp_ln86_1581_fu_476_p2;
        icmp_ln86_1581_reg_1460_pp0_iter1_reg <= icmp_ln86_1581_reg_1460;
        icmp_ln86_1581_reg_1460_pp0_iter2_reg <= icmp_ln86_1581_reg_1460_pp0_iter1_reg;
        icmp_ln86_1582_reg_1465 <= icmp_ln86_1582_fu_482_p2;
        icmp_ln86_1582_reg_1465_pp0_iter1_reg <= icmp_ln86_1582_reg_1465;
        icmp_ln86_1582_reg_1465_pp0_iter2_reg <= icmp_ln86_1582_reg_1465_pp0_iter1_reg;
        icmp_ln86_1583_reg_1470 <= icmp_ln86_1583_fu_488_p2;
        icmp_ln86_1583_reg_1470_pp0_iter1_reg <= icmp_ln86_1583_reg_1470;
        icmp_ln86_1583_reg_1470_pp0_iter2_reg <= icmp_ln86_1583_reg_1470_pp0_iter1_reg;
        icmp_ln86_1584_reg_1475 <= icmp_ln86_1584_fu_494_p2;
        icmp_ln86_1584_reg_1475_pp0_iter1_reg <= icmp_ln86_1584_reg_1475;
        icmp_ln86_1584_reg_1475_pp0_iter2_reg <= icmp_ln86_1584_reg_1475_pp0_iter1_reg;
        icmp_ln86_1584_reg_1475_pp0_iter3_reg <= icmp_ln86_1584_reg_1475_pp0_iter2_reg;
        icmp_ln86_1585_reg_1480 <= icmp_ln86_1585_fu_500_p2;
        icmp_ln86_1585_reg_1480_pp0_iter1_reg <= icmp_ln86_1585_reg_1480;
        icmp_ln86_1585_reg_1480_pp0_iter2_reg <= icmp_ln86_1585_reg_1480_pp0_iter1_reg;
        icmp_ln86_1585_reg_1480_pp0_iter3_reg <= icmp_ln86_1585_reg_1480_pp0_iter2_reg;
        icmp_ln86_1586_reg_1485 <= icmp_ln86_1586_fu_506_p2;
        icmp_ln86_1586_reg_1485_pp0_iter1_reg <= icmp_ln86_1586_reg_1485;
        icmp_ln86_1586_reg_1485_pp0_iter2_reg <= icmp_ln86_1586_reg_1485_pp0_iter1_reg;
        icmp_ln86_1586_reg_1485_pp0_iter3_reg <= icmp_ln86_1586_reg_1485_pp0_iter2_reg;
        icmp_ln86_1587_reg_1490 <= icmp_ln86_1587_fu_512_p2;
        icmp_ln86_1587_reg_1490_pp0_iter1_reg <= icmp_ln86_1587_reg_1490;
        icmp_ln86_1587_reg_1490_pp0_iter2_reg <= icmp_ln86_1587_reg_1490_pp0_iter1_reg;
        icmp_ln86_1587_reg_1490_pp0_iter3_reg <= icmp_ln86_1587_reg_1490_pp0_iter2_reg;
        icmp_ln86_1587_reg_1490_pp0_iter4_reg <= icmp_ln86_1587_reg_1490_pp0_iter3_reg;
        icmp_ln86_1588_reg_1495 <= icmp_ln86_1588_fu_518_p2;
        icmp_ln86_1588_reg_1495_pp0_iter1_reg <= icmp_ln86_1588_reg_1495;
        icmp_ln86_1588_reg_1495_pp0_iter2_reg <= icmp_ln86_1588_reg_1495_pp0_iter1_reg;
        icmp_ln86_1588_reg_1495_pp0_iter3_reg <= icmp_ln86_1588_reg_1495_pp0_iter2_reg;
        icmp_ln86_1588_reg_1495_pp0_iter4_reg <= icmp_ln86_1588_reg_1495_pp0_iter3_reg;
        icmp_ln86_1589_reg_1500 <= icmp_ln86_1589_fu_524_p2;
        icmp_ln86_1589_reg_1500_pp0_iter1_reg <= icmp_ln86_1589_reg_1500;
        icmp_ln86_1589_reg_1500_pp0_iter2_reg <= icmp_ln86_1589_reg_1500_pp0_iter1_reg;
        icmp_ln86_1589_reg_1500_pp0_iter3_reg <= icmp_ln86_1589_reg_1500_pp0_iter2_reg;
        icmp_ln86_1589_reg_1500_pp0_iter4_reg <= icmp_ln86_1589_reg_1500_pp0_iter3_reg;
        icmp_ln86_1590_reg_1505 <= icmp_ln86_1590_fu_530_p2;
        icmp_ln86_1590_reg_1505_pp0_iter1_reg <= icmp_ln86_1590_reg_1505;
        icmp_ln86_1590_reg_1505_pp0_iter2_reg <= icmp_ln86_1590_reg_1505_pp0_iter1_reg;
        icmp_ln86_1590_reg_1505_pp0_iter3_reg <= icmp_ln86_1590_reg_1505_pp0_iter2_reg;
        icmp_ln86_1590_reg_1505_pp0_iter4_reg <= icmp_ln86_1590_reg_1505_pp0_iter3_reg;
        icmp_ln86_1590_reg_1505_pp0_iter5_reg <= icmp_ln86_1590_reg_1505_pp0_iter4_reg;
        icmp_ln86_1591_reg_1510 <= icmp_ln86_1591_fu_536_p2;
        icmp_ln86_1591_reg_1510_pp0_iter1_reg <= icmp_ln86_1591_reg_1510;
        icmp_ln86_1591_reg_1510_pp0_iter2_reg <= icmp_ln86_1591_reg_1510_pp0_iter1_reg;
        icmp_ln86_1591_reg_1510_pp0_iter3_reg <= icmp_ln86_1591_reg_1510_pp0_iter2_reg;
        icmp_ln86_1591_reg_1510_pp0_iter4_reg <= icmp_ln86_1591_reg_1510_pp0_iter3_reg;
        icmp_ln86_1591_reg_1510_pp0_iter5_reg <= icmp_ln86_1591_reg_1510_pp0_iter4_reg;
        icmp_ln86_1592_reg_1515 <= icmp_ln86_1592_fu_542_p2;
        icmp_ln86_1592_reg_1515_pp0_iter1_reg <= icmp_ln86_1592_reg_1515;
        icmp_ln86_1592_reg_1515_pp0_iter2_reg <= icmp_ln86_1592_reg_1515_pp0_iter1_reg;
        icmp_ln86_1592_reg_1515_pp0_iter3_reg <= icmp_ln86_1592_reg_1515_pp0_iter2_reg;
        icmp_ln86_1592_reg_1515_pp0_iter4_reg <= icmp_ln86_1592_reg_1515_pp0_iter3_reg;
        icmp_ln86_1592_reg_1515_pp0_iter5_reg <= icmp_ln86_1592_reg_1515_pp0_iter4_reg;
        icmp_ln86_1593_reg_1520 <= icmp_ln86_1593_fu_548_p2;
        icmp_ln86_1593_reg_1520_pp0_iter1_reg <= icmp_ln86_1593_reg_1520;
        icmp_ln86_1593_reg_1520_pp0_iter2_reg <= icmp_ln86_1593_reg_1520_pp0_iter1_reg;
        icmp_ln86_1593_reg_1520_pp0_iter3_reg <= icmp_ln86_1593_reg_1520_pp0_iter2_reg;
        icmp_ln86_1593_reg_1520_pp0_iter4_reg <= icmp_ln86_1593_reg_1520_pp0_iter3_reg;
        icmp_ln86_1593_reg_1520_pp0_iter5_reg <= icmp_ln86_1593_reg_1520_pp0_iter4_reg;
        icmp_ln86_1593_reg_1520_pp0_iter6_reg <= icmp_ln86_1593_reg_1520_pp0_iter5_reg;
        icmp_ln86_reg_1359 <= icmp_ln86_fu_374_p2;
        icmp_ln86_reg_1359_pp0_iter1_reg <= icmp_ln86_reg_1359;
        or_ln117_1413_reg_1595 <= or_ln117_1413_fu_708_p2;
        or_ln117_1415_reg_1605 <= or_ln117_1415_fu_728_p2;
        or_ln117_1417_reg_1611 <= or_ln117_1417_fu_734_p2;
        or_ln117_1419_reg_1631 <= or_ln117_1419_fu_829_p2;
        or_ln117_1421_reg_1641 <= or_ln117_1421_fu_850_p2;
        or_ln117_1425_reg_1648 <= or_ln117_1425_fu_854_p2;
        or_ln117_1425_reg_1648_pp0_iter4_reg <= or_ln117_1425_reg_1648;
        or_ln117_1427_reg_1666 <= or_ln117_1427_fu_965_p2;
        or_ln117_1431_reg_1689 <= or_ln117_1431_fu_1062_p2;
        or_ln117_1431_reg_1689_pp0_iter6_reg <= or_ln117_1431_reg_1689;
        or_ln117_1431_reg_1689_pp0_iter7_reg <= or_ln117_1431_reg_1689_pp0_iter6_reg;
        or_ln117_1433_reg_1701 <= or_ln117_1433_fu_1083_p2;
        or_ln117_1437_reg_1707 <= or_ln117_1437_fu_1167_p2;
        select_ln117_1519_reg_1600 <= select_ln117_1519_fu_720_p3;
        select_ln117_1525_reg_1636 <= select_ln117_1525_fu_842_p3;
        select_ln117_1531_reg_1661 <= select_ln117_1531_fu_958_p3;
        select_ln117_1537_reg_1696 <= select_ln117_1537_fu_1075_p3;
        select_ln117_1543_reg_1712 <= select_ln117_1543_fu_1181_p3;
        tmp_reg_1717 <= tmp_fu_1216_p65;
        xor_ln104_reg_1525 <= xor_ln104_fu_554_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_1731_fu_574_p2 = (icmp_ln86_1567_reg_1378 & icmp_ln86_1565_reg_1364);

assign and_ln102_1732_fu_635_p2 = (icmp_ln86_1568_reg_1384_pp0_iter1_reg & and_ln104_fu_620_p2);

assign and_ln102_1733_fu_578_p2 = (icmp_ln86_1569_reg_1390 & and_ln102_fu_560_p2);

assign and_ln102_1734_fu_970_p2 = (icmp_ln86_1570_reg_1396_pp0_iter4_reg & and_ln104_296_reg_1531_pp0_iter4_reg);

assign and_ln102_1735_fu_594_p2 = (icmp_ln86_1571_reg_1402 & and_ln102_1731_fu_574_p2);

assign and_ln102_1736_fu_645_p2 = (icmp_ln86_1572_reg_1408_pp0_iter1_reg & and_ln104_297_fu_630_p2);

assign and_ln102_1737_fu_753_p2 = (icmp_ln86_1573_reg_1414_pp0_iter2_reg & and_ln102_1732_reg_1583);

assign and_ln102_1738_fu_757_p2 = (icmp_ln86_1574_reg_1420_pp0_iter2_reg & and_ln104_298_fu_743_p2);

assign and_ln102_1739_fu_868_p2 = (icmp_ln86_1575_reg_1426_pp0_iter3_reg & and_ln102_1733_reg_1544_pp0_iter3_reg);

assign and_ln102_1740_fu_599_p2 = (icmp_ln86_1576_reg_1432 & and_ln104_299_fu_588_p2);

assign and_ln102_1741_fu_989_p2 = (icmp_ln86_1577_reg_1438_pp0_iter4_reg & and_ln102_1734_fu_970_p2);

assign and_ln102_1742_fu_1094_p2 = (icmp_ln86_1578_reg_1444_pp0_iter5_reg & and_ln104_300_reg_1678);

assign and_ln102_1743_fu_650_p2 = (icmp_ln86_1579_reg_1450_pp0_iter1_reg & and_ln102_1735_reg_1551);

assign and_ln102_1744_fu_654_p2 = (xor_ln104_755_fu_640_p2 & icmp_ln86_1580_reg_1455_pp0_iter1_reg);

assign and_ln102_1745_fu_659_p2 = (and_ln102_1744_fu_654_p2 & and_ln102_1731_reg_1538);

assign and_ln102_1746_fu_762_p2 = (icmp_ln86_1581_reg_1460_pp0_iter2_reg & and_ln102_1736_reg_1590);

assign and_ln102_1747_fu_766_p2 = (xor_ln104_756_fu_748_p2 & icmp_ln86_1582_reg_1465_pp0_iter2_reg);

assign and_ln102_1748_fu_771_p2 = (and_ln104_297_reg_1578 & and_ln102_1747_fu_766_p2);

assign and_ln102_1749_fu_776_p2 = (icmp_ln86_1583_reg_1470_pp0_iter2_reg & and_ln102_1737_fu_753_p2);

assign and_ln102_1750_fu_872_p2 = (xor_ln104_757_fu_858_p2 & icmp_ln86_1584_reg_1475_pp0_iter3_reg);

assign and_ln102_1751_fu_877_p2 = (and_ln102_1750_fu_872_p2 & and_ln102_1732_reg_1583_pp0_iter3_reg);

assign and_ln102_1752_fu_882_p2 = (icmp_ln86_1585_reg_1480_pp0_iter3_reg & and_ln102_1738_reg_1625);

assign and_ln102_1753_fu_886_p2 = (xor_ln104_758_fu_863_p2 & icmp_ln86_1586_reg_1485_pp0_iter3_reg);

assign and_ln102_1754_fu_891_p2 = (and_ln104_298_reg_1620 & and_ln102_1753_fu_886_p2);

assign and_ln102_1755_fu_994_p2 = (icmp_ln86_1587_reg_1490_pp0_iter4_reg & and_ln102_1739_reg_1656);

assign and_ln102_1756_fu_998_p2 = (xor_ln104_759_fu_984_p2 & icmp_ln86_1588_reg_1495_pp0_iter4_reg);

assign and_ln102_1757_fu_1003_p2 = (and_ln102_1756_fu_998_p2 & and_ln102_1733_reg_1544_pp0_iter4_reg);

assign and_ln102_1758_fu_1008_p2 = (icmp_ln86_1589_reg_1500_pp0_iter4_reg & and_ln104_301_reg_1566_pp0_iter4_reg);

assign and_ln102_1759_fu_1098_p2 = (icmp_ln86_1590_reg_1505_pp0_iter5_reg & and_ln102_1741_reg_1684);

assign and_ln102_1760_fu_1102_p2 = (xor_ln104_761_fu_1089_p2 & icmp_ln86_1591_reg_1510_pp0_iter5_reg);

assign and_ln102_1761_fu_1107_p2 = (and_ln102_1760_fu_1102_p2 & and_ln102_1734_reg_1672);

assign and_ln102_1762_fu_1112_p2 = (icmp_ln86_1592_reg_1515_pp0_iter5_reg & and_ln102_1742_fu_1094_p2);

assign and_ln102_1763_fu_1194_p2 = (xor_ln104_762_fu_1189_p2 & icmp_ln86_1593_reg_1520_pp0_iter6_reg);

assign and_ln102_1764_fu_1199_p2 = (and_ln104_300_reg_1678_pp0_iter6_reg & and_ln102_1763_fu_1194_p2);

assign and_ln102_fu_560_p2 = (xor_ln104_reg_1525 & icmp_ln86_1566_reg_1372);

assign and_ln104_296_fu_569_p2 = (xor_ln104_reg_1525 & xor_ln104_750_fu_564_p2);

assign and_ln104_297_fu_630_p2 = (xor_ln104_751_fu_625_p2 & icmp_ln86_1565_reg_1364_pp0_iter1_reg);

assign and_ln104_298_fu_743_p2 = (xor_ln104_752_fu_738_p2 & and_ln104_reg_1572);

assign and_ln104_299_fu_588_p2 = (xor_ln104_753_fu_583_p2 & and_ln102_fu_560_p2);

assign and_ln104_300_fu_979_p2 = (xor_ln104_754_fu_974_p2 & and_ln104_296_reg_1531_pp0_iter4_reg);

assign and_ln104_301_fu_609_p2 = (xor_ln104_760_fu_604_p2 & and_ln104_299_fu_588_p2);

assign and_ln104_fu_620_p2 = (xor_ln104_749_fu_615_p2 & icmp_ln86_reg_1359_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_1439_fu_1348_p2[0:0] == 1'b1) ? tmp_reg_1717 : 13'd0);

assign icmp_ln86_1565_fu_380_p2 = (($signed(p_read1_int_reg) < $signed(18'd236575)) ? 1'b1 : 1'b0);

assign icmp_ln86_1566_fu_386_p2 = (($signed(p_read7_int_reg) < $signed(18'd40)) ? 1'b1 : 1'b0);

assign icmp_ln86_1567_fu_392_p2 = (($signed(p_read9_int_reg) < $signed(18'd320)) ? 1'b1 : 1'b0);

assign icmp_ln86_1568_fu_398_p2 = (($signed(p_read3_int_reg) < $signed(18'd78485)) ? 1'b1 : 1'b0);

assign icmp_ln86_1569_fu_404_p2 = (($signed(p_read14_int_reg) < $signed(18'd90)) ? 1'b1 : 1'b0);

assign icmp_ln86_1570_fu_410_p2 = (($signed(p_read18_int_reg) < $signed(18'd81232)) ? 1'b1 : 1'b0);

assign icmp_ln86_1571_fu_416_p2 = (($signed(p_read16_int_reg) < $signed(18'd15071)) ? 1'b1 : 1'b0);

assign icmp_ln86_1572_fu_422_p2 = (($signed(p_read3_int_reg) < $signed(18'd65490)) ? 1'b1 : 1'b0);

assign icmp_ln86_1573_fu_428_p2 = (($signed(p_read6_int_reg) < $signed(18'd485)) ? 1'b1 : 1'b0);

assign icmp_ln86_1574_fu_434_p2 = (($signed(p_read7_int_reg) < $signed(18'd68)) ? 1'b1 : 1'b0);

assign icmp_ln86_1575_fu_440_p2 = (($signed(p_read17_int_reg) < $signed(18'd86106)) ? 1'b1 : 1'b0);

assign icmp_ln86_1576_fu_446_p2 = (($signed(p_read6_int_reg) < $signed(18'd407)) ? 1'b1 : 1'b0);

assign icmp_ln86_1577_fu_452_p2 = (($signed(p_read13_int_reg) < $signed(18'd266)) ? 1'b1 : 1'b0);

assign icmp_ln86_1578_fu_458_p2 = (($signed(p_read8_int_reg) < $signed(18'd4575)) ? 1'b1 : 1'b0);

assign icmp_ln86_1579_fu_464_p2 = (($signed(p_read16_int_reg) < $signed(18'd14197)) ? 1'b1 : 1'b0);

assign icmp_ln86_1580_fu_470_p2 = (($signed(p_read5_int_reg) < $signed(18'd2974)) ? 1'b1 : 1'b0);

assign icmp_ln86_1581_fu_476_p2 = (($signed(p_read12_int_reg) < $signed(18'd1520)) ? 1'b1 : 1'b0);

assign icmp_ln86_1582_fu_482_p2 = (($signed(p_read2_int_reg) < $signed(18'd1167)) ? 1'b1 : 1'b0);

assign icmp_ln86_1583_fu_488_p2 = (($signed(p_read11_int_reg) < $signed(18'd6000)) ? 1'b1 : 1'b0);

assign icmp_ln86_1584_fu_494_p2 = (($signed(p_read3_int_reg) < $signed(18'd78048)) ? 1'b1 : 1'b0);

assign icmp_ln86_1585_fu_500_p2 = (($signed(p_read4_int_reg) < $signed(18'd11151)) ? 1'b1 : 1'b0);

assign icmp_ln86_1586_fu_506_p2 = (($signed(p_read3_int_reg) < $signed(18'd122152)) ? 1'b1 : 1'b0);

assign icmp_ln86_1587_fu_512_p2 = (($signed(p_read10_int_reg) < $signed(18'd12796)) ? 1'b1 : 1'b0);

assign icmp_ln86_1588_fu_518_p2 = (($signed(p_read6_int_reg) < $signed(18'd309)) ? 1'b1 : 1'b0);

assign icmp_ln86_1589_fu_524_p2 = (($signed(p_read15_int_reg) < $signed(18'd444)) ? 1'b1 : 1'b0);

assign icmp_ln86_1590_fu_530_p2 = (($signed(p_read4_int_reg) < $signed(18'd11258)) ? 1'b1 : 1'b0);

assign icmp_ln86_1591_fu_536_p2 = (($signed(p_read6_int_reg) < $signed(18'd477)) ? 1'b1 : 1'b0);

assign icmp_ln86_1592_fu_542_p2 = (($signed(p_read17_int_reg) < $signed(18'd81192)) ? 1'b1 : 1'b0);

assign icmp_ln86_1593_fu_548_p2 = (($signed(p_read4_int_reg) < $signed(18'd32817)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_374_p2 = (($signed(p_read1_int_reg) < $signed(18'd249723)) ? 1'b1 : 1'b0);

assign or_ln117_1411_fu_678_p2 = (and_ln102_1740_reg_1557 | and_ln102_1735_reg_1551);

assign or_ln117_1412_fu_690_p2 = (or_ln117_1411_fu_678_p2 | and_ln102_1745_fu_659_p2);

assign or_ln117_1413_fu_708_p2 = (and_ln102_1740_reg_1557 | and_ln102_1731_reg_1538);

assign or_ln117_1414_fu_781_p2 = (or_ln117_1413_reg_1595 | and_ln102_1746_fu_762_p2);

assign or_ln117_1415_fu_728_p2 = (or_ln117_1413_fu_708_p2 | and_ln102_1736_fu_645_p2);

assign or_ln117_1416_fu_793_p2 = (or_ln117_1415_reg_1605 | and_ln102_1748_fu_771_p2);

assign or_ln117_1417_fu_734_p2 = (icmp_ln86_1565_reg_1364_pp0_iter1_reg | and_ln102_1740_reg_1557);

assign or_ln117_1418_fu_817_p2 = (or_ln117_1417_reg_1611 | and_ln102_1749_fu_776_p2);

assign or_ln117_1419_fu_829_p2 = (or_ln117_1417_reg_1611 | and_ln102_1737_fu_753_p2);

assign or_ln117_1420_fu_896_p2 = (or_ln117_1419_reg_1631 | and_ln102_1751_fu_877_p2);

assign or_ln117_1421_fu_850_p2 = (or_ln117_1417_reg_1611 | and_ln102_1732_reg_1583);

assign or_ln117_1422_fu_908_p2 = (or_ln117_1421_reg_1641 | and_ln102_1752_fu_882_p2);

assign or_ln117_1423_fu_920_p2 = (or_ln117_1421_reg_1641 | and_ln102_1738_reg_1625);

assign or_ln117_1424_fu_932_p2 = (or_ln117_1423_fu_920_p2 | and_ln102_1754_fu_891_p2);

assign or_ln117_1425_fu_854_p2 = (or_ln117_1417_reg_1611 | and_ln104_reg_1572);

assign or_ln117_1426_fu_1012_p2 = (or_ln117_1425_reg_1648_pp0_iter4_reg | and_ln102_1755_fu_994_p2);

assign or_ln117_1427_fu_965_p2 = (or_ln117_1425_reg_1648 | and_ln102_1739_fu_868_p2);

assign or_ln117_1428_fu_1024_p2 = (or_ln117_1427_reg_1666 | and_ln102_1757_fu_1003_p2);

assign or_ln117_1429_fu_1036_p2 = (or_ln117_1425_reg_1648_pp0_iter4_reg | and_ln102_1733_reg_1544_pp0_iter4_reg);

assign or_ln117_1430_fu_1048_p2 = (or_ln117_1429_fu_1036_p2 | and_ln102_1758_fu_1008_p2);

assign or_ln117_1431_fu_1062_p2 = (or_ln117_1429_fu_1036_p2 | and_ln104_301_reg_1566_pp0_iter4_reg);

assign or_ln117_1432_fu_1117_p2 = (or_ln117_1431_reg_1689 | and_ln102_1759_fu_1098_p2);

assign or_ln117_1433_fu_1083_p2 = (or_ln117_1431_fu_1062_p2 | and_ln102_1741_fu_989_p2);

assign or_ln117_1434_fu_1129_p2 = (or_ln117_1433_reg_1701 | and_ln102_1761_fu_1107_p2);

assign or_ln117_1435_fu_1141_p2 = (or_ln117_1431_reg_1689 | and_ln102_1734_reg_1672);

assign or_ln117_1436_fu_1153_p2 = (or_ln117_1435_fu_1141_p2 | and_ln102_1762_fu_1112_p2);

assign or_ln117_1437_fu_1167_p2 = (or_ln117_1435_fu_1141_p2 | and_ln102_1742_fu_1094_p2);

assign or_ln117_1438_fu_1204_p2 = (or_ln117_1437_reg_1707 | and_ln102_1764_fu_1199_p2);

assign or_ln117_1439_fu_1348_p2 = (or_ln117_1431_reg_1689_pp0_iter7_reg | and_ln104_296_reg_1531_pp0_iter7_reg);

assign or_ln117_fu_664_p2 = (and_ln102_1743_fu_650_p2 | and_ln102_1740_reg_1557);

assign select_ln117_1517_fu_696_p3 = ((or_ln117_1411_fu_678_p2[0:0] == 1'b1) ? select_ln117_fu_682_p3 : 2'd3);

assign select_ln117_1518_fu_712_p3 = ((or_ln117_1412_fu_690_p2[0:0] == 1'b1) ? zext_ln117_169_fu_704_p1 : 3'd4);

assign select_ln117_1519_fu_720_p3 = ((or_ln117_1413_fu_708_p2[0:0] == 1'b1) ? select_ln117_1518_fu_712_p3 : 3'd5);

assign select_ln117_1520_fu_786_p3 = ((or_ln117_1414_fu_781_p2[0:0] == 1'b1) ? select_ln117_1519_reg_1600 : 3'd6);

assign select_ln117_1521_fu_798_p3 = ((or_ln117_1415_reg_1605[0:0] == 1'b1) ? select_ln117_1520_fu_786_p3 : 3'd7);

assign select_ln117_1522_fu_809_p3 = ((or_ln117_1416_fu_793_p2[0:0] == 1'b1) ? zext_ln117_170_fu_805_p1 : 4'd8);

assign select_ln117_1523_fu_822_p3 = ((or_ln117_1417_reg_1611[0:0] == 1'b1) ? select_ln117_1522_fu_809_p3 : 4'd9);

assign select_ln117_1524_fu_834_p3 = ((or_ln117_1418_fu_817_p2[0:0] == 1'b1) ? select_ln117_1523_fu_822_p3 : 4'd10);

assign select_ln117_1525_fu_842_p3 = ((or_ln117_1419_fu_829_p2[0:0] == 1'b1) ? select_ln117_1524_fu_834_p3 : 4'd11);

assign select_ln117_1526_fu_901_p3 = ((or_ln117_1420_fu_896_p2[0:0] == 1'b1) ? select_ln117_1525_reg_1636 : 4'd12);

assign select_ln117_1527_fu_913_p3 = ((or_ln117_1421_reg_1641[0:0] == 1'b1) ? select_ln117_1526_fu_901_p3 : 4'd13);

assign select_ln117_1528_fu_924_p3 = ((or_ln117_1422_fu_908_p2[0:0] == 1'b1) ? select_ln117_1527_fu_913_p3 : 4'd14);

assign select_ln117_1529_fu_938_p3 = ((or_ln117_1423_fu_920_p2[0:0] == 1'b1) ? select_ln117_1528_fu_924_p3 : 4'd15);

assign select_ln117_1530_fu_950_p3 = ((or_ln117_1424_fu_932_p2[0:0] == 1'b1) ? zext_ln117_171_fu_946_p1 : 5'd16);

assign select_ln117_1531_fu_958_p3 = ((or_ln117_1425_reg_1648[0:0] == 1'b1) ? select_ln117_1530_fu_950_p3 : 5'd17);

assign select_ln117_1532_fu_1017_p3 = ((or_ln117_1426_fu_1012_p2[0:0] == 1'b1) ? select_ln117_1531_reg_1661 : 5'd18);

assign select_ln117_1533_fu_1029_p3 = ((or_ln117_1427_reg_1666[0:0] == 1'b1) ? select_ln117_1532_fu_1017_p3 : 5'd19);

assign select_ln117_1534_fu_1040_p3 = ((or_ln117_1428_fu_1024_p2[0:0] == 1'b1) ? select_ln117_1533_fu_1029_p3 : 5'd20);

assign select_ln117_1535_fu_1054_p3 = ((or_ln117_1429_fu_1036_p2[0:0] == 1'b1) ? select_ln117_1534_fu_1040_p3 : 5'd21);

assign select_ln117_1536_fu_1067_p3 = ((or_ln117_1430_fu_1048_p2[0:0] == 1'b1) ? select_ln117_1535_fu_1054_p3 : 5'd22);

assign select_ln117_1537_fu_1075_p3 = ((or_ln117_1431_fu_1062_p2[0:0] == 1'b1) ? select_ln117_1536_fu_1067_p3 : 5'd23);

assign select_ln117_1538_fu_1122_p3 = ((or_ln117_1432_fu_1117_p2[0:0] == 1'b1) ? select_ln117_1537_reg_1696 : 5'd24);

assign select_ln117_1539_fu_1134_p3 = ((or_ln117_1433_reg_1701[0:0] == 1'b1) ? select_ln117_1538_fu_1122_p3 : 5'd25);

assign select_ln117_1540_fu_1145_p3 = ((or_ln117_1434_fu_1129_p2[0:0] == 1'b1) ? select_ln117_1539_fu_1134_p3 : 5'd26);

assign select_ln117_1541_fu_1159_p3 = ((or_ln117_1435_fu_1141_p2[0:0] == 1'b1) ? select_ln117_1540_fu_1145_p3 : 5'd27);

assign select_ln117_1542_fu_1173_p3 = ((or_ln117_1436_fu_1153_p2[0:0] == 1'b1) ? select_ln117_1541_fu_1159_p3 : 5'd28);

assign select_ln117_1543_fu_1181_p3 = ((or_ln117_1437_fu_1167_p2[0:0] == 1'b1) ? select_ln117_1542_fu_1173_p3 : 5'd29);

assign select_ln117_fu_682_p3 = ((or_ln117_fu_664_p2[0:0] == 1'b1) ? zext_ln117_fu_674_p1 : 2'd2);

assign tmp_fu_1216_p63 = 'bx;

assign tmp_fu_1216_p64 = ((or_ln117_1438_fu_1204_p2[0:0] == 1'b1) ? select_ln117_1543_reg_1712 : 5'd30);

assign xor_ln104_749_fu_615_p2 = (icmp_ln86_1565_reg_1364_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_750_fu_564_p2 = (icmp_ln86_1566_reg_1372 ^ 1'd1);

assign xor_ln104_751_fu_625_p2 = (icmp_ln86_1567_reg_1378_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_752_fu_738_p2 = (icmp_ln86_1568_reg_1384_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_753_fu_583_p2 = (icmp_ln86_1569_reg_1390 ^ 1'd1);

assign xor_ln104_754_fu_974_p2 = (icmp_ln86_1570_reg_1396_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_755_fu_640_p2 = (icmp_ln86_1571_reg_1402_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_756_fu_748_p2 = (icmp_ln86_1572_reg_1408_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_757_fu_858_p2 = (icmp_ln86_1573_reg_1414_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_758_fu_863_p2 = (icmp_ln86_1574_reg_1420_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_759_fu_984_p2 = (icmp_ln86_1575_reg_1426_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_760_fu_604_p2 = (icmp_ln86_1576_reg_1432 ^ 1'd1);

assign xor_ln104_761_fu_1089_p2 = (icmp_ln86_1577_reg_1438_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_762_fu_1189_p2 = (icmp_ln86_1578_reg_1444_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_554_p2 = (icmp_ln86_fu_374_p2 ^ 1'd1);

assign xor_ln117_fu_669_p2 = (1'd1 ^ and_ln102_1740_reg_1557);

assign zext_ln117_169_fu_704_p1 = select_ln117_1517_fu_696_p3;

assign zext_ln117_170_fu_805_p1 = select_ln117_1521_fu_798_p3;

assign zext_ln117_171_fu_946_p1 = select_ln117_1529_fu_938_p3;

assign zext_ln117_fu_674_p1 = xor_ln117_fu_669_p2;

endmodule //conifer_jettag_accelerator_decision_function_117
