// Seed: 2337672537
module module_0;
  timeprecision 1ps;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  wand  id_2,
    output wire  id_3,
    input  wor   id_4,
    output uwire id_5
);
  assign id_1 = (1'b0 + -1 ? -1 : id_0) ? id_0 : (id_0);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd70,
    parameter id_8 = 32'd56
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire _id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  inout wand id_3;
  input wire _id_2;
  output wire id_1;
  assign id_3 = 1'b0;
  assign id_4 = 1;
  logic id_14 = id_8;
  wire [id_8 : id_2] id_15;
endmodule
