// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "07/04/2018 16:02:49"

// 
// Device: Altera EP4CE30F29C6 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	clock,
	sw0,
	sw1,
	sw2,
	sw3,
	sw4,
	sw5,
	sw6,
	sw7,
	sw8,
	sw9,
	sw10,
	sw11,
	sw12,
	sw13,
	sw14,
	sw15,
	sw16,
	sw17,
	key0,
	key1,
	key2,
	key3,
	hex0,
	hex1,
	hex2,
	hex3,
	hex4,
	hex5,
	hex6,
	hex7,
	halt,
	_programCounter,
	instructionOut,
	aluCode,
	targetRegister,
	aluSource,
	writeRegister,
	memoryWrite,
	memoryRead,
	memoryToRegister,
	branch,
	intermediate,
	branchSignal,
	aluBranchSignal,
	dataA,
	dataB,
	dataToWrite,
	aluSource1,
	aluSource2,
	aluError,
	aluOut,
	error,
	overflow,
	jump,
	memoryOut);
input 	clock;
input 	sw0;
input 	sw1;
input 	sw2;
input 	sw3;
input 	sw4;
input 	sw5;
input 	sw6;
input 	sw7;
input 	sw8;
input 	sw9;
input 	sw10;
input 	sw11;
input 	sw12;
input 	sw13;
input 	sw14;
input 	sw15;
input 	sw16;
input 	sw17;
input 	key0;
input 	key1;
input 	key2;
input 	key3;
output 	[6:0] hex0;
output 	[6:0] hex1;
output 	[6:0] hex2;
output 	[6:0] hex3;
output 	[6:0] hex4;
output 	[6:0] hex5;
output 	[6:0] hex6;
output 	[6:0] hex7;
output 	halt;
output 	[9:0] _programCounter;
output 	[31:0] instructionOut;
output 	[5:0] aluCode;
output 	targetRegister;
output 	aluSource;
output 	writeRegister;
output 	memoryWrite;
output 	memoryRead;
output 	memoryToRegister;
output 	branch;
output 	[31:0] intermediate;
output 	branchSignal;
output 	aluBranchSignal;
output 	[31:0] dataA;
output 	[31:0] dataB;
output 	[31:0] dataToWrite;
output 	[31:0] aluSource1;
output 	[31:0] aluSource2;
output 	aluError;
output 	[31:0] aluOut;
output 	error;
output 	overflow;
output 	jump;
output 	[31:0] memoryOut;

// Design Ports Information
// key3	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[0]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[1]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[2]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[3]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[4]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[5]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[6]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[0]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[1]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[2]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[3]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[4]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[5]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[6]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[0]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[2]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[3]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[4]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[5]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[6]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[0]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[1]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[2]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[3]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[4]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[0]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[1]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[2]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[3]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[4]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[5]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[6]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[1]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[2]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[3]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[4]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[5]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex5[6]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex6[0]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex6[1]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex6[2]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex6[3]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex6[4]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex6[5]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex6[6]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex7[0]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex7[1]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex7[2]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex7[3]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex7[4]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex7[5]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex7[6]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// halt	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _programCounter[0]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _programCounter[1]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _programCounter[2]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _programCounter[3]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _programCounter[4]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _programCounter[5]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _programCounter[6]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _programCounter[7]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _programCounter[8]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// _programCounter[9]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[0]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[1]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[2]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[3]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[4]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[5]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[6]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[7]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[8]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[9]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[10]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[11]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[12]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[13]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[14]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[15]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[16]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[17]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[18]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[19]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[20]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[21]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[22]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[23]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[24]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[25]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[26]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[27]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[28]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[29]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[30]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instructionOut[31]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluCode[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluCode[1]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluCode[2]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluCode[3]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluCode[4]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluCode[5]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// targetRegister	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeRegister	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryWrite	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryRead	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryToRegister	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[0]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[1]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[2]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[3]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[4]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[5]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[6]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[7]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[8]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[9]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[10]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[11]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[12]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[13]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[14]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[15]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[16]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[17]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[18]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[19]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[20]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[21]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[22]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[23]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[24]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[25]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[26]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[27]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[28]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[29]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[30]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// intermediate[31]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchSignal	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluBranchSignal	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[0]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[1]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[2]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[4]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[5]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[6]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[7]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[8]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[9]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[10]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[11]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[12]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[13]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[14]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[15]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[16]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[17]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[18]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[19]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[20]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[21]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[22]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[23]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[24]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[25]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[26]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[27]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[28]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[29]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[30]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataA[31]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[0]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[1]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[3]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[4]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[5]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[7]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[8]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[9]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[10]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[11]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[12]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[13]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[14]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[15]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[16]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[17]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[18]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[19]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[20]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[21]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[22]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[23]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[24]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[25]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[26]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[27]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[28]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[29]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[30]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataB[31]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[0]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[1]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[3]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[4]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[5]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[6]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[7]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[8]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[9]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[10]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[11]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[12]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[13]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[14]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[15]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[16]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[17]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[18]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[19]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[20]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[21]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[22]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[23]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[24]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[25]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[26]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[27]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[28]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[29]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[30]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataToWrite[31]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[1]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[3]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[4]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[6]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[7]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[8]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[9]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[10]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[11]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[12]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[13]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[14]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[15]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[16]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[17]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[18]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[19]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[20]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[21]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[22]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[23]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[24]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[25]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[26]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[27]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[28]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[29]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[30]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource1[31]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[0]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[1]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[2]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[3]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[4]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[5]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[6]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[7]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[8]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[9]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[10]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[11]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[12]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[13]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[14]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[15]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[16]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[17]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[18]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[19]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[20]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[21]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[22]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[23]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[24]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[25]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[26]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[27]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[28]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[29]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[30]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSource2[31]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluError	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[0]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[1]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[2]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[3]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[4]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[5]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[6]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[7]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[8]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[9]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[10]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[11]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[12]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[13]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[14]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[15]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[16]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[17]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[18]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[19]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[20]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[21]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[22]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[23]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[24]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[25]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[26]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[27]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[28]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[29]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[30]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOut[31]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// error	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// overflow	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[1]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[2]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[4]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[5]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[6]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[7]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[8]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[9]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[10]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[11]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[12]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[13]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[14]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[15]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[16]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[17]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[18]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[19]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[20]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[21]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[22]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[23]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[24]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[25]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[26]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[27]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[28]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[29]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[30]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memoryOut[31]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw0	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw1	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw2	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw3	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw4	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw5	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw6	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw7	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw8	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw9	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw10	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw11	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw12	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw13	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw14	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw15	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw16	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw17	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key0	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key1	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key2	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("CoreBassier_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \key3~input_o ;
wire \sw0~input_o ;
wire \sw1~input_o ;
wire \sw2~input_o ;
wire \sw3~input_o ;
wire \sw4~input_o ;
wire \sw5~input_o ;
wire \sw6~input_o ;
wire \sw7~input_o ;
wire \sw8~input_o ;
wire \sw9~input_o ;
wire \sw10~input_o ;
wire \sw11~input_o ;
wire \sw12~input_o ;
wire \sw13~input_o ;
wire \sw14~input_o ;
wire \sw15~input_o ;
wire \sw16~input_o ;
wire \sw17~input_o ;
wire \key0~input_o ;
wire \key1~input_o ;
wire \key2~input_o ;
wire \hex0[0]~output_o ;
wire \hex0[1]~output_o ;
wire \hex0[2]~output_o ;
wire \hex0[3]~output_o ;
wire \hex0[4]~output_o ;
wire \hex0[5]~output_o ;
wire \hex0[6]~output_o ;
wire \hex1[0]~output_o ;
wire \hex1[1]~output_o ;
wire \hex1[2]~output_o ;
wire \hex1[3]~output_o ;
wire \hex1[4]~output_o ;
wire \hex1[5]~output_o ;
wire \hex1[6]~output_o ;
wire \hex2[0]~output_o ;
wire \hex2[1]~output_o ;
wire \hex2[2]~output_o ;
wire \hex2[3]~output_o ;
wire \hex2[4]~output_o ;
wire \hex2[5]~output_o ;
wire \hex2[6]~output_o ;
wire \hex3[0]~output_o ;
wire \hex3[1]~output_o ;
wire \hex3[2]~output_o ;
wire \hex3[3]~output_o ;
wire \hex3[4]~output_o ;
wire \hex3[5]~output_o ;
wire \hex3[6]~output_o ;
wire \hex4[0]~output_o ;
wire \hex4[1]~output_o ;
wire \hex4[2]~output_o ;
wire \hex4[3]~output_o ;
wire \hex4[4]~output_o ;
wire \hex4[5]~output_o ;
wire \hex4[6]~output_o ;
wire \hex5[0]~output_o ;
wire \hex5[1]~output_o ;
wire \hex5[2]~output_o ;
wire \hex5[3]~output_o ;
wire \hex5[4]~output_o ;
wire \hex5[5]~output_o ;
wire \hex5[6]~output_o ;
wire \hex6[0]~output_o ;
wire \hex6[1]~output_o ;
wire \hex6[2]~output_o ;
wire \hex6[3]~output_o ;
wire \hex6[4]~output_o ;
wire \hex6[5]~output_o ;
wire \hex6[6]~output_o ;
wire \hex7[0]~output_o ;
wire \hex7[1]~output_o ;
wire \hex7[2]~output_o ;
wire \hex7[3]~output_o ;
wire \hex7[4]~output_o ;
wire \hex7[5]~output_o ;
wire \hex7[6]~output_o ;
wire \halt~output_o ;
wire \_programCounter[0]~output_o ;
wire \_programCounter[1]~output_o ;
wire \_programCounter[2]~output_o ;
wire \_programCounter[3]~output_o ;
wire \_programCounter[4]~output_o ;
wire \_programCounter[5]~output_o ;
wire \_programCounter[6]~output_o ;
wire \_programCounter[7]~output_o ;
wire \_programCounter[8]~output_o ;
wire \_programCounter[9]~output_o ;
wire \instructionOut[0]~output_o ;
wire \instructionOut[1]~output_o ;
wire \instructionOut[2]~output_o ;
wire \instructionOut[3]~output_o ;
wire \instructionOut[4]~output_o ;
wire \instructionOut[5]~output_o ;
wire \instructionOut[6]~output_o ;
wire \instructionOut[7]~output_o ;
wire \instructionOut[8]~output_o ;
wire \instructionOut[9]~output_o ;
wire \instructionOut[10]~output_o ;
wire \instructionOut[11]~output_o ;
wire \instructionOut[12]~output_o ;
wire \instructionOut[13]~output_o ;
wire \instructionOut[14]~output_o ;
wire \instructionOut[15]~output_o ;
wire \instructionOut[16]~output_o ;
wire \instructionOut[17]~output_o ;
wire \instructionOut[18]~output_o ;
wire \instructionOut[19]~output_o ;
wire \instructionOut[20]~output_o ;
wire \instructionOut[21]~output_o ;
wire \instructionOut[22]~output_o ;
wire \instructionOut[23]~output_o ;
wire \instructionOut[24]~output_o ;
wire \instructionOut[25]~output_o ;
wire \instructionOut[26]~output_o ;
wire \instructionOut[27]~output_o ;
wire \instructionOut[28]~output_o ;
wire \instructionOut[29]~output_o ;
wire \instructionOut[30]~output_o ;
wire \instructionOut[31]~output_o ;
wire \aluCode[0]~output_o ;
wire \aluCode[1]~output_o ;
wire \aluCode[2]~output_o ;
wire \aluCode[3]~output_o ;
wire \aluCode[4]~output_o ;
wire \aluCode[5]~output_o ;
wire \targetRegister~output_o ;
wire \aluSource~output_o ;
wire \writeRegister~output_o ;
wire \memoryWrite~output_o ;
wire \memoryRead~output_o ;
wire \memoryToRegister~output_o ;
wire \branch~output_o ;
wire \intermediate[0]~output_o ;
wire \intermediate[1]~output_o ;
wire \intermediate[2]~output_o ;
wire \intermediate[3]~output_o ;
wire \intermediate[4]~output_o ;
wire \intermediate[5]~output_o ;
wire \intermediate[6]~output_o ;
wire \intermediate[7]~output_o ;
wire \intermediate[8]~output_o ;
wire \intermediate[9]~output_o ;
wire \intermediate[10]~output_o ;
wire \intermediate[11]~output_o ;
wire \intermediate[12]~output_o ;
wire \intermediate[13]~output_o ;
wire \intermediate[14]~output_o ;
wire \intermediate[15]~output_o ;
wire \intermediate[16]~output_o ;
wire \intermediate[17]~output_o ;
wire \intermediate[18]~output_o ;
wire \intermediate[19]~output_o ;
wire \intermediate[20]~output_o ;
wire \intermediate[21]~output_o ;
wire \intermediate[22]~output_o ;
wire \intermediate[23]~output_o ;
wire \intermediate[24]~output_o ;
wire \intermediate[25]~output_o ;
wire \intermediate[26]~output_o ;
wire \intermediate[27]~output_o ;
wire \intermediate[28]~output_o ;
wire \intermediate[29]~output_o ;
wire \intermediate[30]~output_o ;
wire \intermediate[31]~output_o ;
wire \branchSignal~output_o ;
wire \aluBranchSignal~output_o ;
wire \dataA[0]~output_o ;
wire \dataA[1]~output_o ;
wire \dataA[2]~output_o ;
wire \dataA[3]~output_o ;
wire \dataA[4]~output_o ;
wire \dataA[5]~output_o ;
wire \dataA[6]~output_o ;
wire \dataA[7]~output_o ;
wire \dataA[8]~output_o ;
wire \dataA[9]~output_o ;
wire \dataA[10]~output_o ;
wire \dataA[11]~output_o ;
wire \dataA[12]~output_o ;
wire \dataA[13]~output_o ;
wire \dataA[14]~output_o ;
wire \dataA[15]~output_o ;
wire \dataA[16]~output_o ;
wire \dataA[17]~output_o ;
wire \dataA[18]~output_o ;
wire \dataA[19]~output_o ;
wire \dataA[20]~output_o ;
wire \dataA[21]~output_o ;
wire \dataA[22]~output_o ;
wire \dataA[23]~output_o ;
wire \dataA[24]~output_o ;
wire \dataA[25]~output_o ;
wire \dataA[26]~output_o ;
wire \dataA[27]~output_o ;
wire \dataA[28]~output_o ;
wire \dataA[29]~output_o ;
wire \dataA[30]~output_o ;
wire \dataA[31]~output_o ;
wire \dataB[0]~output_o ;
wire \dataB[1]~output_o ;
wire \dataB[2]~output_o ;
wire \dataB[3]~output_o ;
wire \dataB[4]~output_o ;
wire \dataB[5]~output_o ;
wire \dataB[6]~output_o ;
wire \dataB[7]~output_o ;
wire \dataB[8]~output_o ;
wire \dataB[9]~output_o ;
wire \dataB[10]~output_o ;
wire \dataB[11]~output_o ;
wire \dataB[12]~output_o ;
wire \dataB[13]~output_o ;
wire \dataB[14]~output_o ;
wire \dataB[15]~output_o ;
wire \dataB[16]~output_o ;
wire \dataB[17]~output_o ;
wire \dataB[18]~output_o ;
wire \dataB[19]~output_o ;
wire \dataB[20]~output_o ;
wire \dataB[21]~output_o ;
wire \dataB[22]~output_o ;
wire \dataB[23]~output_o ;
wire \dataB[24]~output_o ;
wire \dataB[25]~output_o ;
wire \dataB[26]~output_o ;
wire \dataB[27]~output_o ;
wire \dataB[28]~output_o ;
wire \dataB[29]~output_o ;
wire \dataB[30]~output_o ;
wire \dataB[31]~output_o ;
wire \dataToWrite[0]~output_o ;
wire \dataToWrite[1]~output_o ;
wire \dataToWrite[2]~output_o ;
wire \dataToWrite[3]~output_o ;
wire \dataToWrite[4]~output_o ;
wire \dataToWrite[5]~output_o ;
wire \dataToWrite[6]~output_o ;
wire \dataToWrite[7]~output_o ;
wire \dataToWrite[8]~output_o ;
wire \dataToWrite[9]~output_o ;
wire \dataToWrite[10]~output_o ;
wire \dataToWrite[11]~output_o ;
wire \dataToWrite[12]~output_o ;
wire \dataToWrite[13]~output_o ;
wire \dataToWrite[14]~output_o ;
wire \dataToWrite[15]~output_o ;
wire \dataToWrite[16]~output_o ;
wire \dataToWrite[17]~output_o ;
wire \dataToWrite[18]~output_o ;
wire \dataToWrite[19]~output_o ;
wire \dataToWrite[20]~output_o ;
wire \dataToWrite[21]~output_o ;
wire \dataToWrite[22]~output_o ;
wire \dataToWrite[23]~output_o ;
wire \dataToWrite[24]~output_o ;
wire \dataToWrite[25]~output_o ;
wire \dataToWrite[26]~output_o ;
wire \dataToWrite[27]~output_o ;
wire \dataToWrite[28]~output_o ;
wire \dataToWrite[29]~output_o ;
wire \dataToWrite[30]~output_o ;
wire \dataToWrite[31]~output_o ;
wire \aluSource1[0]~output_o ;
wire \aluSource1[1]~output_o ;
wire \aluSource1[2]~output_o ;
wire \aluSource1[3]~output_o ;
wire \aluSource1[4]~output_o ;
wire \aluSource1[5]~output_o ;
wire \aluSource1[6]~output_o ;
wire \aluSource1[7]~output_o ;
wire \aluSource1[8]~output_o ;
wire \aluSource1[9]~output_o ;
wire \aluSource1[10]~output_o ;
wire \aluSource1[11]~output_o ;
wire \aluSource1[12]~output_o ;
wire \aluSource1[13]~output_o ;
wire \aluSource1[14]~output_o ;
wire \aluSource1[15]~output_o ;
wire \aluSource1[16]~output_o ;
wire \aluSource1[17]~output_o ;
wire \aluSource1[18]~output_o ;
wire \aluSource1[19]~output_o ;
wire \aluSource1[20]~output_o ;
wire \aluSource1[21]~output_o ;
wire \aluSource1[22]~output_o ;
wire \aluSource1[23]~output_o ;
wire \aluSource1[24]~output_o ;
wire \aluSource1[25]~output_o ;
wire \aluSource1[26]~output_o ;
wire \aluSource1[27]~output_o ;
wire \aluSource1[28]~output_o ;
wire \aluSource1[29]~output_o ;
wire \aluSource1[30]~output_o ;
wire \aluSource1[31]~output_o ;
wire \aluSource2[0]~output_o ;
wire \aluSource2[1]~output_o ;
wire \aluSource2[2]~output_o ;
wire \aluSource2[3]~output_o ;
wire \aluSource2[4]~output_o ;
wire \aluSource2[5]~output_o ;
wire \aluSource2[6]~output_o ;
wire \aluSource2[7]~output_o ;
wire \aluSource2[8]~output_o ;
wire \aluSource2[9]~output_o ;
wire \aluSource2[10]~output_o ;
wire \aluSource2[11]~output_o ;
wire \aluSource2[12]~output_o ;
wire \aluSource2[13]~output_o ;
wire \aluSource2[14]~output_o ;
wire \aluSource2[15]~output_o ;
wire \aluSource2[16]~output_o ;
wire \aluSource2[17]~output_o ;
wire \aluSource2[18]~output_o ;
wire \aluSource2[19]~output_o ;
wire \aluSource2[20]~output_o ;
wire \aluSource2[21]~output_o ;
wire \aluSource2[22]~output_o ;
wire \aluSource2[23]~output_o ;
wire \aluSource2[24]~output_o ;
wire \aluSource2[25]~output_o ;
wire \aluSource2[26]~output_o ;
wire \aluSource2[27]~output_o ;
wire \aluSource2[28]~output_o ;
wire \aluSource2[29]~output_o ;
wire \aluSource2[30]~output_o ;
wire \aluSource2[31]~output_o ;
wire \aluError~output_o ;
wire \aluOut[0]~output_o ;
wire \aluOut[1]~output_o ;
wire \aluOut[2]~output_o ;
wire \aluOut[3]~output_o ;
wire \aluOut[4]~output_o ;
wire \aluOut[5]~output_o ;
wire \aluOut[6]~output_o ;
wire \aluOut[7]~output_o ;
wire \aluOut[8]~output_o ;
wire \aluOut[9]~output_o ;
wire \aluOut[10]~output_o ;
wire \aluOut[11]~output_o ;
wire \aluOut[12]~output_o ;
wire \aluOut[13]~output_o ;
wire \aluOut[14]~output_o ;
wire \aluOut[15]~output_o ;
wire \aluOut[16]~output_o ;
wire \aluOut[17]~output_o ;
wire \aluOut[18]~output_o ;
wire \aluOut[19]~output_o ;
wire \aluOut[20]~output_o ;
wire \aluOut[21]~output_o ;
wire \aluOut[22]~output_o ;
wire \aluOut[23]~output_o ;
wire \aluOut[24]~output_o ;
wire \aluOut[25]~output_o ;
wire \aluOut[26]~output_o ;
wire \aluOut[27]~output_o ;
wire \aluOut[28]~output_o ;
wire \aluOut[29]~output_o ;
wire \aluOut[30]~output_o ;
wire \aluOut[31]~output_o ;
wire \error~output_o ;
wire \overflow~output_o ;
wire \jump~output_o ;
wire \memoryOut[0]~output_o ;
wire \memoryOut[1]~output_o ;
wire \memoryOut[2]~output_o ;
wire \memoryOut[3]~output_o ;
wire \memoryOut[4]~output_o ;
wire \memoryOut[5]~output_o ;
wire \memoryOut[6]~output_o ;
wire \memoryOut[7]~output_o ;
wire \memoryOut[8]~output_o ;
wire \memoryOut[9]~output_o ;
wire \memoryOut[10]~output_o ;
wire \memoryOut[11]~output_o ;
wire \memoryOut[12]~output_o ;
wire \memoryOut[13]~output_o ;
wire \memoryOut[14]~output_o ;
wire \memoryOut[15]~output_o ;
wire \memoryOut[16]~output_o ;
wire \memoryOut[17]~output_o ;
wire \memoryOut[18]~output_o ;
wire \memoryOut[19]~output_o ;
wire \memoryOut[20]~output_o ;
wire \memoryOut[21]~output_o ;
wire \memoryOut[22]~output_o ;
wire \memoryOut[23]~output_o ;
wire \memoryOut[24]~output_o ;
wire \memoryOut[25]~output_o ;
wire \memoryOut[26]~output_o ;
wire \memoryOut[27]~output_o ;
wire \memoryOut[28]~output_o ;
wire \memoryOut[29]~output_o ;
wire \memoryOut[30]~output_o ;
wire \memoryOut[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \registersBank|registers_rtl_0_bypass[12]~feeder_combout ;
wire \registersBank|registers_rtl_1_bypass[12]~feeder_combout ;
wire \~GND~combout ;
wire \registersBank|registers_rtl_0_bypass[14]~feeder_combout ;
wire \registersBank|registers_rtl_1_bypass[18]~feeder_combout ;
wire \registersBank|registers_rtl_1_bypass[20]~feeder_combout ;
wire \registersBank|registers_rtl_1_bypass[22]~feeder_combout ;
wire \registersBank|registers_rtl_1_bypass[24]~feeder_combout ;
wire \registersBank|registers_rtl_1_bypass[26]~feeder_combout ;
wire \registersBank|registers_rtl_1_bypass[32]~feeder_combout ;
wire \registersBank|registers_rtl_1_bypass[34]~feeder_combout ;
wire \registersBank|registers_rtl_0_bypass[36]~feeder_combout ;
wire \registersBank|registers_rtl_0_bypass[38]~feeder_combout ;
wire \registersBank|registers_rtl_1_bypass[40]~feeder_combout ;
wire \registersBank|registers_rtl_1_bypass[42]~feeder_combout ;
wire \registersBank|registers_rtl_0_bypass[44]~feeder_combout ;
wire \registersBank|registers_rtl_1_bypass[48]~feeder_combout ;
wire \registersBank|registers_rtl_0_bypass[50]~feeder_combout ;
wire \registersBank|registers_rtl_0_bypass[52]~feeder_combout ;
wire \registersBank|registers_rtl_0_bypass[54]~feeder_combout ;
wire \registersBank|registers_rtl_0_bypass[56]~feeder_combout ;
wire \registersBank|registers_rtl_0_bypass[55]~feeder_combout ;
wire \registersBank|registers_rtl_1_bypass[58]~feeder_combout ;
wire \registersBank|registers_rtl_0_bypass[60]~feeder_combout ;
wire \registersBank|registers_rtl_1_bypass[62]~feeder_combout ;
wire \registersBank|registers_rtl_0_bypass[66]~feeder_combout ;
wire \registersBank|registers_rtl_1_bypass[68]~feeder_combout ;
wire \registersBank|registers_rtl_0_bypass[70]~feeder_combout ;
wire \registersBank|registers_rtl_1_bypass[72]~feeder_combout ;
wire \registersBank|registers_rtl_0_bypass[74]~feeder_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a31 ;
wire \registersBank|registers~31_combout ;
wire \registersBank|registers_rtl_1_bypass[74]~feeder_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a31 ;
wire \registersBank|registers~63_combout ;
wire \registersBank|registers_rtl_0_bypass[72]~feeder_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a30 ;
wire \registersBank|registers~30_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a29 ;
wire \registersBank|registers_rtl_1_bypass[70]~feeder_combout ;
wire \registersBank|registers~61_combout ;
wire \registersBank|registers_rtl_0_bypass[68]~feeder_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a28 ;
wire \registersBank|registers~28_combout ;
wire \registersBank|registers_rtl_1_bypass[66]~feeder_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a27 ;
wire \registersBank|registers~59_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a26 ;
wire \registersBank|registers_rtl_1_bypass[64]~feeder_combout ;
wire \registersBank|registers~58_combout ;
wire \registersBank|registers_rtl_0_bypass[62]~feeder_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a25 ;
wire \registersBank|registers~25_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a24 ;
wire \registersBank|registers_rtl_1_bypass[60]~feeder_combout ;
wire \registersBank|registers~56_combout ;
wire \registersBank|registers_rtl_0_bypass[58]~feeder_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a23 ;
wire \registersBank|registers~23_combout ;
wire \registersBank|registers_rtl_1_bypass[56]~feeder_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a22 ;
wire \registersBank|registers~54_combout ;
wire \registersBank|registers_rtl_1_bypass[54]~feeder_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a21 ;
wire \registersBank|registers~53_combout ;
wire \registersBank|registers_rtl_1_bypass[52]~feeder_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a20 ;
wire \registersBank|registers~52_combout ;
wire \registersBank|registers_rtl_1_bypass[50]~feeder_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a19 ;
wire \registersBank|registers~51_combout ;
wire \registersBank|registers_rtl_0_bypass[48]~feeder_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a18 ;
wire \registersBank|registers~18_combout ;
wire \registersBank|registers_rtl_0_bypass[46]~feeder_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a17 ;
wire \registersBank|registers~17_combout ;
wire \registersBank|registers_rtl_1_bypass[44]~feeder_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a16 ;
wire \registersBank|registers~48_combout ;
wire \registersBank|registers_rtl_0_bypass[42]~feeder_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a15 ;
wire \registersBank|registers~15_combout ;
wire \registersBank|registers_rtl_0_bypass[40]~feeder_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a14 ;
wire \registersBank|registers~14_combout ;
wire \registersBank|registers_rtl_1_bypass[38]~feeder_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a13 ;
wire \registersBank|registers~45_combout ;
wire \registersBank|registers_rtl_1_bypass[36]~feeder_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a12 ;
wire \registersBank|registers~44_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a11 ;
wire \registersBank|registers_rtl_0_bypass[34]~feeder_combout ;
wire \registersBank|registers~11_combout ;
wire \registersBank|registers_rtl_0_bypass[32]~feeder_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a10 ;
wire \registersBank|registers~10_combout ;
wire \registersBank|registers_rtl_1_bypass[30]~feeder_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a9 ;
wire \registersBank|registers~41_combout ;
wire \registersBank|registers_rtl_0_bypass[28]~feeder_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a8 ;
wire \registersBank|registers~8_combout ;
wire \registersBank|registers_rtl_0_bypass[26]~feeder_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a7 ;
wire \registersBank|registers~7_combout ;
wire \registersBank|registers_rtl_0_bypass[24]~feeder_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a6 ;
wire \registersBank|registers~6_combout ;
wire \registersBank|registers_rtl_0_bypass[22]~feeder_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a5 ;
wire \registersBank|registers~5_combout ;
wire \registersBank|registers_rtl_0_bypass[20]~feeder_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a4 ;
wire \registersBank|registers~4_combout ;
wire \registersBank|registers_rtl_0_bypass[18]~feeder_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a3 ;
wire \registersBank|registers~3_combout ;
wire \registersBank|registers_rtl_1_bypass[16]~feeder_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a2 ;
wire \registersBank|registers~34_combout ;
wire \registersBank|registers_rtl_1_bypass[14]~feeder_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a1 ;
wire \registersBank|registers~33_combout ;
wire \alu|Add0~1 ;
wire \alu|Add0~3 ;
wire \alu|Add0~5 ;
wire \alu|Add0~7 ;
wire \alu|Add0~9 ;
wire \alu|Add0~11 ;
wire \alu|Add0~13 ;
wire \alu|Add0~15 ;
wire \alu|Add0~17 ;
wire \alu|Add0~19 ;
wire \alu|Add0~21 ;
wire \alu|Add0~23 ;
wire \alu|Add0~25 ;
wire \alu|Add0~27 ;
wire \alu|Add0~29 ;
wire \alu|Add0~31 ;
wire \alu|Add0~33 ;
wire \alu|Add0~35 ;
wire \alu|Add0~37 ;
wire \alu|Add0~39 ;
wire \alu|Add0~41 ;
wire \alu|Add0~43 ;
wire \alu|Add0~45 ;
wire \alu|Add0~47 ;
wire \alu|Add0~49 ;
wire \alu|Add0~51 ;
wire \alu|Add0~53 ;
wire \alu|Add0~55 ;
wire \alu|Add0~57 ;
wire \alu|Add0~59 ;
wire \alu|Add0~61 ;
wire \alu|Add0~62_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a30 ;
wire \registersBank|registers~62_combout ;
wire \alu|Add0~60_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a29 ;
wire \registersBank|registers~29_combout ;
wire \alu|Add0~58_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a28 ;
wire \registersBank|registers~60_combout ;
wire \alu|Add0~56_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a27 ;
wire \registersBank|registers~27_combout ;
wire \alu|Add0~54_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a26 ;
wire \registersBank|registers_rtl_0_bypass[64]~feeder_combout ;
wire \registersBank|registers~26_combout ;
wire \alu|Add0~52_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a25 ;
wire \registersBank|registers~57_combout ;
wire \alu|Add0~50_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a24 ;
wire \registersBank|registers~24_combout ;
wire \alu|Add0~48_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a23 ;
wire \registersBank|registers~55_combout ;
wire \alu|Add0~46_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a22 ;
wire \registersBank|registers~22_combout ;
wire \alu|Add0~44_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a21 ;
wire \registersBank|registers~21_combout ;
wire \alu|Add0~42_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a20 ;
wire \registersBank|registers~20_combout ;
wire \alu|Add0~40_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a19 ;
wire \registersBank|registers~19_combout ;
wire \alu|Add0~38_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a18 ;
wire \registersBank|registers~50_combout ;
wire \alu|Add0~36_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a17 ;
wire \registersBank|registers_rtl_1_bypass[46]~feeder_combout ;
wire \registersBank|registers~49_combout ;
wire \alu|Add0~34_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a16 ;
wire \registersBank|registers~16_combout ;
wire \alu|Add0~32_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a15 ;
wire \registersBank|registers~47_combout ;
wire \alu|Add0~30_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a14 ;
wire \registersBank|registers~46_combout ;
wire \alu|Add0~28_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a13 ;
wire \registersBank|registers~13_combout ;
wire \alu|Add0~26_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a12 ;
wire \registersBank|registers~12_combout ;
wire \alu|Add0~24_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a11 ;
wire \registersBank|registers~43_combout ;
wire \alu|Add0~22_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a10 ;
wire \registersBank|registers~42_combout ;
wire \alu|Add0~20_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a9 ;
wire \registersBank|registers_rtl_0_bypass[30]~feeder_combout ;
wire \registersBank|registers~9_combout ;
wire \alu|Add0~18_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a8 ;
wire \registersBank|registers_rtl_1_bypass[28]~feeder_combout ;
wire \registersBank|registers~40_combout ;
wire \alu|Add0~16_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a7 ;
wire \registersBank|registers~39_combout ;
wire \alu|Add0~14_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a6 ;
wire \registersBank|registers~38_combout ;
wire \alu|Add0~12_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a5 ;
wire \registersBank|registers~37_combout ;
wire \alu|Add0~10_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a4~portbdataout ;
wire \registersBank|registers~36_combout ;
wire \alu|Add0~8_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a3 ;
wire \registersBank|registers~35_combout ;
wire \alu|Add0~6_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a2 ;
wire \registersBank|registers_rtl_0_bypass[16]~feeder_combout ;
wire \registersBank|registers~2_combout ;
wire \alu|Add0~4_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a1 ;
wire \registersBank|registers~1_combout ;
wire \alu|Add0~2_combout ;
wire \registersBank|registers_rtl_1|auto_generated|ram_block1a0 ;
wire \registersBank|registers~32_combout ;
wire \alu|Add0~0_combout ;
wire \registersBank|registers_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \registersBank|registers~0_combout ;
wire \alu|LessThan0~6_combout ;
wire \alu|LessThan0~8_combout ;
wire \alu|LessThan0~7_combout ;
wire \alu|LessThan0~5_combout ;
wire \alu|LessThan0~9_combout ;
wire \alu|LessThan0~3_combout ;
wire \alu|LessThan0~2_combout ;
wire \alu|LessThan0~1_combout ;
wire \alu|LessThan0~0_combout ;
wire \alu|LessThan0~4_combout ;
wire \alu|Add0~63 ;
wire \alu|Add0~64_combout ;
wire \alu|LessThan0~10_combout ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a8 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a10 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a11 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a12 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a13 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a14 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a15 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a16 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a17 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a19 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a20 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a21 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a22 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a23 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a24 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a25 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a26 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a28 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a29 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a30 ;
wire \dataMemory|ram_rtl_0|auto_generated|ram_block1a31 ;
wire [0:74] \registersBank|registers_rtl_0_bypass ;
wire [0:74] \registersBank|registers_rtl_1_bypass ;

wire [35:0] \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [8:0] \dataMemory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \dataMemory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [8:0] \dataMemory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [8:0] \dataMemory|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;

assign \registersBank|registers_rtl_0|auto_generated|ram_block1a0~portbdataout  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a1  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a2  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a3  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a4  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a5  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a6  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a7  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a8  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a9  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a10  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a11  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a12  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a13  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a14  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a15  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a16  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a17  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a18  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a19  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a20  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a21  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a22  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a23  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a24  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a25  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a26  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a27  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a28  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a29  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a30  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \registersBank|registers_rtl_0|auto_generated|ram_block1a31  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a0  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a1  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a2  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a3  = \registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];

assign \registersBank|registers_rtl_1|auto_generated|ram_block1a4~portbdataout  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a5  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a6  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a7  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a8  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [4];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a9  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [5];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a10  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [6];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a11  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [7];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a12  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [8];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a13  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [9];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a14  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [10];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a15  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [11];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a16  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [12];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a17  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [13];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a18  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [14];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a19  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [15];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a20  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [16];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a21  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [17];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a22  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [18];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a23  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [19];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a24  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [20];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a25  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [21];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a26  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [22];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a27  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [23];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a28  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [24];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a29  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [25];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a30  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [26];
assign \registersBank|registers_rtl_1|auto_generated|ram_block1a31  = \registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [27];

assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a0~portadataout  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a1  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a2  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a3  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a4  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a5  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a6  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a7  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a8  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a9~portadataout  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a10  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a11  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a12  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a13  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a14  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a15  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a16  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [7];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a17  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [8];

assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a18~portadataout  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a19  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a20  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [2];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a21  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [3];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a22  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [4];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a23  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [5];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a24  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [6];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a25  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [7];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a26  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [8];

assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a27~portadataout  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a28  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a29  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [2];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a30  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [3];
assign \dataMemory|ram_rtl_0|auto_generated|ram_block1a31  = \dataMemory|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [4];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y27_N2
cycloneive_io_obuf \hex0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[0]~output .bus_hold = "false";
defparam \hex0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y39_N2
cycloneive_io_obuf \hex0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[1]~output .bus_hold = "false";
defparam \hex0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y43_N30
cycloneive_io_obuf \hex0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[2]~output .bus_hold = "false";
defparam \hex0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \hex0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[3]~output .bus_hold = "false";
defparam \hex0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \hex0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[4]~output .bus_hold = "false";
defparam \hex0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N2
cycloneive_io_obuf \hex0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[5]~output .bus_hold = "false";
defparam \hex0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \hex0[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[6]~output .bus_hold = "false";
defparam \hex0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneive_io_obuf \hex1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[0]~output .bus_hold = "false";
defparam \hex1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y33_N23
cycloneive_io_obuf \hex1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[1]~output .bus_hold = "false";
defparam \hex1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
cycloneive_io_obuf \hex1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[2]~output .bus_hold = "false";
defparam \hex1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N9
cycloneive_io_obuf \hex1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[3]~output .bus_hold = "false";
defparam \hex1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y30_N23
cycloneive_io_obuf \hex1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[4]~output .bus_hold = "false";
defparam \hex1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N9
cycloneive_io_obuf \hex1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[5]~output .bus_hold = "false";
defparam \hex1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N16
cycloneive_io_obuf \hex1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[6]~output .bus_hold = "false";
defparam \hex1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \hex2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[0]~output .bus_hold = "false";
defparam \hex2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N16
cycloneive_io_obuf \hex2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[1]~output .bus_hold = "false";
defparam \hex2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N23
cycloneive_io_obuf \hex2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[2]~output .bus_hold = "false";
defparam \hex2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y40_N23
cycloneive_io_obuf \hex2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[3]~output .bus_hold = "false";
defparam \hex2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
cycloneive_io_obuf \hex2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[4]~output .bus_hold = "false";
defparam \hex2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N2
cycloneive_io_obuf \hex2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[5]~output .bus_hold = "false";
defparam \hex2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y35_N2
cycloneive_io_obuf \hex2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[6]~output .bus_hold = "false";
defparam \hex2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y43_N16
cycloneive_io_obuf \hex3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[0]~output .bus_hold = "false";
defparam \hex3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N16
cycloneive_io_obuf \hex3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[1]~output .bus_hold = "false";
defparam \hex3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \hex3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[2]~output .bus_hold = "false";
defparam \hex3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y43_N9
cycloneive_io_obuf \hex3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[3]~output .bus_hold = "false";
defparam \hex3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
cycloneive_io_obuf \hex3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[4]~output .bus_hold = "false";
defparam \hex3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y43_N16
cycloneive_io_obuf \hex3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[5]~output .bus_hold = "false";
defparam \hex3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y43_N30
cycloneive_io_obuf \hex3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[6]~output .bus_hold = "false";
defparam \hex3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N23
cycloneive_io_obuf \hex4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[0]~output .bus_hold = "false";
defparam \hex4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y43_N16
cycloneive_io_obuf \hex4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[1]~output .bus_hold = "false";
defparam \hex4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y25_N16
cycloneive_io_obuf \hex4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[2]~output .bus_hold = "false";
defparam \hex4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N2
cycloneive_io_obuf \hex4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[3]~output .bus_hold = "false";
defparam \hex4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \hex4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[4]~output .bus_hold = "false";
defparam \hex4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y43_N30
cycloneive_io_obuf \hex4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[5]~output .bus_hold = "false";
defparam \hex4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N30
cycloneive_io_obuf \hex4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[6]~output .bus_hold = "false";
defparam \hex4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y43_N2
cycloneive_io_obuf \hex5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex5[0]~output .bus_hold = "false";
defparam \hex5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \hex5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex5[1]~output .bus_hold = "false";
defparam \hex5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y32_N23
cycloneive_io_obuf \hex5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex5[2]~output .bus_hold = "false";
defparam \hex5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y41_N9
cycloneive_io_obuf \hex5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex5[3]~output .bus_hold = "false";
defparam \hex5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y2_N2
cycloneive_io_obuf \hex5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex5[4]~output .bus_hold = "false";
defparam \hex5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \hex5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex5[5]~output .bus_hold = "false";
defparam \hex5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N9
cycloneive_io_obuf \hex5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex5[6]~output .bus_hold = "false";
defparam \hex5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N16
cycloneive_io_obuf \hex6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex6[0]~output .bus_hold = "false";
defparam \hex6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y43_N2
cycloneive_io_obuf \hex6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex6[1]~output .bus_hold = "false";
defparam \hex6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y43_N9
cycloneive_io_obuf \hex6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex6[2]~output .bus_hold = "false";
defparam \hex6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N16
cycloneive_io_obuf \hex6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex6[3]~output .bus_hold = "false";
defparam \hex6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N16
cycloneive_io_obuf \hex6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex6[4]~output .bus_hold = "false";
defparam \hex6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \hex6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex6[5]~output .bus_hold = "false";
defparam \hex6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N23
cycloneive_io_obuf \hex6[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex6[6]~output .bus_hold = "false";
defparam \hex6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y43_N30
cycloneive_io_obuf \hex7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex7[0]~output .bus_hold = "false";
defparam \hex7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y43_N2
cycloneive_io_obuf \hex7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex7[1]~output .bus_hold = "false";
defparam \hex7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N16
cycloneive_io_obuf \hex7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex7[2]~output .bus_hold = "false";
defparam \hex7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N23
cycloneive_io_obuf \hex7[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex7[3]~output .bus_hold = "false";
defparam \hex7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
cycloneive_io_obuf \hex7[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex7[4]~output .bus_hold = "false";
defparam \hex7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \hex7[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex7[5]~output .bus_hold = "false";
defparam \hex7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y3_N9
cycloneive_io_obuf \hex7[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex7[6]~output .bus_hold = "false";
defparam \hex7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \halt~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\halt~output_o ),
	.obar());
// synopsys translate_off
defparam \halt~output .bus_hold = "false";
defparam \halt~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N23
cycloneive_io_obuf \_programCounter[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\_programCounter[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \_programCounter[0]~output .bus_hold = "false";
defparam \_programCounter[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y43_N23
cycloneive_io_obuf \_programCounter[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\_programCounter[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \_programCounter[1]~output .bus_hold = "false";
defparam \_programCounter[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \_programCounter[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\_programCounter[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \_programCounter[2]~output .bus_hold = "false";
defparam \_programCounter[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \_programCounter[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\_programCounter[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \_programCounter[3]~output .bus_hold = "false";
defparam \_programCounter[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y29_N9
cycloneive_io_obuf \_programCounter[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\_programCounter[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \_programCounter[4]~output .bus_hold = "false";
defparam \_programCounter[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N30
cycloneive_io_obuf \_programCounter[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\_programCounter[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \_programCounter[5]~output .bus_hold = "false";
defparam \_programCounter[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N9
cycloneive_io_obuf \_programCounter[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\_programCounter[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \_programCounter[6]~output .bus_hold = "false";
defparam \_programCounter[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N16
cycloneive_io_obuf \_programCounter[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\_programCounter[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \_programCounter[7]~output .bus_hold = "false";
defparam \_programCounter[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \_programCounter[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\_programCounter[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \_programCounter[8]~output .bus_hold = "false";
defparam \_programCounter[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y32_N16
cycloneive_io_obuf \_programCounter[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\_programCounter[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \_programCounter[9]~output .bus_hold = "false";
defparam \_programCounter[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N9
cycloneive_io_obuf \instructionOut[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[0]~output .bus_hold = "false";
defparam \instructionOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \instructionOut[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[1]~output .bus_hold = "false";
defparam \instructionOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \instructionOut[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[2]~output .bus_hold = "false";
defparam \instructionOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \instructionOut[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[3]~output .bus_hold = "false";
defparam \instructionOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \instructionOut[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[4]~output .bus_hold = "false";
defparam \instructionOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N23
cycloneive_io_obuf \instructionOut[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[5]~output .bus_hold = "false";
defparam \instructionOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N2
cycloneive_io_obuf \instructionOut[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[6]~output .bus_hold = "false";
defparam \instructionOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y43_N9
cycloneive_io_obuf \instructionOut[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[7]~output .bus_hold = "false";
defparam \instructionOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N2
cycloneive_io_obuf \instructionOut[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[8]~output .bus_hold = "false";
defparam \instructionOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N2
cycloneive_io_obuf \instructionOut[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[9]~output .bus_hold = "false";
defparam \instructionOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneive_io_obuf \instructionOut[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[10]~output .bus_hold = "false";
defparam \instructionOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y28_N2
cycloneive_io_obuf \instructionOut[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[11]~output .bus_hold = "false";
defparam \instructionOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N23
cycloneive_io_obuf \instructionOut[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[12]~output .bus_hold = "false";
defparam \instructionOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y3_N2
cycloneive_io_obuf \instructionOut[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[13]~output .bus_hold = "false";
defparam \instructionOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N9
cycloneive_io_obuf \instructionOut[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[14]~output .bus_hold = "false";
defparam \instructionOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \instructionOut[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[15]~output .bus_hold = "false";
defparam \instructionOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \instructionOut[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[16]~output .bus_hold = "false";
defparam \instructionOut[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N9
cycloneive_io_obuf \instructionOut[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[17]~output .bus_hold = "false";
defparam \instructionOut[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N2
cycloneive_io_obuf \instructionOut[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[18]~output .bus_hold = "false";
defparam \instructionOut[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \instructionOut[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[19]~output .bus_hold = "false";
defparam \instructionOut[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y43_N30
cycloneive_io_obuf \instructionOut[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[20]~output .bus_hold = "false";
defparam \instructionOut[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N9
cycloneive_io_obuf \instructionOut[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[21]~output .bus_hold = "false";
defparam \instructionOut[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N23
cycloneive_io_obuf \instructionOut[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[22]~output .bus_hold = "false";
defparam \instructionOut[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y3_N23
cycloneive_io_obuf \instructionOut[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[23]~output .bus_hold = "false";
defparam \instructionOut[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y32_N2
cycloneive_io_obuf \instructionOut[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[24]~output .bus_hold = "false";
defparam \instructionOut[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y43_N2
cycloneive_io_obuf \instructionOut[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[25]~output .bus_hold = "false";
defparam \instructionOut[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \instructionOut[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[26]~output .bus_hold = "false";
defparam \instructionOut[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N23
cycloneive_io_obuf \instructionOut[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[27]~output .bus_hold = "false";
defparam \instructionOut[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y43_N16
cycloneive_io_obuf \instructionOut[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[28]~output .bus_hold = "false";
defparam \instructionOut[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y43_N30
cycloneive_io_obuf \instructionOut[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[29]~output .bus_hold = "false";
defparam \instructionOut[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y40_N2
cycloneive_io_obuf \instructionOut[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[30]~output .bus_hold = "false";
defparam \instructionOut[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N30
cycloneive_io_obuf \instructionOut[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instructionOut[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \instructionOut[31]~output .bus_hold = "false";
defparam \instructionOut[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N23
cycloneive_io_obuf \aluCode[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluCode[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluCode[0]~output .bus_hold = "false";
defparam \aluCode[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \aluCode[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluCode[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluCode[1]~output .bus_hold = "false";
defparam \aluCode[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N23
cycloneive_io_obuf \aluCode[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluCode[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluCode[2]~output .bus_hold = "false";
defparam \aluCode[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y43_N16
cycloneive_io_obuf \aluCode[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluCode[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluCode[3]~output .bus_hold = "false";
defparam \aluCode[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y43_N16
cycloneive_io_obuf \aluCode[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluCode[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluCode[4]~output .bus_hold = "false";
defparam \aluCode[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y43_N2
cycloneive_io_obuf \aluCode[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluCode[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluCode[5]~output .bus_hold = "false";
defparam \aluCode[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N30
cycloneive_io_obuf \targetRegister~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\targetRegister~output_o ),
	.obar());
// synopsys translate_off
defparam \targetRegister~output .bus_hold = "false";
defparam \targetRegister~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \aluSource~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource~output .bus_hold = "false";
defparam \aluSource~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \writeRegister~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writeRegister~output_o ),
	.obar());
// synopsys translate_off
defparam \writeRegister~output .bus_hold = "false";
defparam \writeRegister~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y35_N16
cycloneive_io_obuf \memoryWrite~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryWrite~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryWrite~output .bus_hold = "false";
defparam \memoryWrite~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y43_N30
cycloneive_io_obuf \memoryRead~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryRead~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryRead~output .bus_hold = "false";
defparam \memoryRead~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N30
cycloneive_io_obuf \memoryToRegister~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryToRegister~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryToRegister~output .bus_hold = "false";
defparam \memoryToRegister~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N9
cycloneive_io_obuf \branch~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch~output_o ),
	.obar());
// synopsys translate_off
defparam \branch~output .bus_hold = "false";
defparam \branch~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y43_N9
cycloneive_io_obuf \intermediate[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[0]~output .bus_hold = "false";
defparam \intermediate[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y33_N2
cycloneive_io_obuf \intermediate[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[1]~output .bus_hold = "false";
defparam \intermediate[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneive_io_obuf \intermediate[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[2]~output .bus_hold = "false";
defparam \intermediate[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y43_N9
cycloneive_io_obuf \intermediate[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[3]~output .bus_hold = "false";
defparam \intermediate[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y34_N16
cycloneive_io_obuf \intermediate[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[4]~output .bus_hold = "false";
defparam \intermediate[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y43_N30
cycloneive_io_obuf \intermediate[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[5]~output .bus_hold = "false";
defparam \intermediate[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y43_N23
cycloneive_io_obuf \intermediate[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[6]~output .bus_hold = "false";
defparam \intermediate[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y40_N9
cycloneive_io_obuf \intermediate[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[7]~output .bus_hold = "false";
defparam \intermediate[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y40_N2
cycloneive_io_obuf \intermediate[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[8]~output .bus_hold = "false";
defparam \intermediate[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y27_N16
cycloneive_io_obuf \intermediate[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[9]~output .bus_hold = "false";
defparam \intermediate[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N23
cycloneive_io_obuf \intermediate[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[10]~output .bus_hold = "false";
defparam \intermediate[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y43_N16
cycloneive_io_obuf \intermediate[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[11]~output .bus_hold = "false";
defparam \intermediate[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y41_N23
cycloneive_io_obuf \intermediate[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[12]~output .bus_hold = "false";
defparam \intermediate[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y43_N30
cycloneive_io_obuf \intermediate[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[13]~output .bus_hold = "false";
defparam \intermediate[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \intermediate[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[14]~output .bus_hold = "false";
defparam \intermediate[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y43_N30
cycloneive_io_obuf \intermediate[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[15]~output .bus_hold = "false";
defparam \intermediate[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N2
cycloneive_io_obuf \intermediate[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[16]~output .bus_hold = "false";
defparam \intermediate[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y43_N2
cycloneive_io_obuf \intermediate[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[17]~output .bus_hold = "false";
defparam \intermediate[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y26_N9
cycloneive_io_obuf \intermediate[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[18]~output .bus_hold = "false";
defparam \intermediate[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \intermediate[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[19]~output .bus_hold = "false";
defparam \intermediate[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y37_N2
cycloneive_io_obuf \intermediate[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[20]~output .bus_hold = "false";
defparam \intermediate[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y43_N16
cycloneive_io_obuf \intermediate[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[21]~output .bus_hold = "false";
defparam \intermediate[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y43_N23
cycloneive_io_obuf \intermediate[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[22]~output .bus_hold = "false";
defparam \intermediate[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N2
cycloneive_io_obuf \intermediate[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[23]~output .bus_hold = "false";
defparam \intermediate[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y30_N16
cycloneive_io_obuf \intermediate[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[24]~output .bus_hold = "false";
defparam \intermediate[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N2
cycloneive_io_obuf \intermediate[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[25]~output .bus_hold = "false";
defparam \intermediate[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N9
cycloneive_io_obuf \intermediate[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[26]~output .bus_hold = "false";
defparam \intermediate[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N16
cycloneive_io_obuf \intermediate[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[27]~output .bus_hold = "false";
defparam \intermediate[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N30
cycloneive_io_obuf \intermediate[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[28]~output .bus_hold = "false";
defparam \intermediate[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y43_N2
cycloneive_io_obuf \intermediate[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[29]~output .bus_hold = "false";
defparam \intermediate[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y43_N23
cycloneive_io_obuf \intermediate[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[30]~output .bus_hold = "false";
defparam \intermediate[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \intermediate[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\intermediate[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \intermediate[31]~output .bus_hold = "false";
defparam \intermediate[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y38_N2
cycloneive_io_obuf \branchSignal~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchSignal~output_o ),
	.obar());
// synopsys translate_off
defparam \branchSignal~output .bus_hold = "false";
defparam \branchSignal~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N9
cycloneive_io_obuf \aluBranchSignal~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluBranchSignal~output_o ),
	.obar());
// synopsys translate_off
defparam \aluBranchSignal~output .bus_hold = "false";
defparam \aluBranchSignal~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \dataA[0]~output (
	.i(\registersBank|registers~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[0]~output .bus_hold = "false";
defparam \dataA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y15_N9
cycloneive_io_obuf \dataA[1]~output (
	.i(\registersBank|registers~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[1]~output .bus_hold = "false";
defparam \dataA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \dataA[2]~output (
	.i(\registersBank|registers~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[2]~output .bus_hold = "false";
defparam \dataA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N9
cycloneive_io_obuf \dataA[3]~output (
	.i(\registersBank|registers~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[3]~output .bus_hold = "false";
defparam \dataA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \dataA[4]~output (
	.i(\registersBank|registers~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[4]~output .bus_hold = "false";
defparam \dataA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \dataA[5]~output (
	.i(\registersBank|registers~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[5]~output .bus_hold = "false";
defparam \dataA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N16
cycloneive_io_obuf \dataA[6]~output (
	.i(\registersBank|registers~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[6]~output .bus_hold = "false";
defparam \dataA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y5_N9
cycloneive_io_obuf \dataA[7]~output (
	.i(\registersBank|registers~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[7]~output .bus_hold = "false";
defparam \dataA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N16
cycloneive_io_obuf \dataA[8]~output (
	.i(\registersBank|registers~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[8]~output .bus_hold = "false";
defparam \dataA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \dataA[9]~output (
	.i(\registersBank|registers~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[9]~output .bus_hold = "false";
defparam \dataA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N2
cycloneive_io_obuf \dataA[10]~output (
	.i(\registersBank|registers~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[10]~output .bus_hold = "false";
defparam \dataA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y43_N9
cycloneive_io_obuf \dataA[11]~output (
	.i(\registersBank|registers~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[11]~output .bus_hold = "false";
defparam \dataA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y20_N9
cycloneive_io_obuf \dataA[12]~output (
	.i(\registersBank|registers~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[12]~output .bus_hold = "false";
defparam \dataA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N23
cycloneive_io_obuf \dataA[13]~output (
	.i(\registersBank|registers~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[13]~output .bus_hold = "false";
defparam \dataA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N23
cycloneive_io_obuf \dataA[14]~output (
	.i(\registersBank|registers~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[14]~output .bus_hold = "false";
defparam \dataA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \dataA[15]~output (
	.i(\registersBank|registers~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[15]~output .bus_hold = "false";
defparam \dataA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
cycloneive_io_obuf \dataA[16]~output (
	.i(\registersBank|registers~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[16]~output .bus_hold = "false";
defparam \dataA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N9
cycloneive_io_obuf \dataA[17]~output (
	.i(\registersBank|registers~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[17]~output .bus_hold = "false";
defparam \dataA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \dataA[18]~output (
	.i(\registersBank|registers~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[18]~output .bus_hold = "false";
defparam \dataA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y16_N16
cycloneive_io_obuf \dataA[19]~output (
	.i(\registersBank|registers~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[19]~output .bus_hold = "false";
defparam \dataA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \dataA[20]~output (
	.i(\registersBank|registers~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[20]~output .bus_hold = "false";
defparam \dataA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
cycloneive_io_obuf \dataA[21]~output (
	.i(\registersBank|registers~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[21]~output .bus_hold = "false";
defparam \dataA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y4_N16
cycloneive_io_obuf \dataA[22]~output (
	.i(\registersBank|registers~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[22]~output .bus_hold = "false";
defparam \dataA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \dataA[23]~output (
	.i(\registersBank|registers~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[23]~output .bus_hold = "false";
defparam \dataA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N9
cycloneive_io_obuf \dataA[24]~output (
	.i(\registersBank|registers~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[24]~output .bus_hold = "false";
defparam \dataA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \dataA[25]~output (
	.i(\registersBank|registers~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[25]~output .bus_hold = "false";
defparam \dataA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \dataA[26]~output (
	.i(\registersBank|registers~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[26]~output .bus_hold = "false";
defparam \dataA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneive_io_obuf \dataA[27]~output (
	.i(\registersBank|registers~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[27]~output .bus_hold = "false";
defparam \dataA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N9
cycloneive_io_obuf \dataA[28]~output (
	.i(\registersBank|registers~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[28]~output .bus_hold = "false";
defparam \dataA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y43_N9
cycloneive_io_obuf \dataA[29]~output (
	.i(\registersBank|registers~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[29]~output .bus_hold = "false";
defparam \dataA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N30
cycloneive_io_obuf \dataA[30]~output (
	.i(\registersBank|registers~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[30]~output .bus_hold = "false";
defparam \dataA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y43_N2
cycloneive_io_obuf \dataA[31]~output (
	.i(\registersBank|registers~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataA[31]~output .bus_hold = "false";
defparam \dataA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y6_N16
cycloneive_io_obuf \dataB[0]~output (
	.i(\registersBank|registers~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[0]~output .bus_hold = "false";
defparam \dataB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \dataB[1]~output (
	.i(\registersBank|registers~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[1]~output .bus_hold = "false";
defparam \dataB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y8_N16
cycloneive_io_obuf \dataB[2]~output (
	.i(\registersBank|registers~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[2]~output .bus_hold = "false";
defparam \dataB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \dataB[3]~output (
	.i(\registersBank|registers~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[3]~output .bus_hold = "false";
defparam \dataB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \dataB[4]~output (
	.i(\registersBank|registers~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[4]~output .bus_hold = "false";
defparam \dataB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N23
cycloneive_io_obuf \dataB[5]~output (
	.i(\registersBank|registers~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[5]~output .bus_hold = "false";
defparam \dataB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N16
cycloneive_io_obuf \dataB[6]~output (
	.i(\registersBank|registers~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[6]~output .bus_hold = "false";
defparam \dataB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \dataB[7]~output (
	.i(\registersBank|registers~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[7]~output .bus_hold = "false";
defparam \dataB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N23
cycloneive_io_obuf \dataB[8]~output (
	.i(\registersBank|registers~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[8]~output .bus_hold = "false";
defparam \dataB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N30
cycloneive_io_obuf \dataB[9]~output (
	.i(\registersBank|registers~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[9]~output .bus_hold = "false";
defparam \dataB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N30
cycloneive_io_obuf \dataB[10]~output (
	.i(\registersBank|registers~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[10]~output .bus_hold = "false";
defparam \dataB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N9
cycloneive_io_obuf \dataB[11]~output (
	.i(\registersBank|registers~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[11]~output .bus_hold = "false";
defparam \dataB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \dataB[12]~output (
	.i(\registersBank|registers~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[12]~output .bus_hold = "false";
defparam \dataB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y11_N16
cycloneive_io_obuf \dataB[13]~output (
	.i(\registersBank|registers~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[13]~output .bus_hold = "false";
defparam \dataB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N30
cycloneive_io_obuf \dataB[14]~output (
	.i(\registersBank|registers~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[14]~output .bus_hold = "false";
defparam \dataB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \dataB[15]~output (
	.i(\registersBank|registers~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[15]~output .bus_hold = "false";
defparam \dataB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N23
cycloneive_io_obuf \dataB[16]~output (
	.i(\registersBank|registers~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[16]~output .bus_hold = "false";
defparam \dataB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \dataB[17]~output (
	.i(\registersBank|registers~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[17]~output .bus_hold = "false";
defparam \dataB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N30
cycloneive_io_obuf \dataB[18]~output (
	.i(\registersBank|registers~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[18]~output .bus_hold = "false";
defparam \dataB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y8_N23
cycloneive_io_obuf \dataB[19]~output (
	.i(\registersBank|registers~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[19]~output .bus_hold = "false";
defparam \dataB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N9
cycloneive_io_obuf \dataB[20]~output (
	.i(\registersBank|registers~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[20]~output .bus_hold = "false";
defparam \dataB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \dataB[21]~output (
	.i(\registersBank|registers~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[21]~output .bus_hold = "false";
defparam \dataB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \dataB[22]~output (
	.i(\registersBank|registers~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[22]~output .bus_hold = "false";
defparam \dataB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \dataB[23]~output (
	.i(\registersBank|registers~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[23]~output .bus_hold = "false";
defparam \dataB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y25_N9
cycloneive_io_obuf \dataB[24]~output (
	.i(\registersBank|registers~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[24]~output .bus_hold = "false";
defparam \dataB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N30
cycloneive_io_obuf \dataB[25]~output (
	.i(\registersBank|registers~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[25]~output .bus_hold = "false";
defparam \dataB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y24_N9
cycloneive_io_obuf \dataB[26]~output (
	.i(\registersBank|registers~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[26]~output .bus_hold = "false";
defparam \dataB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \dataB[27]~output (
	.i(\registersBank|registers~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[27]~output .bus_hold = "false";
defparam \dataB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N16
cycloneive_io_obuf \dataB[28]~output (
	.i(\registersBank|registers~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[28]~output .bus_hold = "false";
defparam \dataB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y9_N2
cycloneive_io_obuf \dataB[29]~output (
	.i(\registersBank|registers~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[29]~output .bus_hold = "false";
defparam \dataB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \dataB[30]~output (
	.i(\registersBank|registers~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[30]~output .bus_hold = "false";
defparam \dataB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y20_N16
cycloneive_io_obuf \dataB[31]~output (
	.i(\registersBank|registers~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataB[31]~output .bus_hold = "false";
defparam \dataB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y17_N16
cycloneive_io_obuf \dataToWrite[0]~output (
	.i(\alu|Add0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[0]~output .bus_hold = "false";
defparam \dataToWrite[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \dataToWrite[1]~output (
	.i(\alu|Add0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[1]~output .bus_hold = "false";
defparam \dataToWrite[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N16
cycloneive_io_obuf \dataToWrite[2]~output (
	.i(\alu|Add0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[2]~output .bus_hold = "false";
defparam \dataToWrite[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y9_N16
cycloneive_io_obuf \dataToWrite[3]~output (
	.i(\alu|Add0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[3]~output .bus_hold = "false";
defparam \dataToWrite[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \dataToWrite[4]~output (
	.i(\alu|Add0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[4]~output .bus_hold = "false";
defparam \dataToWrite[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N16
cycloneive_io_obuf \dataToWrite[5]~output (
	.i(\alu|Add0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[5]~output .bus_hold = "false";
defparam \dataToWrite[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneive_io_obuf \dataToWrite[6]~output (
	.i(\alu|Add0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[6]~output .bus_hold = "false";
defparam \dataToWrite[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \dataToWrite[7]~output (
	.i(\alu|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[7]~output .bus_hold = "false";
defparam \dataToWrite[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N16
cycloneive_io_obuf \dataToWrite[8]~output (
	.i(\alu|Add0~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[8]~output .bus_hold = "false";
defparam \dataToWrite[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \dataToWrite[9]~output (
	.i(\alu|Add0~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[9]~output .bus_hold = "false";
defparam \dataToWrite[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N9
cycloneive_io_obuf \dataToWrite[10]~output (
	.i(\alu|Add0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[10]~output .bus_hold = "false";
defparam \dataToWrite[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \dataToWrite[11]~output (
	.i(\alu|Add0~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[11]~output .bus_hold = "false";
defparam \dataToWrite[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N23
cycloneive_io_obuf \dataToWrite[12]~output (
	.i(\alu|Add0~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[12]~output .bus_hold = "false";
defparam \dataToWrite[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y43_N2
cycloneive_io_obuf \dataToWrite[13]~output (
	.i(\alu|Add0~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[13]~output .bus_hold = "false";
defparam \dataToWrite[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \dataToWrite[14]~output (
	.i(\alu|Add0~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[14]~output .bus_hold = "false";
defparam \dataToWrite[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \dataToWrite[15]~output (
	.i(\alu|Add0~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[15]~output .bus_hold = "false";
defparam \dataToWrite[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N16
cycloneive_io_obuf \dataToWrite[16]~output (
	.i(\alu|Add0~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[16]~output .bus_hold = "false";
defparam \dataToWrite[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N23
cycloneive_io_obuf \dataToWrite[17]~output (
	.i(\alu|Add0~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[17]~output .bus_hold = "false";
defparam \dataToWrite[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \dataToWrite[18]~output (
	.i(\alu|Add0~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[18]~output .bus_hold = "false";
defparam \dataToWrite[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N2
cycloneive_io_obuf \dataToWrite[19]~output (
	.i(\alu|Add0~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[19]~output .bus_hold = "false";
defparam \dataToWrite[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N16
cycloneive_io_obuf \dataToWrite[20]~output (
	.i(\alu|Add0~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[20]~output .bus_hold = "false";
defparam \dataToWrite[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
cycloneive_io_obuf \dataToWrite[21]~output (
	.i(\alu|Add0~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[21]~output .bus_hold = "false";
defparam \dataToWrite[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
cycloneive_io_obuf \dataToWrite[22]~output (
	.i(\alu|Add0~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[22]~output .bus_hold = "false";
defparam \dataToWrite[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N2
cycloneive_io_obuf \dataToWrite[23]~output (
	.i(\alu|Add0~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[23]~output .bus_hold = "false";
defparam \dataToWrite[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \dataToWrite[24]~output (
	.i(\alu|Add0~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[24]~output .bus_hold = "false";
defparam \dataToWrite[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \dataToWrite[25]~output (
	.i(\alu|Add0~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[25]~output .bus_hold = "false";
defparam \dataToWrite[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y16_N9
cycloneive_io_obuf \dataToWrite[26]~output (
	.i(\alu|Add0~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[26]~output .bus_hold = "false";
defparam \dataToWrite[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneive_io_obuf \dataToWrite[27]~output (
	.i(\alu|Add0~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[27]~output .bus_hold = "false";
defparam \dataToWrite[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N9
cycloneive_io_obuf \dataToWrite[28]~output (
	.i(\alu|Add0~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[28]~output .bus_hold = "false";
defparam \dataToWrite[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \dataToWrite[29]~output (
	.i(\alu|Add0~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[29]~output .bus_hold = "false";
defparam \dataToWrite[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
cycloneive_io_obuf \dataToWrite[30]~output (
	.i(\alu|Add0~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[30]~output .bus_hold = "false";
defparam \dataToWrite[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \dataToWrite[31]~output (
	.i(\alu|Add0~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataToWrite[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataToWrite[31]~output .bus_hold = "false";
defparam \dataToWrite[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y6_N23
cycloneive_io_obuf \aluSource1[0]~output (
	.i(\registersBank|registers~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[0]~output .bus_hold = "false";
defparam \aluSource1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N30
cycloneive_io_obuf \aluSource1[1]~output (
	.i(\registersBank|registers~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[1]~output .bus_hold = "false";
defparam \aluSource1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y8_N9
cycloneive_io_obuf \aluSource1[2]~output (
	.i(\registersBank|registers~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[2]~output .bus_hold = "false";
defparam \aluSource1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N30
cycloneive_io_obuf \aluSource1[3]~output (
	.i(\registersBank|registers~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[3]~output .bus_hold = "false";
defparam \aluSource1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N23
cycloneive_io_obuf \aluSource1[4]~output (
	.i(\registersBank|registers~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[4]~output .bus_hold = "false";
defparam \aluSource1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N30
cycloneive_io_obuf \aluSource1[5]~output (
	.i(\registersBank|registers~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[5]~output .bus_hold = "false";
defparam \aluSource1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y11_N9
cycloneive_io_obuf \aluSource1[6]~output (
	.i(\registersBank|registers~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[6]~output .bus_hold = "false";
defparam \aluSource1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \aluSource1[7]~output (
	.i(\registersBank|registers~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[7]~output .bus_hold = "false";
defparam \aluSource1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N2
cycloneive_io_obuf \aluSource1[8]~output (
	.i(\registersBank|registers~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[8]~output .bus_hold = "false";
defparam \aluSource1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N23
cycloneive_io_obuf \aluSource1[9]~output (
	.i(\registersBank|registers~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[9]~output .bus_hold = "false";
defparam \aluSource1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N23
cycloneive_io_obuf \aluSource1[10]~output (
	.i(\registersBank|registers~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[10]~output .bus_hold = "false";
defparam \aluSource1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N2
cycloneive_io_obuf \aluSource1[11]~output (
	.i(\registersBank|registers~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[11]~output .bus_hold = "false";
defparam \aluSource1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N16
cycloneive_io_obuf \aluSource1[12]~output (
	.i(\registersBank|registers~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[12]~output .bus_hold = "false";
defparam \aluSource1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y11_N23
cycloneive_io_obuf \aluSource1[13]~output (
	.i(\registersBank|registers~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[13]~output .bus_hold = "false";
defparam \aluSource1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N9
cycloneive_io_obuf \aluSource1[14]~output (
	.i(\registersBank|registers~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[14]~output .bus_hold = "false";
defparam \aluSource1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
cycloneive_io_obuf \aluSource1[15]~output (
	.i(\registersBank|registers~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[15]~output .bus_hold = "false";
defparam \aluSource1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N9
cycloneive_io_obuf \aluSource1[16]~output (
	.i(\registersBank|registers~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[16]~output .bus_hold = "false";
defparam \aluSource1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \aluSource1[17]~output (
	.i(\registersBank|registers~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[17]~output .bus_hold = "false";
defparam \aluSource1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneive_io_obuf \aluSource1[18]~output (
	.i(\registersBank|registers~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[18]~output .bus_hold = "false";
defparam \aluSource1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y8_N2
cycloneive_io_obuf \aluSource1[19]~output (
	.i(\registersBank|registers~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[19]~output .bus_hold = "false";
defparam \aluSource1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N2
cycloneive_io_obuf \aluSource1[20]~output (
	.i(\registersBank|registers~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[20]~output .bus_hold = "false";
defparam \aluSource1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N30
cycloneive_io_obuf \aluSource1[21]~output (
	.i(\registersBank|registers~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[21]~output .bus_hold = "false";
defparam \aluSource1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \aluSource1[22]~output (
	.i(\registersBank|registers~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[22]~output .bus_hold = "false";
defparam \aluSource1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \aluSource1[23]~output (
	.i(\registersBank|registers~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[23]~output .bus_hold = "false";
defparam \aluSource1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y25_N2
cycloneive_io_obuf \aluSource1[24]~output (
	.i(\registersBank|registers~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[24]~output .bus_hold = "false";
defparam \aluSource1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N23
cycloneive_io_obuf \aluSource1[25]~output (
	.i(\registersBank|registers~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[25]~output .bus_hold = "false";
defparam \aluSource1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y24_N2
cycloneive_io_obuf \aluSource1[26]~output (
	.i(\registersBank|registers~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[26]~output .bus_hold = "false";
defparam \aluSource1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \aluSource1[27]~output (
	.i(\registersBank|registers~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[27]~output .bus_hold = "false";
defparam \aluSource1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y43_N2
cycloneive_io_obuf \aluSource1[28]~output (
	.i(\registersBank|registers~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[28]~output .bus_hold = "false";
defparam \aluSource1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y9_N9
cycloneive_io_obuf \aluSource1[29]~output (
	.i(\registersBank|registers~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[29]~output .bus_hold = "false";
defparam \aluSource1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \aluSource1[30]~output (
	.i(\registersBank|registers~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[30]~output .bus_hold = "false";
defparam \aluSource1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y20_N23
cycloneive_io_obuf \aluSource1[31]~output (
	.i(\registersBank|registers~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource1[31]~output .bus_hold = "false";
defparam \aluSource1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \aluSource2[0]~output (
	.i(\registersBank|registers~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[0]~output .bus_hold = "false";
defparam \aluSource2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y15_N16
cycloneive_io_obuf \aluSource2[1]~output (
	.i(\registersBank|registers~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[1]~output .bus_hold = "false";
defparam \aluSource2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \aluSource2[2]~output (
	.i(\registersBank|registers~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[2]~output .bus_hold = "false";
defparam \aluSource2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y16_N2
cycloneive_io_obuf \aluSource2[3]~output (
	.i(\registersBank|registers~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[3]~output .bus_hold = "false";
defparam \aluSource2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \aluSource2[4]~output (
	.i(\registersBank|registers~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[4]~output .bus_hold = "false";
defparam \aluSource2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
cycloneive_io_obuf \aluSource2[5]~output (
	.i(\registersBank|registers~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[5]~output .bus_hold = "false";
defparam \aluSource2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \aluSource2[6]~output (
	.i(\registersBank|registers~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[6]~output .bus_hold = "false";
defparam \aluSource2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y5_N16
cycloneive_io_obuf \aluSource2[7]~output (
	.i(\registersBank|registers~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[7]~output .bus_hold = "false";
defparam \aluSource2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y13_N23
cycloneive_io_obuf \aluSource2[8]~output (
	.i(\registersBank|registers~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[8]~output .bus_hold = "false";
defparam \aluSource2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \aluSource2[9]~output (
	.i(\registersBank|registers~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[9]~output .bus_hold = "false";
defparam \aluSource2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N9
cycloneive_io_obuf \aluSource2[10]~output (
	.i(\registersBank|registers~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[10]~output .bus_hold = "false";
defparam \aluSource2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y43_N16
cycloneive_io_obuf \aluSource2[11]~output (
	.i(\registersBank|registers~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[11]~output .bus_hold = "false";
defparam \aluSource2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y20_N2
cycloneive_io_obuf \aluSource2[12]~output (
	.i(\registersBank|registers~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[12]~output .bus_hold = "false";
defparam \aluSource2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y19_N16
cycloneive_io_obuf \aluSource2[13]~output (
	.i(\registersBank|registers~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[13]~output .bus_hold = "false";
defparam \aluSource2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N2
cycloneive_io_obuf \aluSource2[14]~output (
	.i(\registersBank|registers~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[14]~output .bus_hold = "false";
defparam \aluSource2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \aluSource2[15]~output (
	.i(\registersBank|registers~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[15]~output .bus_hold = "false";
defparam \aluSource2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cycloneive_io_obuf \aluSource2[16]~output (
	.i(\registersBank|registers~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[16]~output .bus_hold = "false";
defparam \aluSource2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N23
cycloneive_io_obuf \aluSource2[17]~output (
	.i(\registersBank|registers~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[17]~output .bus_hold = "false";
defparam \aluSource2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
cycloneive_io_obuf \aluSource2[18]~output (
	.i(\registersBank|registers~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[18]~output .bus_hold = "false";
defparam \aluSource2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y16_N23
cycloneive_io_obuf \aluSource2[19]~output (
	.i(\registersBank|registers~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[19]~output .bus_hold = "false";
defparam \aluSource2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \aluSource2[20]~output (
	.i(\registersBank|registers~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[20]~output .bus_hold = "false";
defparam \aluSource2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \aluSource2[21]~output (
	.i(\registersBank|registers~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[21]~output .bus_hold = "false";
defparam \aluSource2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y4_N23
cycloneive_io_obuf \aluSource2[22]~output (
	.i(\registersBank|registers~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[22]~output .bus_hold = "false";
defparam \aluSource2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \aluSource2[23]~output (
	.i(\registersBank|registers~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[23]~output .bus_hold = "false";
defparam \aluSource2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N23
cycloneive_io_obuf \aluSource2[24]~output (
	.i(\registersBank|registers~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[24]~output .bus_hold = "false";
defparam \aluSource2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \aluSource2[25]~output (
	.i(\registersBank|registers~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[25]~output .bus_hold = "false";
defparam \aluSource2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
cycloneive_io_obuf \aluSource2[26]~output (
	.i(\registersBank|registers~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[26]~output .bus_hold = "false";
defparam \aluSource2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
cycloneive_io_obuf \aluSource2[27]~output (
	.i(\registersBank|registers~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[27]~output .bus_hold = "false";
defparam \aluSource2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N2
cycloneive_io_obuf \aluSource2[28]~output (
	.i(\registersBank|registers~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[28]~output .bus_hold = "false";
defparam \aluSource2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y43_N16
cycloneive_io_obuf \aluSource2[29]~output (
	.i(\registersBank|registers~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[29]~output .bus_hold = "false";
defparam \aluSource2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y43_N23
cycloneive_io_obuf \aluSource2[30]~output (
	.i(\registersBank|registers~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[30]~output .bus_hold = "false";
defparam \aluSource2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y43_N23
cycloneive_io_obuf \aluSource2[31]~output (
	.i(\registersBank|registers~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSource2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSource2[31]~output .bus_hold = "false";
defparam \aluSource2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N2
cycloneive_io_obuf \aluError~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluError~output_o ),
	.obar());
// synopsys translate_off
defparam \aluError~output .bus_hold = "false";
defparam \aluError~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y17_N23
cycloneive_io_obuf \aluOut[0]~output (
	.i(\alu|Add0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[0]~output .bus_hold = "false";
defparam \aluOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
cycloneive_io_obuf \aluOut[1]~output (
	.i(\alu|Add0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[1]~output .bus_hold = "false";
defparam \aluOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N9
cycloneive_io_obuf \aluOut[2]~output (
	.i(\alu|Add0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[2]~output .bus_hold = "false";
defparam \aluOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y15_N23
cycloneive_io_obuf \aluOut[3]~output (
	.i(\alu|Add0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[3]~output .bus_hold = "false";
defparam \aluOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \aluOut[4]~output (
	.i(\alu|Add0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[4]~output .bus_hold = "false";
defparam \aluOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y9_N23
cycloneive_io_obuf \aluOut[5]~output (
	.i(\alu|Add0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[5]~output .bus_hold = "false";
defparam \aluOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N16
cycloneive_io_obuf \aluOut[6]~output (
	.i(\alu|Add0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[6]~output .bus_hold = "false";
defparam \aluOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N30
cycloneive_io_obuf \aluOut[7]~output (
	.i(\alu|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[7]~output .bus_hold = "false";
defparam \aluOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N30
cycloneive_io_obuf \aluOut[8]~output (
	.i(\alu|Add0~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[8]~output .bus_hold = "false";
defparam \aluOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \aluOut[9]~output (
	.i(\alu|Add0~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[9]~output .bus_hold = "false";
defparam \aluOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N23
cycloneive_io_obuf \aluOut[10]~output (
	.i(\alu|Add0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[10]~output .bus_hold = "false";
defparam \aluOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \aluOut[11]~output (
	.i(\alu|Add0~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[11]~output .bus_hold = "false";
defparam \aluOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N2
cycloneive_io_obuf \aluOut[12]~output (
	.i(\alu|Add0~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[12]~output .bus_hold = "false";
defparam \aluOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y43_N30
cycloneive_io_obuf \aluOut[13]~output (
	.i(\alu|Add0~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[13]~output .bus_hold = "false";
defparam \aluOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \aluOut[14]~output (
	.i(\alu|Add0~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[14]~output .bus_hold = "false";
defparam \aluOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \aluOut[15]~output (
	.i(\alu|Add0~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[15]~output .bus_hold = "false";
defparam \aluOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N16
cycloneive_io_obuf \aluOut[16]~output (
	.i(\alu|Add0~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[16]~output .bus_hold = "false";
defparam \aluOut[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N16
cycloneive_io_obuf \aluOut[17]~output (
	.i(\alu|Add0~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[17]~output .bus_hold = "false";
defparam \aluOut[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \aluOut[18]~output (
	.i(\alu|Add0~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[18]~output .bus_hold = "false";
defparam \aluOut[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y12_N16
cycloneive_io_obuf \aluOut[19]~output (
	.i(\alu|Add0~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[19]~output .bus_hold = "false";
defparam \aluOut[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y43_N2
cycloneive_io_obuf \aluOut[20]~output (
	.i(\alu|Add0~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[20]~output .bus_hold = "false";
defparam \aluOut[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N23
cycloneive_io_obuf \aluOut[21]~output (
	.i(\alu|Add0~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[21]~output .bus_hold = "false";
defparam \aluOut[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \aluOut[22]~output (
	.i(\alu|Add0~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[22]~output .bus_hold = "false";
defparam \aluOut[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N9
cycloneive_io_obuf \aluOut[23]~output (
	.i(\alu|Add0~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[23]~output .bus_hold = "false";
defparam \aluOut[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \aluOut[24]~output (
	.i(\alu|Add0~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[24]~output .bus_hold = "false";
defparam \aluOut[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N2
cycloneive_io_obuf \aluOut[25]~output (
	.i(\alu|Add0~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[25]~output .bus_hold = "false";
defparam \aluOut[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y15_N2
cycloneive_io_obuf \aluOut[26]~output (
	.i(\alu|Add0~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[26]~output .bus_hold = "false";
defparam \aluOut[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N30
cycloneive_io_obuf \aluOut[27]~output (
	.i(\alu|Add0~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[27]~output .bus_hold = "false";
defparam \aluOut[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y18_N16
cycloneive_io_obuf \aluOut[28]~output (
	.i(\alu|Add0~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[28]~output .bus_hold = "false";
defparam \aluOut[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \aluOut[29]~output (
	.i(\alu|Add0~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[29]~output .bus_hold = "false";
defparam \aluOut[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
cycloneive_io_obuf \aluOut[30]~output (
	.i(\alu|Add0~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[30]~output .bus_hold = "false";
defparam \aluOut[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \aluOut[31]~output (
	.i(\alu|Add0~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOut[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOut[31]~output .bus_hold = "false";
defparam \aluOut[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \error~output (
	.i(\alu|LessThan0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\error~output_o ),
	.obar());
// synopsys translate_off
defparam \error~output .bus_hold = "false";
defparam \error~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N2
cycloneive_io_obuf \overflow~output (
	.i(\alu|LessThan0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\overflow~output_o ),
	.obar());
// synopsys translate_off
defparam \overflow~output .bus_hold = "false";
defparam \overflow~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y43_N2
cycloneive_io_obuf \jump~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\jump~output_o ),
	.obar());
// synopsys translate_off
defparam \jump~output .bus_hold = "false";
defparam \jump~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N23
cycloneive_io_obuf \memoryOut[0]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[0]~output .bus_hold = "false";
defparam \memoryOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \memoryOut[1]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[1]~output .bus_hold = "false";
defparam \memoryOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N30
cycloneive_io_obuf \memoryOut[2]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[2]~output .bus_hold = "false";
defparam \memoryOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N2
cycloneive_io_obuf \memoryOut[3]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[3]~output .bus_hold = "false";
defparam \memoryOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneive_io_obuf \memoryOut[4]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[4]~output .bus_hold = "false";
defparam \memoryOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \memoryOut[5]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[5]~output .bus_hold = "false";
defparam \memoryOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y10_N9
cycloneive_io_obuf \memoryOut[6]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[6]~output .bus_hold = "false";
defparam \memoryOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneive_io_obuf \memoryOut[7]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[7]~output .bus_hold = "false";
defparam \memoryOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
cycloneive_io_obuf \memoryOut[8]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[8]~output .bus_hold = "false";
defparam \memoryOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \memoryOut[9]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[9]~output .bus_hold = "false";
defparam \memoryOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y11_N2
cycloneive_io_obuf \memoryOut[10]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[10]~output .bus_hold = "false";
defparam \memoryOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \memoryOut[11]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[11]~output .bus_hold = "false";
defparam \memoryOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \memoryOut[12]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[12]~output .bus_hold = "false";
defparam \memoryOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \memoryOut[13]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[13]~output .bus_hold = "false";
defparam \memoryOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \memoryOut[14]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a14 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[14]~output .bus_hold = "false";
defparam \memoryOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \memoryOut[15]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[15]~output .bus_hold = "false";
defparam \memoryOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \memoryOut[16]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a16 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[16]~output .bus_hold = "false";
defparam \memoryOut[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \memoryOut[17]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a17 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[17]~output .bus_hold = "false";
defparam \memoryOut[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N9
cycloneive_io_obuf \memoryOut[18]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[18]~output .bus_hold = "false";
defparam \memoryOut[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y14_N2
cycloneive_io_obuf \memoryOut[19]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a19 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[19]~output .bus_hold = "false";
defparam \memoryOut[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N2
cycloneive_io_obuf \memoryOut[20]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a20 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[20]~output .bus_hold = "false";
defparam \memoryOut[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \memoryOut[21]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a21 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[21]~output .bus_hold = "false";
defparam \memoryOut[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \memoryOut[22]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a22 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[22]~output .bus_hold = "false";
defparam \memoryOut[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y43_N16
cycloneive_io_obuf \memoryOut[23]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a23 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[23]~output .bus_hold = "false";
defparam \memoryOut[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
cycloneive_io_obuf \memoryOut[24]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a24 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[24]~output .bus_hold = "false";
defparam \memoryOut[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \memoryOut[25]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a25 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[25]~output .bus_hold = "false";
defparam \memoryOut[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N23
cycloneive_io_obuf \memoryOut[26]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a26 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[26]~output .bus_hold = "false";
defparam \memoryOut[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y5_N23
cycloneive_io_obuf \memoryOut[27]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[27]~output .bus_hold = "false";
defparam \memoryOut[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N30
cycloneive_io_obuf \memoryOut[28]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a28 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[28]~output .bus_hold = "false";
defparam \memoryOut[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y5_N2
cycloneive_io_obuf \memoryOut[29]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a29 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[29]~output .bus_hold = "false";
defparam \memoryOut[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N2
cycloneive_io_obuf \memoryOut[30]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a30 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[30]~output .bus_hold = "false";
defparam \memoryOut[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y7_N9
cycloneive_io_obuf \memoryOut[31]~output (
	.i(\dataMemory|ram_rtl_0|auto_generated|ram_block1a31 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memoryOut[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \memoryOut[31]~output .bus_hold = "false";
defparam \memoryOut[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N18
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[12]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N19
dffeas \registersBank|registers_rtl_0_bypass[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N22
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[12]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N23
dffeas \registersBank|registers_rtl_1_bypass[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y14_N17
dffeas \registersBank|registers_rtl_1_bypass[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y11_N24
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N18
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[14]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N19
dffeas \registersBank|registers_rtl_0_bypass[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y14_N29
dffeas \registersBank|registers_rtl_0_bypass[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y14_N25
dffeas \registersBank|registers_rtl_0_bypass[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N16
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[18]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N17
dffeas \registersBank|registers_rtl_1_bypass[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y14_N5
dffeas \registersBank|registers_rtl_1_bypass[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N20
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[20]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N21
dffeas \registersBank|registers_rtl_1_bypass[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y14_N11
dffeas \registersBank|registers_rtl_1_bypass[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N12
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[22]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N13
dffeas \registersBank|registers_rtl_1_bypass[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y14_N27
dffeas \registersBank|registers_rtl_1_bypass[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N24
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[24]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N25
dffeas \registersBank|registers_rtl_1_bypass[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y14_N29
dffeas \registersBank|registers_rtl_1_bypass[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N14
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[26]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N15
dffeas \registersBank|registers_rtl_1_bypass[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y14_N31
dffeas \registersBank|registers_rtl_1_bypass[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N1
dffeas \registersBank|registers_rtl_1_bypass[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N26
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[32]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N27
dffeas \registersBank|registers_rtl_1_bypass[32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N5
dffeas \registersBank|registers_rtl_1_bypass[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N28
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[34]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y11_N29
dffeas \registersBank|registers_rtl_1_bypass[34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N7
dffeas \registersBank|registers_rtl_1_bypass[33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N16
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[36]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N17
dffeas \registersBank|registers_rtl_0_bypass[36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N3
dffeas \registersBank|registers_rtl_0_bypass[35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N24
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[38]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y13_N25
dffeas \registersBank|registers_rtl_0_bypass[38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N31
dffeas \registersBank|registers_rtl_0_bypass[37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N8
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[40]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N9
dffeas \registersBank|registers_rtl_1_bypass[40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N15
dffeas \registersBank|registers_rtl_1_bypass[41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N22
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[42]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y12_N23
dffeas \registersBank|registers_rtl_1_bypass[42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N30
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[44]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y13_N31
dffeas \registersBank|registers_rtl_0_bypass[44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N15
dffeas \registersBank|registers_rtl_0_bypass[43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N20
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[48]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N21
dffeas \registersBank|registers_rtl_1_bypass[48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[48] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N21
dffeas \registersBank|registers_rtl_1_bypass[47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[47] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N25
dffeas \registersBank|registers_rtl_0_bypass[49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N8
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[50]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N9
dffeas \registersBank|registers_rtl_0_bypass[50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N0
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[52]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y13_N1
dffeas \registersBank|registers_rtl_0_bypass[52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N7
dffeas \registersBank|registers_rtl_0_bypass[51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N22
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[54]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y13_N23
dffeas \registersBank|registers_rtl_0_bypass[54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N5
dffeas \registersBank|registers_rtl_0_bypass[53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N6
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[56]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y13_N7
dffeas \registersBank|registers_rtl_0_bypass[56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N16
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[55]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[55]~feeder_combout  = \alu|Add0~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Add0~44_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[55]~feeder .lut_mask = 16'hF0F0;
defparam \registersBank|registers_rtl_0_bypass[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y13_N17
dffeas \registersBank|registers_rtl_0_bypass[55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N31
dffeas \registersBank|registers_rtl_1_bypass[57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[57] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N8
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[58]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y10_N9
dffeas \registersBank|registers_rtl_1_bypass[58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[58] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y12_N23
dffeas \registersBank|registers_rtl_0_bypass[59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N18
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[60]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y11_N19
dffeas \registersBank|registers_rtl_0_bypass[60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y12_N3
dffeas \registersBank|registers_rtl_1_bypass[61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[61] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N22
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[62]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N23
dffeas \registersBank|registers_rtl_1_bypass[62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[62] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N2
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[66]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N3
dffeas \registersBank|registers_rtl_0_bypass[66] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y12_N21
dffeas \registersBank|registers_rtl_0_bypass[65] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N30
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[68]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N31
dffeas \registersBank|registers_rtl_1_bypass[68] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[68] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y12_N19
dffeas \registersBank|registers_rtl_0_bypass[69] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N0
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[70]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y12_N1
dffeas \registersBank|registers_rtl_0_bypass[70] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y12_N13
dffeas \registersBank|registers_rtl_1_bypass[71] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[71] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N6
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[72]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y12_N7
dffeas \registersBank|registers_rtl_1_bypass[72] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[72] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y12_N27
dffeas \registersBank|registers_rtl_0_bypass[73] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N10
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[74]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y11_N11
dffeas \registersBank|registers_rtl_0_bypass[74] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y13_N0
cycloneive_ram_block \registersBank|registers_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\alu|Add0~6_combout ,\alu|Add0~4_combout ,\alu|Add0~2_combout ,\alu|Add0~0_combout ,\alu|Add0~62_combout ,\alu|Add0~60_combout ,\alu|Add0~58_combout ,\alu|Add0~56_combout ,\alu|Add0~54_combout ,\alu|Add0~52_combout ,\alu|Add0~50_combout ,\alu|Add0~48_combout ,
\alu|Add0~46_combout ,\alu|Add0~44_combout ,\alu|Add0~42_combout ,\alu|Add0~40_combout ,\alu|Add0~38_combout ,\alu|Add0~36_combout ,\alu|Add0~34_combout ,\alu|Add0~32_combout ,\alu|Add0~30_combout ,\alu|Add0~28_combout ,\alu|Add0~26_combout ,\alu|Add0~24_combout ,
\alu|Add0~22_combout ,\alu|Add0~20_combout ,\alu|Add0~18_combout ,\alu|Add0~16_combout ,\alu|Add0~14_combout ,\alu|Add0~12_combout ,\alu|Add0~10_combout ,\alu|Add0~8_combout ,\alu|Add0~6_combout ,\alu|Add0~4_combout ,\alu|Add0~2_combout ,\alu|Add0~0_combout }),
	.portaaddr({vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registersBank|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .init_file = "db/CoreBassier.ram0_RegistersBank_9280d5ac.hdl.mif";
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RegistersBank:registersBank|altsyncram:registers_rtl_0|altsyncram_12i1:auto_generated|ALTSYNCRAM";
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1;
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \registersBank|registers_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N20
cycloneive_lcell_comb \registersBank|registers~31 (
// Equation(s):
// \registersBank|registers~31_combout  = (\registersBank|registers_rtl_0_bypass [74] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a31 ))) # (!\registersBank|registers_rtl_0_bypass [74] & (\registersBank|registers_rtl_0_bypass [73]))

	.dataa(\registersBank|registers_rtl_0_bypass [73]),
	.datab(gnd),
	.datac(\registersBank|registers_rtl_0_bypass [74]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\registersBank|registers~31_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~31 .lut_mask = 16'hFA0A;
defparam \registersBank|registers~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N15
dffeas \registersBank|registers_rtl_1_bypass[73] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[73] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N22
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[74]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N23
dffeas \registersBank|registers_rtl_1_bypass[74] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[74] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y12_N0
cycloneive_ram_block \registersBank|registers_rtl_1|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\alu|Add0~62_combout ,\alu|Add0~60_combout ,\alu|Add0~58_combout ,\alu|Add0~56_combout ,\alu|Add0~54_combout ,\alu|Add0~52_combout ,\alu|Add0~50_combout ,\alu|Add0~48_combout ,\alu|Add0~46_combout ,\alu|Add0~44_combout ,\alu|Add0~42_combout ,
\alu|Add0~40_combout ,\alu|Add0~38_combout ,\alu|Add0~36_combout ,\alu|Add0~34_combout ,\alu|Add0~32_combout ,\alu|Add0~30_combout ,\alu|Add0~28_combout ,\alu|Add0~26_combout ,\alu|Add0~24_combout ,\alu|Add0~22_combout ,\alu|Add0~20_combout ,\alu|Add0~18_combout ,
\alu|Add0~16_combout ,\alu|Add0~14_combout ,\alu|Add0~12_combout ,\alu|Add0~10_combout ,\alu|Add0~8_combout }),
	.portaaddr({vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\registersBank|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .init_file = "db/CoreBassier.ram0_RegistersBank_9280d5ac.hdl.mif";
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .logical_ram_name = "RegistersBank:registersBank|altsyncram:registers_rtl_1|altsyncram_12i1:auto_generated|ALTSYNCRAM";
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_a_address_width = 1;
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_a_data_width = 36;
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_a_last_address = 1;
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_b_address_width = 1;
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_b_data_width = 36;
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_b_last_address = 1;
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32;
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \registersBank|registers_rtl_1|auto_generated|ram_block1a4 .mem_init0 = 72'h000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N20
cycloneive_lcell_comb \registersBank|registers~63 (
// Equation(s):
// \registersBank|registers~63_combout  = (\registersBank|registers_rtl_1_bypass [74] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a31 ))) # (!\registersBank|registers_rtl_1_bypass [74] & (\registersBank|registers_rtl_1_bypass [73]))

	.dataa(\registersBank|registers_rtl_1_bypass [73]),
	.datab(gnd),
	.datac(\registersBank|registers_rtl_1_bypass [74]),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\registersBank|registers~63_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~63 .lut_mask = 16'hFA0A;
defparam \registersBank|registers~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N4
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[72]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y12_N5
dffeas \registersBank|registers_rtl_0_bypass[72] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y12_N25
dffeas \registersBank|registers_rtl_0_bypass[71] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N26
cycloneive_lcell_comb \registersBank|registers~30 (
// Equation(s):
// \registersBank|registers~30_combout  = (\registersBank|registers_rtl_0_bypass [72] & (\registersBank|registers_rtl_0|auto_generated|ram_block1a30 )) # (!\registersBank|registers_rtl_0_bypass [72] & ((\registersBank|registers_rtl_0_bypass [71])))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_0_bypass [72]),
	.datac(\registersBank|registers_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\registersBank|registers_rtl_0_bypass [71]),
	.cin(gnd),
	.combout(\registersBank|registers~30_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~30 .lut_mask = 16'hF3C0;
defparam \registersBank|registers~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N11
dffeas \registersBank|registers_rtl_1_bypass[69] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[69] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N0
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[70]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y11_N1
dffeas \registersBank|registers_rtl_1_bypass[70] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[70] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N12
cycloneive_lcell_comb \registersBank|registers~61 (
// Equation(s):
// \registersBank|registers~61_combout  = (\registersBank|registers_rtl_1_bypass [70] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a29 ))) # (!\registersBank|registers_rtl_1_bypass [70] & (\registersBank|registers_rtl_1_bypass [69]))

	.dataa(\registersBank|registers_rtl_1_bypass [69]),
	.datab(gnd),
	.datac(\registersBank|registers_rtl_1|auto_generated|ram_block1a29 ),
	.datad(\registersBank|registers_rtl_1_bypass [70]),
	.cin(gnd),
	.combout(\registersBank|registers~61_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~61 .lut_mask = 16'hF0AA;
defparam \registersBank|registers~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N18
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[68]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y12_N19
dffeas \registersBank|registers_rtl_0_bypass[68] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y12_N29
dffeas \registersBank|registers_rtl_0_bypass[67] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N8
cycloneive_lcell_comb \registersBank|registers~28 (
// Equation(s):
// \registersBank|registers~28_combout  = (\registersBank|registers_rtl_0_bypass [68] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a28 ))) # (!\registersBank|registers_rtl_0_bypass [68] & (\registersBank|registers_rtl_0_bypass [67]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_0_bypass [68]),
	.datac(\registersBank|registers_rtl_0_bypass [67]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\registersBank|registers~28_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~28 .lut_mask = 16'hFC30;
defparam \registersBank|registers~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N7
dffeas \registersBank|registers_rtl_1_bypass[65] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[65] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N10
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[66]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N11
dffeas \registersBank|registers_rtl_1_bypass[66] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[66] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N12
cycloneive_lcell_comb \registersBank|registers~59 (
// Equation(s):
// \registersBank|registers~59_combout  = (\registersBank|registers_rtl_1_bypass [66] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a27 ))) # (!\registersBank|registers_rtl_1_bypass [66] & (\registersBank|registers_rtl_1_bypass [65]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_1_bypass [65]),
	.datac(\registersBank|registers_rtl_1_bypass [66]),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\registersBank|registers~59_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~59 .lut_mask = 16'hFC0C;
defparam \registersBank|registers~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N5
dffeas \registersBank|registers_rtl_1_bypass[63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[63] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N16
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[64]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y12_N17
dffeas \registersBank|registers_rtl_1_bypass[64] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[64] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N14
cycloneive_lcell_comb \registersBank|registers~58 (
// Equation(s):
// \registersBank|registers~58_combout  = (\registersBank|registers_rtl_1_bypass [64] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a26 ))) # (!\registersBank|registers_rtl_1_bypass [64] & (\registersBank|registers_rtl_1_bypass [63]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_1_bypass [63]),
	.datac(\registersBank|registers_rtl_1|auto_generated|ram_block1a26 ),
	.datad(\registersBank|registers_rtl_1_bypass [64]),
	.cin(gnd),
	.combout(\registersBank|registers~58_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~58 .lut_mask = 16'hF0CC;
defparam \registersBank|registers~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N24
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[62]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y12_N25
dffeas \registersBank|registers_rtl_0_bypass[62] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y12_N31
dffeas \registersBank|registers_rtl_0_bypass[61] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N24
cycloneive_lcell_comb \registersBank|registers~25 (
// Equation(s):
// \registersBank|registers~25_combout  = (\registersBank|registers_rtl_0_bypass [62] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a25 ))) # (!\registersBank|registers_rtl_0_bypass [62] & (\registersBank|registers_rtl_0_bypass [61]))

	.dataa(\registersBank|registers_rtl_0_bypass [62]),
	.datab(\registersBank|registers_rtl_0_bypass [61]),
	.datac(\registersBank|registers_rtl_0|auto_generated|ram_block1a25 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers~25_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~25 .lut_mask = 16'hE4E4;
defparam \registersBank|registers~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N1
dffeas \registersBank|registers_rtl_1_bypass[59] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[59] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N0
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[60]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y11_N1
dffeas \registersBank|registers_rtl_1_bypass[60] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[60] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N28
cycloneive_lcell_comb \registersBank|registers~56 (
// Equation(s):
// \registersBank|registers~56_combout  = (\registersBank|registers_rtl_1_bypass [60] & (\registersBank|registers_rtl_1|auto_generated|ram_block1a24 )) # (!\registersBank|registers_rtl_1_bypass [60] & ((\registersBank|registers_rtl_1_bypass [59])))

	.dataa(\registersBank|registers_rtl_1|auto_generated|ram_block1a24 ),
	.datab(\registersBank|registers_rtl_1_bypass [59]),
	.datac(gnd),
	.datad(\registersBank|registers_rtl_1_bypass [60]),
	.cin(gnd),
	.combout(\registersBank|registers~56_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~56 .lut_mask = 16'hAACC;
defparam \registersBank|registers~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N8
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[58]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y13_N9
dffeas \registersBank|registers_rtl_0_bypass[58] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N23
dffeas \registersBank|registers_rtl_0_bypass[57] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N22
cycloneive_lcell_comb \registersBank|registers~23 (
// Equation(s):
// \registersBank|registers~23_combout  = (\registersBank|registers_rtl_0_bypass [58] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a23 ))) # (!\registersBank|registers_rtl_0_bypass [58] & (\registersBank|registers_rtl_0_bypass [57]))

	.dataa(\registersBank|registers_rtl_0_bypass [58]),
	.datab(gnd),
	.datac(\registersBank|registers_rtl_0_bypass [57]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\registersBank|registers~23_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~23 .lut_mask = 16'hFA50;
defparam \registersBank|registers~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y13_N29
dffeas \registersBank|registers_rtl_1_bypass[55] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[55] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N4
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[56]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y11_N5
dffeas \registersBank|registers_rtl_1_bypass[56] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[56] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N2
cycloneive_lcell_comb \registersBank|registers~54 (
// Equation(s):
// \registersBank|registers~54_combout  = (\registersBank|registers_rtl_1_bypass [56] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a22 ))) # (!\registersBank|registers_rtl_1_bypass [56] & (\registersBank|registers_rtl_1_bypass [55]))

	.dataa(\registersBank|registers_rtl_1_bypass [55]),
	.datab(gnd),
	.datac(\registersBank|registers_rtl_1_bypass [56]),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\registersBank|registers~54_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~54 .lut_mask = 16'hFA0A;
defparam \registersBank|registers~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y13_N27
dffeas \registersBank|registers_rtl_1_bypass[53] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[53] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N4
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[54]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N5
dffeas \registersBank|registers_rtl_1_bypass[54] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[54] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N6
cycloneive_lcell_comb \registersBank|registers~53 (
// Equation(s):
// \registersBank|registers~53_combout  = (\registersBank|registers_rtl_1_bypass [54] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a21 ))) # (!\registersBank|registers_rtl_1_bypass [54] & (\registersBank|registers_rtl_1_bypass [53]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_1_bypass [53]),
	.datac(\registersBank|registers_rtl_1_bypass [54]),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\registersBank|registers~53_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~53 .lut_mask = 16'hFC0C;
defparam \registersBank|registers~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N2
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[52]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y12_N3
dffeas \registersBank|registers_rtl_1_bypass[52] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[52] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N25
dffeas \registersBank|registers_rtl_1_bypass[51] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[51] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N22
cycloneive_lcell_comb \registersBank|registers~52 (
// Equation(s):
// \registersBank|registers~52_combout  = (\registersBank|registers_rtl_1_bypass [52] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a20 ))) # (!\registersBank|registers_rtl_1_bypass [52] & (\registersBank|registers_rtl_1_bypass [51]))

	.dataa(\registersBank|registers_rtl_1_bypass [52]),
	.datab(\registersBank|registers_rtl_1_bypass [51]),
	.datac(gnd),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\registersBank|registers~52_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~52 .lut_mask = 16'hEE44;
defparam \registersBank|registers~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y13_N23
dffeas \registersBank|registers_rtl_1_bypass[49] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[49] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N28
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[50]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y12_N29
dffeas \registersBank|registers_rtl_1_bypass[50] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[50] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N24
cycloneive_lcell_comb \registersBank|registers~51 (
// Equation(s):
// \registersBank|registers~51_combout  = (\registersBank|registers_rtl_1_bypass [50] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a19 ))) # (!\registersBank|registers_rtl_1_bypass [50] & (\registersBank|registers_rtl_1_bypass [49]))

	.dataa(\registersBank|registers_rtl_1_bypass [49]),
	.datab(\registersBank|registers_rtl_1_bypass [50]),
	.datac(gnd),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\registersBank|registers~51_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~51 .lut_mask = 16'hEE22;
defparam \registersBank|registers~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N28
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[48]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N29
dffeas \registersBank|registers_rtl_0_bypass[48] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N19
dffeas \registersBank|registers_rtl_0_bypass[47] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N18
cycloneive_lcell_comb \registersBank|registers~18 (
// Equation(s):
// \registersBank|registers~18_combout  = (\registersBank|registers_rtl_0_bypass [48] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a18 ))) # (!\registersBank|registers_rtl_0_bypass [48] & (\registersBank|registers_rtl_0_bypass [47]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_0_bypass [48]),
	.datac(\registersBank|registers_rtl_0_bypass [47]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\registersBank|registers~18_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~18 .lut_mask = 16'hFC30;
defparam \registersBank|registers~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y11_N4
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[46]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y11_N5
dffeas \registersBank|registers_rtl_0_bypass[46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N13
dffeas \registersBank|registers_rtl_0_bypass[45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N12
cycloneive_lcell_comb \registersBank|registers~17 (
// Equation(s):
// \registersBank|registers~17_combout  = (\registersBank|registers_rtl_0_bypass [46] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a17 ))) # (!\registersBank|registers_rtl_0_bypass [46] & (\registersBank|registers_rtl_0_bypass [45]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_0_bypass [46]),
	.datac(\registersBank|registers_rtl_0_bypass [45]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\registersBank|registers~17_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~17 .lut_mask = 16'hFC30;
defparam \registersBank|registers~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y13_N17
dffeas \registersBank|registers_rtl_1_bypass[43] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[43] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N24
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[44]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N25
dffeas \registersBank|registers_rtl_1_bypass[44] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[44] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N30
cycloneive_lcell_comb \registersBank|registers~48 (
// Equation(s):
// \registersBank|registers~48_combout  = (\registersBank|registers_rtl_1_bypass [44] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a16 ))) # (!\registersBank|registers_rtl_1_bypass [44] & (\registersBank|registers_rtl_1_bypass [43]))

	.dataa(\registersBank|registers_rtl_1_bypass [43]),
	.datab(\registersBank|registers_rtl_1_bypass [44]),
	.datac(gnd),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\registersBank|registers~48_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~48 .lut_mask = 16'hEE22;
defparam \registersBank|registers~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N28
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[42]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N29
dffeas \registersBank|registers_rtl_0_bypass[42] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N11
dffeas \registersBank|registers_rtl_0_bypass[41] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N10
cycloneive_lcell_comb \registersBank|registers~15 (
// Equation(s):
// \registersBank|registers~15_combout  = (\registersBank|registers_rtl_0_bypass [42] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a15 ))) # (!\registersBank|registers_rtl_0_bypass [42] & (\registersBank|registers_rtl_0_bypass [41]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_0_bypass [42]),
	.datac(\registersBank|registers_rtl_0_bypass [41]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\registersBank|registers~15_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~15 .lut_mask = 16'hFC30;
defparam \registersBank|registers~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N10
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[40]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y13_N11
dffeas \registersBank|registers_rtl_0_bypass[40] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N9
dffeas \registersBank|registers_rtl_0_bypass[39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N8
cycloneive_lcell_comb \registersBank|registers~14 (
// Equation(s):
// \registersBank|registers~14_combout  = (\registersBank|registers_rtl_0_bypass [40] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a14 ))) # (!\registersBank|registers_rtl_0_bypass [40] & (\registersBank|registers_rtl_0_bypass [39]))

	.dataa(\registersBank|registers_rtl_0_bypass [40]),
	.datab(gnd),
	.datac(\registersBank|registers_rtl_0_bypass [39]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\registersBank|registers~14_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~14 .lut_mask = 16'hFA50;
defparam \registersBank|registers~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N10
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[38]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y12_N11
dffeas \registersBank|registers_rtl_1_bypass[38] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N11
dffeas \registersBank|registers_rtl_1_bypass[37] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N0
cycloneive_lcell_comb \registersBank|registers~45 (
// Equation(s):
// \registersBank|registers~45_combout  = (\registersBank|registers_rtl_1_bypass [38] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a13 ))) # (!\registersBank|registers_rtl_1_bypass [38] & (\registersBank|registers_rtl_1_bypass [37]))

	.dataa(\registersBank|registers_rtl_1_bypass [38]),
	.datab(\registersBank|registers_rtl_1_bypass [37]),
	.datac(gnd),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\registersBank|registers~45_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~45 .lut_mask = 16'hEE44;
defparam \registersBank|registers~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N6
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[36]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y12_N7
dffeas \registersBank|registers_rtl_1_bypass[36] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N9
dffeas \registersBank|registers_rtl_1_bypass[35] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N18
cycloneive_lcell_comb \registersBank|registers~44 (
// Equation(s):
// \registersBank|registers~44_combout  = (\registersBank|registers_rtl_1_bypass [36] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a12 ))) # (!\registersBank|registers_rtl_1_bypass [36] & (\registersBank|registers_rtl_1_bypass [35]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_1_bypass [36]),
	.datac(\registersBank|registers_rtl_1_bypass [35]),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\registersBank|registers~44_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~44 .lut_mask = 16'hFC30;
defparam \registersBank|registers~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N24
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[34]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y13_N25
dffeas \registersBank|registers_rtl_0_bypass[34] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N1
dffeas \registersBank|registers_rtl_0_bypass[33] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N0
cycloneive_lcell_comb \registersBank|registers~11 (
// Equation(s):
// \registersBank|registers~11_combout  = (\registersBank|registers_rtl_0_bypass [34] & (\registersBank|registers_rtl_0|auto_generated|ram_block1a11 )) # (!\registersBank|registers_rtl_0_bypass [34] & ((\registersBank|registers_rtl_0_bypass [33])))

	.dataa(\registersBank|registers_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\registersBank|registers_rtl_0_bypass [34]),
	.datac(\registersBank|registers_rtl_0_bypass [33]),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers~11_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~11 .lut_mask = 16'hB8B8;
defparam \registersBank|registers~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N18
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[32]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N19
dffeas \registersBank|registers_rtl_0_bypass[32] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y15_N9
dffeas \registersBank|registers_rtl_0_bypass[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N8
cycloneive_lcell_comb \registersBank|registers~10 (
// Equation(s):
// \registersBank|registers~10_combout  = (\registersBank|registers_rtl_0_bypass [32] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a10 ))) # (!\registersBank|registers_rtl_0_bypass [32] & (\registersBank|registers_rtl_0_bypass [31]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_0_bypass [32]),
	.datac(\registersBank|registers_rtl_0_bypass [31]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\registersBank|registers~10_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~10 .lut_mask = 16'hFC30;
defparam \registersBank|registers~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N26
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[30]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N27
dffeas \registersBank|registers_rtl_1_bypass[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N3
dffeas \registersBank|registers_rtl_1_bypass[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N0
cycloneive_lcell_comb \registersBank|registers~41 (
// Equation(s):
// \registersBank|registers~41_combout  = (\registersBank|registers_rtl_1_bypass [30] & (\registersBank|registers_rtl_1|auto_generated|ram_block1a9 )) # (!\registersBank|registers_rtl_1_bypass [30] & ((\registersBank|registers_rtl_1_bypass [29])))

	.dataa(\registersBank|registers_rtl_1_bypass [30]),
	.datab(gnd),
	.datac(\registersBank|registers_rtl_1|auto_generated|ram_block1a9 ),
	.datad(\registersBank|registers_rtl_1_bypass [29]),
	.cin(gnd),
	.combout(\registersBank|registers~41_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~41 .lut_mask = 16'hF5A0;
defparam \registersBank|registers~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N22
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[28]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N23
dffeas \registersBank|registers_rtl_0_bypass[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N1
dffeas \registersBank|registers_rtl_0_bypass[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N0
cycloneive_lcell_comb \registersBank|registers~8 (
// Equation(s):
// \registersBank|registers~8_combout  = (\registersBank|registers_rtl_0_bypass [28] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a8 ))) # (!\registersBank|registers_rtl_0_bypass [28] & (\registersBank|registers_rtl_0_bypass [27]))

	.dataa(\registersBank|registers_rtl_0_bypass [28]),
	.datab(gnd),
	.datac(\registersBank|registers_rtl_0_bypass [27]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\registersBank|registers~8_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~8 .lut_mask = 16'hFA50;
defparam \registersBank|registers~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N8
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[26]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N9
dffeas \registersBank|registers_rtl_0_bypass[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y14_N3
dffeas \registersBank|registers_rtl_0_bypass[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N2
cycloneive_lcell_comb \registersBank|registers~7 (
// Equation(s):
// \registersBank|registers~7_combout  = (\registersBank|registers_rtl_0_bypass [26] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a7 ))) # (!\registersBank|registers_rtl_0_bypass [26] & (\registersBank|registers_rtl_0_bypass [25]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_0_bypass [26]),
	.datac(\registersBank|registers_rtl_0_bypass [25]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\registersBank|registers~7_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~7 .lut_mask = 16'hFC30;
defparam \registersBank|registers~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N8
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[24]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y11_N9
dffeas \registersBank|registers_rtl_0_bypass[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y14_N1
dffeas \registersBank|registers_rtl_0_bypass[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N0
cycloneive_lcell_comb \registersBank|registers~6 (
// Equation(s):
// \registersBank|registers~6_combout  = (\registersBank|registers_rtl_0_bypass [24] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a6 ))) # (!\registersBank|registers_rtl_0_bypass [24] & (\registersBank|registers_rtl_0_bypass [23]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_0_bypass [24]),
	.datac(\registersBank|registers_rtl_0_bypass [23]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\registersBank|registers~6_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~6 .lut_mask = 16'hFC30;
defparam \registersBank|registers~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N22
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[22]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N23
dffeas \registersBank|registers_rtl_0_bypass[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y14_N15
dffeas \registersBank|registers_rtl_0_bypass[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N14
cycloneive_lcell_comb \registersBank|registers~5 (
// Equation(s):
// \registersBank|registers~5_combout  = (\registersBank|registers_rtl_0_bypass [22] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a5 ))) # (!\registersBank|registers_rtl_0_bypass [22] & (\registersBank|registers_rtl_0_bypass [21]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_0_bypass [22]),
	.datac(\registersBank|registers_rtl_0_bypass [21]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\registersBank|registers~5_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~5 .lut_mask = 16'hFC30;
defparam \registersBank|registers~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N24
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[20]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N25
dffeas \registersBank|registers_rtl_0_bypass[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y14_N9
dffeas \registersBank|registers_rtl_0_bypass[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N8
cycloneive_lcell_comb \registersBank|registers~4 (
// Equation(s):
// \registersBank|registers~4_combout  = (\registersBank|registers_rtl_0_bypass [20] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a4 ))) # (!\registersBank|registers_rtl_0_bypass [20] & (\registersBank|registers_rtl_0_bypass [19]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_0_bypass [20]),
	.datac(\registersBank|registers_rtl_0_bypass [19]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\registersBank|registers~4_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~4 .lut_mask = 16'hFC30;
defparam \registersBank|registers~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N26
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[18]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y13_N27
dffeas \registersBank|registers_rtl_0_bypass[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N21
dffeas \registersBank|registers_rtl_0_bypass[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N20
cycloneive_lcell_comb \registersBank|registers~3 (
// Equation(s):
// \registersBank|registers~3_combout  = (\registersBank|registers_rtl_0_bypass [18] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a3 ))) # (!\registersBank|registers_rtl_0_bypass [18] & (\registersBank|registers_rtl_0_bypass [17]))

	.dataa(\registersBank|registers_rtl_0_bypass [18]),
	.datab(gnd),
	.datac(\registersBank|registers_rtl_0_bypass [17]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\registersBank|registers~3_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~3 .lut_mask = 16'hFA50;
defparam \registersBank|registers~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y14_N13
dffeas \registersBank|registers_rtl_1_bypass[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N18
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[16]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N19
dffeas \registersBank|registers_rtl_1_bypass[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N8
cycloneive_lcell_comb \registersBank|registers~34 (
// Equation(s):
// \registersBank|registers~34_combout  = (\registersBank|registers_rtl_1_bypass [16] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a2 ))) # (!\registersBank|registers_rtl_1_bypass [16] & (\registersBank|registers_rtl_1_bypass [15]))

	.dataa(\registersBank|registers_rtl_1_bypass [15]),
	.datab(\registersBank|registers_rtl_1_bypass [16]),
	.datac(gnd),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\registersBank|registers~34_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~34 .lut_mask = 16'hEE22;
defparam \registersBank|registers~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N10
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[14]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N11
dffeas \registersBank|registers_rtl_1_bypass[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y14_N7
dffeas \registersBank|registers_rtl_1_bypass[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N12
cycloneive_lcell_comb \registersBank|registers~33 (
// Equation(s):
// \registersBank|registers~33_combout  = (\registersBank|registers_rtl_1_bypass [14] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a1 ))) # (!\registersBank|registers_rtl_1_bypass [14] & (\registersBank|registers_rtl_1_bypass [13]))

	.dataa(\registersBank|registers_rtl_1_bypass [14]),
	.datab(gnd),
	.datac(\registersBank|registers_rtl_1_bypass [13]),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\registersBank|registers~33_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~33 .lut_mask = 16'hFA50;
defparam \registersBank|registers~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N16
cycloneive_lcell_comb \alu|Add0~0 (
// Equation(s):
// \alu|Add0~0_combout  = (\registersBank|registers~0_combout  & (\registersBank|registers~32_combout  $ (VCC))) # (!\registersBank|registers~0_combout  & (\registersBank|registers~32_combout  & VCC))
// \alu|Add0~1  = CARRY((\registersBank|registers~0_combout  & \registersBank|registers~32_combout ))

	.dataa(\registersBank|registers~0_combout ),
	.datab(\registersBank|registers~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add0~0_combout ),
	.cout(\alu|Add0~1 ));
// synopsys translate_off
defparam \alu|Add0~0 .lut_mask = 16'h6688;
defparam \alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N18
cycloneive_lcell_comb \alu|Add0~2 (
// Equation(s):
// \alu|Add0~2_combout  = (\registersBank|registers~1_combout  & ((\registersBank|registers~33_combout  & (\alu|Add0~1  & VCC)) # (!\registersBank|registers~33_combout  & (!\alu|Add0~1 )))) # (!\registersBank|registers~1_combout  & 
// ((\registersBank|registers~33_combout  & (!\alu|Add0~1 )) # (!\registersBank|registers~33_combout  & ((\alu|Add0~1 ) # (GND)))))
// \alu|Add0~3  = CARRY((\registersBank|registers~1_combout  & (!\registersBank|registers~33_combout  & !\alu|Add0~1 )) # (!\registersBank|registers~1_combout  & ((!\alu|Add0~1 ) # (!\registersBank|registers~33_combout ))))

	.dataa(\registersBank|registers~1_combout ),
	.datab(\registersBank|registers~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~1 ),
	.combout(\alu|Add0~2_combout ),
	.cout(\alu|Add0~3 ));
// synopsys translate_off
defparam \alu|Add0~2 .lut_mask = 16'h9617;
defparam \alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N20
cycloneive_lcell_comb \alu|Add0~4 (
// Equation(s):
// \alu|Add0~4_combout  = ((\registersBank|registers~2_combout  $ (\registersBank|registers~34_combout  $ (!\alu|Add0~3 )))) # (GND)
// \alu|Add0~5  = CARRY((\registersBank|registers~2_combout  & ((\registersBank|registers~34_combout ) # (!\alu|Add0~3 ))) # (!\registersBank|registers~2_combout  & (\registersBank|registers~34_combout  & !\alu|Add0~3 )))

	.dataa(\registersBank|registers~2_combout ),
	.datab(\registersBank|registers~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~3 ),
	.combout(\alu|Add0~4_combout ),
	.cout(\alu|Add0~5 ));
// synopsys translate_off
defparam \alu|Add0~4 .lut_mask = 16'h698E;
defparam \alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N22
cycloneive_lcell_comb \alu|Add0~6 (
// Equation(s):
// \alu|Add0~6_combout  = (\registersBank|registers~35_combout  & ((\registersBank|registers~3_combout  & (\alu|Add0~5  & VCC)) # (!\registersBank|registers~3_combout  & (!\alu|Add0~5 )))) # (!\registersBank|registers~35_combout  & 
// ((\registersBank|registers~3_combout  & (!\alu|Add0~5 )) # (!\registersBank|registers~3_combout  & ((\alu|Add0~5 ) # (GND)))))
// \alu|Add0~7  = CARRY((\registersBank|registers~35_combout  & (!\registersBank|registers~3_combout  & !\alu|Add0~5 )) # (!\registersBank|registers~35_combout  & ((!\alu|Add0~5 ) # (!\registersBank|registers~3_combout ))))

	.dataa(\registersBank|registers~35_combout ),
	.datab(\registersBank|registers~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~5 ),
	.combout(\alu|Add0~6_combout ),
	.cout(\alu|Add0~7 ));
// synopsys translate_off
defparam \alu|Add0~6 .lut_mask = 16'h9617;
defparam \alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N24
cycloneive_lcell_comb \alu|Add0~8 (
// Equation(s):
// \alu|Add0~8_combout  = ((\registersBank|registers~36_combout  $ (\registersBank|registers~4_combout  $ (!\alu|Add0~7 )))) # (GND)
// \alu|Add0~9  = CARRY((\registersBank|registers~36_combout  & ((\registersBank|registers~4_combout ) # (!\alu|Add0~7 ))) # (!\registersBank|registers~36_combout  & (\registersBank|registers~4_combout  & !\alu|Add0~7 )))

	.dataa(\registersBank|registers~36_combout ),
	.datab(\registersBank|registers~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~7 ),
	.combout(\alu|Add0~8_combout ),
	.cout(\alu|Add0~9 ));
// synopsys translate_off
defparam \alu|Add0~8 .lut_mask = 16'h698E;
defparam \alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N26
cycloneive_lcell_comb \alu|Add0~10 (
// Equation(s):
// \alu|Add0~10_combout  = (\registersBank|registers~37_combout  & ((\registersBank|registers~5_combout  & (\alu|Add0~9  & VCC)) # (!\registersBank|registers~5_combout  & (!\alu|Add0~9 )))) # (!\registersBank|registers~37_combout  & 
// ((\registersBank|registers~5_combout  & (!\alu|Add0~9 )) # (!\registersBank|registers~5_combout  & ((\alu|Add0~9 ) # (GND)))))
// \alu|Add0~11  = CARRY((\registersBank|registers~37_combout  & (!\registersBank|registers~5_combout  & !\alu|Add0~9 )) # (!\registersBank|registers~37_combout  & ((!\alu|Add0~9 ) # (!\registersBank|registers~5_combout ))))

	.dataa(\registersBank|registers~37_combout ),
	.datab(\registersBank|registers~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~9 ),
	.combout(\alu|Add0~10_combout ),
	.cout(\alu|Add0~11 ));
// synopsys translate_off
defparam \alu|Add0~10 .lut_mask = 16'h9617;
defparam \alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N28
cycloneive_lcell_comb \alu|Add0~12 (
// Equation(s):
// \alu|Add0~12_combout  = ((\registersBank|registers~38_combout  $ (\registersBank|registers~6_combout  $ (!\alu|Add0~11 )))) # (GND)
// \alu|Add0~13  = CARRY((\registersBank|registers~38_combout  & ((\registersBank|registers~6_combout ) # (!\alu|Add0~11 ))) # (!\registersBank|registers~38_combout  & (\registersBank|registers~6_combout  & !\alu|Add0~11 )))

	.dataa(\registersBank|registers~38_combout ),
	.datab(\registersBank|registers~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~11 ),
	.combout(\alu|Add0~12_combout ),
	.cout(\alu|Add0~13 ));
// synopsys translate_off
defparam \alu|Add0~12 .lut_mask = 16'h698E;
defparam \alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N30
cycloneive_lcell_comb \alu|Add0~14 (
// Equation(s):
// \alu|Add0~14_combout  = (\registersBank|registers~39_combout  & ((\registersBank|registers~7_combout  & (\alu|Add0~13  & VCC)) # (!\registersBank|registers~7_combout  & (!\alu|Add0~13 )))) # (!\registersBank|registers~39_combout  & 
// ((\registersBank|registers~7_combout  & (!\alu|Add0~13 )) # (!\registersBank|registers~7_combout  & ((\alu|Add0~13 ) # (GND)))))
// \alu|Add0~15  = CARRY((\registersBank|registers~39_combout  & (!\registersBank|registers~7_combout  & !\alu|Add0~13 )) # (!\registersBank|registers~39_combout  & ((!\alu|Add0~13 ) # (!\registersBank|registers~7_combout ))))

	.dataa(\registersBank|registers~39_combout ),
	.datab(\registersBank|registers~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~13 ),
	.combout(\alu|Add0~14_combout ),
	.cout(\alu|Add0~15 ));
// synopsys translate_off
defparam \alu|Add0~14 .lut_mask = 16'h9617;
defparam \alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N0
cycloneive_lcell_comb \alu|Add0~16 (
// Equation(s):
// \alu|Add0~16_combout  = ((\registersBank|registers~40_combout  $ (\registersBank|registers~8_combout  $ (!\alu|Add0~15 )))) # (GND)
// \alu|Add0~17  = CARRY((\registersBank|registers~40_combout  & ((\registersBank|registers~8_combout ) # (!\alu|Add0~15 ))) # (!\registersBank|registers~40_combout  & (\registersBank|registers~8_combout  & !\alu|Add0~15 )))

	.dataa(\registersBank|registers~40_combout ),
	.datab(\registersBank|registers~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~15 ),
	.combout(\alu|Add0~16_combout ),
	.cout(\alu|Add0~17 ));
// synopsys translate_off
defparam \alu|Add0~16 .lut_mask = 16'h698E;
defparam \alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N2
cycloneive_lcell_comb \alu|Add0~18 (
// Equation(s):
// \alu|Add0~18_combout  = (\registersBank|registers~9_combout  & ((\registersBank|registers~41_combout  & (\alu|Add0~17  & VCC)) # (!\registersBank|registers~41_combout  & (!\alu|Add0~17 )))) # (!\registersBank|registers~9_combout  & 
// ((\registersBank|registers~41_combout  & (!\alu|Add0~17 )) # (!\registersBank|registers~41_combout  & ((\alu|Add0~17 ) # (GND)))))
// \alu|Add0~19  = CARRY((\registersBank|registers~9_combout  & (!\registersBank|registers~41_combout  & !\alu|Add0~17 )) # (!\registersBank|registers~9_combout  & ((!\alu|Add0~17 ) # (!\registersBank|registers~41_combout ))))

	.dataa(\registersBank|registers~9_combout ),
	.datab(\registersBank|registers~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~17 ),
	.combout(\alu|Add0~18_combout ),
	.cout(\alu|Add0~19 ));
// synopsys translate_off
defparam \alu|Add0~18 .lut_mask = 16'h9617;
defparam \alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N4
cycloneive_lcell_comb \alu|Add0~20 (
// Equation(s):
// \alu|Add0~20_combout  = ((\registersBank|registers~42_combout  $ (\registersBank|registers~10_combout  $ (!\alu|Add0~19 )))) # (GND)
// \alu|Add0~21  = CARRY((\registersBank|registers~42_combout  & ((\registersBank|registers~10_combout ) # (!\alu|Add0~19 ))) # (!\registersBank|registers~42_combout  & (\registersBank|registers~10_combout  & !\alu|Add0~19 )))

	.dataa(\registersBank|registers~42_combout ),
	.datab(\registersBank|registers~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~19 ),
	.combout(\alu|Add0~20_combout ),
	.cout(\alu|Add0~21 ));
// synopsys translate_off
defparam \alu|Add0~20 .lut_mask = 16'h698E;
defparam \alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N6
cycloneive_lcell_comb \alu|Add0~22 (
// Equation(s):
// \alu|Add0~22_combout  = (\registersBank|registers~43_combout  & ((\registersBank|registers~11_combout  & (\alu|Add0~21  & VCC)) # (!\registersBank|registers~11_combout  & (!\alu|Add0~21 )))) # (!\registersBank|registers~43_combout  & 
// ((\registersBank|registers~11_combout  & (!\alu|Add0~21 )) # (!\registersBank|registers~11_combout  & ((\alu|Add0~21 ) # (GND)))))
// \alu|Add0~23  = CARRY((\registersBank|registers~43_combout  & (!\registersBank|registers~11_combout  & !\alu|Add0~21 )) # (!\registersBank|registers~43_combout  & ((!\alu|Add0~21 ) # (!\registersBank|registers~11_combout ))))

	.dataa(\registersBank|registers~43_combout ),
	.datab(\registersBank|registers~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~21 ),
	.combout(\alu|Add0~22_combout ),
	.cout(\alu|Add0~23 ));
// synopsys translate_off
defparam \alu|Add0~22 .lut_mask = 16'h9617;
defparam \alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N8
cycloneive_lcell_comb \alu|Add0~24 (
// Equation(s):
// \alu|Add0~24_combout  = ((\registersBank|registers~12_combout  $ (\registersBank|registers~44_combout  $ (!\alu|Add0~23 )))) # (GND)
// \alu|Add0~25  = CARRY((\registersBank|registers~12_combout  & ((\registersBank|registers~44_combout ) # (!\alu|Add0~23 ))) # (!\registersBank|registers~12_combout  & (\registersBank|registers~44_combout  & !\alu|Add0~23 )))

	.dataa(\registersBank|registers~12_combout ),
	.datab(\registersBank|registers~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~23 ),
	.combout(\alu|Add0~24_combout ),
	.cout(\alu|Add0~25 ));
// synopsys translate_off
defparam \alu|Add0~24 .lut_mask = 16'h698E;
defparam \alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N10
cycloneive_lcell_comb \alu|Add0~26 (
// Equation(s):
// \alu|Add0~26_combout  = (\registersBank|registers~13_combout  & ((\registersBank|registers~45_combout  & (\alu|Add0~25  & VCC)) # (!\registersBank|registers~45_combout  & (!\alu|Add0~25 )))) # (!\registersBank|registers~13_combout  & 
// ((\registersBank|registers~45_combout  & (!\alu|Add0~25 )) # (!\registersBank|registers~45_combout  & ((\alu|Add0~25 ) # (GND)))))
// \alu|Add0~27  = CARRY((\registersBank|registers~13_combout  & (!\registersBank|registers~45_combout  & !\alu|Add0~25 )) # (!\registersBank|registers~13_combout  & ((!\alu|Add0~25 ) # (!\registersBank|registers~45_combout ))))

	.dataa(\registersBank|registers~13_combout ),
	.datab(\registersBank|registers~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~25 ),
	.combout(\alu|Add0~26_combout ),
	.cout(\alu|Add0~27 ));
// synopsys translate_off
defparam \alu|Add0~26 .lut_mask = 16'h9617;
defparam \alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N12
cycloneive_lcell_comb \alu|Add0~28 (
// Equation(s):
// \alu|Add0~28_combout  = ((\registersBank|registers~46_combout  $ (\registersBank|registers~14_combout  $ (!\alu|Add0~27 )))) # (GND)
// \alu|Add0~29  = CARRY((\registersBank|registers~46_combout  & ((\registersBank|registers~14_combout ) # (!\alu|Add0~27 ))) # (!\registersBank|registers~46_combout  & (\registersBank|registers~14_combout  & !\alu|Add0~27 )))

	.dataa(\registersBank|registers~46_combout ),
	.datab(\registersBank|registers~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~27 ),
	.combout(\alu|Add0~28_combout ),
	.cout(\alu|Add0~29 ));
// synopsys translate_off
defparam \alu|Add0~28 .lut_mask = 16'h698E;
defparam \alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N14
cycloneive_lcell_comb \alu|Add0~30 (
// Equation(s):
// \alu|Add0~30_combout  = (\registersBank|registers~47_combout  & ((\registersBank|registers~15_combout  & (\alu|Add0~29  & VCC)) # (!\registersBank|registers~15_combout  & (!\alu|Add0~29 )))) # (!\registersBank|registers~47_combout  & 
// ((\registersBank|registers~15_combout  & (!\alu|Add0~29 )) # (!\registersBank|registers~15_combout  & ((\alu|Add0~29 ) # (GND)))))
// \alu|Add0~31  = CARRY((\registersBank|registers~47_combout  & (!\registersBank|registers~15_combout  & !\alu|Add0~29 )) # (!\registersBank|registers~47_combout  & ((!\alu|Add0~29 ) # (!\registersBank|registers~15_combout ))))

	.dataa(\registersBank|registers~47_combout ),
	.datab(\registersBank|registers~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~29 ),
	.combout(\alu|Add0~30_combout ),
	.cout(\alu|Add0~31 ));
// synopsys translate_off
defparam \alu|Add0~30 .lut_mask = 16'h9617;
defparam \alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N16
cycloneive_lcell_comb \alu|Add0~32 (
// Equation(s):
// \alu|Add0~32_combout  = ((\registersBank|registers~16_combout  $ (\registersBank|registers~48_combout  $ (!\alu|Add0~31 )))) # (GND)
// \alu|Add0~33  = CARRY((\registersBank|registers~16_combout  & ((\registersBank|registers~48_combout ) # (!\alu|Add0~31 ))) # (!\registersBank|registers~16_combout  & (\registersBank|registers~48_combout  & !\alu|Add0~31 )))

	.dataa(\registersBank|registers~16_combout ),
	.datab(\registersBank|registers~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~31 ),
	.combout(\alu|Add0~32_combout ),
	.cout(\alu|Add0~33 ));
// synopsys translate_off
defparam \alu|Add0~32 .lut_mask = 16'h698E;
defparam \alu|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N18
cycloneive_lcell_comb \alu|Add0~34 (
// Equation(s):
// \alu|Add0~34_combout  = (\registersBank|registers~49_combout  & ((\registersBank|registers~17_combout  & (\alu|Add0~33  & VCC)) # (!\registersBank|registers~17_combout  & (!\alu|Add0~33 )))) # (!\registersBank|registers~49_combout  & 
// ((\registersBank|registers~17_combout  & (!\alu|Add0~33 )) # (!\registersBank|registers~17_combout  & ((\alu|Add0~33 ) # (GND)))))
// \alu|Add0~35  = CARRY((\registersBank|registers~49_combout  & (!\registersBank|registers~17_combout  & !\alu|Add0~33 )) # (!\registersBank|registers~49_combout  & ((!\alu|Add0~33 ) # (!\registersBank|registers~17_combout ))))

	.dataa(\registersBank|registers~49_combout ),
	.datab(\registersBank|registers~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~33 ),
	.combout(\alu|Add0~34_combout ),
	.cout(\alu|Add0~35 ));
// synopsys translate_off
defparam \alu|Add0~34 .lut_mask = 16'h9617;
defparam \alu|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N20
cycloneive_lcell_comb \alu|Add0~36 (
// Equation(s):
// \alu|Add0~36_combout  = ((\registersBank|registers~50_combout  $ (\registersBank|registers~18_combout  $ (!\alu|Add0~35 )))) # (GND)
// \alu|Add0~37  = CARRY((\registersBank|registers~50_combout  & ((\registersBank|registers~18_combout ) # (!\alu|Add0~35 ))) # (!\registersBank|registers~50_combout  & (\registersBank|registers~18_combout  & !\alu|Add0~35 )))

	.dataa(\registersBank|registers~50_combout ),
	.datab(\registersBank|registers~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~35 ),
	.combout(\alu|Add0~36_combout ),
	.cout(\alu|Add0~37 ));
// synopsys translate_off
defparam \alu|Add0~36 .lut_mask = 16'h698E;
defparam \alu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N22
cycloneive_lcell_comb \alu|Add0~38 (
// Equation(s):
// \alu|Add0~38_combout  = (\registersBank|registers~19_combout  & ((\registersBank|registers~51_combout  & (\alu|Add0~37  & VCC)) # (!\registersBank|registers~51_combout  & (!\alu|Add0~37 )))) # (!\registersBank|registers~19_combout  & 
// ((\registersBank|registers~51_combout  & (!\alu|Add0~37 )) # (!\registersBank|registers~51_combout  & ((\alu|Add0~37 ) # (GND)))))
// \alu|Add0~39  = CARRY((\registersBank|registers~19_combout  & (!\registersBank|registers~51_combout  & !\alu|Add0~37 )) # (!\registersBank|registers~19_combout  & ((!\alu|Add0~37 ) # (!\registersBank|registers~51_combout ))))

	.dataa(\registersBank|registers~19_combout ),
	.datab(\registersBank|registers~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~37 ),
	.combout(\alu|Add0~38_combout ),
	.cout(\alu|Add0~39 ));
// synopsys translate_off
defparam \alu|Add0~38 .lut_mask = 16'h9617;
defparam \alu|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N24
cycloneive_lcell_comb \alu|Add0~40 (
// Equation(s):
// \alu|Add0~40_combout  = ((\registersBank|registers~20_combout  $ (\registersBank|registers~52_combout  $ (!\alu|Add0~39 )))) # (GND)
// \alu|Add0~41  = CARRY((\registersBank|registers~20_combout  & ((\registersBank|registers~52_combout ) # (!\alu|Add0~39 ))) # (!\registersBank|registers~20_combout  & (\registersBank|registers~52_combout  & !\alu|Add0~39 )))

	.dataa(\registersBank|registers~20_combout ),
	.datab(\registersBank|registers~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~39 ),
	.combout(\alu|Add0~40_combout ),
	.cout(\alu|Add0~41 ));
// synopsys translate_off
defparam \alu|Add0~40 .lut_mask = 16'h698E;
defparam \alu|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N26
cycloneive_lcell_comb \alu|Add0~42 (
// Equation(s):
// \alu|Add0~42_combout  = (\registersBank|registers~21_combout  & ((\registersBank|registers~53_combout  & (\alu|Add0~41  & VCC)) # (!\registersBank|registers~53_combout  & (!\alu|Add0~41 )))) # (!\registersBank|registers~21_combout  & 
// ((\registersBank|registers~53_combout  & (!\alu|Add0~41 )) # (!\registersBank|registers~53_combout  & ((\alu|Add0~41 ) # (GND)))))
// \alu|Add0~43  = CARRY((\registersBank|registers~21_combout  & (!\registersBank|registers~53_combout  & !\alu|Add0~41 )) # (!\registersBank|registers~21_combout  & ((!\alu|Add0~41 ) # (!\registersBank|registers~53_combout ))))

	.dataa(\registersBank|registers~21_combout ),
	.datab(\registersBank|registers~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~41 ),
	.combout(\alu|Add0~42_combout ),
	.cout(\alu|Add0~43 ));
// synopsys translate_off
defparam \alu|Add0~42 .lut_mask = 16'h9617;
defparam \alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N28
cycloneive_lcell_comb \alu|Add0~44 (
// Equation(s):
// \alu|Add0~44_combout  = ((\registersBank|registers~22_combout  $ (\registersBank|registers~54_combout  $ (!\alu|Add0~43 )))) # (GND)
// \alu|Add0~45  = CARRY((\registersBank|registers~22_combout  & ((\registersBank|registers~54_combout ) # (!\alu|Add0~43 ))) # (!\registersBank|registers~22_combout  & (\registersBank|registers~54_combout  & !\alu|Add0~43 )))

	.dataa(\registersBank|registers~22_combout ),
	.datab(\registersBank|registers~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~43 ),
	.combout(\alu|Add0~44_combout ),
	.cout(\alu|Add0~45 ));
// synopsys translate_off
defparam \alu|Add0~44 .lut_mask = 16'h698E;
defparam \alu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y13_N30
cycloneive_lcell_comb \alu|Add0~46 (
// Equation(s):
// \alu|Add0~46_combout  = (\registersBank|registers~55_combout  & ((\registersBank|registers~23_combout  & (\alu|Add0~45  & VCC)) # (!\registersBank|registers~23_combout  & (!\alu|Add0~45 )))) # (!\registersBank|registers~55_combout  & 
// ((\registersBank|registers~23_combout  & (!\alu|Add0~45 )) # (!\registersBank|registers~23_combout  & ((\alu|Add0~45 ) # (GND)))))
// \alu|Add0~47  = CARRY((\registersBank|registers~55_combout  & (!\registersBank|registers~23_combout  & !\alu|Add0~45 )) # (!\registersBank|registers~55_combout  & ((!\alu|Add0~45 ) # (!\registersBank|registers~23_combout ))))

	.dataa(\registersBank|registers~55_combout ),
	.datab(\registersBank|registers~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~45 ),
	.combout(\alu|Add0~46_combout ),
	.cout(\alu|Add0~47 ));
// synopsys translate_off
defparam \alu|Add0~46 .lut_mask = 16'h9617;
defparam \alu|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N0
cycloneive_lcell_comb \alu|Add0~48 (
// Equation(s):
// \alu|Add0~48_combout  = ((\registersBank|registers~24_combout  $ (\registersBank|registers~56_combout  $ (!\alu|Add0~47 )))) # (GND)
// \alu|Add0~49  = CARRY((\registersBank|registers~24_combout  & ((\registersBank|registers~56_combout ) # (!\alu|Add0~47 ))) # (!\registersBank|registers~24_combout  & (\registersBank|registers~56_combout  & !\alu|Add0~47 )))

	.dataa(\registersBank|registers~24_combout ),
	.datab(\registersBank|registers~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~47 ),
	.combout(\alu|Add0~48_combout ),
	.cout(\alu|Add0~49 ));
// synopsys translate_off
defparam \alu|Add0~48 .lut_mask = 16'h698E;
defparam \alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N2
cycloneive_lcell_comb \alu|Add0~50 (
// Equation(s):
// \alu|Add0~50_combout  = (\registersBank|registers~57_combout  & ((\registersBank|registers~25_combout  & (\alu|Add0~49  & VCC)) # (!\registersBank|registers~25_combout  & (!\alu|Add0~49 )))) # (!\registersBank|registers~57_combout  & 
// ((\registersBank|registers~25_combout  & (!\alu|Add0~49 )) # (!\registersBank|registers~25_combout  & ((\alu|Add0~49 ) # (GND)))))
// \alu|Add0~51  = CARRY((\registersBank|registers~57_combout  & (!\registersBank|registers~25_combout  & !\alu|Add0~49 )) # (!\registersBank|registers~57_combout  & ((!\alu|Add0~49 ) # (!\registersBank|registers~25_combout ))))

	.dataa(\registersBank|registers~57_combout ),
	.datab(\registersBank|registers~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~49 ),
	.combout(\alu|Add0~50_combout ),
	.cout(\alu|Add0~51 ));
// synopsys translate_off
defparam \alu|Add0~50 .lut_mask = 16'h9617;
defparam \alu|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N4
cycloneive_lcell_comb \alu|Add0~52 (
// Equation(s):
// \alu|Add0~52_combout  = ((\registersBank|registers~26_combout  $ (\registersBank|registers~58_combout  $ (!\alu|Add0~51 )))) # (GND)
// \alu|Add0~53  = CARRY((\registersBank|registers~26_combout  & ((\registersBank|registers~58_combout ) # (!\alu|Add0~51 ))) # (!\registersBank|registers~26_combout  & (\registersBank|registers~58_combout  & !\alu|Add0~51 )))

	.dataa(\registersBank|registers~26_combout ),
	.datab(\registersBank|registers~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~51 ),
	.combout(\alu|Add0~52_combout ),
	.cout(\alu|Add0~53 ));
// synopsys translate_off
defparam \alu|Add0~52 .lut_mask = 16'h698E;
defparam \alu|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N6
cycloneive_lcell_comb \alu|Add0~54 (
// Equation(s):
// \alu|Add0~54_combout  = (\registersBank|registers~27_combout  & ((\registersBank|registers~59_combout  & (\alu|Add0~53  & VCC)) # (!\registersBank|registers~59_combout  & (!\alu|Add0~53 )))) # (!\registersBank|registers~27_combout  & 
// ((\registersBank|registers~59_combout  & (!\alu|Add0~53 )) # (!\registersBank|registers~59_combout  & ((\alu|Add0~53 ) # (GND)))))
// \alu|Add0~55  = CARRY((\registersBank|registers~27_combout  & (!\registersBank|registers~59_combout  & !\alu|Add0~53 )) # (!\registersBank|registers~27_combout  & ((!\alu|Add0~53 ) # (!\registersBank|registers~59_combout ))))

	.dataa(\registersBank|registers~27_combout ),
	.datab(\registersBank|registers~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~53 ),
	.combout(\alu|Add0~54_combout ),
	.cout(\alu|Add0~55 ));
// synopsys translate_off
defparam \alu|Add0~54 .lut_mask = 16'h9617;
defparam \alu|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N8
cycloneive_lcell_comb \alu|Add0~56 (
// Equation(s):
// \alu|Add0~56_combout  = ((\registersBank|registers~60_combout  $ (\registersBank|registers~28_combout  $ (!\alu|Add0~55 )))) # (GND)
// \alu|Add0~57  = CARRY((\registersBank|registers~60_combout  & ((\registersBank|registers~28_combout ) # (!\alu|Add0~55 ))) # (!\registersBank|registers~60_combout  & (\registersBank|registers~28_combout  & !\alu|Add0~55 )))

	.dataa(\registersBank|registers~60_combout ),
	.datab(\registersBank|registers~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~55 ),
	.combout(\alu|Add0~56_combout ),
	.cout(\alu|Add0~57 ));
// synopsys translate_off
defparam \alu|Add0~56 .lut_mask = 16'h698E;
defparam \alu|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N10
cycloneive_lcell_comb \alu|Add0~58 (
// Equation(s):
// \alu|Add0~58_combout  = (\registersBank|registers~29_combout  & ((\registersBank|registers~61_combout  & (\alu|Add0~57  & VCC)) # (!\registersBank|registers~61_combout  & (!\alu|Add0~57 )))) # (!\registersBank|registers~29_combout  & 
// ((\registersBank|registers~61_combout  & (!\alu|Add0~57 )) # (!\registersBank|registers~61_combout  & ((\alu|Add0~57 ) # (GND)))))
// \alu|Add0~59  = CARRY((\registersBank|registers~29_combout  & (!\registersBank|registers~61_combout  & !\alu|Add0~57 )) # (!\registersBank|registers~29_combout  & ((!\alu|Add0~57 ) # (!\registersBank|registers~61_combout ))))

	.dataa(\registersBank|registers~29_combout ),
	.datab(\registersBank|registers~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~57 ),
	.combout(\alu|Add0~58_combout ),
	.cout(\alu|Add0~59 ));
// synopsys translate_off
defparam \alu|Add0~58 .lut_mask = 16'h9617;
defparam \alu|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N12
cycloneive_lcell_comb \alu|Add0~60 (
// Equation(s):
// \alu|Add0~60_combout  = ((\registersBank|registers~62_combout  $ (\registersBank|registers~30_combout  $ (!\alu|Add0~59 )))) # (GND)
// \alu|Add0~61  = CARRY((\registersBank|registers~62_combout  & ((\registersBank|registers~30_combout ) # (!\alu|Add0~59 ))) # (!\registersBank|registers~62_combout  & (\registersBank|registers~30_combout  & !\alu|Add0~59 )))

	.dataa(\registersBank|registers~62_combout ),
	.datab(\registersBank|registers~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~59 ),
	.combout(\alu|Add0~60_combout ),
	.cout(\alu|Add0~61 ));
// synopsys translate_off
defparam \alu|Add0~60 .lut_mask = 16'h698E;
defparam \alu|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N14
cycloneive_lcell_comb \alu|Add0~62 (
// Equation(s):
// \alu|Add0~62_combout  = (\registersBank|registers~31_combout  & ((\registersBank|registers~63_combout  & (\alu|Add0~61  & VCC)) # (!\registersBank|registers~63_combout  & (!\alu|Add0~61 )))) # (!\registersBank|registers~31_combout  & 
// ((\registersBank|registers~63_combout  & (!\alu|Add0~61 )) # (!\registersBank|registers~63_combout  & ((\alu|Add0~61 ) # (GND)))))
// \alu|Add0~63  = CARRY((\registersBank|registers~31_combout  & (!\registersBank|registers~63_combout  & !\alu|Add0~61 )) # (!\registersBank|registers~31_combout  & ((!\alu|Add0~61 ) # (!\registersBank|registers~63_combout ))))

	.dataa(\registersBank|registers~31_combout ),
	.datab(\registersBank|registers~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~61 ),
	.combout(\alu|Add0~62_combout ),
	.cout(\alu|Add0~63 ));
// synopsys translate_off
defparam \alu|Add0~62 .lut_mask = 16'h9617;
defparam \alu|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N14
cycloneive_lcell_comb \registersBank|registers~62 (
// Equation(s):
// \registersBank|registers~62_combout  = (\registersBank|registers_rtl_1_bypass [72] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a30 ))) # (!\registersBank|registers_rtl_1_bypass [72] & (\registersBank|registers_rtl_1_bypass [71]))

	.dataa(\registersBank|registers_rtl_1_bypass [71]),
	.datab(gnd),
	.datac(\registersBank|registers_rtl_1_bypass [72]),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\registersBank|registers~62_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~62 .lut_mask = 16'hFA0A;
defparam \registersBank|registers~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N30
cycloneive_lcell_comb \registersBank|registers~29 (
// Equation(s):
// \registersBank|registers~29_combout  = (\registersBank|registers_rtl_0_bypass [70] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a29 ))) # (!\registersBank|registers_rtl_0_bypass [70] & (\registersBank|registers_rtl_0_bypass [69]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_0_bypass [69]),
	.datac(\registersBank|registers_rtl_0_bypass [70]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\registersBank|registers~29_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~29 .lut_mask = 16'hFC0C;
defparam \registersBank|registers~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N9
dffeas \registersBank|registers_rtl_1_bypass[67] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[67] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N24
cycloneive_lcell_comb \registersBank|registers~60 (
// Equation(s):
// \registersBank|registers~60_combout  = (\registersBank|registers_rtl_1_bypass [68] & (\registersBank|registers_rtl_1|auto_generated|ram_block1a28 )) # (!\registersBank|registers_rtl_1_bypass [68] & ((\registersBank|registers_rtl_1_bypass [67])))

	.dataa(\registersBank|registers_rtl_1_bypass [68]),
	.datab(gnd),
	.datac(\registersBank|registers_rtl_1|auto_generated|ram_block1a28 ),
	.datad(\registersBank|registers_rtl_1_bypass [67]),
	.cin(gnd),
	.combout(\registersBank|registers~60_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~60 .lut_mask = 16'hF5A0;
defparam \registersBank|registers~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N28
cycloneive_lcell_comb \registersBank|registers~27 (
// Equation(s):
// \registersBank|registers~27_combout  = (\registersBank|registers_rtl_0_bypass [66] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a27 ))) # (!\registersBank|registers_rtl_0_bypass [66] & (\registersBank|registers_rtl_0_bypass [65]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_0_bypass [66]),
	.datac(\registersBank|registers_rtl_0_bypass [65]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\registersBank|registers~27_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~27 .lut_mask = 16'hFC30;
defparam \registersBank|registers~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y12_N17
dffeas \registersBank|registers_rtl_0_bypass[63] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N16
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[64]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y12_N17
dffeas \registersBank|registers_rtl_0_bypass[64] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N30
cycloneive_lcell_comb \registersBank|registers~26 (
// Equation(s):
// \registersBank|registers~26_combout  = (\registersBank|registers_rtl_0_bypass [64] & (\registersBank|registers_rtl_0|auto_generated|ram_block1a26 )) # (!\registersBank|registers_rtl_0_bypass [64] & ((\registersBank|registers_rtl_0_bypass [63])))

	.dataa(\registersBank|registers_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\registersBank|registers_rtl_0_bypass [63]),
	.datac(gnd),
	.datad(\registersBank|registers_rtl_0_bypass [64]),
	.cin(gnd),
	.combout(\registersBank|registers~26_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~26 .lut_mask = 16'hAACC;
defparam \registersBank|registers~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N4
cycloneive_lcell_comb \registersBank|registers~57 (
// Equation(s):
// \registersBank|registers~57_combout  = (\registersBank|registers_rtl_1_bypass [62] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a25 ))) # (!\registersBank|registers_rtl_1_bypass [62] & (\registersBank|registers_rtl_1_bypass [61]))

	.dataa(\registersBank|registers_rtl_1_bypass [61]),
	.datab(gnd),
	.datac(\registersBank|registers_rtl_1_bypass [62]),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\registersBank|registers~57_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~57 .lut_mask = 16'hFA0A;
defparam \registersBank|registers~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N20
cycloneive_lcell_comb \registersBank|registers~24 (
// Equation(s):
// \registersBank|registers~24_combout  = (\registersBank|registers_rtl_0_bypass [60] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a24 ))) # (!\registersBank|registers_rtl_0_bypass [60] & (\registersBank|registers_rtl_0_bypass [59]))

	.dataa(\registersBank|registers_rtl_0_bypass [59]),
	.datab(\registersBank|registers_rtl_0_bypass [60]),
	.datac(gnd),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\registersBank|registers~24_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~24 .lut_mask = 16'hEE22;
defparam \registersBank|registers~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N10
cycloneive_lcell_comb \registersBank|registers~55 (
// Equation(s):
// \registersBank|registers~55_combout  = (\registersBank|registers_rtl_1_bypass [58] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a23 ))) # (!\registersBank|registers_rtl_1_bypass [58] & (\registersBank|registers_rtl_1_bypass [57]))

	.dataa(\registersBank|registers_rtl_1_bypass [57]),
	.datab(gnd),
	.datac(\registersBank|registers_rtl_1_bypass [58]),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\registersBank|registers~55_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~55 .lut_mask = 16'hFA0A;
defparam \registersBank|registers~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N26
cycloneive_lcell_comb \registersBank|registers~22 (
// Equation(s):
// \registersBank|registers~22_combout  = (\registersBank|registers_rtl_0_bypass [56] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a22 ))) # (!\registersBank|registers_rtl_0_bypass [56] & (\registersBank|registers_rtl_0_bypass [55]))

	.dataa(\registersBank|registers_rtl_0_bypass [56]),
	.datab(gnd),
	.datac(\registersBank|registers_rtl_0_bypass [55]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\registersBank|registers~22_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~22 .lut_mask = 16'hFA50;
defparam \registersBank|registers~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N24
cycloneive_lcell_comb \registersBank|registers~21 (
// Equation(s):
// \registersBank|registers~21_combout  = (\registersBank|registers_rtl_0_bypass [54] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a21 ))) # (!\registersBank|registers_rtl_0_bypass [54] & (\registersBank|registers_rtl_0_bypass [53]))

	.dataa(\registersBank|registers_rtl_0_bypass [54]),
	.datab(gnd),
	.datac(\registersBank|registers_rtl_0_bypass [53]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\registersBank|registers~21_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~21 .lut_mask = 16'hFA50;
defparam \registersBank|registers~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N6
cycloneive_lcell_comb \registersBank|registers~20 (
// Equation(s):
// \registersBank|registers~20_combout  = (\registersBank|registers_rtl_0_bypass [52] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a20 ))) # (!\registersBank|registers_rtl_0_bypass [52] & (\registersBank|registers_rtl_0_bypass [51]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_0_bypass [52]),
	.datac(\registersBank|registers_rtl_0_bypass [51]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\registersBank|registers~20_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~20 .lut_mask = 16'hFC30;
defparam \registersBank|registers~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N10
cycloneive_lcell_comb \registersBank|registers~19 (
// Equation(s):
// \registersBank|registers~19_combout  = (\registersBank|registers_rtl_0_bypass [50] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a19 ))) # (!\registersBank|registers_rtl_0_bypass [50] & (\registersBank|registers_rtl_0_bypass [49]))

	.dataa(\registersBank|registers_rtl_0_bypass [49]),
	.datab(gnd),
	.datac(\registersBank|registers_rtl_0_bypass [50]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\registersBank|registers~19_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~19 .lut_mask = 16'hFA0A;
defparam \registersBank|registers~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N18
cycloneive_lcell_comb \registersBank|registers~50 (
// Equation(s):
// \registersBank|registers~50_combout  = (\registersBank|registers_rtl_1_bypass [48] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a18 ))) # (!\registersBank|registers_rtl_1_bypass [48] & (\registersBank|registers_rtl_1_bypass [47]))

	.dataa(\registersBank|registers_rtl_1_bypass [48]),
	.datab(\registersBank|registers_rtl_1_bypass [47]),
	.datac(gnd),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\registersBank|registers~50_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~50 .lut_mask = 16'hEE44;
defparam \registersBank|registers~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N10
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[46]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y13_N11
dffeas \registersBank|registers_rtl_1_bypass[46] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[46] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N19
dffeas \registersBank|registers_rtl_1_bypass[45] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[45] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N4
cycloneive_lcell_comb \registersBank|registers~49 (
// Equation(s):
// \registersBank|registers~49_combout  = (\registersBank|registers_rtl_1_bypass [46] & (\registersBank|registers_rtl_1|auto_generated|ram_block1a17 )) # (!\registersBank|registers_rtl_1_bypass [46] & ((\registersBank|registers_rtl_1_bypass [45])))

	.dataa(\registersBank|registers_rtl_1|auto_generated|ram_block1a17 ),
	.datab(\registersBank|registers_rtl_1_bypass [46]),
	.datac(gnd),
	.datad(\registersBank|registers_rtl_1_bypass [45]),
	.cin(gnd),
	.combout(\registersBank|registers~49_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~49 .lut_mask = 16'hBB88;
defparam \registersBank|registers~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N14
cycloneive_lcell_comb \registersBank|registers~16 (
// Equation(s):
// \registersBank|registers~16_combout  = (\registersBank|registers_rtl_0_bypass [44] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a16 ))) # (!\registersBank|registers_rtl_0_bypass [44] & (\registersBank|registers_rtl_0_bypass [43]))

	.dataa(\registersBank|registers_rtl_0_bypass [44]),
	.datab(gnd),
	.datac(\registersBank|registers_rtl_0_bypass [43]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\registersBank|registers~16_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~16 .lut_mask = 16'hFA50;
defparam \registersBank|registers~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N26
cycloneive_lcell_comb \registersBank|registers~47 (
// Equation(s):
// \registersBank|registers~47_combout  = (\registersBank|registers_rtl_1_bypass [42] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a15 ))) # (!\registersBank|registers_rtl_1_bypass [42] & (\registersBank|registers_rtl_1_bypass [41]))

	.dataa(\registersBank|registers_rtl_1_bypass [41]),
	.datab(\registersBank|registers_rtl_1_bypass [42]),
	.datac(gnd),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\registersBank|registers~47_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~47 .lut_mask = 16'hEE22;
defparam \registersBank|registers~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y13_N13
dffeas \registersBank|registers_rtl_1_bypass[39] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\alu|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y12_N6
cycloneive_lcell_comb \registersBank|registers~46 (
// Equation(s):
// \registersBank|registers~46_combout  = (\registersBank|registers_rtl_1_bypass [40] & (\registersBank|registers_rtl_1|auto_generated|ram_block1a14 )) # (!\registersBank|registers_rtl_1_bypass [40] & ((\registersBank|registers_rtl_1_bypass [39])))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_1_bypass [40]),
	.datac(\registersBank|registers_rtl_1|auto_generated|ram_block1a14 ),
	.datad(\registersBank|registers_rtl_1_bypass [39]),
	.cin(gnd),
	.combout(\registersBank|registers~46_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~46 .lut_mask = 16'hF3C0;
defparam \registersBank|registers~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N30
cycloneive_lcell_comb \registersBank|registers~13 (
// Equation(s):
// \registersBank|registers~13_combout  = (\registersBank|registers_rtl_0_bypass [38] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a13 ))) # (!\registersBank|registers_rtl_0_bypass [38] & (\registersBank|registers_rtl_0_bypass [37]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_0_bypass [38]),
	.datac(\registersBank|registers_rtl_0_bypass [37]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\registersBank|registers~13_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~13 .lut_mask = 16'hFC30;
defparam \registersBank|registers~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N2
cycloneive_lcell_comb \registersBank|registers~12 (
// Equation(s):
// \registersBank|registers~12_combout  = (\registersBank|registers_rtl_0_bypass [36] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a12 ))) # (!\registersBank|registers_rtl_0_bypass [36] & (\registersBank|registers_rtl_0_bypass [35]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_0_bypass [36]),
	.datac(\registersBank|registers_rtl_0_bypass [35]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\registersBank|registers~12_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~12 .lut_mask = 16'hFC30;
defparam \registersBank|registers~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N26
cycloneive_lcell_comb \registersBank|registers~43 (
// Equation(s):
// \registersBank|registers~43_combout  = (\registersBank|registers_rtl_1_bypass [34] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a11 ))) # (!\registersBank|registers_rtl_1_bypass [34] & (\registersBank|registers_rtl_1_bypass [33]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_1_bypass [34]),
	.datac(\registersBank|registers_rtl_1_bypass [33]),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\registersBank|registers~43_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~43 .lut_mask = 16'hFC30;
defparam \registersBank|registers~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N28
cycloneive_lcell_comb \registersBank|registers~42 (
// Equation(s):
// \registersBank|registers~42_combout  = (\registersBank|registers_rtl_1_bypass [32] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a10 ))) # (!\registersBank|registers_rtl_1_bypass [32] & (\registersBank|registers_rtl_1_bypass [31]))

	.dataa(\registersBank|registers_rtl_1_bypass [32]),
	.datab(gnd),
	.datac(\registersBank|registers_rtl_1_bypass [31]),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\registersBank|registers~42_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~42 .lut_mask = 16'hFA50;
defparam \registersBank|registers~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N17
dffeas \registersBank|registers_rtl_0_bypass[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N2
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[30]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N3
dffeas \registersBank|registers_rtl_0_bypass[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N16
cycloneive_lcell_comb \registersBank|registers~9 (
// Equation(s):
// \registersBank|registers~9_combout  = (\registersBank|registers_rtl_0_bypass [30] & (\registersBank|registers_rtl_0|auto_generated|ram_block1a9 )) # (!\registersBank|registers_rtl_0_bypass [30] & ((\registersBank|registers_rtl_0_bypass [29])))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_0|auto_generated|ram_block1a9 ),
	.datac(\registersBank|registers_rtl_0_bypass [29]),
	.datad(\registersBank|registers_rtl_0_bypass [30]),
	.cin(gnd),
	.combout(\registersBank|registers~9_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~9 .lut_mask = 16'hCCF0;
defparam \registersBank|registers~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N28
cycloneive_lcell_comb \registersBank|registers_rtl_1_bypass[28]~feeder (
// Equation(s):
// \registersBank|registers_rtl_1_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_1_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_1_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y10_N29
dffeas \registersBank|registers_rtl_1_bypass[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_1_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y10_N18
cycloneive_lcell_comb \registersBank|registers~40 (
// Equation(s):
// \registersBank|registers~40_combout  = (\registersBank|registers_rtl_1_bypass [28] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a8 ))) # (!\registersBank|registers_rtl_1_bypass [28] & (\registersBank|registers_rtl_1_bypass [27]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_1_bypass [27]),
	.datac(\registersBank|registers_rtl_1|auto_generated|ram_block1a8 ),
	.datad(\registersBank|registers_rtl_1_bypass [28]),
	.cin(gnd),
	.combout(\registersBank|registers~40_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~40 .lut_mask = 16'hF0CC;
defparam \registersBank|registers~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N12
cycloneive_lcell_comb \registersBank|registers~39 (
// Equation(s):
// \registersBank|registers~39_combout  = (\registersBank|registers_rtl_1_bypass [26] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a7 ))) # (!\registersBank|registers_rtl_1_bypass [26] & (\registersBank|registers_rtl_1_bypass [25]))

	.dataa(\registersBank|registers_rtl_1_bypass [26]),
	.datab(\registersBank|registers_rtl_1_bypass [25]),
	.datac(gnd),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\registersBank|registers~39_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~39 .lut_mask = 16'hEE44;
defparam \registersBank|registers~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N6
cycloneive_lcell_comb \registersBank|registers~38 (
// Equation(s):
// \registersBank|registers~38_combout  = (\registersBank|registers_rtl_1_bypass [24] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a6 ))) # (!\registersBank|registers_rtl_1_bypass [24] & (\registersBank|registers_rtl_1_bypass [23]))

	.dataa(\registersBank|registers_rtl_1_bypass [24]),
	.datab(\registersBank|registers_rtl_1_bypass [23]),
	.datac(gnd),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\registersBank|registers~38_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~38 .lut_mask = 16'hEE44;
defparam \registersBank|registers~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N10
cycloneive_lcell_comb \registersBank|registers~37 (
// Equation(s):
// \registersBank|registers~37_combout  = (\registersBank|registers_rtl_1_bypass [22] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a5 ))) # (!\registersBank|registers_rtl_1_bypass [22] & (\registersBank|registers_rtl_1_bypass [21]))

	.dataa(\registersBank|registers_rtl_1_bypass [22]),
	.datab(\registersBank|registers_rtl_1_bypass [21]),
	.datac(gnd),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\registersBank|registers~37_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~37 .lut_mask = 16'hEE44;
defparam \registersBank|registers~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N6
cycloneive_lcell_comb \registersBank|registers~36 (
// Equation(s):
// \registersBank|registers~36_combout  = (\registersBank|registers_rtl_1_bypass [20] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a4~portbdataout ))) # (!\registersBank|registers_rtl_1_bypass [20] & (\registersBank|registers_rtl_1_bypass 
// [19]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_1_bypass [20]),
	.datac(\registersBank|registers_rtl_1_bypass [19]),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\registersBank|registers~36_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~36 .lut_mask = 16'hFC30;
defparam \registersBank|registers~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N14
cycloneive_lcell_comb \registersBank|registers~35 (
// Equation(s):
// \registersBank|registers~35_combout  = (\registersBank|registers_rtl_1_bypass [18] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a3 ))) # (!\registersBank|registers_rtl_1_bypass [18] & (\registersBank|registers_rtl_1_bypass [17]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_1_bypass [18]),
	.datac(\registersBank|registers_rtl_1_bypass [17]),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\registersBank|registers~35_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~35 .lut_mask = 16'hFC30;
defparam \registersBank|registers~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N4
cycloneive_lcell_comb \registersBank|registers_rtl_0_bypass[16]~feeder (
// Equation(s):
// \registersBank|registers_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\registersBank|registers_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \registersBank|registers_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y14_N5
dffeas \registersBank|registers_rtl_0_bypass[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\registersBank|registers_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y14_N6
cycloneive_lcell_comb \registersBank|registers~2 (
// Equation(s):
// \registersBank|registers~2_combout  = (\registersBank|registers_rtl_0_bypass [16] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a2 ))) # (!\registersBank|registers_rtl_0_bypass [16] & (\registersBank|registers_rtl_0_bypass [15]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_0_bypass [15]),
	.datac(\registersBank|registers_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\registersBank|registers_rtl_0_bypass [16]),
	.cin(gnd),
	.combout(\registersBank|registers~2_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~2 .lut_mask = 16'hF0CC;
defparam \registersBank|registers~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N28
cycloneive_lcell_comb \registersBank|registers~1 (
// Equation(s):
// \registersBank|registers~1_combout  = (\registersBank|registers_rtl_0_bypass [14] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a1 ))) # (!\registersBank|registers_rtl_0_bypass [14] & (\registersBank|registers_rtl_0_bypass [13]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_0_bypass [14]),
	.datac(\registersBank|registers_rtl_0_bypass [13]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\registersBank|registers~1_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~1 .lut_mask = 16'hFC30;
defparam \registersBank|registers~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N4
cycloneive_lcell_comb \registersBank|registers~32 (
// Equation(s):
// \registersBank|registers~32_combout  = (\registersBank|registers_rtl_1_bypass [12] & ((\registersBank|registers_rtl_1|auto_generated|ram_block1a0 ))) # (!\registersBank|registers_rtl_1_bypass [12] & (\registersBank|registers_rtl_1_bypass [11]))

	.dataa(\registersBank|registers_rtl_1_bypass [12]),
	.datab(\registersBank|registers_rtl_1_bypass [11]),
	.datac(gnd),
	.datad(\registersBank|registers_rtl_1|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\registersBank|registers~32_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~32 .lut_mask = 16'hEE44;
defparam \registersBank|registers~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N25
dffeas \registersBank|registers_rtl_0_bypass[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registersBank|registers_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \registersBank|registers_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \registersBank|registers_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N24
cycloneive_lcell_comb \registersBank|registers~0 (
// Equation(s):
// \registersBank|registers~0_combout  = (\registersBank|registers_rtl_0_bypass [12] & ((\registersBank|registers_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\registersBank|registers_rtl_0_bypass [12] & (\registersBank|registers_rtl_0_bypass 
// [11]))

	.dataa(gnd),
	.datab(\registersBank|registers_rtl_0_bypass [12]),
	.datac(\registersBank|registers_rtl_0_bypass [11]),
	.datad(\registersBank|registers_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\registersBank|registers~0_combout ),
	.cout());
// synopsys translate_off
defparam \registersBank|registers~0 .lut_mask = 16'hFC30;
defparam \registersBank|registers~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N12
cycloneive_lcell_comb \alu|LessThan0~6 (
// Equation(s):
// \alu|LessThan0~6_combout  = (\alu|Add0~40_combout ) # ((\alu|Add0~44_combout ) # ((\alu|Add0~46_combout ) # (\alu|Add0~42_combout )))

	.dataa(\alu|Add0~40_combout ),
	.datab(\alu|Add0~44_combout ),
	.datac(\alu|Add0~46_combout ),
	.datad(\alu|Add0~42_combout ),
	.cin(gnd),
	.combout(\alu|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \alu|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N18
cycloneive_lcell_comb \alu|LessThan0~8 (
// Equation(s):
// \alu|LessThan0~8_combout  = (\alu|Add0~62_combout ) # ((\alu|Add0~60_combout ) # ((\alu|Add0~56_combout ) # (\alu|Add0~58_combout )))

	.dataa(\alu|Add0~62_combout ),
	.datab(\alu|Add0~60_combout ),
	.datac(\alu|Add0~56_combout ),
	.datad(\alu|Add0~58_combout ),
	.cin(gnd),
	.combout(\alu|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan0~8 .lut_mask = 16'hFFFE;
defparam \alu|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N20
cycloneive_lcell_comb \alu|LessThan0~7 (
// Equation(s):
// \alu|LessThan0~7_combout  = (\alu|Add0~48_combout ) # ((\alu|Add0~52_combout ) # ((\alu|Add0~54_combout ) # (\alu|Add0~50_combout )))

	.dataa(\alu|Add0~48_combout ),
	.datab(\alu|Add0~52_combout ),
	.datac(\alu|Add0~54_combout ),
	.datad(\alu|Add0~50_combout ),
	.cin(gnd),
	.combout(\alu|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan0~7 .lut_mask = 16'hFFFE;
defparam \alu|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y13_N24
cycloneive_lcell_comb \alu|LessThan0~5 (
// Equation(s):
// \alu|LessThan0~5_combout  = (\alu|Add0~36_combout ) # ((\alu|Add0~32_combout ) # ((\alu|Add0~38_combout ) # (\alu|Add0~34_combout )))

	.dataa(\alu|Add0~36_combout ),
	.datab(\alu|Add0~32_combout ),
	.datac(\alu|Add0~38_combout ),
	.datad(\alu|Add0~34_combout ),
	.cin(gnd),
	.combout(\alu|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \alu|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N18
cycloneive_lcell_comb \alu|LessThan0~9 (
// Equation(s):
// \alu|LessThan0~9_combout  = (\alu|LessThan0~6_combout ) # ((\alu|LessThan0~8_combout ) # ((\alu|LessThan0~7_combout ) # (\alu|LessThan0~5_combout )))

	.dataa(\alu|LessThan0~6_combout ),
	.datab(\alu|LessThan0~8_combout ),
	.datac(\alu|LessThan0~7_combout ),
	.datad(\alu|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\alu|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan0~9 .lut_mask = 16'hFFFE;
defparam \alu|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N12
cycloneive_lcell_comb \alu|LessThan0~3 (
// Equation(s):
// \alu|LessThan0~3_combout  = (\alu|Add0~10_combout  & (\alu|Add0~12_combout  & (\alu|Add0~14_combout  & \alu|Add0~8_combout )))

	.dataa(\alu|Add0~10_combout ),
	.datab(\alu|Add0~12_combout ),
	.datac(\alu|Add0~14_combout ),
	.datad(\alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\alu|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan0~3 .lut_mask = 16'h8000;
defparam \alu|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N14
cycloneive_lcell_comb \alu|LessThan0~2 (
// Equation(s):
// \alu|LessThan0~2_combout  = (\alu|Add0~6_combout  & (\alu|Add0~0_combout  & (\alu|Add0~2_combout  & \alu|Add0~4_combout )))

	.dataa(\alu|Add0~6_combout ),
	.datab(\alu|Add0~0_combout ),
	.datac(\alu|Add0~2_combout ),
	.datad(\alu|Add0~4_combout ),
	.cin(gnd),
	.combout(\alu|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan0~2 .lut_mask = 16'h8000;
defparam \alu|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y13_N20
cycloneive_lcell_comb \alu|LessThan0~1 (
// Equation(s):
// \alu|LessThan0~1_combout  = (\alu|Add0~26_combout ) # ((\alu|Add0~28_combout ) # ((\alu|Add0~24_combout ) # (\alu|Add0~30_combout )))

	.dataa(\alu|Add0~26_combout ),
	.datab(\alu|Add0~28_combout ),
	.datac(\alu|Add0~24_combout ),
	.datad(\alu|Add0~30_combout ),
	.cin(gnd),
	.combout(\alu|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \alu|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N28
cycloneive_lcell_comb \alu|LessThan0~0 (
// Equation(s):
// \alu|LessThan0~0_combout  = (\alu|Add0~22_combout ) # ((\alu|Add0~18_combout ) # ((\alu|Add0~16_combout ) # (\alu|Add0~20_combout )))

	.dataa(\alu|Add0~22_combout ),
	.datab(\alu|Add0~18_combout ),
	.datac(\alu|Add0~16_combout ),
	.datad(\alu|Add0~20_combout ),
	.cin(gnd),
	.combout(\alu|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \alu|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N30
cycloneive_lcell_comb \alu|LessThan0~4 (
// Equation(s):
// \alu|LessThan0~4_combout  = (\alu|LessThan0~1_combout ) # ((\alu|LessThan0~0_combout ) # ((\alu|LessThan0~3_combout  & \alu|LessThan0~2_combout )))

	.dataa(\alu|LessThan0~3_combout ),
	.datab(\alu|LessThan0~2_combout ),
	.datac(\alu|LessThan0~1_combout ),
	.datad(\alu|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\alu|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan0~4 .lut_mask = 16'hFFF8;
defparam \alu|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y12_N16
cycloneive_lcell_comb \alu|Add0~64 (
// Equation(s):
// \alu|Add0~64_combout  = !\alu|Add0~63 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu|Add0~63 ),
	.combout(\alu|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~64 .lut_mask = 16'h0F0F;
defparam \alu|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N28
cycloneive_lcell_comb \alu|LessThan0~10 (
// Equation(s):
// \alu|LessThan0~10_combout  = (\alu|LessThan0~9_combout ) # ((\alu|LessThan0~4_combout ) # (\alu|Add0~64_combout ))

	.dataa(gnd),
	.datab(\alu|LessThan0~9_combout ),
	.datac(\alu|LessThan0~4_combout ),
	.datad(\alu|Add0~64_combout ),
	.cin(gnd),
	.combout(\alu|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan0~10 .lut_mask = 16'hFFFC;
defparam \alu|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y10_N0
cycloneive_ram_block \dataMemory|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\registersBank|registers~40_combout ,\registersBank|registers~39_combout ,\registersBank|registers~38_combout ,\registersBank|registers~37_combout ,\registersBank|registers~36_combout ,\registersBank|registers~35_combout ,\registersBank|registers~34_combout ,
\registersBank|registers~33_combout ,\registersBank|registers~32_combout }),
	.portaaddr({\alu|Add0~18_combout ,\alu|Add0~16_combout ,\alu|Add0~14_combout ,\alu|Add0~12_combout ,\alu|Add0~10_combout ,\alu|Add0~8_combout ,\alu|Add0~6_combout ,\alu|Add0~4_combout ,\alu|Add0~2_combout ,\alu|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemory|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "DataMemory:dataMemory|altsyncram:ram_rtl_0|altsyncram_ir71:auto_generated|ALTSYNCRAM";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X40_Y11_N0
cycloneive_ram_block \dataMemory|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\registersBank|registers~49_combout ,\registersBank|registers~48_combout ,\registersBank|registers~47_combout ,\registersBank|registers~46_combout ,\registersBank|registers~45_combout ,\registersBank|registers~44_combout ,\registersBank|registers~43_combout ,
\registersBank|registers~42_combout ,\registersBank|registers~41_combout }),
	.portaaddr({\alu|Add0~18_combout ,\alu|Add0~16_combout ,\alu|Add0~14_combout ,\alu|Add0~12_combout ,\alu|Add0~10_combout ,\alu|Add0~8_combout ,\alu|Add0~6_combout ,\alu|Add0~4_combout ,\alu|Add0~2_combout ,\alu|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemory|ram_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "DataMemory:dataMemory|altsyncram:ram_rtl_0|altsyncram_ir71:auto_generated|ALTSYNCRAM";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "old_data";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X40_Y14_N0
cycloneive_ram_block \dataMemory|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\registersBank|registers~58_combout ,\registersBank|registers~57_combout ,\registersBank|registers~56_combout ,\registersBank|registers~55_combout ,\registersBank|registers~54_combout ,\registersBank|registers~53_combout ,\registersBank|registers~52_combout ,
\registersBank|registers~51_combout ,\registersBank|registers~50_combout }),
	.portaaddr({\alu|Add0~18_combout ,\alu|Add0~16_combout ,\alu|Add0~14_combout ,\alu|Add0~12_combout ,\alu|Add0~10_combout ,\alu|Add0~8_combout ,\alu|Add0~6_combout ,\alu|Add0~4_combout ,\alu|Add0~2_combout ,\alu|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemory|ram_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "DataMemory:dataMemory|altsyncram:ram_rtl_0|altsyncram_ir71:auto_generated|ALTSYNCRAM";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 10;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 9;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 1023;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "old_data";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 10;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 9;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X40_Y9_N0
cycloneive_ram_block \dataMemory|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\registersBank|registers~63_combout ,\registersBank|registers~62_combout ,\registersBank|registers~61_combout ,\registersBank|registers~60_combout ,\registersBank|registers~59_combout }),
	.portaaddr({\alu|Add0~18_combout ,\alu|Add0~16_combout ,\alu|Add0~14_combout ,\alu|Add0~12_combout ,\alu|Add0~10_combout ,\alu|Add0~8_combout ,\alu|Add0~6_combout ,\alu|Add0~4_combout ,\alu|Add0~2_combout ,\alu|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMemory|ram_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "DataMemory:dataMemory|altsyncram:ram_rtl_0|altsyncram_ir71:auto_generated|ALTSYNCRAM";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 10;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 9;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 1023;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "old_data";
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 10;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 9;
defparam \dataMemory|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N29
cycloneive_io_ibuf \key3~input (
	.i(key3),
	.ibar(gnd),
	.o(\key3~input_o ));
// synopsys translate_off
defparam \key3~input .bus_hold = "false";
defparam \key3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N15
cycloneive_io_ibuf \sw0~input (
	.i(sw0),
	.ibar(gnd),
	.o(\sw0~input_o ));
// synopsys translate_off
defparam \sw0~input .bus_hold = "false";
defparam \sw0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N22
cycloneive_io_ibuf \sw1~input (
	.i(sw1),
	.ibar(gnd),
	.o(\sw1~input_o ));
// synopsys translate_off
defparam \sw1~input .bus_hold = "false";
defparam \sw1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y36_N15
cycloneive_io_ibuf \sw2~input (
	.i(sw2),
	.ibar(gnd),
	.o(\sw2~input_o ));
// synopsys translate_off
defparam \sw2~input .bus_hold = "false";
defparam \sw2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \sw3~input (
	.i(sw3),
	.ibar(gnd),
	.o(\sw3~input_o ));
// synopsys translate_off
defparam \sw3~input .bus_hold = "false";
defparam \sw3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y28_N15
cycloneive_io_ibuf \sw4~input (
	.i(sw4),
	.ibar(gnd),
	.o(\sw4~input_o ));
// synopsys translate_off
defparam \sw4~input .bus_hold = "false";
defparam \sw4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \sw5~input (
	.i(sw5),
	.ibar(gnd),
	.o(\sw5~input_o ));
// synopsys translate_off
defparam \sw5~input .bus_hold = "false";
defparam \sw5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y36_N22
cycloneive_io_ibuf \sw6~input (
	.i(sw6),
	.ibar(gnd),
	.o(\sw6~input_o ));
// synopsys translate_off
defparam \sw6~input .bus_hold = "false";
defparam \sw6~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y43_N8
cycloneive_io_ibuf \sw7~input (
	.i(sw7),
	.ibar(gnd),
	.o(\sw7~input_o ));
// synopsys translate_off
defparam \sw7~input .bus_hold = "false";
defparam \sw7~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y43_N15
cycloneive_io_ibuf \sw8~input (
	.i(sw8),
	.ibar(gnd),
	.o(\sw8~input_o ));
// synopsys translate_off
defparam \sw8~input .bus_hold = "false";
defparam \sw8~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y43_N22
cycloneive_io_ibuf \sw9~input (
	.i(sw9),
	.ibar(gnd),
	.o(\sw9~input_o ));
// synopsys translate_off
defparam \sw9~input .bus_hold = "false";
defparam \sw9~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y43_N22
cycloneive_io_ibuf \sw10~input (
	.i(sw10),
	.ibar(gnd),
	.o(\sw10~input_o ));
// synopsys translate_off
defparam \sw10~input .bus_hold = "false";
defparam \sw10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \sw11~input (
	.i(sw11),
	.ibar(gnd),
	.o(\sw11~input_o ));
// synopsys translate_off
defparam \sw11~input .bus_hold = "false";
defparam \sw11~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y36_N8
cycloneive_io_ibuf \sw12~input (
	.i(sw12),
	.ibar(gnd),
	.o(\sw12~input_o ));
// synopsys translate_off
defparam \sw12~input .bus_hold = "false";
defparam \sw12~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y38_N15
cycloneive_io_ibuf \sw13~input (
	.i(sw13),
	.ibar(gnd),
	.o(\sw13~input_o ));
// synopsys translate_off
defparam \sw13~input .bus_hold = "false";
defparam \sw13~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y43_N29
cycloneive_io_ibuf \sw14~input (
	.i(sw14),
	.ibar(gnd),
	.o(\sw14~input_o ));
// synopsys translate_off
defparam \sw14~input .bus_hold = "false";
defparam \sw14~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N1
cycloneive_io_ibuf \sw15~input (
	.i(sw15),
	.ibar(gnd),
	.o(\sw15~input_o ));
// synopsys translate_off
defparam \sw15~input .bus_hold = "false";
defparam \sw15~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y37_N15
cycloneive_io_ibuf \sw16~input (
	.i(sw16),
	.ibar(gnd),
	.o(\sw16~input_o ));
// synopsys translate_off
defparam \sw16~input .bus_hold = "false";
defparam \sw16~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y43_N29
cycloneive_io_ibuf \sw17~input (
	.i(sw17),
	.ibar(gnd),
	.o(\sw17~input_o ));
// synopsys translate_off
defparam \sw17~input .bus_hold = "false";
defparam \sw17~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N15
cycloneive_io_ibuf \key0~input (
	.i(key0),
	.ibar(gnd),
	.o(\key0~input_o ));
// synopsys translate_off
defparam \key0~input .bus_hold = "false";
defparam \key0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y30_N1
cycloneive_io_ibuf \key1~input (
	.i(key1),
	.ibar(gnd),
	.o(\key1~input_o ));
// synopsys translate_off
defparam \key1~input .bus_hold = "false";
defparam \key1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N22
cycloneive_io_ibuf \key2~input (
	.i(key2),
	.ibar(gnd),
	.o(\key2~input_o ));
// synopsys translate_off
defparam \key2~input .bus_hold = "false";
defparam \key2~input .simulate_z_as = "z";
// synopsys translate_on

assign hex0[0] = \hex0[0]~output_o ;

assign hex0[1] = \hex0[1]~output_o ;

assign hex0[2] = \hex0[2]~output_o ;

assign hex0[3] = \hex0[3]~output_o ;

assign hex0[4] = \hex0[4]~output_o ;

assign hex0[5] = \hex0[5]~output_o ;

assign hex0[6] = \hex0[6]~output_o ;

assign hex1[0] = \hex1[0]~output_o ;

assign hex1[1] = \hex1[1]~output_o ;

assign hex1[2] = \hex1[2]~output_o ;

assign hex1[3] = \hex1[3]~output_o ;

assign hex1[4] = \hex1[4]~output_o ;

assign hex1[5] = \hex1[5]~output_o ;

assign hex1[6] = \hex1[6]~output_o ;

assign hex2[0] = \hex2[0]~output_o ;

assign hex2[1] = \hex2[1]~output_o ;

assign hex2[2] = \hex2[2]~output_o ;

assign hex2[3] = \hex2[3]~output_o ;

assign hex2[4] = \hex2[4]~output_o ;

assign hex2[5] = \hex2[5]~output_o ;

assign hex2[6] = \hex2[6]~output_o ;

assign hex3[0] = \hex3[0]~output_o ;

assign hex3[1] = \hex3[1]~output_o ;

assign hex3[2] = \hex3[2]~output_o ;

assign hex3[3] = \hex3[3]~output_o ;

assign hex3[4] = \hex3[4]~output_o ;

assign hex3[5] = \hex3[5]~output_o ;

assign hex3[6] = \hex3[6]~output_o ;

assign hex4[0] = \hex4[0]~output_o ;

assign hex4[1] = \hex4[1]~output_o ;

assign hex4[2] = \hex4[2]~output_o ;

assign hex4[3] = \hex4[3]~output_o ;

assign hex4[4] = \hex4[4]~output_o ;

assign hex4[5] = \hex4[5]~output_o ;

assign hex4[6] = \hex4[6]~output_o ;

assign hex5[0] = \hex5[0]~output_o ;

assign hex5[1] = \hex5[1]~output_o ;

assign hex5[2] = \hex5[2]~output_o ;

assign hex5[3] = \hex5[3]~output_o ;

assign hex5[4] = \hex5[4]~output_o ;

assign hex5[5] = \hex5[5]~output_o ;

assign hex5[6] = \hex5[6]~output_o ;

assign hex6[0] = \hex6[0]~output_o ;

assign hex6[1] = \hex6[1]~output_o ;

assign hex6[2] = \hex6[2]~output_o ;

assign hex6[3] = \hex6[3]~output_o ;

assign hex6[4] = \hex6[4]~output_o ;

assign hex6[5] = \hex6[5]~output_o ;

assign hex6[6] = \hex6[6]~output_o ;

assign hex7[0] = \hex7[0]~output_o ;

assign hex7[1] = \hex7[1]~output_o ;

assign hex7[2] = \hex7[2]~output_o ;

assign hex7[3] = \hex7[3]~output_o ;

assign hex7[4] = \hex7[4]~output_o ;

assign hex7[5] = \hex7[5]~output_o ;

assign hex7[6] = \hex7[6]~output_o ;

assign halt = \halt~output_o ;

assign _programCounter[0] = \_programCounter[0]~output_o ;

assign _programCounter[1] = \_programCounter[1]~output_o ;

assign _programCounter[2] = \_programCounter[2]~output_o ;

assign _programCounter[3] = \_programCounter[3]~output_o ;

assign _programCounter[4] = \_programCounter[4]~output_o ;

assign _programCounter[5] = \_programCounter[5]~output_o ;

assign _programCounter[6] = \_programCounter[6]~output_o ;

assign _programCounter[7] = \_programCounter[7]~output_o ;

assign _programCounter[8] = \_programCounter[8]~output_o ;

assign _programCounter[9] = \_programCounter[9]~output_o ;

assign instructionOut[0] = \instructionOut[0]~output_o ;

assign instructionOut[1] = \instructionOut[1]~output_o ;

assign instructionOut[2] = \instructionOut[2]~output_o ;

assign instructionOut[3] = \instructionOut[3]~output_o ;

assign instructionOut[4] = \instructionOut[4]~output_o ;

assign instructionOut[5] = \instructionOut[5]~output_o ;

assign instructionOut[6] = \instructionOut[6]~output_o ;

assign instructionOut[7] = \instructionOut[7]~output_o ;

assign instructionOut[8] = \instructionOut[8]~output_o ;

assign instructionOut[9] = \instructionOut[9]~output_o ;

assign instructionOut[10] = \instructionOut[10]~output_o ;

assign instructionOut[11] = \instructionOut[11]~output_o ;

assign instructionOut[12] = \instructionOut[12]~output_o ;

assign instructionOut[13] = \instructionOut[13]~output_o ;

assign instructionOut[14] = \instructionOut[14]~output_o ;

assign instructionOut[15] = \instructionOut[15]~output_o ;

assign instructionOut[16] = \instructionOut[16]~output_o ;

assign instructionOut[17] = \instructionOut[17]~output_o ;

assign instructionOut[18] = \instructionOut[18]~output_o ;

assign instructionOut[19] = \instructionOut[19]~output_o ;

assign instructionOut[20] = \instructionOut[20]~output_o ;

assign instructionOut[21] = \instructionOut[21]~output_o ;

assign instructionOut[22] = \instructionOut[22]~output_o ;

assign instructionOut[23] = \instructionOut[23]~output_o ;

assign instructionOut[24] = \instructionOut[24]~output_o ;

assign instructionOut[25] = \instructionOut[25]~output_o ;

assign instructionOut[26] = \instructionOut[26]~output_o ;

assign instructionOut[27] = \instructionOut[27]~output_o ;

assign instructionOut[28] = \instructionOut[28]~output_o ;

assign instructionOut[29] = \instructionOut[29]~output_o ;

assign instructionOut[30] = \instructionOut[30]~output_o ;

assign instructionOut[31] = \instructionOut[31]~output_o ;

assign aluCode[0] = \aluCode[0]~output_o ;

assign aluCode[1] = \aluCode[1]~output_o ;

assign aluCode[2] = \aluCode[2]~output_o ;

assign aluCode[3] = \aluCode[3]~output_o ;

assign aluCode[4] = \aluCode[4]~output_o ;

assign aluCode[5] = \aluCode[5]~output_o ;

assign targetRegister = \targetRegister~output_o ;

assign aluSource = \aluSource~output_o ;

assign writeRegister = \writeRegister~output_o ;

assign memoryWrite = \memoryWrite~output_o ;

assign memoryRead = \memoryRead~output_o ;

assign memoryToRegister = \memoryToRegister~output_o ;

assign branch = \branch~output_o ;

assign intermediate[0] = \intermediate[0]~output_o ;

assign intermediate[1] = \intermediate[1]~output_o ;

assign intermediate[2] = \intermediate[2]~output_o ;

assign intermediate[3] = \intermediate[3]~output_o ;

assign intermediate[4] = \intermediate[4]~output_o ;

assign intermediate[5] = \intermediate[5]~output_o ;

assign intermediate[6] = \intermediate[6]~output_o ;

assign intermediate[7] = \intermediate[7]~output_o ;

assign intermediate[8] = \intermediate[8]~output_o ;

assign intermediate[9] = \intermediate[9]~output_o ;

assign intermediate[10] = \intermediate[10]~output_o ;

assign intermediate[11] = \intermediate[11]~output_o ;

assign intermediate[12] = \intermediate[12]~output_o ;

assign intermediate[13] = \intermediate[13]~output_o ;

assign intermediate[14] = \intermediate[14]~output_o ;

assign intermediate[15] = \intermediate[15]~output_o ;

assign intermediate[16] = \intermediate[16]~output_o ;

assign intermediate[17] = \intermediate[17]~output_o ;

assign intermediate[18] = \intermediate[18]~output_o ;

assign intermediate[19] = \intermediate[19]~output_o ;

assign intermediate[20] = \intermediate[20]~output_o ;

assign intermediate[21] = \intermediate[21]~output_o ;

assign intermediate[22] = \intermediate[22]~output_o ;

assign intermediate[23] = \intermediate[23]~output_o ;

assign intermediate[24] = \intermediate[24]~output_o ;

assign intermediate[25] = \intermediate[25]~output_o ;

assign intermediate[26] = \intermediate[26]~output_o ;

assign intermediate[27] = \intermediate[27]~output_o ;

assign intermediate[28] = \intermediate[28]~output_o ;

assign intermediate[29] = \intermediate[29]~output_o ;

assign intermediate[30] = \intermediate[30]~output_o ;

assign intermediate[31] = \intermediate[31]~output_o ;

assign branchSignal = \branchSignal~output_o ;

assign aluBranchSignal = \aluBranchSignal~output_o ;

assign dataA[0] = \dataA[0]~output_o ;

assign dataA[1] = \dataA[1]~output_o ;

assign dataA[2] = \dataA[2]~output_o ;

assign dataA[3] = \dataA[3]~output_o ;

assign dataA[4] = \dataA[4]~output_o ;

assign dataA[5] = \dataA[5]~output_o ;

assign dataA[6] = \dataA[6]~output_o ;

assign dataA[7] = \dataA[7]~output_o ;

assign dataA[8] = \dataA[8]~output_o ;

assign dataA[9] = \dataA[9]~output_o ;

assign dataA[10] = \dataA[10]~output_o ;

assign dataA[11] = \dataA[11]~output_o ;

assign dataA[12] = \dataA[12]~output_o ;

assign dataA[13] = \dataA[13]~output_o ;

assign dataA[14] = \dataA[14]~output_o ;

assign dataA[15] = \dataA[15]~output_o ;

assign dataA[16] = \dataA[16]~output_o ;

assign dataA[17] = \dataA[17]~output_o ;

assign dataA[18] = \dataA[18]~output_o ;

assign dataA[19] = \dataA[19]~output_o ;

assign dataA[20] = \dataA[20]~output_o ;

assign dataA[21] = \dataA[21]~output_o ;

assign dataA[22] = \dataA[22]~output_o ;

assign dataA[23] = \dataA[23]~output_o ;

assign dataA[24] = \dataA[24]~output_o ;

assign dataA[25] = \dataA[25]~output_o ;

assign dataA[26] = \dataA[26]~output_o ;

assign dataA[27] = \dataA[27]~output_o ;

assign dataA[28] = \dataA[28]~output_o ;

assign dataA[29] = \dataA[29]~output_o ;

assign dataA[30] = \dataA[30]~output_o ;

assign dataA[31] = \dataA[31]~output_o ;

assign dataB[0] = \dataB[0]~output_o ;

assign dataB[1] = \dataB[1]~output_o ;

assign dataB[2] = \dataB[2]~output_o ;

assign dataB[3] = \dataB[3]~output_o ;

assign dataB[4] = \dataB[4]~output_o ;

assign dataB[5] = \dataB[5]~output_o ;

assign dataB[6] = \dataB[6]~output_o ;

assign dataB[7] = \dataB[7]~output_o ;

assign dataB[8] = \dataB[8]~output_o ;

assign dataB[9] = \dataB[9]~output_o ;

assign dataB[10] = \dataB[10]~output_o ;

assign dataB[11] = \dataB[11]~output_o ;

assign dataB[12] = \dataB[12]~output_o ;

assign dataB[13] = \dataB[13]~output_o ;

assign dataB[14] = \dataB[14]~output_o ;

assign dataB[15] = \dataB[15]~output_o ;

assign dataB[16] = \dataB[16]~output_o ;

assign dataB[17] = \dataB[17]~output_o ;

assign dataB[18] = \dataB[18]~output_o ;

assign dataB[19] = \dataB[19]~output_o ;

assign dataB[20] = \dataB[20]~output_o ;

assign dataB[21] = \dataB[21]~output_o ;

assign dataB[22] = \dataB[22]~output_o ;

assign dataB[23] = \dataB[23]~output_o ;

assign dataB[24] = \dataB[24]~output_o ;

assign dataB[25] = \dataB[25]~output_o ;

assign dataB[26] = \dataB[26]~output_o ;

assign dataB[27] = \dataB[27]~output_o ;

assign dataB[28] = \dataB[28]~output_o ;

assign dataB[29] = \dataB[29]~output_o ;

assign dataB[30] = \dataB[30]~output_o ;

assign dataB[31] = \dataB[31]~output_o ;

assign dataToWrite[0] = \dataToWrite[0]~output_o ;

assign dataToWrite[1] = \dataToWrite[1]~output_o ;

assign dataToWrite[2] = \dataToWrite[2]~output_o ;

assign dataToWrite[3] = \dataToWrite[3]~output_o ;

assign dataToWrite[4] = \dataToWrite[4]~output_o ;

assign dataToWrite[5] = \dataToWrite[5]~output_o ;

assign dataToWrite[6] = \dataToWrite[6]~output_o ;

assign dataToWrite[7] = \dataToWrite[7]~output_o ;

assign dataToWrite[8] = \dataToWrite[8]~output_o ;

assign dataToWrite[9] = \dataToWrite[9]~output_o ;

assign dataToWrite[10] = \dataToWrite[10]~output_o ;

assign dataToWrite[11] = \dataToWrite[11]~output_o ;

assign dataToWrite[12] = \dataToWrite[12]~output_o ;

assign dataToWrite[13] = \dataToWrite[13]~output_o ;

assign dataToWrite[14] = \dataToWrite[14]~output_o ;

assign dataToWrite[15] = \dataToWrite[15]~output_o ;

assign dataToWrite[16] = \dataToWrite[16]~output_o ;

assign dataToWrite[17] = \dataToWrite[17]~output_o ;

assign dataToWrite[18] = \dataToWrite[18]~output_o ;

assign dataToWrite[19] = \dataToWrite[19]~output_o ;

assign dataToWrite[20] = \dataToWrite[20]~output_o ;

assign dataToWrite[21] = \dataToWrite[21]~output_o ;

assign dataToWrite[22] = \dataToWrite[22]~output_o ;

assign dataToWrite[23] = \dataToWrite[23]~output_o ;

assign dataToWrite[24] = \dataToWrite[24]~output_o ;

assign dataToWrite[25] = \dataToWrite[25]~output_o ;

assign dataToWrite[26] = \dataToWrite[26]~output_o ;

assign dataToWrite[27] = \dataToWrite[27]~output_o ;

assign dataToWrite[28] = \dataToWrite[28]~output_o ;

assign dataToWrite[29] = \dataToWrite[29]~output_o ;

assign dataToWrite[30] = \dataToWrite[30]~output_o ;

assign dataToWrite[31] = \dataToWrite[31]~output_o ;

assign aluSource1[0] = \aluSource1[0]~output_o ;

assign aluSource1[1] = \aluSource1[1]~output_o ;

assign aluSource1[2] = \aluSource1[2]~output_o ;

assign aluSource1[3] = \aluSource1[3]~output_o ;

assign aluSource1[4] = \aluSource1[4]~output_o ;

assign aluSource1[5] = \aluSource1[5]~output_o ;

assign aluSource1[6] = \aluSource1[6]~output_o ;

assign aluSource1[7] = \aluSource1[7]~output_o ;

assign aluSource1[8] = \aluSource1[8]~output_o ;

assign aluSource1[9] = \aluSource1[9]~output_o ;

assign aluSource1[10] = \aluSource1[10]~output_o ;

assign aluSource1[11] = \aluSource1[11]~output_o ;

assign aluSource1[12] = \aluSource1[12]~output_o ;

assign aluSource1[13] = \aluSource1[13]~output_o ;

assign aluSource1[14] = \aluSource1[14]~output_o ;

assign aluSource1[15] = \aluSource1[15]~output_o ;

assign aluSource1[16] = \aluSource1[16]~output_o ;

assign aluSource1[17] = \aluSource1[17]~output_o ;

assign aluSource1[18] = \aluSource1[18]~output_o ;

assign aluSource1[19] = \aluSource1[19]~output_o ;

assign aluSource1[20] = \aluSource1[20]~output_o ;

assign aluSource1[21] = \aluSource1[21]~output_o ;

assign aluSource1[22] = \aluSource1[22]~output_o ;

assign aluSource1[23] = \aluSource1[23]~output_o ;

assign aluSource1[24] = \aluSource1[24]~output_o ;

assign aluSource1[25] = \aluSource1[25]~output_o ;

assign aluSource1[26] = \aluSource1[26]~output_o ;

assign aluSource1[27] = \aluSource1[27]~output_o ;

assign aluSource1[28] = \aluSource1[28]~output_o ;

assign aluSource1[29] = \aluSource1[29]~output_o ;

assign aluSource1[30] = \aluSource1[30]~output_o ;

assign aluSource1[31] = \aluSource1[31]~output_o ;

assign aluSource2[0] = \aluSource2[0]~output_o ;

assign aluSource2[1] = \aluSource2[1]~output_o ;

assign aluSource2[2] = \aluSource2[2]~output_o ;

assign aluSource2[3] = \aluSource2[3]~output_o ;

assign aluSource2[4] = \aluSource2[4]~output_o ;

assign aluSource2[5] = \aluSource2[5]~output_o ;

assign aluSource2[6] = \aluSource2[6]~output_o ;

assign aluSource2[7] = \aluSource2[7]~output_o ;

assign aluSource2[8] = \aluSource2[8]~output_o ;

assign aluSource2[9] = \aluSource2[9]~output_o ;

assign aluSource2[10] = \aluSource2[10]~output_o ;

assign aluSource2[11] = \aluSource2[11]~output_o ;

assign aluSource2[12] = \aluSource2[12]~output_o ;

assign aluSource2[13] = \aluSource2[13]~output_o ;

assign aluSource2[14] = \aluSource2[14]~output_o ;

assign aluSource2[15] = \aluSource2[15]~output_o ;

assign aluSource2[16] = \aluSource2[16]~output_o ;

assign aluSource2[17] = \aluSource2[17]~output_o ;

assign aluSource2[18] = \aluSource2[18]~output_o ;

assign aluSource2[19] = \aluSource2[19]~output_o ;

assign aluSource2[20] = \aluSource2[20]~output_o ;

assign aluSource2[21] = \aluSource2[21]~output_o ;

assign aluSource2[22] = \aluSource2[22]~output_o ;

assign aluSource2[23] = \aluSource2[23]~output_o ;

assign aluSource2[24] = \aluSource2[24]~output_o ;

assign aluSource2[25] = \aluSource2[25]~output_o ;

assign aluSource2[26] = \aluSource2[26]~output_o ;

assign aluSource2[27] = \aluSource2[27]~output_o ;

assign aluSource2[28] = \aluSource2[28]~output_o ;

assign aluSource2[29] = \aluSource2[29]~output_o ;

assign aluSource2[30] = \aluSource2[30]~output_o ;

assign aluSource2[31] = \aluSource2[31]~output_o ;

assign aluError = \aluError~output_o ;

assign aluOut[0] = \aluOut[0]~output_o ;

assign aluOut[1] = \aluOut[1]~output_o ;

assign aluOut[2] = \aluOut[2]~output_o ;

assign aluOut[3] = \aluOut[3]~output_o ;

assign aluOut[4] = \aluOut[4]~output_o ;

assign aluOut[5] = \aluOut[5]~output_o ;

assign aluOut[6] = \aluOut[6]~output_o ;

assign aluOut[7] = \aluOut[7]~output_o ;

assign aluOut[8] = \aluOut[8]~output_o ;

assign aluOut[9] = \aluOut[9]~output_o ;

assign aluOut[10] = \aluOut[10]~output_o ;

assign aluOut[11] = \aluOut[11]~output_o ;

assign aluOut[12] = \aluOut[12]~output_o ;

assign aluOut[13] = \aluOut[13]~output_o ;

assign aluOut[14] = \aluOut[14]~output_o ;

assign aluOut[15] = \aluOut[15]~output_o ;

assign aluOut[16] = \aluOut[16]~output_o ;

assign aluOut[17] = \aluOut[17]~output_o ;

assign aluOut[18] = \aluOut[18]~output_o ;

assign aluOut[19] = \aluOut[19]~output_o ;

assign aluOut[20] = \aluOut[20]~output_o ;

assign aluOut[21] = \aluOut[21]~output_o ;

assign aluOut[22] = \aluOut[22]~output_o ;

assign aluOut[23] = \aluOut[23]~output_o ;

assign aluOut[24] = \aluOut[24]~output_o ;

assign aluOut[25] = \aluOut[25]~output_o ;

assign aluOut[26] = \aluOut[26]~output_o ;

assign aluOut[27] = \aluOut[27]~output_o ;

assign aluOut[28] = \aluOut[28]~output_o ;

assign aluOut[29] = \aluOut[29]~output_o ;

assign aluOut[30] = \aluOut[30]~output_o ;

assign aluOut[31] = \aluOut[31]~output_o ;

assign error = \error~output_o ;

assign overflow = \overflow~output_o ;

assign jump = \jump~output_o ;

assign memoryOut[0] = \memoryOut[0]~output_o ;

assign memoryOut[1] = \memoryOut[1]~output_o ;

assign memoryOut[2] = \memoryOut[2]~output_o ;

assign memoryOut[3] = \memoryOut[3]~output_o ;

assign memoryOut[4] = \memoryOut[4]~output_o ;

assign memoryOut[5] = \memoryOut[5]~output_o ;

assign memoryOut[6] = \memoryOut[6]~output_o ;

assign memoryOut[7] = \memoryOut[7]~output_o ;

assign memoryOut[8] = \memoryOut[8]~output_o ;

assign memoryOut[9] = \memoryOut[9]~output_o ;

assign memoryOut[10] = \memoryOut[10]~output_o ;

assign memoryOut[11] = \memoryOut[11]~output_o ;

assign memoryOut[12] = \memoryOut[12]~output_o ;

assign memoryOut[13] = \memoryOut[13]~output_o ;

assign memoryOut[14] = \memoryOut[14]~output_o ;

assign memoryOut[15] = \memoryOut[15]~output_o ;

assign memoryOut[16] = \memoryOut[16]~output_o ;

assign memoryOut[17] = \memoryOut[17]~output_o ;

assign memoryOut[18] = \memoryOut[18]~output_o ;

assign memoryOut[19] = \memoryOut[19]~output_o ;

assign memoryOut[20] = \memoryOut[20]~output_o ;

assign memoryOut[21] = \memoryOut[21]~output_o ;

assign memoryOut[22] = \memoryOut[22]~output_o ;

assign memoryOut[23] = \memoryOut[23]~output_o ;

assign memoryOut[24] = \memoryOut[24]~output_o ;

assign memoryOut[25] = \memoryOut[25]~output_o ;

assign memoryOut[26] = \memoryOut[26]~output_o ;

assign memoryOut[27] = \memoryOut[27]~output_o ;

assign memoryOut[28] = \memoryOut[28]~output_o ;

assign memoryOut[29] = \memoryOut[29]~output_o ;

assign memoryOut[30] = \memoryOut[30]~output_o ;

assign memoryOut[31] = \memoryOut[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
