
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">

<html xmlns="http://www.w3.org/1999/xhtml" lang="zh_CN">
  <head>
    <meta http-equiv="X-UA-Compatible" content="IE=Edge" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>多核处理器的支持：原子性 &#8212; CC 0.1 文档</title>
    <link rel="stylesheet" href="../_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <link rel="stylesheet" type="text/css" href="../_static/graphviz.css" />
    <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
    <script type="text/javascript" src="../_static/jquery.js"></script>
    <script type="text/javascript" src="../_static/underscore.js"></script>
    <script type="text/javascript" src="../_static/doctools.js"></script>
    <script type="text/javascript" src="../_static/language_data.js"></script>
    <script type="text/javascript" src="../_static/translations.js"></script>
    <link rel="index" title="索引" href="../genindex.html" />
    <link rel="search" title="搜索" href="../search.html" />
    <link rel="next" title="多核处理器的支持：有序性" href="ording.html" />
    <link rel="prev" title="并发：多核处理器的支持" href="index.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <div class="section" id="id1">
<h1>多核处理器的支持：原子性<a class="headerlink" href="#id1" title="永久链接至标题">¶</a></h1>
<div class="admonition note">
<p class="first admonition-title">注解</p>
<p class="last">我们以X86/64体系结构作为讨论对象。</p>
</div>
<div class="graphviz"><object data="../_images/graphviz-3bad3460d3f9838d4dbf550ae9d107d0d4428f32.svg" type="image/svg+xml" class="graphviz">
<p class="warning">digraph atomic1 {
    A [label=&quot;线程1&quot;]
    B [label=&quot;线程2&quot;]
    C [shape = &quot;record&quot; label=&quot; | ... | | &lt;f1&gt; a | | ... |&quot; xlabel=&quot;内存&quot;]
    A -&gt; C:f1 [label=&quot;a=a+1&quot;]
    B -&gt; C:f1 [label=&quot;a=a+2&quot;]
}</p></object></div>
<p>在多核处理器下，两个或多个线程可能在不同核上同时写相同的内存地址，如上图例子中两个线程的操作都是先读取a在内存中的值，
然后加上一个值，在写回内存中，因为这个操作不是原子性的，所以可能存在线程1在读取a的值之后，在没加1之前，a在内存中的值可能已经被在其他核上
执行的线程2改变了，此时线程1用了一个旧值加1然后写回内存中覆盖了线程2更新的a的值。</p>
<p>针对需要原子性的操作的场景，处理器提供了原子操作的支持。</p>
<p>在x86处理器中，这类原子性的操作被叫做
<strong>locked atomic operation</strong>，
这些操作典型应用就是保护共享数据结构，处理器提供了三种机制实现这些操作。</p>
<ol class="arabic simple">
<li>Guarateed atomic operation（有保证的原子操作）</li>
<li>Bus locking（锁住总线的原子操作）</li>
<li>Cache coherency protocols（缓存一致性协议）</li>
</ol>
<div class="section" id="guarateed-atomic-operation">
<h2>Guarateed atomic operation<a class="headerlink" href="#guarateed-atomic-operation" title="永久链接至标题">¶</a></h2>
<p>现代x86/64处理器保证了下面的基础操作都是原子的：</p>
<ol class="arabic simple">
<li>读或写一个byte(1字节)</li>
<li>读或写一个16位对齐的word(2字节)</li>
<li>读或写一个32位对齐的doubleword(4字节)</li>
<li>读或写一个64位对齐的quadword(8字节)</li>
</ol>
<p>这些操作都是被处理器自动原子地执行的，所以才叫做
<strong>Guarateed atomic operation</strong>。</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>所以a=1是原子操作。
</pre></div>
</div>
<div class="admonition important">
<p class="first admonition-title">重要</p>
<p class="last">对齐原因是通过数据总线能够在一个总线周期内访问到数据。如果没有对齐，可能一次访问需要多个周期。</p>
</div>
</div>
<div class="section" id="bus-locking">
<h2>Bus locking<a class="headerlink" href="#bus-locking" title="永久链接至标题">¶</a></h2>
<p>除了基础操作是原子性的之外，处理器还提供了一个LOCK#信号用来锁住系统总线实现原子操作。
当存在有竞争的内存操作的时候，一个线程先发送LOCK信号锁住总线取得总线使用权，那么其他核上执行的线程或其他总线设备的锁住总线请求就会被阻塞，通过锁住总线的
方式阻塞其他未取得总线使用权的线程的操作，从而实现原子操作。</p>
<div class="admonition note">
<p class="first admonition-title">注解</p>
<p class="last">有的处理器体系结构不管操作的内存有没有被L1、L2、L3三级缓存结构缓存，都是锁住内存总线。
有的处理器体系结构在操作的内存被缓存的情况下，只会锁住缓存总线（cache line，缓存锁）。
锁总线的方式对性能是有影响的，应为锁住总线会阻塞其他线程对内存的读写操作。</p>
</div>
<p>Bus Locking提供了两种机制：</p>
<ol class="arabic simple">
<li>自动锁总线（Automatic locking）</li>
<li>软件控制锁总线（Software Controlled Bus Locking）</li>
</ol>
<div class="section" id="automatic-locking">
<h3>Automatic Locking<a class="headerlink" href="#automatic-locking" title="永久链接至标题">¶</a></h3>
<ol class="arabic simple">
<li>执行
<strong>XCHG</strong>
访存指令的时候</li>
<li>设置TSS描述符的B标志位的时候</li>
<li>更新段描述符的时候</li>
<li>更新页目录和页表项的时候</li>
<li>响应中断的时候</li>
</ol>
<p>以上操作都有LOCK语义，处理器会自动锁总线，所以才叫
<strong>Automatic Locking</strong>。
和我们上层相关的有XCHG指令，其他几项都是操作系统关心的。所以我们可以使用XCHG来实现一些原子操作。</p>
</div>
<div class="section" id="software-controlled-bus-locking">
<h3>Software Controlled Bus Locking<a class="headerlink" href="#software-controlled-bus-locking" title="永久链接至标题">¶</a></h3>
<p>除了一些具有LOCK语义的指令操作之外，处理器还提供了显示的方法允许其他一些指令也具有锁住总线的能力。
处理器提供了在一些指令前面显示的加一个LOCK前缀来显示要求锁住总线，使该指令也具有了原子语义，成为了原子操作。</p>
<ol class="arabic simple">
<li>位测试和更改指令(
<strong>BTS</strong>,
<strong>BTR</strong>,
<strong>BTC</strong>)</li>
<li>交换指令(
<strong>XADD</strong>,
<strong>CMPXCHG</strong>,
<strong>CMPXCHG8B</strong>)</li>
<li>LOCK前缀会自动加到
<strong>XCHG</strong>
指令上面</li>
<li>单操作数的算数和逻辑运算指令:
<strong>INC</strong>,
<strong>DEC</strong>,
<strong>NOT</strong>
和
<strong>NEG</strong>
指令</li>
<li>两个操作数的算数和逻辑运算指令:
<strong>ADD</strong>,
<strong>ADC</strong>,
<strong>SUB</strong>,
<strong>SBB</strong>,
<strong>AND</strong>,
<strong>OR</strong>
和
<strong>XOR</strong>
指令</li>
</ol>
<div class="admonition important">
<p class="first admonition-title">重要</p>
<p class="last">Bus Locking对内存地址对齐没有要求，如果一个指令需要多个总线周期才能完成，也不影响原子性，
因为总线都被锁住了，所以对不对齐没有关系，出于对处理器执行性能的考虑，最好还是保持对齐。</p>
</div>
</div>
</div>
<div class="section" id="cache-coherency-protocols">
<h2>Cache coherency protocols<a class="headerlink" href="#cache-coherency-protocols" title="永久链接至标题">¶</a></h2>
<p>Cache coherency protocols是缓存一致性协议，主要是保证了原子操作的正确性。
当频繁访问的内存被L1或L2、L3缓存结构缓存的时候
处理器往往使用缓存一致性协议来确保原子操作在更新完缓存后，数据会被正确的同步到其他核上缓存了相同内存的缓存中和主存中去
，同时缓存一致性协议保证了不允许缓存了相同数据的两个或多个核同时执行更改被缓存了数据的指令
（就是使用了前面提到的缓存锁cache lock机制）。
保证了在不同核上执行的线程看到的数据是一样的，确保了原子操作的正确性。这种机制对对编程来说是透明的。</p>
</div>
<div class="section" id="id2">
<h2>举例<a class="headerlink" href="#id2" title="永久链接至标题">¶</a></h2>
<p>以java的hotspot虚拟机实现的原子操作举例。</p>
<div class="highlight-c++ notranslate"><div class="highlight"><pre><span></span><span class="kr">inline</span> <span class="n">D</span> <span class="n">Atomic</span><span class="o">::</span><span class="n">PlatformAdd</span><span class="o">&lt;</span><span class="mi">4</span><span class="o">&gt;::</span><span class="n">fetch_and_add</span><span class="p">(</span><span class="n">I</span> <span class="n">add_value</span><span class="p">,</span> <span class="n">D</span> <span class="k">volatile</span><span class="o">*</span> <span class="n">dest</span><span class="p">,</span>
                                           <span class="n">atomic_memory_order</span> <span class="n">order</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
    <span class="n">D</span> <span class="n">old_value</span><span class="p">;</span>
    <span class="n">__asm__</span> <span class="nf">volatile</span> <span class="p">(</span>  <span class="s">&quot;lock xaddl %0,(%2)&quot;</span>
                <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">old_value</span><span class="p">)</span>
                <span class="o">:</span> <span class="s">&quot;0&quot;</span> <span class="p">(</span><span class="n">add_value</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">dest</span><span class="p">)</span>
                <span class="o">:</span> <span class="s">&quot;cc&quot;</span><span class="p">,</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
    <span class="k">return</span> <span class="n">old_value</span><span class="p">;</span>
<span class="p">}</span>


<span class="kr">inline</span> <span class="n">T</span> <span class="n">Atomic</span><span class="o">::</span><span class="n">PlatformXchg</span><span class="o">&lt;</span><span class="mi">4</span><span class="o">&gt;::</span><span class="k">operator</span><span class="p">()(</span><span class="n">T</span> <span class="n">exchange_value</span><span class="p">,</span>
                                    <span class="n">T</span> <span class="k">volatile</span><span class="o">*</span> <span class="n">dest</span><span class="p">,</span>
                                    <span class="n">atomic_memory_order</span> <span class="n">order</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
    <span class="n">__asm__</span> <span class="k">volatile</span> <span class="p">(</span>  <span class="s">&quot;xchgl (%2),%0&quot;</span>
                <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">exchange_value</span><span class="p">)</span>
                <span class="o">:</span> <span class="s">&quot;0&quot;</span> <span class="p">(</span><span class="n">exchange_value</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">dest</span><span class="p">)</span>
                <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
    <span class="k">return</span> <span class="n">exchange_value</span><span class="p">;</span>
<span class="p">}</span>

<span class="kr">inline</span> <span class="n">T</span> <span class="n">Atomic</span><span class="o">::</span><span class="n">PlatformCmpxchg</span><span class="o">&lt;</span><span class="mi">1</span><span class="o">&gt;::</span><span class="k">operator</span><span class="p">()(</span><span class="n">T</span> <span class="n">exchange_value</span><span class="p">,</span>
                                            <span class="n">T</span> <span class="k">volatile</span><span class="o">*</span> <span class="n">dest</span><span class="p">,</span>
                                            <span class="n">T</span> <span class="n">compare_value</span><span class="p">,</span>
                                            <span class="n">atomic_memory_order</span> <span class="cm">/* order */</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
    <span class="n">STATIC_ASSERT</span><span class="p">(</span><span class="mi">1</span> <span class="o">==</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">T</span><span class="p">));</span>
    <span class="n">__asm__</span> <span class="nf">volatile</span> <span class="p">(</span><span class="s">&quot;lock cmpxchgb %1,(%3)&quot;</span>
                <span class="o">:</span> <span class="s">&quot;=a&quot;</span> <span class="p">(</span><span class="n">exchange_value</span><span class="p">)</span>
                <span class="o">:</span> <span class="s">&quot;q&quot;</span> <span class="p">(</span><span class="n">exchange_value</span><span class="p">),</span> <span class="s">&quot;a&quot;</span> <span class="p">(</span><span class="n">compare_value</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">dest</span><span class="p">)</span>
                <span class="o">:</span> <span class="s">&quot;cc&quot;</span><span class="p">,</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
    <span class="k">return</span> <span class="n">exchange_value</span><span class="p">;</span>
<span class="p">}</span>

<span class="kr">inline</span> <span class="n">T</span> <span class="n">Atomic</span><span class="o">::</span><span class="n">PlatformCmpxchg</span><span class="o">&lt;</span><span class="mi">4</span><span class="o">&gt;::</span><span class="k">operator</span><span class="p">()(</span><span class="n">T</span> <span class="n">exchange_value</span><span class="p">,</span>
                                            <span class="n">T</span> <span class="k">volatile</span><span class="o">*</span> <span class="n">dest</span><span class="p">,</span>
                                            <span class="n">T</span> <span class="n">compare_value</span><span class="p">,</span>
                                            <span class="n">atomic_memory_order</span> <span class="cm">/* order */</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
    <span class="n">STATIC_ASSERT</span><span class="p">(</span><span class="mi">4</span> <span class="o">==</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">T</span><span class="p">));</span>
    <span class="n">__asm__</span> <span class="nf">volatile</span> <span class="p">(</span><span class="s">&quot;lock cmpxchgl %1,(%3)&quot;</span>
                <span class="o">:</span> <span class="s">&quot;=a&quot;</span> <span class="p">(</span><span class="n">exchange_value</span><span class="p">)</span>
                <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">exchange_value</span><span class="p">),</span> <span class="s">&quot;a&quot;</span> <span class="p">(</span><span class="n">compare_value</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">dest</span><span class="p">)</span>
                <span class="o">:</span> <span class="s">&quot;cc&quot;</span><span class="p">,</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
    <span class="k">return</span> <span class="n">exchange_value</span><span class="p">;</span>
<span class="p">}</span>
</pre></div>
</div>
<p><strong>参考资料</strong></p>
<p><a class="reference external" href="https://software.intel.com/en-us/download/intel-64-and-ia-32-architectures-sdm-volume-3a-system-programming-guide-part-1">Intel® 64 and IA-32 Architectures Software Developer’s Manual Volume 3A: System Programming Guide, Part 1</a></p>
</div>
</div>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">CC</a></h1>



<p class="blurb">日常总结分享</p>






<h3>导航</h3>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../link.html">网络资源</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">并发：多核处理器的支持</a><ul class="current">
<li class="toctree-l2 current"><a class="current reference internal" href="#">多核处理器的支持：原子性</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#guarateed-atomic-operation">Guarateed atomic operation</a></li>
<li class="toctree-l3"><a class="reference internal" href="#bus-locking">Bus locking</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#automatic-locking">Automatic Locking</a></li>
<li class="toctree-l4"><a class="reference internal" href="#software-controlled-bus-locking">Software Controlled Bus Locking</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#cache-coherency-protocols">Cache coherency protocols</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id2">举例</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="ording.html">多核处理器的支持：有序性</a></li>
<li class="toctree-l2"><a class="reference internal" href="coherency.html">多核处理器的支持：缓存一致性</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../rst.html">rst示例</a></li>
<li class="toctree-l1"><a class="reference internal" href="../graphviz.html">graphviz</a></li>
</ul>


<div id="searchbox" style="display: none" role="search">
  <h3>快速搜索</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" />
      <input type="submit" value="转向" />
      <input type="hidden" name="check_keywords" value="yes" />
      <input type="hidden" name="area" value="default" />
    </form>
    </div>
</div>
<script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2019, longxiongqiu.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 1.8.4</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../_sources/并发/atomic.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>