============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Thu May 16 11:15:11 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1190)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
RUN-1001 : Project manager successfully analyzed 56 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.856921s wall, 1.812500s user + 0.046875s system = 1.859375s CPU (100.1%)

RUN-1004 : used memory is 288 MB, reserved memory is 264 MB, peak memory is 293 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "Gamma_Interface/en_state" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net Gamma_Interface/en_state as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net Gamma_Interface/en_state to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 13762 instances
RUN-0007 : 7769 luts, 4473 seqs, 1042 mslices, 310 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 14985 nets
RUN-1001 : 9050 nets have 2 pins
RUN-1001 : 4035 nets have [3 - 5] pins
RUN-1001 : 1309 nets have [6 - 10] pins
RUN-1001 : 355 nets have [11 - 20] pins
RUN-1001 : 225 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    1537     
RUN-1001 :   No   |  No   |  Yes  |    1667     
RUN-1001 :   No   |  Yes  |  No   |     100     
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     387     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  53   |     81     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 177
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13758 instances, 7769 luts, 4473 seqs, 1352 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Huge net cpuresetn with 1391 pins
PHY-0007 : Cell area utilization is 53%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 62370, tnet num: 14937, tinst num: 13758, tnode num: 74884, tedge num: 100027.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.343848s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (100.0%)

RUN-1004 : used memory is 430 MB, reserved memory is 410 MB, peak memory is 430 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14937 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.834317s wall, 1.812500s user + 0.015625s system = 1.828125s CPU (99.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.54536e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13758.
PHY-3001 : Level 1 #clusters 1889.
PHY-3001 : End clustering;  0.083754s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (111.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 53%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.04607e+06, overlap = 536.875
PHY-3002 : Step(2): len = 875122, overlap = 626.125
PHY-3002 : Step(3): len = 649996, overlap = 737.406
PHY-3002 : Step(4): len = 587334, overlap = 778.656
PHY-3002 : Step(5): len = 459572, overlap = 851.469
PHY-3002 : Step(6): len = 396426, overlap = 887.656
PHY-3002 : Step(7): len = 326459, overlap = 922.125
PHY-3002 : Step(8): len = 294747, overlap = 979.594
PHY-3002 : Step(9): len = 252753, overlap = 1005.19
PHY-3002 : Step(10): len = 226844, overlap = 1040.72
PHY-3002 : Step(11): len = 202368, overlap = 1060.94
PHY-3002 : Step(12): len = 185136, overlap = 1077.81
PHY-3002 : Step(13): len = 172782, overlap = 1093.31
PHY-3002 : Step(14): len = 156603, overlap = 1129.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.62885e-06
PHY-3002 : Step(15): len = 158921, overlap = 1073.69
PHY-3002 : Step(16): len = 185576, overlap = 1025.59
PHY-3002 : Step(17): len = 193573, overlap = 1015.97
PHY-3002 : Step(18): len = 201991, overlap = 969.188
PHY-3002 : Step(19): len = 202200, overlap = 951.938
PHY-3002 : Step(20): len = 204977, overlap = 945.938
PHY-3002 : Step(21): len = 202554, overlap = 918.906
PHY-3002 : Step(22): len = 201139, overlap = 912.594
PHY-3002 : Step(23): len = 195560, overlap = 920.594
PHY-3002 : Step(24): len = 195013, overlap = 919.969
PHY-3002 : Step(25): len = 191860, overlap = 927.219
PHY-3002 : Step(26): len = 191119, overlap = 920.438
PHY-3002 : Step(27): len = 188774, overlap = 917.875
PHY-3002 : Step(28): len = 186580, overlap = 904.469
PHY-3002 : Step(29): len = 184839, overlap = 916.656
PHY-3002 : Step(30): len = 183440, overlap = 906.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.2577e-06
PHY-3002 : Step(31): len = 194371, overlap = 866.875
PHY-3002 : Step(32): len = 210780, overlap = 822.156
PHY-3002 : Step(33): len = 218482, overlap = 787.156
PHY-3002 : Step(34): len = 222729, overlap = 764.781
PHY-3002 : Step(35): len = 221799, overlap = 758.25
PHY-3002 : Step(36): len = 222284, overlap = 750.031
PHY-3002 : Step(37): len = 220772, overlap = 743.906
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.51541e-06
PHY-3002 : Step(38): len = 238866, overlap = 753.688
PHY-3002 : Step(39): len = 255782, overlap = 731.469
PHY-3002 : Step(40): len = 263902, overlap = 713.531
PHY-3002 : Step(41): len = 267202, overlap = 696.719
PHY-3002 : Step(42): len = 264135, overlap = 689.031
PHY-3002 : Step(43): len = 261683, overlap = 684.969
PHY-3002 : Step(44): len = 259218, overlap = 685.656
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.30308e-05
PHY-3002 : Step(45): len = 278375, overlap = 673.031
PHY-3002 : Step(46): len = 293079, overlap = 602.375
PHY-3002 : Step(47): len = 300678, overlap = 550.156
PHY-3002 : Step(48): len = 305122, overlap = 547.625
PHY-3002 : Step(49): len = 305426, overlap = 550.25
PHY-3002 : Step(50): len = 304892, overlap = 543.438
PHY-3002 : Step(51): len = 303288, overlap = 534.344
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.60616e-05
PHY-3002 : Step(52): len = 326765, overlap = 487.969
PHY-3002 : Step(53): len = 345832, overlap = 454.531
PHY-3002 : Step(54): len = 355138, overlap = 439
PHY-3002 : Step(55): len = 361520, overlap = 436.562
PHY-3002 : Step(56): len = 363505, overlap = 437.219
PHY-3002 : Step(57): len = 364722, overlap = 409.156
PHY-3002 : Step(58): len = 360918, overlap = 428.688
PHY-3002 : Step(59): len = 360743, overlap = 413.125
PHY-3002 : Step(60): len = 359610, overlap = 423.438
PHY-3002 : Step(61): len = 359407, overlap = 417.719
PHY-3002 : Step(62): len = 358136, overlap = 419.094
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.21233e-05
PHY-3002 : Step(63): len = 379061, overlap = 383.156
PHY-3002 : Step(64): len = 393795, overlap = 349.625
PHY-3002 : Step(65): len = 397640, overlap = 336.812
PHY-3002 : Step(66): len = 399503, overlap = 331.469
PHY-3002 : Step(67): len = 402744, overlap = 333.375
PHY-3002 : Step(68): len = 405949, overlap = 326.781
PHY-3002 : Step(69): len = 405494, overlap = 340.25
PHY-3002 : Step(70): len = 406300, overlap = 351.688
PHY-3002 : Step(71): len = 407318, overlap = 358.344
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000104247
PHY-3002 : Step(72): len = 426353, overlap = 307.062
PHY-3002 : Step(73): len = 440968, overlap = 279.406
PHY-3002 : Step(74): len = 443678, overlap = 273.844
PHY-3002 : Step(75): len = 444605, overlap = 274.25
PHY-3002 : Step(76): len = 447199, overlap = 276.375
PHY-3002 : Step(77): len = 450048, overlap = 238.969
PHY-3002 : Step(78): len = 449920, overlap = 221.25
PHY-3002 : Step(79): len = 449374, overlap = 222.625
PHY-3002 : Step(80): len = 450040, overlap = 204.406
PHY-3002 : Step(81): len = 450840, overlap = 184.562
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000208493
PHY-3002 : Step(82): len = 465553, overlap = 179.969
PHY-3002 : Step(83): len = 475247, overlap = 187.781
PHY-3002 : Step(84): len = 476661, overlap = 192.062
PHY-3002 : Step(85): len = 478136, overlap = 196.062
PHY-3002 : Step(86): len = 480048, overlap = 185.562
PHY-3002 : Step(87): len = 482534, overlap = 175.406
PHY-3002 : Step(88): len = 481338, overlap = 168.062
PHY-3002 : Step(89): len = 481384, overlap = 166.469
PHY-3002 : Step(90): len = 483281, overlap = 165.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000416986
PHY-3002 : Step(91): len = 493686, overlap = 167.281
PHY-3002 : Step(92): len = 501118, overlap = 159.781
PHY-3002 : Step(93): len = 501551, overlap = 151.094
PHY-3002 : Step(94): len = 502073, overlap = 155.688
PHY-3002 : Step(95): len = 504877, overlap = 157.625
PHY-3002 : Step(96): len = 506677, overlap = 148.719
PHY-3002 : Step(97): len = 505529, overlap = 152.062
PHY-3002 : Step(98): len = 505900, overlap = 151.594
PHY-3002 : Step(99): len = 507341, overlap = 145.688
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000833972
PHY-3002 : Step(100): len = 513824, overlap = 132.5
PHY-3002 : Step(101): len = 519112, overlap = 125.781
PHY-3002 : Step(102): len = 519726, overlap = 119.281
PHY-3002 : Step(103): len = 520364, overlap = 114.625
PHY-3002 : Step(104): len = 523380, overlap = 113.781
PHY-3002 : Step(105): len = 525110, overlap = 109.25
PHY-3002 : Step(106): len = 524731, overlap = 113.844
PHY-3002 : Step(107): len = 525363, overlap = 115.969
PHY-3002 : Step(108): len = 528183, overlap = 120.156
PHY-3002 : Step(109): len = 529628, overlap = 132.812
PHY-3002 : Step(110): len = 528847, overlap = 135.531
PHY-3002 : Step(111): len = 528616, overlap = 139.531
PHY-3002 : Step(112): len = 529589, overlap = 137.719
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00159653
PHY-3002 : Step(113): len = 532766, overlap = 131.406
PHY-3002 : Step(114): len = 535901, overlap = 125.125
PHY-3002 : Step(115): len = 537236, overlap = 130.531
PHY-3002 : Step(116): len = 537844, overlap = 126.156
PHY-3002 : Step(117): len = 538496, overlap = 126.938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023940s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (130.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/14985.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 680072, over cnt = 1693(4%), over = 8813, worst = 43
PHY-1001 : End global iterations;  0.657913s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (152.0%)

PHY-1001 : Congestion index: top1 = 100.65, top5 = 74.13, top10 = 60.78, top15 = 52.91.
PHY-3001 : End congestion estimation;  0.867892s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (140.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14937 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.560193s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000140616
PHY-3002 : Step(118): len = 575597, overlap = 78.6562
PHY-3002 : Step(119): len = 573885, overlap = 76.8438
PHY-3002 : Step(120): len = 572946, overlap = 71.875
PHY-3002 : Step(121): len = 573087, overlap = 70.1875
PHY-3002 : Step(122): len = 574726, overlap = 68.9688
PHY-3002 : Step(123): len = 575535, overlap = 67.7188
PHY-3002 : Step(124): len = 571891, overlap = 58.7812
PHY-3002 : Step(125): len = 567544, overlap = 57.75
PHY-3002 : Step(126): len = 561219, overlap = 58.2188
PHY-3002 : Step(127): len = 556573, overlap = 59.7188
PHY-3002 : Step(128): len = 552632, overlap = 57.7188
PHY-3002 : Step(129): len = 548223, overlap = 57.4375
PHY-3002 : Step(130): len = 542700, overlap = 48.75
PHY-3002 : Step(131): len = 537052, overlap = 40.875
PHY-3002 : Step(132): len = 534020, overlap = 38.9375
PHY-3002 : Step(133): len = 531059, overlap = 37.9062
PHY-3002 : Step(134): len = 527435, overlap = 38.9062
PHY-3002 : Step(135): len = 524523, overlap = 32.1562
PHY-3002 : Step(136): len = 521609, overlap = 31.4688
PHY-3002 : Step(137): len = 519790, overlap = 32.9375
PHY-3002 : Step(138): len = 518258, overlap = 34.5312
PHY-3002 : Step(139): len = 516643, overlap = 38.5
PHY-3002 : Step(140): len = 515385, overlap = 45.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000281231
PHY-3002 : Step(141): len = 518098, overlap = 39.1875
PHY-3002 : Step(142): len = 520010, overlap = 37.5625
PHY-3002 : Step(143): len = 521206, overlap = 40.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000548164
PHY-3002 : Step(144): len = 524559, overlap = 36.25
PHY-3002 : Step(145): len = 536870, overlap = 36.75
PHY-3002 : Step(146): len = 544244, overlap = 38.9375
PHY-3002 : Step(147): len = 546173, overlap = 46.5
PHY-3002 : Step(148): len = 545975, overlap = 48.2188
PHY-3002 : Step(149): len = 544366, overlap = 49.2188
PHY-3002 : Step(150): len = 541685, overlap = 50.1562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00107674
PHY-3002 : Step(151): len = 543406, overlap = 48.625
PHY-3002 : Step(152): len = 544604, overlap = 48.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 154/14985.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 647120, over cnt = 2359(6%), over = 10460, worst = 46
PHY-1001 : End global iterations;  0.897715s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (172.3%)

PHY-1001 : Congestion index: top1 = 78.19, top5 = 62.10, top10 = 54.61, top15 = 49.90.
PHY-3001 : End congestion estimation;  1.140461s wall, 1.781250s user + 0.015625s system = 1.796875s CPU (157.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14937 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.695838s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (98.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000266098
PHY-3002 : Step(153): len = 552160, overlap = 218.781
PHY-3002 : Step(154): len = 551395, overlap = 168.188
PHY-3002 : Step(155): len = 552507, overlap = 145.344
PHY-3002 : Step(156): len = 553843, overlap = 131.656
PHY-3002 : Step(157): len = 554690, overlap = 137.562
PHY-3002 : Step(158): len = 555621, overlap = 133.562
PHY-3002 : Step(159): len = 556553, overlap = 125.75
PHY-3002 : Step(160): len = 556325, overlap = 130.906
PHY-3002 : Step(161): len = 555945, overlap = 128.281
PHY-3002 : Step(162): len = 554950, overlap = 131.406
PHY-3002 : Step(163): len = 553835, overlap = 138.625
PHY-3002 : Step(164): len = 552613, overlap = 144.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000532196
PHY-3002 : Step(165): len = 558142, overlap = 131.562
PHY-3002 : Step(166): len = 562561, overlap = 119
PHY-3002 : Step(167): len = 565539, overlap = 115.219
PHY-3002 : Step(168): len = 565923, overlap = 119
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00106439
PHY-3002 : Step(169): len = 568790, overlap = 115.594
PHY-3002 : Step(170): len = 572309, overlap = 104.406
PHY-3002 : Step(171): len = 579079, overlap = 95.5312
PHY-3002 : Step(172): len = 584368, overlap = 93.6875
PHY-3002 : Step(173): len = 586231, overlap = 95.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00212878
PHY-3002 : Step(174): len = 587833, overlap = 95.5
PHY-3002 : Step(175): len = 589876, overlap = 92.9062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 62370, tnet num: 14937, tinst num: 13758, tnode num: 74884, tedge num: 100027.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.550951s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (99.7%)

RUN-1004 : used memory is 477 MB, reserved memory is 461 MB, peak memory is 565 MB
OPT-1001 : Total overflow 410.72 peak overflow 4.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 705/14985.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 704512, over cnt = 2702(7%), over = 9913, worst = 26
PHY-1001 : End global iterations;  0.946086s wall, 1.609375s user + 0.046875s system = 1.656250s CPU (175.1%)

PHY-1001 : Congestion index: top1 = 76.31, top5 = 60.51, top10 = 53.42, top15 = 49.16.
PHY-1001 : End incremental global routing;  1.135496s wall, 1.781250s user + 0.046875s system = 1.828125s CPU (161.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14937 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.578053s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (100.0%)

OPT-1001 : 6 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13627 has valid locations, 79 needs to be replaced
PHY-3001 : design contains 13831 instances, 7772 luts, 4543 seqs, 1352 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 595957
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12764/15058.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 710008, over cnt = 2709(7%), over = 9954, worst = 26
PHY-1001 : End global iterations;  0.127076s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (110.7%)

PHY-1001 : Congestion index: top1 = 76.21, top5 = 60.56, top10 = 53.52, top15 = 49.28.
PHY-3001 : End congestion estimation;  0.322748s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (101.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 62659, tnet num: 15010, tinst num: 13831, tnode num: 75383, tedge num: 100459.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.486014s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (99.9%)

RUN-1004 : used memory is 522 MB, reserved memory is 515 MB, peak memory is 572 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.077356s wall, 2.015625s user + 0.062500s system = 2.078125s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(176): len = 595795, overlap = 0.5
PHY-3002 : Step(177): len = 595795, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 60%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12831/15058.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 709936, over cnt = 2709(7%), over = 9957, worst = 26
PHY-1001 : End global iterations;  0.091268s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (137.0%)

PHY-1001 : Congestion index: top1 = 76.16, top5 = 60.56, top10 = 53.51, top15 = 49.27.
PHY-3001 : End congestion estimation;  0.287981s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (108.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.580088s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00249954
PHY-3002 : Step(178): len = 595759, overlap = 92.9062
PHY-3002 : Step(179): len = 595775, overlap = 93.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00499908
PHY-3002 : Step(180): len = 595716, overlap = 92.9688
PHY-3002 : Step(181): len = 595753, overlap = 92.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00999816
PHY-3002 : Step(182): len = 595743, overlap = 92.9688
PHY-3002 : Step(183): len = 595814, overlap = 92.9688
PHY-3001 : Final: Len = 595814, Over = 92.9688
PHY-3001 : End incremental placement;  3.893666s wall, 4.125000s user + 0.375000s system = 4.500000s CPU (115.6%)

OPT-1001 : Total overflow 411.72 peak overflow 4.97
OPT-1001 : End high-fanout net optimization;  5.968908s wall, 6.906250s user + 0.421875s system = 7.328125s CPU (122.8%)

OPT-1001 : Current memory(MB): used = 571, reserve = 559, peak = 585.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12797/15058.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 709672, over cnt = 2693(7%), over = 9820, worst = 26
PHY-1002 : len = 766456, over cnt = 1760(5%), over = 4341, worst = 26
PHY-1002 : len = 793640, over cnt = 700(1%), over = 1608, worst = 16
PHY-1002 : len = 809112, over cnt = 152(0%), over = 261, worst = 9
PHY-1002 : len = 812552, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.440840s wall, 2.234375s user + 0.031250s system = 2.265625s CPU (157.2%)

PHY-1001 : Congestion index: top1 = 60.73, top5 = 52.85, top10 = 48.51, top15 = 45.66.
OPT-1001 : End congestion update;  1.648699s wall, 2.437500s user + 0.031250s system = 2.468750s CPU (149.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15010 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.482849s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.3%)

OPT-0007 : Start: WNS 2362 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2412 TNS 0 NUM_FEPS 0 with 14 cells processed and 800 slack improved
OPT-0007 : Iter 2: improved WNS 2412 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  2.150812s wall, 2.937500s user + 0.031250s system = 2.968750s CPU (138.0%)

OPT-1001 : Current memory(MB): used = 551, reserve = 540, peak = 585.
OPT-1001 : End physical optimization;  9.918148s wall, 11.640625s user + 0.468750s system = 12.109375s CPU (122.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7772 LUT to BLE ...
SYN-4008 : Packed 7772 LUT and 2421 SEQ to BLE.
SYN-4003 : Packing 2122 remaining SEQ's ...
SYN-4005 : Packed 1699 SEQ with LUT/SLICE
SYN-4006 : 3903 single LUT's are left
SYN-4006 : 423 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8195/9873 primitive instances ...
PHY-3001 : End packing;  0.931109s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (100.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5962 instances
RUN-1001 : 2897 mslices, 2897 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 12902 nets
RUN-1001 : 6751 nets have 2 pins
RUN-1001 : 4084 nets have [3 - 5] pins
RUN-1001 : 1394 nets have [6 - 10] pins
RUN-1001 : 399 nets have [11 - 20] pins
RUN-1001 : 268 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 5958 instances, 5794 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : After packing: Len = 605327, Over = 195.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6249/12902.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 778568, over cnt = 1720(4%), over = 2754, worst = 8
PHY-1002 : len = 784592, over cnt = 1129(3%), over = 1607, worst = 7
PHY-1002 : len = 798280, over cnt = 347(0%), over = 454, worst = 6
PHY-1002 : len = 802992, over cnt = 95(0%), over = 112, worst = 6
PHY-1002 : len = 806112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.310851s wall, 2.000000s user + 0.000000s system = 2.000000s CPU (152.6%)

PHY-1001 : Congestion index: top1 = 61.83, top5 = 53.40, top10 = 48.66, top15 = 45.71.
PHY-3001 : End congestion estimation;  1.576147s wall, 2.250000s user + 0.000000s system = 2.250000s CPU (142.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 56599, tnet num: 12854, tinst num: 5958, tnode num: 66679, tedge num: 95045.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.780098s wall, 1.765625s user + 0.015625s system = 1.781250s CPU (100.1%)

RUN-1004 : used memory is 512 MB, reserved memory is 501 MB, peak memory is 585 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.347622s wall, 2.328125s user + 0.031250s system = 2.359375s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.87518e-05
PHY-3002 : Step(184): len = 583464, overlap = 211.5
PHY-3002 : Step(185): len = 572233, overlap = 236.5
PHY-3002 : Step(186): len = 566597, overlap = 241.5
PHY-3002 : Step(187): len = 562659, overlap = 249.5
PHY-3002 : Step(188): len = 558963, overlap = 259.25
PHY-3002 : Step(189): len = 557161, overlap = 256.75
PHY-3002 : Step(190): len = 555628, overlap = 261.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000137504
PHY-3002 : Step(191): len = 567947, overlap = 237.5
PHY-3002 : Step(192): len = 572275, overlap = 233.25
PHY-3002 : Step(193): len = 574758, overlap = 219
PHY-3002 : Step(194): len = 576666, overlap = 215
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000275007
PHY-3002 : Step(195): len = 585576, overlap = 194.75
PHY-3002 : Step(196): len = 593866, overlap = 172.75
PHY-3002 : Step(197): len = 599325, overlap = 165.5
PHY-3002 : Step(198): len = 599892, overlap = 165.75
PHY-3002 : Step(199): len = 599670, overlap = 165.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.930773s wall, 1.234375s user + 1.203125s system = 2.437500s CPU (261.9%)

PHY-3001 : Trial Legalized: Len = 659158
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 64%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 662/12902.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 798944, over cnt = 2258(6%), over = 3944, worst = 7
PHY-1002 : len = 815560, over cnt = 1297(3%), over = 1942, worst = 7
PHY-1002 : len = 833224, over cnt = 416(1%), over = 599, worst = 7
PHY-1002 : len = 839232, over cnt = 152(0%), over = 212, worst = 5
PHY-1002 : len = 842768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.973142s wall, 3.203125s user + 0.093750s system = 3.296875s CPU (167.1%)

PHY-1001 : Congestion index: top1 = 58.36, top5 = 52.26, top10 = 48.61, top15 = 46.03.
PHY-3001 : End congestion estimation;  2.260258s wall, 3.500000s user + 0.093750s system = 3.593750s CPU (159.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.563593s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000179306
PHY-3002 : Step(200): len = 635489, overlap = 30.75
PHY-3002 : Step(201): len = 624553, overlap = 54.25
PHY-3002 : Step(202): len = 616708, overlap = 79
PHY-3002 : Step(203): len = 612869, overlap = 92.25
PHY-3002 : Step(204): len = 611105, overlap = 103.5
PHY-3002 : Step(205): len = 610330, overlap = 109
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000358611
PHY-3002 : Step(206): len = 618644, overlap = 99.5
PHY-3002 : Step(207): len = 622209, overlap = 91.5
PHY-3002 : Step(208): len = 624375, overlap = 85.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020198s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.4%)

PHY-3001 : Legalized: Len = 643507, Over = 0
PHY-3001 : Spreading special nets. 101 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.046110s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.7%)

PHY-3001 : 146 instances has been re-located, deltaX = 36, deltaY = 91, maxDist = 2.
PHY-3001 : Final: Len = 645342, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 56599, tnet num: 12854, tinst num: 5959, tnode num: 66679, tedge num: 95045.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.037422s wall, 2.031250s user + 0.000000s system = 2.031250s CPU (99.7%)

RUN-1004 : used memory is 517 MB, reserved memory is 512 MB, peak memory is 589 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3729/12902.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 799040, over cnt = 2089(5%), over = 3492, worst = 7
PHY-1002 : len = 810920, over cnt = 1236(3%), over = 1811, worst = 6
PHY-1002 : len = 829192, over cnt = 258(0%), over = 376, worst = 5
PHY-1002 : len = 833696, over cnt = 69(0%), over = 93, worst = 4
PHY-1002 : len = 834936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.863321s wall, 2.781250s user + 0.093750s system = 2.875000s CPU (154.3%)

PHY-1001 : Congestion index: top1 = 57.24, top5 = 52.27, top10 = 48.35, top15 = 45.78.
PHY-1001 : End incremental global routing;  2.119203s wall, 3.031250s user + 0.093750s system = 3.125000s CPU (147.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12854 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.594820s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (99.8%)

OPT-1001 : 4 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5829 has valid locations, 17 needs to be replaced
PHY-3001 : design contains 5972 instances, 5807 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 648104
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11825/12912.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 837976, over cnt = 66(0%), over = 81, worst = 4
PHY-1002 : len = 838200, over cnt = 22(0%), over = 24, worst = 2
PHY-1002 : len = 838336, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 838392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.483108s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.3%)

PHY-1001 : Congestion index: top1 = 57.35, top5 = 52.43, top10 = 48.54, top15 = 45.94.
PHY-3001 : End congestion estimation;  0.735692s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (99.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 56739, tnet num: 12864, tinst num: 5972, tnode num: 66847, tedge num: 95246.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.932198s wall, 1.937500s user + 0.000000s system = 1.937500s CPU (100.3%)

RUN-1004 : used memory is 543 MB, reserved memory is 537 MB, peak memory is 593 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.522765s wall, 2.515625s user + 0.015625s system = 2.531250s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(209): len = 647235, overlap = 0
PHY-3002 : Step(210): len = 646812, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 11809/12912.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 836520, over cnt = 53(0%), over = 66, worst = 6
PHY-1002 : len = 836624, over cnt = 25(0%), over = 28, worst = 2
PHY-1002 : len = 836744, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 836904, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 836920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.623896s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (100.2%)

PHY-1001 : Congestion index: top1 = 57.39, top5 = 52.30, top10 = 48.37, top15 = 45.84.
PHY-3001 : End congestion estimation;  0.862775s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.577459s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000371317
PHY-3002 : Step(211): len = 646764, overlap = 1.25
PHY-3002 : Step(212): len = 646907, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006375s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 646946, Over = 0
PHY-3001 : End spreading;  0.036686s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (127.8%)

PHY-3001 : Final: Len = 646946, Over = 0
PHY-3001 : End incremental placement;  5.115113s wall, 5.234375s user + 0.125000s system = 5.359375s CPU (104.8%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  8.191332s wall, 9.375000s user + 0.250000s system = 9.625000s CPU (117.5%)

OPT-1001 : Current memory(MB): used = 600, reserve = 592, peak = 602.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11817/12912.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 836888, over cnt = 57(0%), over = 62, worst = 3
PHY-1002 : len = 837112, over cnt = 14(0%), over = 16, worst = 2
PHY-1002 : len = 837256, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 837272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.492079s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (98.4%)

PHY-1001 : Congestion index: top1 = 57.39, top5 = 52.24, top10 = 48.36, top15 = 45.85.
OPT-1001 : End congestion update;  0.735089s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (99.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.453721s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.9%)

OPT-0007 : Start: WNS 2289 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5846 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5972 instances, 5807 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Initial: Len = 647970, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.036579s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (128.1%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 647954, Over = 0
PHY-3001 : End incremental legalization;  0.310067s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (100.8%)

OPT-0007 : Iter 1: improved WNS 2722 TNS 0 NUM_FEPS 0 with 6 cells processed and 1365 slack improved
OPT-0007 : Iter 2: improved WNS 2722 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.573894s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (106.2%)

OPT-1001 : Current memory(MB): used = 600, reserve = 592, peak = 602.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.442720s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (98.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11806/12912.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 838032, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 838024, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 838088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.329296s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (99.6%)

PHY-1001 : Congestion index: top1 = 57.39, top5 = 52.24, top10 = 48.36, top15 = 45.85.
PHY-1001 : End incremental global routing;  0.586873s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (98.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.568653s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (101.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11836/12912.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 838088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.110006s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.4%)

PHY-1001 : Congestion index: top1 = 57.39, top5 = 52.24, top10 = 48.36, top15 = 45.85.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.534488s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (99.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2722 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 57.000000
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2722ps with logic level 1 
RUN-1001 :       #2 path slack 2722ps with logic level 1 
OPT-1001 : End physical optimization;  14.471221s wall, 15.765625s user + 0.265625s system = 16.031250s CPU (110.8%)

RUN-1003 : finish command "place" in  46.726852s wall, 73.015625s user + 7.625000s system = 80.640625s CPU (172.6%)

RUN-1004 : used memory is 503 MB, reserved memory is 488 MB, peak memory is 602 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.498063s wall, 2.546875s user + 0.046875s system = 2.593750s CPU (173.1%)

RUN-1004 : used memory is 503 MB, reserved memory is 490 MB, peak memory is 602 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 5976 instances
RUN-1001 : 2903 mslices, 2904 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 12912 nets
RUN-1001 : 6739 nets have 2 pins
RUN-1001 : 4089 nets have [3 - 5] pins
RUN-1001 : 1399 nets have [6 - 10] pins
RUN-1001 : 403 nets have [11 - 20] pins
RUN-1001 : 276 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 56739, tnet num: 12864, tinst num: 5972, tnode num: 66847, tedge num: 95246.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.772418s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (100.5%)

RUN-1004 : used memory is 517 MB, reserved memory is 513 MB, peak memory is 602 MB
PHY-1001 : 2903 mslices, 2904 lslices, 115 pads, 36 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 777072, over cnt = 2191(6%), over = 3948, worst = 8
PHY-1002 : len = 791864, over cnt = 1390(3%), over = 2201, worst = 7
PHY-1002 : len = 809512, over cnt = 674(1%), over = 998, worst = 7
PHY-1002 : len = 823696, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 823824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.842787s wall, 2.875000s user + 0.109375s system = 2.984375s CPU (161.9%)

PHY-1001 : Congestion index: top1 = 57.26, top5 = 51.72, top10 = 48.17, top15 = 45.65.
PHY-1001 : End global routing;  2.122763s wall, 3.156250s user + 0.109375s system = 3.265625s CPU (153.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 589, reserve = 582, peak = 602.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Gamma_Interface/en_state_syn_4 will be merged with clock Gamma_Interface/en_state
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 850, reserve = 845, peak = 850.
PHY-1001 : End build detailed router design. 4.379792s wall, 4.359375s user + 0.031250s system = 4.390625s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 169120, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.164693s wall, 3.156250s user + 0.000000s system = 3.156250s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 886, reserve = 882, peak = 886.
PHY-1001 : End phase 1; 3.170347s wall, 3.171875s user + 0.000000s system = 3.171875s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 6789 net; 11.121896s wall, 11.125000s user + 0.000000s system = 11.125000s CPU (100.0%)

PHY-1022 : len = 1.66e+06, over cnt = 2208(0%), over = 2229, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 897, reserve = 891, peak = 897.
PHY-1001 : End initial routed; 38.539332s wall, 53.625000s user + 0.187500s system = 53.812500s CPU (139.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11751(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.176   |   0.000   |   0   
RUN-1001 :   Hold   |  -0.018   |  -0.142   |  19   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.816022s wall, 2.812500s user + 0.000000s system = 2.812500s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 904, reserve = 899, peak = 904.
PHY-1001 : End phase 2; 41.355436s wall, 56.437500s user + 0.187500s system = 56.625000s CPU (136.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.66e+06, over cnt = 2208(0%), over = 2229, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.135692s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.63317e+06, over cnt = 851(0%), over = 853, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 3.121619s wall, 3.718750s user + 0.000000s system = 3.718750s CPU (119.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.62991e+06, over cnt = 179(0%), over = 179, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.372343s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (111.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.6315e+06, over cnt = 45(0%), over = 45, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.529826s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (106.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.63248e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.408518s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.63282e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.236129s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11751(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.035   |   0.000   |   0   
RUN-1001 :   Hold   |  -0.018   |  -0.142   |  19   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.924868s wall, 2.921875s user + 0.000000s system = 2.921875s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 656 feed throughs used by 418 nets
PHY-1001 : End commit to database; 1.981534s wall, 1.984375s user + 0.000000s system = 1.984375s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 981, reserve = 978, peak = 981.
PHY-1001 : End phase 3; 11.073088s wall, 11.875000s user + 0.000000s system = 11.875000s CPU (107.2%)

PHY-1003 : Routed, final wirelength = 1.63282e+06
PHY-1001 : Current memory(MB): used = 984, reserve = 982, peak = 984.
PHY-1001 : End export database. 0.129152s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.8%)

PHY-1001 : End detail routing;  60.465272s wall, 76.312500s user + 0.234375s system = 76.546875s CPU (126.6%)

RUN-1003 : finish command "route" in  65.064040s wall, 81.921875s user + 0.359375s system = 82.281250s CPU (126.5%)

RUN-1004 : used memory is 920 MB, reserved memory is 924 MB, peak memory is 984 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                    10792   out of  19600   55.06%
#reg                     4553   out of  19600   23.23%
#le                     11215
  #lut only              6662   out of  11215   59.40%
  #reg only               423   out of  11215    3.77%
  #lut&reg               4130   out of  11215   36.83%
#dsp                        3   out of     29   10.34%
#bram                      28   out of     64   43.75%
  #bram9k                  28
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1450
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             1202
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             193
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            84
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   54
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             39
#7        Gamma_Interface/en_state                                                                    GCLK               lslice             Gamma_Interface/en_state_reg_syn_9.q1     14
#8        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               lslice             SEG_Interface/smg_inst/reg0_syn_136.q0    2
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        H16        LVCMOS25          N/A           N/A        NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        C13        LVCMOS25           8            N/A        NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |11215  |9452    |1340    |4557    |36      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |618    |515     |84      |326     |0       |0       |
|    SD_top_inst                   |SD_top                                             |594    |491     |84      |303     |0       |0       |
|      sd_init_inst                |sd_init                                            |123    |95      |18      |67      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |243    |208     |26      |122     |0       |0       |
|      sd_read_inst                |sd_read                                            |228    |188     |40      |114     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |10     |10      |0       |4       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |435    |294     |71      |313     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |133    |108     |3       |129     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |59     |44      |3       |55      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Curve_Gamma_2P2_inst_blue       |Curve_Gamma_2P2                                    |6      |6       |0       |6       |0       |0       |
|  Curve_Gamma_2P2_inst_green      |Curve_Gamma_2P2                                    |8      |7       |0       |8       |0       |0       |
|  Curve_Gamma_2P2_inst_red        |Curve_Gamma_2P2                                    |4      |4       |0       |4       |0       |0       |
|  Gamma_Interface                 |AHBlite_Gamma                                      |4      |4       |0       |4       |0       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |8      |8       |0       |8       |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |8      |8       |0       |8       |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |2      |2       |0       |2       |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |4      |4       |0       |4       |0       |0       |
|  MedFilter_Interface             |AHBlite_MedFilter                                  |2      |2       |0       |2       |0       |0       |
|  PINTO_Interface                 |AHBlite_PINTO                                      |2      |2       |0       |2       |0       |0       |
|  PINTO_inst                      |PINTO                                              |1176   |752     |269     |666     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |312    |205     |3       |308     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |105    |6       |3       |101     |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |14     |14      |0       |13      |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |55     |55      |0       |22      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |4      |4       |0       |2       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |5      |5       |0       |2       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |55     |40      |5       |36      |0       |0       |
|    smg_inst                      |smg                                                |41     |36      |5       |22      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |84     |66      |18      |48      |0       |0       |
|  UART1_RX                        |UART_RX                                            |28     |28      |0       |24      |0       |0       |
|  UART1_TX                        |UART_TX                                            |74     |74      |0       |19      |0       |0       |
|    FIFO                          |FIFO                                               |52     |52      |0       |11      |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |2      |2       |0       |2       |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |16     |13      |3       |8       |0       |0       |
|  kb                              |Keyboard                                           |294    |246     |48      |143     |0       |0       |
|  med_filter_proc__red_inst       |med_filter_proc                                    |703    |482     |193     |268     |12      |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |124    |100     |3       |120     |12      |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |49     |27      |3       |45      |12      |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|  med_filter_proc_green_inst      |med_filter_proc                                    |668    |468     |190     |260     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |99     |93      |0       |99      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |24     |18      |0       |24      |0       |0       |
|  med_filter_proc_inst            |med_filter_proc                                    |635    |421     |190     |288     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |90     |75      |0       |90      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |19     |8       |0       |19      |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |644    |469     |101     |391     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |644    |469     |101     |391     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |271    |218     |40      |133     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |48     |48      |0       |25      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |172    |127     |40      |58      |0       |0       |
|        u_sdram_data              |sdram_data                                         |51     |43      |0       |50      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |373    |251     |61      |258     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |126    |86      |17      |100     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |6      |6       |0       |6       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |33     |25      |0       |33      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |29     |28      |0       |29      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |140    |85      |18      |114     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |20     |17      |0       |20      |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |38     |27      |0       |38      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |24     |18      |0       |24      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |345    |283     |54      |168     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |345    |283     |54      |168     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |101    |83      |18      |47      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |102    |83      |18      |45      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |102    |84      |18      |37      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |14     |11      |0       |14      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |2      |2       |0       |2       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |14     |10      |0       |14      |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |10     |10      |0       |9       |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5131   |5077    |46      |1456    |0       |3       |
|  video_driver_inst               |video_driver                                       |157    |88      |68      |37      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6680  
    #2          2       2520  
    #3          3       750   
    #4          4       785   
    #5        5-10      1496  
    #6        11-50     564   
    #7       51-100      14   
    #8       101-500     1    
  Average     3.18            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.813324s wall, 3.062500s user + 0.015625s system = 3.078125s CPU (169.8%)

RUN-1004 : used memory is 921 MB, reserved memory is 925 MB, peak memory is 984 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 56739, tnet num: 12864, tinst num: 5972, tnode num: 66847, tedge num: 95246.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.754472s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (98.9%)

RUN-1004 : used memory is 922 MB, reserved memory is 925 MB, peak memory is 984 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 12864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		Gamma_Interface/en_state_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 5972
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 12912, pip num: 133949
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 656
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3180 valid insts, and 392387 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011010010000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  11.483363s wall, 118.781250s user + 0.265625s system = 119.046875s CPU (1036.7%)

RUN-1004 : used memory is 1063 MB, reserved memory is 1059 MB, peak memory is 1178 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240516_111511.log"
