# This file is generated by the script SetUpCtestFiles.py
# If possible, modify the script to fix any issues with the CMakeLists.txt files
# Or you can remove this header line to prevent this file from being overwritten

file(COPY  atan_tan.cir atan_tan.cir.prn.gs.pl tags DESTINATION ${CMAKE_CURRENT_BINARY_DIR})
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/atan_tan.cir.prn.gs.pl PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
if( (NOT Xyce_PARALLEL_MPI) )
  add_test(NAME ${TestNamePrefix}ABM_ATAN_TAN/atan_tan.cir COMMAND $<TARGET_FILE:Xyce> atan_tan.cir )
  set_property(TEST ${TestNamePrefix}ABM_ATAN_TAN/atan_tan.cir PROPERTY LABELS "serial;nightly;parallel;valgrind;bsrc;expression;resistor;transient;vsin")
  set_tests_properties(${TestNamePrefix}ABM_ATAN_TAN/atan_tan.cir PROPERTIES FIXTURES_SETUP atan_tan.cir)
  add_test(NAME ${TestNamePrefix}ABM_ATAN_TAN/atan_tan.cir.gen_gs COMMAND perl atan_tan.cir.prn.gs.pl atan_tan.cir.prn)
  set_tests_properties(${TestNamePrefix}ABM_ATAN_TAN/atan_tan.cir.gen_gs PROPERTIES FIXTURES_REQUIRED atan_tan.cir)
set_tests_properties(${TestNamePrefix}ABM_ATAN_TAN/atan_tan.cir.gen_gs PROPERTIES FIXTURES_SETUP atan_tan.cir.gs)
  set_property(TEST ${TestNamePrefix}ABM_ATAN_TAN/atan_tan.cir.gen_gs PROPERTY LABELS "serial;nightly;parallel;valgrind;bsrc;expression;resistor;transient;vsin")
  add_test(NAME ${TestNamePrefix}ABM_ATAN_TAN/atan_tan.cir.verify COMMAND ${XYCE_VERIFY} atan_tan.cir atan_tan.cir.prn.gs atan_tan.cir.prn )
  set_tests_properties(${TestNamePrefix}ABM_ATAN_TAN/atan_tan.cir.verify PROPERTIES FIXTURES_REQUIRED atan_tan.cir.gs)
  set_property(TEST ${TestNamePrefix}ABM_ATAN_TAN/atan_tan.cir.verify PROPERTY LABELS "serial;nightly;parallel;valgrind;bsrc;expression;resistor;transient;vsin")
endif()
if( Xyce_PARALLEL_MPI  )
  add_test(NAME ${TestNamePrefix}ABM_ATAN_TAN/atan_tan.cir COMMAND mpiexec -bind-to none -np 2 $<TARGET_FILE:Xyce> atan_tan.cir )
  set_property(TEST ${TestNamePrefix}ABM_ATAN_TAN/atan_tan.cir PROPERTY LABELS "serial;nightly;parallel;valgrind;bsrc;expression;resistor;transient;vsin")
  set_tests_properties(${TestNamePrefix}ABM_ATAN_TAN/atan_tan.cir PROPERTIES FIXTURES_SETUP atan_tan.cir)
add_test(NAME ${TestNamePrefix}ABM_ATAN_TAN/atan_tan.cir.gen_gs COMMAND perl atan_tan.cir.prn.gs.pl atan_tan.cir.prn)
set_tests_properties(${TestNamePrefix}ABM_ATAN_TAN/atan_tan.cir.gen_gs PROPERTIES FIXTURES_REQUIRED atan_tan.cir)
set_tests_properties(${TestNamePrefix}ABM_ATAN_TAN/atan_tan.cir.gen_gs PROPERTIES FIXTURES_SETUP atan_tan.cir.gs)
  set_property(TEST ${TestNamePrefix}ABM_ATAN_TAN/atan_tan.cir.gen_gs PROPERTY LABELS "serial;nightly;parallel;valgrind;bsrc;expression;resistor;transient;vsin")
add_test(NAME ${TestNamePrefix}ABM_ATAN_TAN/atan_tan.cir.verify COMMAND ${XYCE_VERIFY} atan_tan.cir atan_tan.cir.prn.gs atan_tan.cir.prn )
set_tests_properties(${TestNamePrefix}ABM_ATAN_TAN/atan_tan.cir.verify PROPERTIES FIXTURES_REQUIRED atan_tan.cir.gs)
  set_property(TEST ${TestNamePrefix}ABM_ATAN_TAN/atan_tan.cir.verify PROPERTY LABELS "serial;nightly;parallel;valgrind;bsrc;expression;resistor;transient;vsin")
endif()
