


inst inv inv1 a<in0 o>x0 ;
inst inv inv2 a<x0 o>x1 ;
inst inv inv3 a<x1 o>x2 ;
inst inv inv4 a<x2 o>x3 ;

inst inv inv5 a<in1 o>x4 ;
inst nand2 nand0 a<x3 b<x4 o>out  ;

color in0 color=yellow
force in0 0 50 1 100 0 200 1 
color in1 color=blue
force in1 0 30 1 80 0 120 1 

clock clk 5 5
clock clk2 3 4
force rst_n 0 25 1
vcd aa.vcd
script verilog.py 

run 1000



