E. M. Ashmila, S. Dlay, and O. Hinton. 2005. Adder methodology and design using probabilistic multiple carry estimates. IEE Proc. Computer Digital Tech. 152, 6, 697--703.
Christian Bienia , Kai Li, Benchmarking modern multiprocessors, Princeton University, Princeton, NJ, 2011
Christian Bienia , Kai Li, Characteristics of workloads using the pipeline programming model, Proceedings of the 2010 international conference on Computer Architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1007/978-3-642-24322-6_14]
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
S. Chatterjee , L. R. Bachega , P. Bergner , K. A. Dockser , J. A. Gunnels , M. Gupta , F. G. Gustavson , C. A. Lapkowski , G. K. Liu , M. Mendell , R. Nair , C. D. Wait , T. J. C. Ward , P. Wu, Design and exploitation of a high-performance SIMD floating-point unit for Blue Gene/L, IBM Journal of Research and Development, v.49 n.2, p.377-391, March 2005[doi>10.1147/rd.492.0377]
A. A. Del Barrio, R. Hermida, S. O. Memik, J. M. MendÃ­as, and M. C. Molina. 2012. Multispeculative addition applied to datapath synthesis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31, 12, 1817--1830.
M. Ercegovac and T. Lang. 2003. Digital Arithmetic. 1st Ed. Morgan Kaufmann.
Dongrui Fan , Hao Zhang , Da Wang , Xiaochun Ye , Fenglong Song , Guojie Li , Ninghui Sun, Godson-T: An Efficient Many-Core Processor Exploring Thread-Level Parallelism, IEEE Micro, v.32 n.2, p.38-47, March 2012[doi>10.1109/MM.2012.32]
R. W. Hamming. 1970. On the distribution of numbers. Bell Syst. Tech. J. 49, 8, 1609--1626.
Ruud Haring , Martin Ohmacht , Thomas Fox , Michael Gschwind , David Satterfield , Krishnan Sugavanam , Paul Coteus , Philip Heidelberger , Matthias Blumrich , Robert Wisniewski , alan gara , George Chiu , Peter Boyle , Norman Chist , Changhoan Kim, The IBM Blue Gene/Q Compute Chip, IEEE Micro, v.32 n.2, p.48-60, March 2012[doi>10.1109/MM.2011.108]
Libo Huang , Sheng Ma , Li Shen , Zhiying Wang , Nong Xiao, Low-Cost Binary128 Floating-Point FMA Unit Design with SIMD Support, IEEE Transactions on Computers, v.61 n.5, p.745-751, May 2012[doi>10.1109/TC.2011.77]
Wei Huang , Karthick Rajamani , Mircea R. Stan , Kevin Skadron, Scaling with Design Constraints: Predicting the Future of Big Chips, IEEE Micro, v.31 n.4, p.16-29, July 2011[doi>10.1109/MM.2011.42]
IEEE. 2008. 754-2008: IEEE standard for floating-point arithmetic. IEEE Standards, 1--58.
Romesh M. Jessani , Michael Putrino, Comparison of Single- and Dual-Pass Multiply-Add Fused Floating-Point Units, IEEE Transactions on Computers, v.47 n.9, p.927-937, September 1998[doi>10.1109/12.713312]
R. M. Jessani , C. H. Olson, The floating-point unit of the PowerPC 603e microprocessor, IBM Journal of Research and Development, v.40 n.5, p.559-566, Sept. 1996[doi>10.1147/rd.405.0559]
P. M. Kogge, The Challenges of Petascale Architectures, Computing in Science and Engineering, v.11 n.5, p.10-16, September 2009[doi>10.1109/MCSE.2009.150]
P. Kogge, K. Bergman, S. Borkar, et al. 2008. ExaScale computing study: Technology challenges in achieving exascale systems. www.cse.nd.edu/Reports/2008/TR-2008-13.pdf
Israel Koren, Computer Arithmetic Algorithms, A. K. Peters, Ltd., Natick, MA, 2001
T. Lang , J. D. Bruguera, Floating-point multiply-add-fused with reduced latency, IEEE Transactions on Computers, v.53 n.8, p.988-1003, August 2004[doi>10.1109/TC.2004.44]
Javier D. Bruguera, Floating-Point Fused Multiply-Add: Reduced Latency for Floating-Point Addition, Proceedings of the 17th IEEE Symposium on Computer Arithmetic, p.42-51, June 27-29, 2005[doi>10.1109/ARITH.2005.22]
Neal Leavitt, Big Iron Moves Toward Exascale Computing, Computer, v.45 n.11, p.14-17, November 2012[doi>10.1109/MC.2012.363]
Shih-Lien Lu, Speeding Up Processing with Approximation Circuits, Computer, v.37 n.3, p.67-73, March 2004[doi>10.1109/MC.2004.1274006]
Zhen Luo , Margaret Martonosi, Accelerating Pipelined Integer and Floating-Point Accumulations in Configurable Hardware with Delayed Addition Techniques, IEEE Transactions on Computers, v.49 n.3, p.208-218, March 2000[doi>10.1109/12.841125]
R. K. Montoye , E. Hokenek , S. L. Runyon, Design of the IBM RISC System/6000 floating-point execution unit, IBM Journal of Research and Development, v.34 n.1, p.59-70, Jan. 1990[doi>10.1147/rd.341.0059]
S. M. Nowick. 1996. Design of a low-latency asynchronous adder using speculative completion. IEE Proc. Computer Digital Tech. 143, 5, 301--307.
NVIDIA. 2012. www.nvidia.com.
V. G. Oklobdzija. 1992. An implementation algorithm and design of a novel leading zero detector circuit. In Proceedings of the 26th IEEE Asilomar Conference on Signals, Systems and Computers. 391--395.
J. D. Owens, M. Houston, D. Luebke, S. Green, J. E. Stone, and J. C. Phillips. 2008. GPU computing. Proc. IEEE 96, 5, 879--899.
R. V. K. Pillai, D. Al-Khalili, and A. J. Al-Khalili. 1998. On the distribution of exponents differences during floating point addition. In Proceedings of the IEEE Canadian Conference on Electrical and Computer Engineering. IEEE, 105--108.
Srinivas K. Raman , Vladimir Pentkovski , Jagannath Keshava, Implementing Streaming SIMD Extensions on the Pentium III Processor, IEEE Micro, v.20 n.4, p.47-57, July 2000[doi>10.1109/40.865866]
Martin S. Schmookler , Kevin J. Nowka, Leading Zero Anticipation and Detection A Comparison of Methods, Proceedings of the 15th IEEE Symposium on Computer Arithmetic, p.7, June 11-13, 2001
SOFT-FP. 2012. http://gcc.gnu.org/wiki/Software_floating_point.
Dimitri Tan , Carl E. Lemonds , Michael J. Schulte, Low-Power Multiple-Precision Iterative Floating-Point Multiplier with SIMD Support, IEEE Transactions on Computers, v.58 n.2, p.175-187, February 2009[doi>10.1109/TC.2008.203]
TOP500. 2012. http://www.top500.org/.
S. R. Vangal, Y. V. Hoskote, N. Y. Borkar, and A. Alvandpour. 2006. A 6.2-GFlops floating-point multiply-accumulator with conditional normalization. IEEE J. Solid State Circuits 41, 10, 2314--2323.
S. R. Vangal, J. Howard, G. Ruhl, et al. 2008. An 80-tile sub-100-W TeraFLOPS processor in 65 nm CMOS. IEEE J. Solid State Circuits 43, 1, 29--41.
Amit Verma , Ajay K. Verma , Philip Brisk , Paolo Ienne, Hybrid LZA: a near optimal implementation of the leading zero anticipator, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Ajay K. Verma , Philip Brisk , Paolo Ienne, Variable latency speculative addition: a new paradigm for arithmetic circuit design, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403679]
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
