
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2017.4/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'KOSTAS' on host 'desktop-5uaetmh' (Windows NT_amd64 version 6.2) on Thu Aug 29 12:35:38 +0300 2019
INFO: [HLS 200-10] In directory 'C:/thesisRepo/c_files'
INFO: [HLS 200-10] Opening and resetting project 'C:/thesisRepo/c_files/dwt_prj1'.
INFO: [HLS 200-10] Adding design file 'non_var_loops.c' to the project
INFO: [HLS 200-10] Adding test bench file 'dwt_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'in_images' to the project
INFO: [HLS 200-10] Adding test bench file 'out_images' to the project
INFO: [HLS 200-10] Adding test bench file 'out_gold_images' to the project
INFO: [HLS 200-10] Opening and resetting solution 'C:/thesisRepo/c_files/dwt_prj1/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
INFO: [HLS 200-10] Analyzing design file 'non_var_loops.c' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 99.691 ; gain = 44.520
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 99.715 ; gain = 44.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 150.559 ; gain = 95.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:283) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:318) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 185.004 ; gain = 129.832
INFO: [XFORM 203-502] Unrolling small iteration loop 'X_I_LOOP2' (non_var_loops.c:156) in function 'dwt3D' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Y_J_LOOP2' (non_var_loops.c:179) in function 'dwt3D' automatically.
INFO: [XFORM 203-501] Unrolling loop 'X_I_LOOP2' (non_var_loops.c:156) in function 'dwt3D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Y_J_LOOP2' (non_var_loops.c:179) in function 'dwt3D' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 244.609 ; gain = 189.438
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 254.695 ; gain = 199.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dwt3D' ...
WARNING: [SYN 201-107] Renaming port name 'dwt3D/in' to 'dwt3D/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dwt3D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.942 seconds; current allocated memory: 198.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.983 seconds; current allocated memory: 200.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dwt3D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dwt3D/in_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dwt3D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port dwt_io.
INFO: [SYN 201-210] Renamed object name 'dwt3D_fptrunc_64ns_32_1_1' to 'dwt3D_fptrunc_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_fpext_32ns_64_1_1' to 'dwt3D_fpext_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dadd_64ns_64ns_64_5_full_dsp_1' to 'dwt3D_dadd_64ns_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dsub_64ns_64ns_64_5_full_dsp_1' to 'dwt3D_dsub_64ns_6eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dmul_64ns_64ns_64_6_max_dsp_1' to 'dwt3D_dmul_64ns_6fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dadd_64ns_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dmul_64ns_6fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dsub_64ns_6eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_fpext_32ns_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_fptrunc_64nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dwt3D'.
INFO: [HLS 200-111]  Elapsed time: 1.733 seconds; current allocated memory: 204.191 MB.
INFO: [RTMG 210-278] Implementing memory 'dwt3D_p_temp_data3D_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dwt3D_tmp_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:48 . Memory (MB): peak = 270.605 ; gain = 215.434
INFO: [SYSC 207-301] Generating SystemC RTL for dwt3D.
INFO: [VHDL 208-304] Generating VHDL RTL for dwt3D.
INFO: [VLOG 209-307] Generating Verilog RTL for dwt3D.
INFO: [HLS 200-10] Opening and resetting project 'C:/thesisRepo/c_files/dwt_prj2'.
INFO: [HLS 200-10] Adding design file 'non_var_loops.c' to the project
INFO: [HLS 200-10] Adding test bench file 'dwt_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'in_images' to the project
INFO: [HLS 200-10] Adding test bench file 'out_images' to the project
INFO: [HLS 200-10] Adding test bench file 'out_gold_images' to the project
INFO: [HLS 200-10] Opening and resetting solution 'C:/thesisRepo/c_files/dwt_prj2/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
INFO: [HLS 200-10] Analyzing design file 'non_var_loops.c' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:57 . Memory (MB): peak = 270.711 ; gain = 215.539
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:59 . Memory (MB): peak = 270.711 ; gain = 215.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:01:02 . Memory (MB): peak = 297.992 ; gain = 242.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:283) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:318) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:01:04 . Memory (MB): peak = 325.898 ; gain = 270.727
INFO: [XFORM 203-502] Unrolling small iteration loop 'X_I_LOOP2' (non_var_loops.c:156) in function 'dwt3D' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Y_J_LOOP2' (non_var_loops.c:179) in function 'dwt3D' automatically.
INFO: [XFORM 203-501] Unrolling loop 'X_I_LOOP2' (non_var_loops.c:156) in function 'dwt3D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Y_J_LOOP2' (non_var_loops.c:179) in function 'dwt3D' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:01:07 . Memory (MB): peak = 388.207 ; gain = 333.035
INFO: [XFORM 203-541] Flattening a loop nest 'IN_J_LOOP' (non_var_loops.c:65:32) in function 'dwt3D'.
INFO: [XFORM 203-541] Flattening a loop nest 'IN_I_LOOP' (non_var_loops.c:63:29) in function 'dwt3D'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'X_K_LOOP' (non_var_loops.c:90:40) in function 'dwt3D' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'X_J_LOOP' (non_var_loops.c:88:35) in function 'dwt3D'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Y_I_LOOP' (non_var_loops.c:113:39) in function 'dwt3D' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Y_K_LOOP' (non_var_loops.c:111:36) in function 'dwt3D'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Z_J_LOOP' (non_var_loops.c:134:37) in function 'dwt3D' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Z_I_LOOP' (non_var_loops.c:132:34) in function 'dwt3D'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_J_LOOP' (non_var_loops.c:219:32) in function 'dwt3D'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_I_LOOP' (non_var_loops.c:217:29) in function 'dwt3D'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:01:08 . Memory (MB): peak = 397.504 ; gain = 342.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dwt3D' ...
WARNING: [SYN 201-107] Renaming port name 'dwt3D/in' to 'dwt3D/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dwt3D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.677 seconds; current allocated memory: 321.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.292 seconds; current allocated memory: 323.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dwt3D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dwt3D/in_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dwt3D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port dwt_io.
INFO: [SYN 201-210] Renamed object name 'dwt3D_fptrunc_64ns_32_1_1' to 'dwt3D_fptrunc_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_fpext_32ns_64_1_1' to 'dwt3D_fpext_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dadd_64ns_64ns_64_5_full_dsp_1' to 'dwt3D_dadd_64ns_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dsub_64ns_64ns_64_5_full_dsp_1' to 'dwt3D_dsub_64ns_6eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dmul_64ns_64ns_64_6_max_dsp_1' to 'dwt3D_dmul_64ns_6fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dadd_64ns_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dmul_64ns_6fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dsub_64ns_6eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_fpext_32ns_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_fptrunc_64nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dwt3D'.
INFO: [HLS 200-111]  Elapsed time: 1.752 seconds; current allocated memory: 327.017 MB.
INFO: [RTMG 210-278] Implementing memory 'dwt3D_p_temp_data3D_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dwt3D_tmp_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:20 . Memory (MB): peak = 402.441 ; gain = 347.270
INFO: [SYSC 207-301] Generating SystemC RTL for dwt3D.
INFO: [VHDL 208-304] Generating VHDL RTL for dwt3D.
INFO: [VLOG 209-307] Generating Verilog RTL for dwt3D.
INFO: [HLS 200-10] Opening and resetting project 'C:/thesisRepo/c_files/dwt_prj3'.
INFO: [HLS 200-10] Adding design file 'non_var_loops.c' to the project
INFO: [HLS 200-10] Adding test bench file 'dwt_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'in_images' to the project
INFO: [HLS 200-10] Adding test bench file 'out_images' to the project
INFO: [HLS 200-10] Adding test bench file 'out_gold_images' to the project
INFO: [HLS 200-10] Opening and resetting solution 'C:/thesisRepo/c_files/dwt_prj3/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
INFO: [HLS 200-10] Analyzing design file 'non_var_loops.c' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:01:29 . Memory (MB): peak = 402.441 ; gain = 347.270
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:01:31 . Memory (MB): peak = 402.441 ; gain = 347.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:01:34 . Memory (MB): peak = 428.313 ; gain = 373.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:283) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:318) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:01:36 . Memory (MB): peak = 457.258 ; gain = 402.086
INFO: [XFORM 203-502] Unrolling small iteration loop 'X_I_LOOP2' (non_var_loops.c:156) in function 'dwt3D' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Y_J_LOOP2' (non_var_loops.c:179) in function 'dwt3D' automatically.
INFO: [XFORM 203-501] Unrolling loop 'X_I_LOOP2' (non_var_loops.c:156) in function 'dwt3D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Y_J_LOOP2' (non_var_loops.c:179) in function 'dwt3D' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:01:38 . Memory (MB): peak = 512.035 ; gain = 456.863
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'X_K_LOOP' (non_var_loops.c:90:40) in function 'dwt3D' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'X_J_LOOP' (non_var_loops.c:88:35) in function 'dwt3D'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Y_I_LOOP' (non_var_loops.c:113:39) in function 'dwt3D' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Y_K_LOOP' (non_var_loops.c:111:36) in function 'dwt3D'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Z_J_LOOP' (non_var_loops.c:134:37) in function 'dwt3D' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Z_I_LOOP' (non_var_loops.c:132:34) in function 'dwt3D'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:01:40 . Memory (MB): peak = 521.855 ; gain = 466.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dwt3D' ...
WARNING: [SYN 201-107] Renaming port name 'dwt3D/in' to 'dwt3D/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dwt3D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'X_I_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
INFO: [SCHED 204-61] Pipelining loop 'Y_J_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-61] Pipelining loop 'Z_K_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.767 seconds; current allocated memory: 430.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.613 seconds; current allocated memory: 432.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dwt3D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dwt3D/in_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dwt3D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port dwt_io.
INFO: [SYN 201-210] Renamed object name 'dwt3D_fptrunc_64ns_32_1_1' to 'dwt3D_fptrunc_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_fpext_32ns_64_1_1' to 'dwt3D_fpext_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dadd_64ns_64ns_64_5_full_dsp_1' to 'dwt3D_dadd_64ns_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dsub_64ns_64ns_64_5_full_dsp_1' to 'dwt3D_dsub_64ns_6eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dmul_64ns_64ns_64_6_max_dsp_1' to 'dwt3D_dmul_64ns_6fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dadd_64ns_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dmul_64ns_6fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dsub_64ns_6eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_fpext_32ns_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_fptrunc_64nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dwt3D'.
INFO: [HLS 200-111]  Elapsed time: 1.639 seconds; current allocated memory: 436.424 MB.
INFO: [RTMG 210-278] Implementing memory 'dwt3D_p_temp_data3D_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dwt3D_tmp_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:53 . Memory (MB): peak = 523.305 ; gain = 468.133
INFO: [SYSC 207-301] Generating SystemC RTL for dwt3D.
INFO: [VHDL 208-304] Generating VHDL RTL for dwt3D.
INFO: [VLOG 209-307] Generating Verilog RTL for dwt3D.
INFO: [HLS 200-10] Opening and resetting project 'C:/thesisRepo/c_files/dwt_prj4'.
INFO: [HLS 200-10] Adding design file 'non_var_loops.c' to the project
INFO: [HLS 200-10] Adding test bench file 'dwt_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'in_images' to the project
INFO: [HLS 200-10] Adding test bench file 'out_images' to the project
INFO: [HLS 200-10] Adding test bench file 'out_gold_images' to the project
INFO: [HLS 200-10] Opening and resetting solution 'C:/thesisRepo/c_files/dwt_prj4/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
INFO: [HLS 200-10] Analyzing design file 'non_var_loops.c' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:02:03 . Memory (MB): peak = 523.305 ; gain = 468.133
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:02:05 . Memory (MB): peak = 523.305 ; gain = 468.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:02:09 . Memory (MB): peak = 551.129 ; gain = 495.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:283) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:318) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:02:10 . Memory (MB): peak = 601.211 ; gain = 546.039
INFO: [XFORM 203-502] Unrolling small iteration loop 'X_I_LOOP2' (non_var_loops.c:156) in function 'dwt3D' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Y_J_LOOP2' (non_var_loops.c:179) in function 'dwt3D' automatically.
INFO: [XFORM 203-501] Unrolling loop 'X_I_LOOP2' (non_var_loops.c:156) in function 'dwt3D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Y_J_LOOP2' (non_var_loops.c:179) in function 'dwt3D' completely.
WARNING: [XFORM 203-713] All the elements of global array 'in' (non_var_loops.c:29) should be updated in process function 'Loop_IN_I_LOOP_proc19' (non_var_loops.c:42:32), otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dwt3D' (non_var_loops.c:29), detected/extracted 1 process function(s): 
	 'Loop_IN_I_LOOP_proc19'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:02:13 . Memory (MB): peak = 647.875 ; gain = 592.703
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'X_K_LOOP' (non_var_loops.c:90:40) in function 'Loop_IN_I_LOOP_proc19' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'X_J_LOOP' (non_var_loops.c:88:35) in function 'Loop_IN_I_LOOP_proc19'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Y_I_LOOP' (non_var_loops.c:113:39) in function 'Loop_IN_I_LOOP_proc19' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Y_K_LOOP' (non_var_loops.c:111:36) in function 'Loop_IN_I_LOOP_proc19'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Z_J_LOOP' (non_var_loops.c:134:37) in function 'Loop_IN_I_LOOP_proc19' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Z_I_LOOP' (non_var_loops.c:132:34) in function 'Loop_IN_I_LOOP_proc19'.
WARNING: [XFORM 203-631] Renaming function 'Loop_IN_I_LOOP_proc19' to 'Loop_IN_I_LOOP_proc1' (non_var_loops.c:42:32)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:02:15 . Memory (MB): peak = 658.492 ; gain = 603.320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dwt3D' ...
WARNING: [SYN 201-107] Renaming port name 'dwt3D/in' to 'dwt3D/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_IN_I_LOOP_proc1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'X_I_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 23.
INFO: [SCHED 204-61] Pipelining loop 'Y_J_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 22.
INFO: [SCHED 204-61] Pipelining loop 'Z_K_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.281 seconds; current allocated memory: 562.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.147 seconds; current allocated memory: 564.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dwt3D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.086 seconds; current allocated memory: 564.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.024 seconds; current allocated memory: 564.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_IN_I_LOOP_proc1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Loop_IN_I_LOOP_proc1_p_temp_data3D' to 'Loop_IN_I_LOOP_prbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Loop_IN_I_LOOP_proc1_tmp' to 'Loop_IN_I_LOOP_prcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_fptrunc_64ns_32_1_1' to 'dwt3D_fptrunc_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_fpext_32ns_64_1_1' to 'dwt3D_fpext_32ns_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'dwt3D_dadddsub_64fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dadd_64ns_64ns_64_5_full_dsp_1' to 'dwt3D_dadd_64ns_6g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dmul_64ns_64ns_64_6_max_dsp_1' to 'dwt3D_dmul_64ns_6hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dadd_64ns_6g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dadddsub_64fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dmul_64ns_6hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_fpext_32ns_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_fptrunc_64ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_IN_I_LOOP_proc1'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 568.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dwt3D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dwt3D/in_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dwt3D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port dwt_io.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dwt3D'.
INFO: [HLS 200-111]  Elapsed time: 3.23 seconds; current allocated memory: 568.958 MB.
INFO: [RTMG 210-278] Implementing memory 'Loop_IN_I_LOOP_prbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Loop_IN_I_LOOP_prcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:02:29 . Memory (MB): peak = 668.926 ; gain = 613.754
INFO: [SYSC 207-301] Generating SystemC RTL for dwt3D.
INFO: [VHDL 208-304] Generating VHDL RTL for dwt3D.
INFO: [VLOG 209-307] Generating Verilog RTL for dwt3D.
INFO: [HLS 200-10] Opening and resetting project 'C:/thesisRepo/c_files/dwt_prj5'.
INFO: [HLS 200-10] Adding design file 'non_var_loops.c' to the project
INFO: [HLS 200-10] Adding test bench file 'dwt_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'in_images' to the project
INFO: [HLS 200-10] Adding test bench file 'out_images' to the project
INFO: [HLS 200-10] Adding test bench file 'out_gold_images' to the project
INFO: [HLS 200-10] Opening and resetting solution 'C:/thesisRepo/c_files/dwt_prj5/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
INFO: [HLS 200-10] Analyzing design file 'non_var_loops.c' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:41 ; elapsed = 00:02:38 . Memory (MB): peak = 668.926 ; gain = 613.754
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:41 ; elapsed = 00:02:40 . Memory (MB): peak = 668.926 ; gain = 613.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:42 ; elapsed = 00:02:44 . Memory (MB): peak = 689.465 ; gain = 634.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:283) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:318) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:02:45 . Memory (MB): peak = 714.488 ; gain = 659.316
INFO: [XFORM 203-502] Unrolling small iteration loop 'X_I_LOOP2' (non_var_loops.c:156) in function 'dwt3D' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Y_J_LOOP2' (non_var_loops.c:179) in function 'dwt3D' automatically.
INFO: [XFORM 203-501] Unrolling loop 'IN_K_LOOP' (non_var_loops.c:67) in function 'dwt3D' completely.
INFO: [XFORM 203-501] Unrolling loop 'X_I_LOOP' (non_var_loops.c:92) in function 'dwt3D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Y_J_LOOP' (non_var_loops.c:115) in function 'dwt3D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Z_K_LOOP' (non_var_loops.c:136) in function 'dwt3D' completely.
INFO: [XFORM 203-501] Unrolling loop 'X_I_LOOP2' (non_var_loops.c:156) in function 'dwt3D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Y_J_LOOP2' (non_var_loops.c:179) in function 'dwt3D' completely.
INFO: [XFORM 203-501] Unrolling loop 'OUT_K_LOOP' (non_var_loops.c:221) in function 'dwt3D' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:02:48 . Memory (MB): peak = 772.516 ; gain = 717.344
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:02:51 . Memory (MB): peak = 783.660 ; gain = 728.488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dwt3D' ...
WARNING: [SYN 201-107] Renaming port name 'dwt3D/in' to 'dwt3D/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dwt3D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.457 seconds; current allocated memory: 668.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.793 seconds; current allocated memory: 671.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dwt3D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dwt3D/in_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dwt3D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port dwt_io.
INFO: [SYN 201-210] Renamed object name 'dwt3D_fptrunc_64ns_32_1_1' to 'dwt3D_fptrunc_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_fpext_32ns_64_1_1' to 'dwt3D_fpext_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dadd_64ns_64ns_64_5_full_dsp_1' to 'dwt3D_dadd_64ns_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dsub_64ns_64ns_64_5_full_dsp_1' to 'dwt3D_dsub_64ns_6eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dmul_64ns_64ns_64_6_max_dsp_1' to 'dwt3D_dmul_64ns_6fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dadd_64ns_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dmul_64ns_6fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dsub_64ns_6eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_fpext_32ns_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_fptrunc_64nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dwt3D'.
INFO: [HLS 200-111]  Elapsed time: 2.983 seconds; current allocated memory: 677.507 MB.
INFO: [RTMG 210-278] Implementing memory 'dwt3D_p_temp_data3D_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dwt3D_tmp_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:03:10 . Memory (MB): peak = 798.898 ; gain = 743.727
INFO: [SYSC 207-301] Generating SystemC RTL for dwt3D.
INFO: [VHDL 208-304] Generating VHDL RTL for dwt3D.
INFO: [VLOG 209-307] Generating Verilog RTL for dwt3D.
INFO: [HLS 200-10] Opening and resetting project 'C:/thesisRepo/c_files/dwt_prj6'.
INFO: [HLS 200-10] Adding design file 'non_var_loops.c' to the project
INFO: [HLS 200-10] Adding test bench file 'dwt_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'in_images' to the project
INFO: [HLS 200-10] Adding test bench file 'out_images' to the project
INFO: [HLS 200-10] Adding test bench file 'out_gold_images' to the project
INFO: [HLS 200-10] Opening and resetting solution 'C:/thesisRepo/c_files/dwt_prj6/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
INFO: [HLS 200-10] Analyzing design file 'non_var_loops.c' ...
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'ARRAY_PARTITION' cannot be applied: Variable 'temp1->data3D' is not declared in 'dwt3D'.
WARNING: [HLS 200-40] Directive 'ARRAY_PARTITION' cannot be applied: Variable 'temp2->data3D' is not declared in 'dwt3D'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:56 ; elapsed = 00:03:18 . Memory (MB): peak = 798.898 ; gain = 743.727
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:56 ; elapsed = 00:03:20 . Memory (MB): peak = 798.898 ; gain = 743.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:03:23 . Memory (MB): peak = 824.375 ; gain = 769.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:283) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:318) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:58 ; elapsed = 00:03:24 . Memory (MB): peak = 848.086 ; gain = 792.914
INFO: [XFORM 203-502] Unrolling small iteration loop 'X_I_LOOP2' (non_var_loops.c:156) in function 'dwt3D' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Y_J_LOOP2' (non_var_loops.c:179) in function 'dwt3D' automatically.
INFO: [XFORM 203-501] Unrolling loop 'X_I_LOOP2' (non_var_loops.c:156) in function 'dwt3D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Y_J_LOOP2' (non_var_loops.c:179) in function 'dwt3D' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:03:27 . Memory (MB): peak = 903.148 ; gain = 847.977
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:03:29 . Memory (MB): peak = 913.766 ; gain = 858.594
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dwt3D' ...
WARNING: [SYN 201-107] Renaming port name 'dwt3D/in' to 'dwt3D/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dwt3D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.847 seconds; current allocated memory: 771.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.668 seconds; current allocated memory: 773.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dwt3D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dwt3D/in_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dwt3D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port dwt_io.
INFO: [SYN 201-210] Renamed object name 'dwt3D_fptrunc_64ns_32_1_1' to 'dwt3D_fptrunc_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_fpext_32ns_64_1_1' to 'dwt3D_fpext_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dadd_64ns_64ns_64_5_full_dsp_1' to 'dwt3D_dadd_64ns_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dsub_64ns_64ns_64_5_full_dsp_1' to 'dwt3D_dsub_64ns_6eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dmul_64ns_64ns_64_6_max_dsp_1' to 'dwt3D_dmul_64ns_6fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dadd_64ns_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dmul_64ns_6fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dsub_64ns_6eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_fpext_32ns_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_fptrunc_64nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dwt3D'.
INFO: [HLS 200-111]  Elapsed time: 1.863 seconds; current allocated memory: 776.475 MB.
INFO: [RTMG 210-278] Implementing memory 'dwt3D_p_temp_data3D_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dwt3D_tmp_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:06 ; elapsed = 00:03:42 . Memory (MB): peak = 913.766 ; gain = 858.594
INFO: [SYSC 207-301] Generating SystemC RTL for dwt3D.
INFO: [VHDL 208-304] Generating VHDL RTL for dwt3D.
INFO: [VLOG 209-307] Generating Verilog RTL for dwt3D.
INFO: [HLS 200-10] Opening and resetting project 'C:/thesisRepo/c_files/dwt_prj7'.
INFO: [HLS 200-10] Adding design file 'non_var_loops.c' to the project
INFO: [HLS 200-10] Adding test bench file 'dwt_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'in_images' to the project
INFO: [HLS 200-10] Adding test bench file 'out_images' to the project
INFO: [HLS 200-10] Adding test bench file 'out_gold_images' to the project
INFO: [HLS 200-10] Opening and resetting solution 'C:/thesisRepo/c_files/dwt_prj7/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
INFO: [HLS 200-10] Analyzing design file 'non_var_loops.c' ...
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'ARRAY_PARTITION' cannot be applied: Variable 'temp1->data3D' is not declared in 'dwt3D'.
WARNING: [HLS 200-40] Directive 'ARRAY_PARTITION' cannot be applied: Variable 'temp2->data3D' is not declared in 'dwt3D'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:06 ; elapsed = 00:03:49 . Memory (MB): peak = 913.766 ; gain = 858.594
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:06 ; elapsed = 00:03:51 . Memory (MB): peak = 913.766 ; gain = 858.594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:07 ; elapsed = 00:03:55 . Memory (MB): peak = 941.457 ; gain = 886.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:283) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:318) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:08 ; elapsed = 00:03:56 . Memory (MB): peak = 965.934 ; gain = 910.762
INFO: [XFORM 203-502] Unrolling small iteration loop 'X_I_LOOP2' (non_var_loops.c:156) in function 'dwt3D' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Y_J_LOOP2' (non_var_loops.c:179) in function 'dwt3D' automatically.
INFO: [XFORM 203-501] Unrolling loop 'X_I_LOOP2' (non_var_loops.c:156) in function 'dwt3D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Y_J_LOOP2' (non_var_loops.c:179) in function 'dwt3D' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:09 ; elapsed = 00:03:59 . Memory (MB): peak = 1020.715 ; gain = 965.543
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:04:01 . Memory (MB): peak = 1031.336 ; gain = 976.164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dwt3D' ...
WARNING: [SYN 201-107] Renaming port name 'dwt3D/in' to 'dwt3D/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dwt3D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.849 seconds; current allocated memory: 877.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.508 seconds; current allocated memory: 879.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dwt3D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dwt3D/in_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dwt3D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port dwt_io.
INFO: [SYN 201-210] Renamed object name 'dwt3D_fptrunc_64ns_32_1_1' to 'dwt3D_fptrunc_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_fpext_32ns_64_1_1' to 'dwt3D_fpext_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dadd_64ns_64ns_64_5_full_dsp_1' to 'dwt3D_dadd_64ns_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dsub_64ns_64ns_64_5_full_dsp_1' to 'dwt3D_dsub_64ns_6eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dmul_64ns_64ns_64_6_max_dsp_1' to 'dwt3D_dmul_64ns_6fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dadd_64ns_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dmul_64ns_6fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dsub_64ns_6eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_fpext_32ns_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_fptrunc_64nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dwt3D'.
INFO: [HLS 200-111]  Elapsed time: 1.765 seconds; current allocated memory: 882.385 MB.
INFO: [RTMG 210-278] Implementing memory 'dwt3D_p_temp_data3D_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dwt3D_tmp_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:16 ; elapsed = 00:04:14 . Memory (MB): peak = 1031.336 ; gain = 976.164
INFO: [SYSC 207-301] Generating SystemC RTL for dwt3D.
INFO: [VHDL 208-304] Generating VHDL RTL for dwt3D.
INFO: [VLOG 209-307] Generating Verilog RTL for dwt3D.
INFO: [HLS 200-10] Opening and resetting project 'C:/thesisRepo/c_files/dwt_prj8'.
INFO: [HLS 200-10] Adding design file 'non_var_loops.c' to the project
INFO: [HLS 200-10] Adding test bench file 'dwt_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'in_images' to the project
INFO: [HLS 200-10] Adding test bench file 'out_images' to the project
INFO: [HLS 200-10] Adding test bench file 'out_gold_images' to the project
INFO: [HLS 200-10] Opening and resetting solution 'C:/thesisRepo/c_files/dwt_prj8/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
INFO: [HLS 200-10] Analyzing design file 'non_var_loops.c' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:17 ; elapsed = 00:04:21 . Memory (MB): peak = 1031.336 ; gain = 976.164
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:17 ; elapsed = 00:04:23 . Memory (MB): peak = 1031.336 ; gain = 976.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:18 ; elapsed = 00:04:27 . Memory (MB): peak = 1091.883 ; gain = 1036.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:283) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:318) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:18 ; elapsed = 00:04:28 . Memory (MB): peak = 1115.063 ; gain = 1059.891
INFO: [XFORM 203-502] Unrolling small iteration loop 'X_I_LOOP2' (non_var_loops.c:156) in function 'dwt3D' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Y_J_LOOP2' (non_var_loops.c:179) in function 'dwt3D' automatically.
INFO: [XFORM 203-501] Unrolling loop 'X_I_LOOP2' (non_var_loops.c:156) in function 'dwt3D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Y_J_LOOP2' (non_var_loops.c:179) in function 'dwt3D' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:20 ; elapsed = 00:04:31 . Memory (MB): peak = 1170.648 ; gain = 1115.477
WARNING: [XFORM 203-522] Cannot merge loops in region 'dwt3D': data dependence(s) between loops prevent merging.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:21 ; elapsed = 00:04:33 . Memory (MB): peak = 1180.480 ; gain = 1125.309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dwt3D' ...
WARNING: [SYN 201-107] Renaming port name 'dwt3D/in' to 'dwt3D/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dwt3D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.978 seconds; current allocated memory: 1014.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 1016.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dwt3D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dwt3D/in_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dwt3D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port dwt_io.
INFO: [SYN 201-210] Renamed object name 'dwt3D_fptrunc_64ns_32_1_1' to 'dwt3D_fptrunc_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_fpext_32ns_64_1_1' to 'dwt3D_fpext_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dadd_64ns_64ns_64_5_full_dsp_1' to 'dwt3D_dadd_64ns_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dsub_64ns_64ns_64_5_full_dsp_1' to 'dwt3D_dsub_64ns_6eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dmul_64ns_64ns_64_6_max_dsp_1' to 'dwt3D_dmul_64ns_6fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dadd_64ns_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dmul_64ns_6fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dsub_64ns_6eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_fpext_32ns_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_fptrunc_64nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dwt3D'.
INFO: [HLS 200-111]  Elapsed time: 2.194 seconds; current allocated memory: 1019.945 MB.
INFO: [RTMG 210-278] Implementing memory 'dwt3D_p_temp_data3D_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dwt3D_tmp_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:27 ; elapsed = 00:04:48 . Memory (MB): peak = 1180.605 ; gain = 1125.434
INFO: [SYSC 207-301] Generating SystemC RTL for dwt3D.
INFO: [VHDL 208-304] Generating VHDL RTL for dwt3D.
INFO: [VLOG 209-307] Generating Verilog RTL for dwt3D.
INFO: [HLS 200-10] Opening and resetting project 'C:/thesisRepo/c_files/dwt_prj9'.
INFO: [HLS 200-10] Adding design file 'non_var_loops.c' to the project
INFO: [HLS 200-10] Adding test bench file 'dwt_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'in_images' to the project
INFO: [HLS 200-10] Adding test bench file 'out_images' to the project
INFO: [HLS 200-10] Adding test bench file 'out_gold_images' to the project
INFO: [HLS 200-10] Opening and resetting solution 'C:/thesisRepo/c_files/dwt_prj9/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
INFO: [HLS 200-10] Analyzing design file 'non_var_loops.c' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:27 ; elapsed = 00:04:56 . Memory (MB): peak = 1180.605 ; gain = 1125.434
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:27 ; elapsed = 00:04:58 . Memory (MB): peak = 1180.605 ; gain = 1125.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:28 ; elapsed = 00:05:02 . Memory (MB): peak = 1211.227 ; gain = 1156.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:283) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:286) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:318) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:29 ; elapsed = 00:05:03 . Memory (MB): peak = 1235.441 ; gain = 1180.270
INFO: [XFORM 203-502] Unrolling small iteration loop 'X_I_LOOP2' (non_var_loops.c:156) in function 'dwt3D' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Y_J_LOOP2' (non_var_loops.c:179) in function 'dwt3D' automatically.
INFO: [XFORM 203-501] Unrolling loop 'X_I_LOOP2' (non_var_loops.c:156) in function 'dwt3D' completely.
INFO: [XFORM 203-501] Unrolling loop 'Y_J_LOOP2' (non_var_loops.c:179) in function 'dwt3D' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:30 ; elapsed = 00:05:06 . Memory (MB): peak = 1290.250 ; gain = 1235.078
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:31 ; elapsed = 00:05:08 . Memory (MB): peak = 1300.863 ; gain = 1245.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dwt3D' ...
WARNING: [SYN 201-107] Renaming port name 'dwt3D/in' to 'dwt3D/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dwt3D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.9 seconds; current allocated memory: 1.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.223 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dwt3D'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dwt3D/in_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dwt3D' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port dwt_io.
INFO: [SYN 201-210] Renamed object name 'dwt3D_fptrunc_64ns_32_1_1' to 'dwt3D_fptrunc_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_fpext_32ns_64_1_1' to 'dwt3D_fpext_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dadd_64ns_64ns_64_5_full_dsp_1' to 'dwt3D_dadd_64ns_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dsub_64ns_64ns_64_5_full_dsp_1' to 'dwt3D_dsub_64ns_6eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dwt3D_dmul_64ns_64ns_64_6_max_dsp_1' to 'dwt3D_dmul_64ns_6fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dadd_64ns_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dmul_64ns_6fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_dsub_64ns_6eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_fpext_32ns_cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dwt3D_fptrunc_64nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dwt3D'.
INFO: [HLS 200-111]  Elapsed time: 2.108 seconds; current allocated memory: 1.101 GB.
INFO: [RTMG 210-278] Implementing memory 'dwt3D_p_temp_data3D_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dwt3D_tmp_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:37 ; elapsed = 00:05:22 . Memory (MB): peak = 1301.262 ; gain = 1246.090
INFO: [SYSC 207-301] Generating SystemC RTL for dwt3D.
INFO: [VHDL 208-304] Generating VHDL RTL for dwt3D.
INFO: [VLOG 209-307] Generating Verilog RTL for dwt3D.
INFO: [HLS 200-112] Total elapsed time: 322.612 seconds; peak allocated memory: 1.101 GB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Aug 29 12:40:58 2019...
