v 20021103
L 300 200 300 800 3 0 0 0 -1 -1
L 300 800 700 800 3 0 0 0 -1 -1
L 300 200 700 200 3 0 0 0 -1 -1
A 700 500 300 270 180 3 0 0 0 -1 -1
V 1050 500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1100 500 1300 500 1 0 1
{
T 1100 550 5 8 1 1 0 0
pinnumber=3
T 1100 450 5 8 0 1 0 2
pinseq=3
T 950 500 9 8 0 1 0 6
pinlabel=Y
T 950 500 5 8 0 1 0 8
pintype=out
}
P 300 300 0 300 1 0 1
{
T 200 350 5 8 1 1 0 6
pinnumber=2
T 200 250 5 8 0 1 0 8
pinseq=2
T 350 300 9 8 0 1 0 0
pinlabel=B
T 350 300 5 8 0 1 0 2
pintype=in
}
P 300 700 0 700 1 0 1
{
T 200 750 5 8 1 1 0 6
pinnumber=1
T 200 650 5 8 0 1 0 8
pinseq=1
T 350 700 9 8 0 1 0 0
pinlabel=A
T 350 700 5 8 0 1 0 2
pintype=in
}
T 300 1100 5 10 0 0 0 0
device=74132
T 300 1300 5 10 0 0 0 0
slot=1
T 300 1500 5 10 0 0 0 0
numslots=4
T 300 1700 5 10 0 0 0 0
slotdef=1:1,2,3
T 300 1900 5 10 0 0 0 0
slotdef=2:4,5,6
T 300 2100 5 10 0 0 0 0
slotdef=3:9,10,8
T 300 2300 5 10 0 0 0 0
slotdef=4:12,13,11
L 400 350 600 350 3 0 0 0 -1 -1
L 600 350 700 650 3 0 0 0 -1 -1
L 500 350 600 650 3 0 0 0 -1 -1
L 600 650 800 650 3 0 0 0 -1 -1
T 300 900 8 10 1 1 0 0
refdes=U?
T 300 2500 5 10 0 0 0 0
footprint=DIP14
T 300 2700 5 10 0 0 0 0
description=4 NAND gates with 2 Schmitt-trigger inputs
T 300 2900 5 10 0 0 0 0
net=Vcc:14
T 300 3100 5 10 0 0 0 0
net=GND:7
T 300 0 9 8 1 0 0 0
74132
