Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Fri Jun 14 14:13:56 2019
| Host             : anzThink running 64-bit Ubuntu 16.04.6 LTS
| Command          : report_power -file diagramm_wrapper_power_routed.rpt -pb diagramm_wrapper_power_summary_routed.pb -rpx diagramm_wrapper_power_routed.rpx
| Design           : diagramm_wrapper
| Device           : xc7z010clg225-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.384        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.251        |
| Device Static (W)        | 0.133        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 57.5         |
| Junction Temperature (C) | 52.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.021 |        3 |       --- |             --- |
| Slice Logic             |     0.309 |    20276 |       --- |             --- |
|   LUT as Logic          |     0.304 |     7119 |     17600 |           40.45 |
|   Register              |     0.003 |     9342 |     35200 |           26.54 |
|   F7/F8 Muxes           |     0.002 |     1920 |     17600 |           10.91 |
|   CARRY4                |    <0.001 |       21 |      4400 |            0.48 |
|   LUT as Shift Register |    <0.001 |       60 |      6000 |            1.00 |
|   Others                |     0.000 |      143 |       --- |             --- |
| Signals                 |     0.744 |    14472 |       --- |             --- |
| PS7                     |     1.176 |        1 |       --- |             --- |
| Static Power            |     0.133 |          |           |                 |
| Total                   |     2.384 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.084 |       1.075 |      0.010 |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.705 |       0.665 |      0.040 |
| Vccpaux   |       1.800 |     0.037 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.321 |       0.319 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                             |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks         | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                   |                                                                                                                    |
|                             |            |                                                |                                                                                                                    |
| Overall confidence level    | Low        |                                                |                                                                                                                    |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |             4.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| diagramm_wrapper                                 |     2.251 |
|   diagramm_i                                     |     2.251 |
|     ip_sha3v5_0                                  |     1.056 |
|       U0                                         |     1.056 |
|         ip_sha3v5_v1_0_S00_AXI_inst              |     1.056 |
|     processing_system7_0                         |     1.181 |
|       inst                                       |     1.181 |
|     ps7_0_axi_periph                             |     0.014 |
|       s00_couplers                               |     0.014 |
|         auto_pc                                  |     0.014 |
|           inst                                   |     0.014 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.014 |
|               RD.ar_channel_0                    |     0.004 |
|                 ar_cmd_fsm_0                     |     0.001 |
|                 cmd_translator_0                 |     0.003 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |     0.002 |
|               RD.r_channel_0                     |     0.002 |
|                 rd_data_fifo_0                   |     0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |     0.003 |
|                 ar.ar_pipe                       |    <0.001 |
|                 aw.aw_pipe                       |    <0.001 |
|                 b.b_pipe                         |    <0.001 |
|                 r.r_pipe                         |     0.001 |
|               WR.aw_channel_0                    |     0.003 |
|                 aw_cmd_fsm_0                     |     0.001 |
|                 cmd_translator_0                 |     0.002 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|     rst_ps7_0_250M                               |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
+--------------------------------------------------+-----------+


