{"Source Block": ["oh/ecfg/hdl/ecfg.v@220:234@HdlStmProcess", "   assign ecfg_dataout_write   = ecfg_write & (mi_addr[RFAW-1:2]==`ESYSDATAOUT);\n\n   //###########################\n   //# ESYSCFGTX\n   //###########################\n   always @ (posedge mi_clk)\n     if(hw_reset)\n       ecfg_cfgtx_reg[11:0] <= 12'b0;\n     else if (ecfg_cfgtx_write)\n       ecfg_cfgtx_reg[11:0] <= mi_din[11:0];\n\n   assign ecfg_tx_enable         = ecfg_cfgtx_reg[0];\n   assign ecfg_tx_mmu_mode       = ecfg_cfgtx_reg[1];   \n   assign ecfg_tx_gpio_mode      = ecfg_cfgtx_reg[3:2]==2'b01;\n   assign ecfg_tx_ctrl_mode[3:0] = ecfg_cfgtx_reg[7:4];\n"], "Clone Blocks": [["oh/ecfg/hdl/ecfg.v@228:238", "     else if (ecfg_cfgtx_write)\n       ecfg_cfgtx_reg[11:0] <= mi_din[11:0];\n\n   assign ecfg_tx_enable         = ecfg_cfgtx_reg[0];\n   assign ecfg_tx_mmu_mode       = ecfg_cfgtx_reg[1];   \n   assign ecfg_tx_gpio_mode      = ecfg_cfgtx_reg[3:2]==2'b01;\n   assign ecfg_tx_ctrl_mode[3:0] = ecfg_cfgtx_reg[7:4];\n   assign ecfg_tx_clkdiv[3:0]    = ecfg_cfgtx_reg[11:8];\n\n   //###########################\n   //# ESYSCFGRX\n"], ["oh/ecfg/hdl/ecfg.v@227:237", "       ecfg_cfgtx_reg[11:0] <= 12'b0;\n     else if (ecfg_cfgtx_write)\n       ecfg_cfgtx_reg[11:0] <= mi_din[11:0];\n\n   assign ecfg_tx_enable         = ecfg_cfgtx_reg[0];\n   assign ecfg_tx_mmu_mode       = ecfg_cfgtx_reg[1];   \n   assign ecfg_tx_gpio_mode      = ecfg_cfgtx_reg[3:2]==2'b01;\n   assign ecfg_tx_ctrl_mode[3:0] = ecfg_cfgtx_reg[7:4];\n   assign ecfg_tx_clkdiv[3:0]    = ecfg_cfgtx_reg[11:8];\n\n   //###########################\n"], ["oh/ecfg/hdl/ecfg.v@226:236", "     if(hw_reset)\n       ecfg_cfgtx_reg[11:0] <= 12'b0;\n     else if (ecfg_cfgtx_write)\n       ecfg_cfgtx_reg[11:0] <= mi_din[11:0];\n\n   assign ecfg_tx_enable         = ecfg_cfgtx_reg[0];\n   assign ecfg_tx_mmu_mode       = ecfg_cfgtx_reg[1];   \n   assign ecfg_tx_gpio_mode      = ecfg_cfgtx_reg[3:2]==2'b01;\n   assign ecfg_tx_ctrl_mode[3:0] = ecfg_cfgtx_reg[7:4];\n   assign ecfg_tx_clkdiv[3:0]    = ecfg_cfgtx_reg[11:8];\n\n"]], "Diff Content": {"Delete": [[225, "   always @ (posedge mi_clk)\n"], [227, "       ecfg_cfgtx_reg[11:0] <= 12'b0;\n"], [229, "       ecfg_cfgtx_reg[11:0] <= mi_din[11:0];\n"]], "Add": [[225, "   always @ (posedge clk)\n"], [227, "       ecfg_cfgtx_reg[13:0] <= 14'b0;\n"]]}}