Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot FPT_TB_behav xil_defaultlib.FPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'cnt2' [C:/Users/cjmat/Documents/School/CPE 133/CPE-133-Final-Project/Final_Project_Team/Final_Project_Team.srcs/sources_1/new/FPT.sv:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TK
Compiling module xil_defaultlib.Accumulator
Compiling module xil_defaultlib.cnt_convert_14b
Compiling module xil_defaultlib.cnt_convert_7b
Compiling module xil_defaultlib.clk_divder
Compiling module xil_defaultlib.univ_sseg
Compiling module xil_defaultlib.Winner
Compiling module xil_defaultlib.FPT
Compiling module xil_defaultlib.FPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot FPT_TB_behav
