<!DOCTYPE html>
<html lang="de">
<head>
  <meta name="description" content="Blog und Unterrichtsmaterial zu Digitale Systeme und Computersysteme">
  <meta name="author" content="Günther Jena">
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <link rel="icon" href="../../favicon.ico">
  <title>Semiversus | Struktureller VHDL Entwurf</title>
  <link href="../../theme/css/bootstrap.min.css" rel="stylesheet">
  <link href="../../theme/css/font-awesome.min.css" rel="stylesheet">
  <link href="../../theme/css/semiversus.css" rel="stylesheet">
  <link href="../../theme/css/pygments.css" rel="stylesheet">
  <script src="../../theme/js/jquery.min.js"></script>
  <script src="../../theme/js/bootstrap.min.js"></script>

    <script type= "text/javascript">
        var s = document.createElement('script');
        s.type = 'text/javascript';
        s.src = 'https:' == document.location.protocol ? 'https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML' : 'http://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML'; 
        s[(window.opera ? "innerHTML" : "text")] =
            "MathJax.Hub.Config({" + 
            "    config: ['MMLorHTML.js']," + 
            "    jax: ['input/TeX','input/MathML','output/HTML-CSS','output/NativeMML']," +
            "    TeX: { extensions: ['AMSmath.js','AMSsymbols.js','noErrors.js','noUndefined.js'], equationNumbers: { autoNumber: 'AMS' } }," + 
            "    extensions: ['tex2jax.js','mml2jax.js','MathMenu.js','MathZoom.js']," +
            "    tex2jax: { " +
            "        inlineMath: [ ['%%','%%'] ], " +
            "        processEscapes: false }, " +
            "    'HTML-CSS': { " +
            "        styles: { '.MathJax .mo, .MathJax .mi': {color: 'black ! important'}} " +
            "    } " +
            "}); ";
        (document.body || document.getElementsByTagName('head')[0]).appendChild(s);
    </script>
</head>
<body data-spy="scroll" data-target="#sidebar" data-offset=30>
  <div id="wrap">
    <nav class="navbar navbar-inverse">
      <div class="container">
        <div class="navbar-header">
          <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target=".navbar-collapse">
            <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>
          </button>
          <a href="../../index.html" class="navbar-brand">SEMIVERSUS</a>
        </div>
        <div class="navbar-collapse collapse">
          <ul class="nav navbar-nav">
            <li><a href="../../index.html">Blog</a></li>
            <li class="dropdown"><a href="#" class="dropdown-toggle" data-toggle="dropdown">Unterricht<b class="carret"></b></a>
              <ul class="dropdown-menu">
                <li><a href="../../dic/uebersicht.html"><em>Übersicht</em></a></li>
                <li><a href="../../dic/grundlagen_der_digitaltechnik/uebersicht.html">Grundlagen der Digitaltechnik</a></li>
                <li><a href="../../dic/programmierbare_logik/uebersicht.html">Programmierbare Logik</a></li>
                <li><a href="../../dic/mikrocontroller/uebersicht.html">Mikrocontroller</a></li>
                <li><a href="../../dic/hardwarenahe_programmierung/uebersicht.html">Hardwarenahe Programmierung</a></li>
                <li><a href="../../dic/halbleiterelemente/uebersicht.html">Halbleiterelemente</a></li>
                <li><a href="../../dic/bussysteme/uebersicht.html">Bussysteme</a></li>
                <li><a href="../../dic/rechnerarchitektur/uebersicht.html">Rechnerarchitektur</a></li>
                <li><a href="../../dic/digitale_signalverarbeitung/uebersicht.html">Digitale Signalverarbeitung</a></li>
                <li><a href="../../dic/komplexe_digitale_systeme/uebersicht.html">Komplexe digitale Systeme</a></li>
              </ul>
            <li><a href="../../projekte/projekte.html">Projekte</a></li>
            <li><a href="../../about.html">Über mich</a></li>
          </ul>
          <ul class="nav navbar-nav navbar-right">
            <li><a href="https://github.com/semiversus" class="social" data-toggle="tooltip" data-placement="bottom" title="Github.com/Semiversus"><span class="fa fa-github fa-2x"></span></a></li>
            <li><a href="http://stackoverflow.com/users/363745/günther-jena" class="social" data-toggle="tooltip" data-placement="bottom" title="Stackoverflow.com/Semiversus"><span class="fa fa-stack-overflow fa-2x"></span></a></li>
          </ul>
        </div>
      </div>
    </nav>
    <div class="container">
    <div class="visible-print-block">Semiversus | Struktureller VHDL Entwurf</div>
<ol class="breadcrumb hidden-print"><li><a href="../../dic/uebersicht.html">Digitale Systeme und Computersysteme</a></li><li><a href="../../dic/programmierbare_logik/uebersicht.html">Programmierbare Logik</a></li><li><strong>Struktureller VHDL Entwurf</strong></li></ol>      <div class="row">
        <div class="col-md-8" role="main">
  <header><h1>Struktureller VHDL Entwurf<div class="pull-right hidden-print"><a href="../../dic/programmierbare_logik/vhdl_strukturell.md"  class="btn btn-default btn-xs" data-toggle="tooltip" data-placement="bottom" title="Quelltext zu dieser Seite"><span class="fa fa-file-text-o fa-lg"></span></a></div></h1></header>
  <h1 id="allgemeines">Allgemeines</h1>
<p>Die Basis f&uuml;r den strukturellen VHDL Entwurf ist ein synchrones Design. Prinzipiell besteht jedes synchrone Design aus
Kombinatorik und Flip-Flops (meist Register genannt), die alle auf einen gemeinsamen Takt synchronisiert sind.</p>
<p>Um das Design zu strukturieren wird meist das Design meist als Datenpfades aufgebaut. Elemente eines
Datenpfades sind dabei:</p>
<ul>
<li>Multiplexer</li>
<li>Arithmetische Operatoren (Addierer, Subtrahierer, usw.)</li>
<li>Logische Operatoren</li>
<li>Komperatoren</li>
<li>Register</li>
<li>Diverse andere Elemente wie Vorzeichenerweiterung usw.</li>
</ul>
<p>Die Elemente und die Pfade zwischen den Elementen k&ouml;nnen entweder einzelne Signale sein oder mehrere zusammengefasste
Signale (Busse).</p>
<h1 id="beispiel">Beispiel</h1>
<p>Im folgenden Beispiel soll ein Z&auml;hler aufgebaut werden mit drei Eingangssignale <code>value</code> (Bus mit 8 Bit), <code>load</code> und <code>clear</code>. Wie in allen
synchronen Designs wird ein gemeinsamer Takt f&uuml;r alle Register genutzt (hier <code>clock</code>). Das Register hat eine Bitbreite
von 8.</p>
<h2 id="textuelle-beschreibung">Textuelle Beschreibung</h2>
<p>Die Funktion soll wie folgt sein:</p>
<ul>
<li>Wenn <code>clear</code> gleich <code>1</code> ist, soll der Z&auml;hlerstand auf <code>0</code> gesetzt werden,</li>
<li>ansonsten wenn <code>load</code> gleich <code>1</code> ist, soll der Z&auml;hlerstand auf <code>value</code> gesetzt werden</li>
<li>ansonsten soll der Z&auml;hlerstand um <code>value</code> erh&ouml;ht werden.</li>
</ul>
<h2 id="schaltung">Schaltung</h2>
<p><img alt="Schaltung" src="../../dic/programmierbare_logik/vhdl_example_1.png"/></p>
<h2 id="vhdl-entity">VHDL Entity</h2>
<div class="codehilite"><pre><span></span><span class="k">entity</span> <span class="nc">sum</span> <span class="k">is</span>
  <span class="k">port</span> <span class="p">(</span>
    <span class="n">clk</span><span class="o">:</span> <span class="k">in</span> <span class="kt">std_ulogic</span><span class="p">;</span>
    <span class="n">value</span><span class="o">:</span> <span class="k">in</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">7</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="n">load</span><span class="o">:</span> <span class="k">in</span> <span class="kt">std_ulogic</span><span class="p">;</span>
    <span class="n">clear</span><span class="o">:</span> <span class="k">in</span> <span class="kt">std_ulogic</span><span class="p">;</span>
    <span class="n">result</span><span class="o">:</span> <span class="k">out</span> <span class="kt">unsigned</span><span class="p">(</span><span class="mi">7</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span>
  <span class="p">);</span>
<span class="k">end</span> <span class="k">entity</span><span class="p">;</span>
</pre></div>
<h2 id="vhdl-architecture">VHDL Architecture</h2>
<div class="codehilite"><pre><span></span><span class="k">architecture</span> <span class="nc">behave</span> <span class="k">of</span> <span class="nc">sum</span> <span class="k">is</span>
<span class="k">begin</span>
  <span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span>
  <span class="k">begin</span>
    <span class="k">if</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span> <span class="k">then</span>
      <span class="k">if</span> <span class="n">clear</span><span class="o">=</span><span class="sc">'1'</span> <span class="k">then</span>
        <span class="n">result</span><span class="o">&lt;=</span><span class="p">(</span><span class="k">others</span><span class="o">=&gt;</span><span class="sc">'0'</span><span class="p">);</span>
      <span class="k">elsif</span> <span class="n">load</span><span class="o">=</span><span class="sc">'1'</span> <span class="k">then</span>
        <span class="n">result</span><span class="o">&lt;=</span><span class="n">value</span><span class="p">;</span>
      <span class="k">else</span>
        <span class="n">result</span><span class="o">&lt;=</span><span class="n">result</span><span class="o">+</span><span class="n">value</span><span class="p">;</span>
      <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
  <span class="k">end</span> <span class="k">process</span><span class="p">;</span>
<span class="k">end</span> <span class="k">architecture</span><span class="p">;</span>
</pre></div>
<h1 id="timingdiagramm_1">Timingdiagramm</h1>
<p><img alt="Timingdiagramm" src="../../dic/programmierbare_logik/vhdl_example_1_timing.png"/></p>
<h2 id="test-des-designs">Test des Designs</h2>
<ul>
<li><a href="http://www.edaplayground.com/x/EcA">Online VHDL Modell mit Testbench</a></li>
</ul>
        </div>
        <div class="col-md-4" role="complementary">
    <nav class="well well-sm" data-spy="affix" data-offset-top="0" id="sidebar">
    <ul class="nav"><li><a href="#allgemeines">Allgemeines</a></li><li><a href="#beispiel">Beispiel</a><ul class="nav"><li><a href="#textuelle-beschreibung">Textuelle Beschreibung</a></li><li><a href="#schaltung">Schaltung</a></li><li><a href="#vhdl-entity">VHDL Entity</a></li><li><a href="#vhdl-architecture">VHDL Architecture</a></li></ul></li><li><a href="#timingdiagramm_1">Timingdiagramm</a><ul class="nav"><li><a href="#test-des-designs">Test des Designs</a></li></ul></li></ul>
    </nav>
        </div>
      </div>
    </div>
  </div>
  <footer class="footer hidden-print"><div class="container"><p class="text-muted credit"><a href="http://creativecommons.org/licenses/by-sa/3.0/de/">CC-BY-SA</a> | Günther Jena 2011 - 2016 | Letztes Update am 26.3.2016 (Rev. <a href="https://github.com/semiversus/semiversus.github.io-source/commit/211d68b">211d68b</a>)</p></div></footer>
</body>
</html>