
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-496B8RB

Implementation : lcd1

# Written on Mon Oct 28 20:56:55 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                    Requested     Requested     Clock                                           Clock                   Clock
Level     Clock                                    Frequency     Period        Type                                            Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       osc00|osc_int_inferred_clock             2.1 MHz       480.769       inferred                                        Inferred_clkgroup_0     22   
1 .         div00|oscout_derived_clock             2.1 MHz       480.769       derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0     34   
2 ..          lcdcontdata00|ENcd_derived_clock     2.1 MHz       480.769       derived (from div00|oscout_derived_clock)       Inferred_clkgroup_0     9    
============================================================================================================================================================


Clock Load Summary
******************

                                     Clock     Source                          Clock Pin             Non-clock Pin     Non-clock Pin
Clock                                Load      Pin                             Seq Example           Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock         22        L00.OS00.OSCInst0.OSC(OSCH)     L00.OS01.oscout.C     -                 -            
div00|oscout_derived_clock           34        L00.OS01.oscout.Q[0](dffe)      L05.ENm.C             -                 -            
lcdcontdata00|ENcd_derived_clock     9         L03.ENcd.Q[0](sdffre)           L04.outFlagdata.C     -                 -            
====================================================================================================================================
