#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 14 15:16:53 2024
# Process ID: 22424
# Current directory: D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19484 D:\NEW\TYUT\FPGA\Project\3_GoldDivision\DDS\dds\dds.xpr
# Log file: D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/vivado.log
# Journal file: D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom -dir d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {14} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {14} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {14} CONFIG.Read_Width_B {14} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/sine_wave.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips rom]
generate_target {instantiation_template} [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/rom.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/rom.xci]
catch { config_ip_cache -export [get_ips -all rom] }
export_ip_user_files -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/rom.xci]
launch_runs -jobs 4 rom_synth_1
export_simulation -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/ip/rom_1/rom.xci] -directory D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.ip_user_files/sim_scripts -ip_user_files_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.ip_user_files -ipstatic_source_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.cache/compile_simlib/modelsim} {questa=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.cache/compile_simlib/questa} {riviera=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.cache/compile_simlib/riviera} {activehdl=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v w ]
add_files -fileset sim_1 D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sim_1/new/dds_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source dds_tb.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 1}
add_wave {{/dds_tb/U_dds_0/phase_accumulator}} {{/dds_tb/U_dds_0/rom_addr}} 
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
close_sim
close_project
create_project dds_ad9767 D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767 -part xc7z010clg400-1
file mkdir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new
close [ open D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v w ]
add_files D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/new/dds_ad9767.v
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name sine_rom -dir d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {sine_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {14} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {14} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {14} CONFIG.Read_Width_B {14} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/sine_wave.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips sine_rom]
generate_target {instantiation_template} [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sine_rom.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sine_rom.xci]
catch { config_ip_cache -export [get_ips -all sine_rom] }
export_ip_user_files -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sine_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sine_rom.xci]
launch_runs -jobs 4 sine_rom_synth_1
export_simulation -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/sine_rom/sine_rom.xci] -directory D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/sim_scripts -ip_user_files_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files -ipstatic_source_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/modelsim} {questa=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/questa} {riviera=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/riviera} {activehdl=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name square_rom -dir d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {square_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {14} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {14} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {14} CONFIG.Read_Width_B {14} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/square_wave.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips square_rom]
generate_target {instantiation_template} [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci]
generate_target all [get_files  d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci]
catch { config_ip_cache -export [get_ips -all square_rom] }
export_ip_user_files -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci]
launch_runs -jobs 4 square_rom_synth_1
export_simulation -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci] -directory D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/sim_scripts -ip_user_files_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files -ipstatic_source_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/modelsim} {questa=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/questa} {riviera=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/riviera} {activehdl=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name triangular_rom -dir d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {triangular_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {14} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {14} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {14} CONFIG.Read_Width_B {14} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/triangular_wave.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips triangular_rom]
generate_target {instantiation_template} [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/triangular_rom.xci]
generate_target all [get_files  d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/triangular_rom.xci]
catch { config_ip_cache -export [get_ips -all triangular_rom] }
export_ip_user_files -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/triangular_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/triangular_rom.xci]
launch_runs -jobs 4 triangular_rom_synth_1
export_simulation -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/triangular_rom/triangular_rom.xci] -directory D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/sim_scripts -ip_user_files_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files -ipstatic_source_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/modelsim} {questa=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/questa} {riviera=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/riviera} {activehdl=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
import_files -norecurse D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds/dds.srcs/sources_1/new/dds.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files -norecurse D:/NEW/TYUT/FPGA/Project/2_SilverDivision/°´¼üÏû¶¶/key_filter/key_filter.srcs/sources_1/new/key_filter.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v w ]
add_files -fileset sim_1 D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sim_1/new/dds_ad9767_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source dds_ad9767_tb.tcl
run all
relaunch_sim
run all
relaunch_sim
close_sim
launch_simulation
launch_simulation
source dds_ad9767_tb.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {Untitled 3}
add_wave {{/dds_ad9767_tb/U_dds_ad9767}} 
current_wave_config {Untitled 3}
add_wave {{/glbl}} 
relaunch_sim
run all
current_wave_config {Untitled 3}
add_wave {{/dds_ad9767_tb/U_dds_ad9767/f_switch_button_a_press_key_flag}} {{/dds_ad9767_tb/U_dds_ad9767/p_switch_button_a_press_key_flag}} {{/dds_ad9767_tb/U_dds_ad9767/f_switch_button_b_press_key_flag}} {{/dds_ad9767_tb/U_dds_ad9767/p_switch_button_b_press_key_flag}} 
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
close_sim
launch_simulation
source dds_ad9767_tb.tcl
run all
relaunch_sim
run all
current_wave_config {Untitled 4}
add_wave {{/dds_ad9767_tb}} 
current_wave_config {Untitled 4}
add_wave {{/dds_ad9767_tb/U_dds_ad9767}} 
current_wave_config {Untitled 4}
add_wave {{/glbl}} 
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/dds_ad9767_tb/U_dds_ad9767/U_dds_a}} 
current_wave_config {Untitled 4}
add_wave {{/dds_ad9767_tb/U_dds_ad9767/U_f_switch_button_a_i}} 
current_wave_config {Untitled 4}
add_wave {{/dds_ad9767_tb/U_dds_ad9767/U_p_switch_button_a_i}} 
current_wave_config {Untitled 4}
add_wave {{/dds_ad9767_tb/U_dds_ad9767/U_dds_b}} 
current_wave_config {Untitled 4}
add_wave {{/dds_ad9767_tb/U_dds_ad9767/U_f_switch_button_b_i}} 
current_wave_config {Untitled 4}
add_wave {{/dds_ad9767_tb/U_dds_ad9767/U_p_switch_button_b_i}} 
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/square_wave.coe}] [get_ips square_rom]
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/sine_wave.coe}] [get_ips square_rom]
generate_target all [get_files  d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci]
catch { config_ip_cache -export [get_ips -all square_rom] }
catch { [ delete_ip_run [get_ips -all square_rom] ] }
export_ip_user_files -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci]
export_simulation -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci] -directory D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/sim_scripts -ip_user_files_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files -ipstatic_source_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/modelsim} {questa=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/questa} {riviera=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/riviera} {activehdl=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/square_wave.coe}] [get_ips square_rom]
generate_target all [get_files  d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci]
catch { config_ip_cache -export [get_ips -all square_rom] }
export_ip_user_files -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci]
export_simulation -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci] -directory D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/sim_scripts -ip_user_files_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files -ipstatic_source_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/modelsim} {questa=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/questa} {riviera=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/riviera} {activehdl=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run all
set_property -dict [list CONFIG.Coe_File {D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/sawtooth_wave.coe}] [get_ips square_rom]
generate_target all [get_files  d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci]
catch { config_ip_cache -export [get_ips -all square_rom] }
export_ip_user_files -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci]
launch_runs -jobs 4 square_rom_synth_1
export_simulation -of_objects [get_files d:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.srcs/sources_1/ip/square_rom/square_rom.xci] -directory D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/sim_scripts -ip_user_files_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files -ipstatic_source_dir D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/modelsim} {questa=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/questa} {riviera=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/riviera} {activehdl=D:/NEW/TYUT/FPGA/Project/3_GoldDivision/DDS/dds_ad9767/dds_ad9767.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run all
close_sim
