#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Mar 14 16:59:35 2018
# Process ID: 10748
# Current directory: D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.runs/synth_1
# Command line: vivado.exe -log smg_interface_demo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source smg_interface_demo.tcl
# Log file: D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.runs/synth_1/smg_interface_demo.vds
# Journal file: D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source smg_interface_demo.tcl -notrace
Command: synth_design -top smg_interface_demo -part xc7a35tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10624 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 386.242 ; gain = 101.195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'smg_interface_demo' [D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.srcs/sources_1/new/smg_interface_demo.v:23]
INFO: [Synth 8-638] synthesizing module 'demo_control_module' [D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.srcs/sources_1/demo_control_module.v:1]
	Parameter T100MS bound to: 23'b10011000100101100111111 
INFO: [Synth 8-155] case statement is not full and has no default [D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.srcs/sources_1/demo_control_module.v:38]
INFO: [Synth 8-256] done synthesizing module 'demo_control_module' (1#1) [D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.srcs/sources_1/demo_control_module.v:1]
INFO: [Synth 8-638] synthesizing module 'smg_interface' [D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.srcs/sources_1/smg_interface.v:1]
INFO: [Synth 8-638] synthesizing module 'smg_control_module' [D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.srcs/sources_1/smg_control_module.v:1]
	Parameter T1MS bound to: 16'b1100001101001111 
INFO: [Synth 8-155] case statement is not full and has no default [D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.srcs/sources_1/smg_control_module.v:37]
INFO: [Synth 8-256] done synthesizing module 'smg_control_module' (2#1) [D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.srcs/sources_1/smg_control_module.v:1]
INFO: [Synth 8-638] synthesizing module 'smg_encode_module' [D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.srcs/sources_1/smg_encode_module.v:1]
	Parameter _0 bound to: 8'b11000000 
	Parameter _1 bound to: 8'b11111001 
	Parameter _2 bound to: 8'b10100100 
	Parameter _3 bound to: 8'b10110000 
	Parameter _4 bound to: 8'b10011001 
	Parameter _5 bound to: 8'b10010010 
	Parameter _6 bound to: 8'b10000010 
	Parameter _7 bound to: 8'b11111000 
	Parameter _8 bound to: 8'b10000000 
	Parameter _9 bound to: 8'b10010000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.srcs/sources_1/smg_encode_module.v:26]
INFO: [Synth 8-256] done synthesizing module 'smg_encode_module' (3#1) [D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.srcs/sources_1/smg_encode_module.v:1]
INFO: [Synth 8-638] synthesizing module 'smg_scan_module' [D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.srcs/sources_1/smg_scan_module.v:1]
	Parameter T1MS bound to: 16'b1100001101001111 
INFO: [Synth 8-155] case statement is not full and has no default [D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.srcs/sources_1/smg_scan_module.v:36]
INFO: [Synth 8-256] done synthesizing module 'smg_scan_module' (4#1) [D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.srcs/sources_1/smg_scan_module.v:1]
INFO: [Synth 8-256] done synthesizing module 'smg_interface' (5#1) [D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.srcs/sources_1/smg_interface.v:1]
INFO: [Synth 8-256] done synthesizing module 'smg_interface_demo' (6#1) [D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.srcs/sources_1/new/smg_interface_demo.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 433.719 ; gain = 148.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 433.719 ; gain = 148.672
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.srcs/constrs_1/new/smg_interface.xdc]
Finished Parsing XDC File [D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.srcs/constrs_1/new/smg_interface.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.srcs/constrs_1/new/smg_interface.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/smg_interface_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/smg_interface_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 769.020 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 769.020 ; gain = 483.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 769.020 ; gain = 483.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 769.020 ; gain = 483.973
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'i_reg' in module 'demo_control_module'
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rNum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rNumber" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'i_reg' in module 'smg_control_module'
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rNumber" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'i_reg' in module 'smg_scan_module'
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rScan" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
                 iSTATE4 |                              101 |                             0101
                 iSTATE5 |                              110 |                             0110
                 iSTATE6 |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_reg' using encoding 'sequential' in module 'demo_control_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
                 iSTATE4 |                              101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_reg' using encoding 'sequential' in module 'smg_control_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
                 iSTATE4 |                              101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_reg' using encoding 'sequential' in module 'smg_scan_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 769.020 ; gain = 483.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module demo_control_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 1     
+---Muxes : 
	   8 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module smg_control_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
Module smg_encode_module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
Module smg_scan_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U1/rNum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U1/i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U2/U1/rNumber" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U2/U1/i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U2/U3/rScan" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U2/U3/i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U2/U2/rSMG_reg[7] )
WARNING: [Synth 8-3332] Sequential element (U2/U2/rSMG_reg[7]) is unused and will be removed from module smg_interface_demo.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 769.020 ; gain = 483.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 770.895 ; gain = 485.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 791.684 ; gain = 506.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 793.465 ; gain = 508.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 793.465 ; gain = 508.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 793.465 ; gain = 508.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 793.465 ; gain = 508.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 793.465 ; gain = 508.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 793.465 ; gain = 508.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 793.465 ; gain = 508.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     4|
|4     |LUT2   |    56|
|5     |LUT3   |    18|
|6     |LUT4   |    29|
|7     |LUT5   |    17|
|8     |LUT6   |    22|
|9     |FDCE   |   121|
|10    |FDPE   |     8|
|11    |IBUF   |     2|
|12    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------------+------+
|      |Instance |Module              |Cells |
+------+---------+--------------------+------+
|1     |top      |                    |   306|
|2     |  U1     |demo_control_module |   164|
|3     |  U2     |smg_interface       |   125|
|4     |    U1   |smg_control_module  |    57|
|5     |    U2   |smg_encode_module   |     9|
|6     |    U3   |smg_scan_module     |    59|
+------+---------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 793.465 ; gain = 508.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 793.465 ; gain = 173.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 793.465 ; gain = 508.418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 793.465 ; gain = 521.137
INFO: [Common 17-1381] The checkpoint 'D:/demo_ax7035/demo_ax7035/smg_interface_demo/smg_interface_demo/smg_interface_demo.runs/synth_1/smg_interface_demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file smg_interface_demo_utilization_synth.rpt -pb smg_interface_demo_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 793.465 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 14 17:00:15 2018...
