{"Source Block": ["hdl/library/prcfg/qpsk/prcfg_adc.v@148:186@HdlStmProcess", "    .data_valid(adc_dvalid),\n    .data_output(adc_ddata_s)\n  );\n\n  // output logic for data ans status\n  always @(posedge clk) begin\n\n    dst_adc_dsync  <= src_adc_dsync;\n    dst_adc_dwr    <= src_adc_dwr;\n\n    case(mode)\n\n      4'h0 : begin\n        dst_adc_ddata <= src_adc_ddata;\n        src_adc_dovf   <= dst_adc_dovf;\n      end\n      4'h1 : begin\n        dst_adc_ddata <= 32'h0;\n        src_adc_dovf  <= 1'b0;\n      end\n      4'h2 : begin\n        dst_adc_ddata <= {30'h0, adc_ddata_s};\n        src_adc_dovf   <= dst_adc_dovf;\n      end\n      default : begin\n        dst_adc_ddata <= src_adc_ddata;\n        src_adc_dovf   <= dst_adc_dovf;\n      end\n    endcase\n\n    if((mode == 3'd2) && (channel_sel == CHANNEL_ID)) begin\n      status <= {22'h0, adc_pn_err_s, adc_pn_oos_s, RP_ID};\n    end else begin\n      status <= {24'h0, RP_ID};\n    end\n  end\n\nendmodule\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[155, "    dst_adc_dsync  <= src_adc_dsync;\n"], [156, "    dst_adc_dwr    <= src_adc_dwr;\n"], [161, "        dst_adc_ddata <= src_adc_ddata;\n"], [162, "        src_adc_dovf   <= dst_adc_dovf;\n"], [165, "        dst_adc_ddata <= 32'h0;\n"], [166, "        src_adc_dovf  <= 1'b0;\n"], [169, "        dst_adc_ddata <= {30'h0, adc_ddata_s};\n"], [170, "        src_adc_dovf   <= dst_adc_dovf;\n"], [173, "        dst_adc_ddata <= src_adc_ddata;\n"], [174, "        src_adc_dovf   <= dst_adc_dovf;\n"]], "Add": [[156, "    dst_adc_valid <= src_adc_valid;\n"], [156, "    dst_adc_enable <= src_adc_enable;\n"], [162, "        dst_adc_data <= src_adc_data;\n"], [166, "        dst_adc_data <= 32'h0;\n"], [170, "        dst_adc_data <= {30'h0, adc_data_s};\n"], [174, "        dst_adc_data <= src_adc_data;\n"]]}}