18:22:25 INFO  : Registering command handlers for SDK TCF services
18:22:26 INFO  : Launching XSCT server: xsct -n -interactive /home/yao/Class/FPGA/project/lab5/lab5.sdk/temp_xsdb_launch_script.tcl
18:22:28 INFO  : XSCT server has started successfully.
18:22:28 INFO  : Successfully done setting XSCT server connection channel  
18:22:28 INFO  : Successfully done setting SDK workspace  
18:22:28 INFO  : Processing command line option -hwspec /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf.
18:37:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:37:35 INFO  : 'jtag frequency' command is executed.
18:37:35 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:37:35 INFO  : Context for 'APU' is selected.
18:37:35 INFO  : System reset is completed.
18:37:38 INFO  : 'after 3000' command is executed.
18:37:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:37:41 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:37:41 INFO  : Context for 'APU' is selected.
18:37:41 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:37:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:41 INFO  : Context for 'APU' is selected.
18:37:41 INFO  : 'ps7_init' command is executed.
18:37:41 INFO  : 'ps7_post_config' command is executed.
18:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:42 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:42 INFO  : 'con' command is executed.
18:37:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:37:42 INFO  : Disconnected from the channel tcfchan#1.
18:52:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:52:32 INFO  : 'jtag frequency' command is executed.
18:52:32 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:52:32 INFO  : Context for 'APU' is selected.
18:52:32 INFO  : System reset is completed.
18:52:35 INFO  : 'after 3000' command is executed.
18:52:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:52:38 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:52:38 INFO  : Context for 'APU' is selected.
18:52:39 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:52:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:39 INFO  : Context for 'APU' is selected.
18:52:39 INFO  : 'ps7_init' command is executed.
18:52:39 INFO  : 'ps7_post_config' command is executed.
18:52:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:39 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:40 INFO  : 'con' command is executed.
18:52:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:52:40 INFO  : Disconnected from the channel tcfchan#2.
18:56:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:56:31 INFO  : 'jtag frequency' command is executed.
18:56:31 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:31 INFO  : Context for 'APU' is selected.
18:56:31 INFO  : System reset is completed.
18:56:34 INFO  : 'after 3000' command is executed.
18:56:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:56:37 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:56:37 INFO  : Context for 'APU' is selected.
18:56:38 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:56:38 INFO  : 'configparams force-mem-access 1' command is executed.
18:56:38 INFO  : Context for 'APU' is selected.
18:56:38 INFO  : 'ps7_init' command is executed.
18:56:38 INFO  : 'ps7_post_config' command is executed.
18:56:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:38 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:38 INFO  : 'configparams force-mem-access 0' command is executed.
18:56:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:56:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:38 INFO  : 'con' command is executed.
18:56:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:56:38 INFO  : Disconnected from the channel tcfchan#3.
18:57:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:57:47 INFO  : 'jtag frequency' command is executed.
18:57:47 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:57:47 INFO  : Context for 'APU' is selected.
18:57:47 INFO  : System reset is completed.
18:57:50 INFO  : 'after 3000' command is executed.
18:57:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:57:53 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:57:53 INFO  : Context for 'APU' is selected.
18:57:54 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:57:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:57:54 INFO  : Context for 'APU' is selected.
18:57:54 INFO  : 'ps7_init' command is executed.
18:57:54 INFO  : 'ps7_post_config' command is executed.
18:57:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:54 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:57:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:57:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:57:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:57:54 INFO  : 'con' command is executed.
18:57:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:57:54 INFO  : Disconnected from the channel tcfchan#4.
18:58:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:58:18 INFO  : 'jtag frequency' command is executed.
18:58:18 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:58:18 INFO  : Context for 'APU' is selected.
18:58:18 INFO  : System reset is completed.
18:58:21 INFO  : 'after 3000' command is executed.
18:58:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:58:24 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:58:24 INFO  : Context for 'APU' is selected.
18:58:25 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:58:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:25 INFO  : Context for 'APU' is selected.
18:58:25 INFO  : 'ps7_init' command is executed.
18:58:25 INFO  : 'ps7_post_config' command is executed.
18:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:26 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:26 INFO  : 'con' command is executed.
18:58:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:58:26 INFO  : Disconnected from the channel tcfchan#5.
19:21:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:21:48 INFO  : 'jtag frequency' command is executed.
19:21:48 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:21:48 INFO  : Context for 'APU' is selected.
19:21:48 INFO  : System reset is completed.
19:21:51 INFO  : 'after 3000' command is executed.
19:21:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:21:54 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:21:54 INFO  : Context for 'APU' is selected.
19:21:55 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:21:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:21:55 INFO  : Context for 'APU' is selected.
19:21:55 INFO  : 'ps7_init' command is executed.
19:21:55 INFO  : 'ps7_post_config' command is executed.
19:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:56 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:21:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:21:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

19:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:21:56 INFO  : 'con' command is executed.
19:21:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:21:56 INFO  : Disconnected from the channel tcfchan#6.
20:35:11 INFO  : Launching XSCT server: xsct -n -interactive /home/yao/Class/FPGA/project/lab5/lab5.sdk/temp_xsdb_launch_script.tcl
20:35:13 INFO  : XSCT server has started successfully.
20:35:13 INFO  : Successfully done setting XSCT server connection channel  
20:35:15 INFO  : Successfully done setting SDK workspace  
20:35:16 INFO  : Registering command handlers for SDK TCF services
20:35:17 INFO  : Processing command line option -hwspec /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf.
20:35:18 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:35:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573130074000,  Project:1573122074000
20:35:18 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf.
20:35:18 INFO  : Copied contents of /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
20:35:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:35:21 INFO  : 
20:35:22 INFO  : Updating hardware inferred compiler options for lab5.
20:35:22 INFO  : Clearing existing target manager status.
20:35:22 INFO  : Closing and re-opening the MSS file of ther project lab5_bsp
20:35:22 INFO  : Closing and re-opening the MSS file of ther project lab5_bsp
20:40:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:40:47 INFO  : 'jtag frequency' command is executed.
20:40:47 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:47 INFO  : Context for 'APU' is selected.
20:40:47 INFO  : System reset is completed.
20:40:50 INFO  : 'after 3000' command is executed.
20:40:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:40:53 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:40:53 INFO  : Context for 'APU' is selected.
20:40:53 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:40:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:53 INFO  : Context for 'APU' is selected.
20:40:53 INFO  : 'ps7_init' command is executed.
20:40:53 INFO  : 'ps7_post_config' command is executed.
20:40:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:54 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:54 INFO  : 'con' command is executed.
20:40:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:40:54 INFO  : Disconnected from the channel tcfchan#1.
20:41:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:41:33 INFO  : 'jtag frequency' command is executed.
20:41:33 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:33 INFO  : Context for 'APU' is selected.
20:41:33 INFO  : System reset is completed.
20:41:36 INFO  : 'after 3000' command is executed.
20:41:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:41:39 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:41:39 INFO  : Context for 'APU' is selected.
20:41:40 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:41:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:40 INFO  : Context for 'APU' is selected.
20:41:40 INFO  : 'ps7_init' command is executed.
20:41:40 INFO  : 'ps7_post_config' command is executed.
20:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:40 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:40 INFO  : 'con' command is executed.
20:41:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:41:40 INFO  : Disconnected from the channel tcfchan#2.
20:45:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:45:47 INFO  : 'jtag frequency' command is executed.
20:45:47 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:47 INFO  : Context for 'APU' is selected.
20:45:47 INFO  : System reset is completed.
20:45:50 INFO  : 'after 3000' command is executed.
20:45:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:45:52 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:45:52 INFO  : Context for 'APU' is selected.
20:45:52 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:45:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:52 INFO  : Context for 'APU' is selected.
20:45:53 INFO  : 'ps7_init' command is executed.
20:45:53 INFO  : 'ps7_post_config' command is executed.
20:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:53 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:53 INFO  : 'con' command is executed.
20:45:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:45:53 INFO  : Disconnected from the channel tcfchan#3.
20:46:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:46:05 INFO  : 'jtag frequency' command is executed.
20:46:05 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:05 INFO  : Context for 'APU' is selected.
20:46:05 INFO  : System reset is completed.
20:46:08 INFO  : 'after 3000' command is executed.
20:46:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:46:11 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:46:11 INFO  : Context for 'APU' is selected.
20:46:11 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:46:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:11 INFO  : Context for 'APU' is selected.
20:46:11 INFO  : 'ps7_init' command is executed.
20:46:11 INFO  : 'ps7_post_config' command is executed.
20:46:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:12 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:12 INFO  : 'con' command is executed.
20:46:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:46:12 INFO  : Disconnected from the channel tcfchan#4.
13:15:28 INFO  : Registering command handlers for SDK TCF services
13:15:29 INFO  : Launching XSCT server: xsct -n -interactive /home/yao/Class/FPGA/project/lab5/lab5.sdk/temp_xsdb_launch_script.tcl
13:15:31 INFO  : XSCT server has started successfully.
13:15:31 INFO  : Successfully done setting XSCT server connection channel  
13:15:31 INFO  : Successfully done setting SDK workspace  
13:15:31 INFO  : Processing command line option -hwspec /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf.
13:15:31 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:19:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:19:56 INFO  : 'jtag frequency' command is executed.
13:19:56 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:19:56 INFO  : Context for 'APU' is selected.
13:19:56 INFO  : System reset is completed.
13:19:59 INFO  : 'after 3000' command is executed.
13:19:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:20:02 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:20:02 INFO  : Context for 'APU' is selected.
13:20:02 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:20:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:02 INFO  : Context for 'APU' is selected.
13:20:02 INFO  : 'ps7_init' command is executed.
13:20:02 INFO  : 'ps7_post_config' command is executed.
13:20:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:02 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:02 INFO  : 'con' command is executed.
13:20:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:20:02 INFO  : Disconnected from the channel tcfchan#1.
13:20:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:20:32 INFO  : 'jtag frequency' command is executed.
13:20:32 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:32 INFO  : Context for 'APU' is selected.
13:20:32 INFO  : System reset is completed.
13:20:35 INFO  : 'after 3000' command is executed.
13:20:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:20:37 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:20:37 INFO  : Context for 'APU' is selected.
13:20:38 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:20:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:38 INFO  : Context for 'APU' is selected.
13:20:39 INFO  : 'ps7_init' command is executed.
13:20:39 INFO  : 'ps7_post_config' command is executed.
13:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:39 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:39 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:39 INFO  : 'con' command is executed.
13:20:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:20:39 INFO  : Disconnected from the channel tcfchan#2.
13:21:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:21:46 INFO  : 'jtag frequency' command is executed.
13:21:46 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:46 INFO  : Context for 'APU' is selected.
13:21:46 INFO  : System reset is completed.
13:21:49 INFO  : 'after 3000' command is executed.
13:21:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:21:52 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:21:52 INFO  : Context for 'APU' is selected.
13:21:53 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:21:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:53 INFO  : Context for 'APU' is selected.
13:21:53 INFO  : 'ps7_init' command is executed.
13:21:53 INFO  : 'ps7_post_config' command is executed.
13:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:53 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:53 INFO  : 'con' command is executed.
13:21:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:21:53 INFO  : Disconnected from the channel tcfchan#3.
13:22:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:22:53 INFO  : 'jtag frequency' command is executed.
13:22:53 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:22:53 INFO  : Context for 'APU' is selected.
13:22:53 INFO  : System reset is completed.
13:22:56 INFO  : 'after 3000' command is executed.
13:22:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:22:58 INFO  : FPGA configured successfully with bitstream "/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:22:58 INFO  : Context for 'APU' is selected.
13:23:00 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:23:00 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:00 INFO  : Context for 'APU' is selected.
13:23:00 INFO  : 'ps7_init' command is executed.
13:23:00 INFO  : 'ps7_post_config' command is executed.
13:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:00 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:00 INFO  : 'con' command is executed.
13:23:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:23:00 INFO  : Disconnected from the channel tcfchan#4.
10:59:03 INFO  : Registering command handlers for SDK TCF services
10:59:04 INFO  : Launching XSCT server: xsct -n -interactive /home/yao/Class/FPGA/project/lab5/lab5.sdk/temp_xsdb_launch_script.tcl
10:59:06 INFO  : XSCT server has started successfully.
10:59:06 INFO  : Successfully done setting XSCT server connection channel  
10:59:08 INFO  : Successfully done setting SDK workspace  
10:59:08 INFO  : Processing command line option -hwspec /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf.
10:59:09 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:59:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573268204000,  Project:1573130074000
10:59:09 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf.
10:59:09 INFO  : Copied contents of /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
10:59:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:59:11 INFO  : 
10:59:12 INFO  : Updating hardware inferred compiler options for lab5.
10:59:12 INFO  : Clearing existing target manager status.
11:11:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:11:58 INFO  : 'fpga -state' command is executed.
11:11:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:11:58 INFO  : 'jtag frequency' command is executed.
11:11:58 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:11:58 INFO  : Context for 'APU' is selected.
11:11:58 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:11:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:58 INFO  : Context for 'APU' is selected.
11:11:58 INFO  : 'stop' command is executed.
11:11:59 INFO  : 'ps7_init' command is executed.
11:11:59 INFO  : 'ps7_post_config' command is executed.
11:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:59 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:11:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:59 INFO  : 'con' command is executed.
11:11:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:11:59 INFO  : Disconnected from the channel tcfchan#1.
11:12:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:12:46 INFO  : 'fpga -state' command is executed.
11:12:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:12:46 INFO  : 'jtag frequency' command is executed.
11:12:46 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:12:46 INFO  : Context for 'APU' is selected.
11:12:47 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:12:47 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:47 INFO  : Context for 'APU' is selected.
11:12:47 INFO  : 'stop' command is executed.
11:12:48 INFO  : 'ps7_init' command is executed.
11:12:48 INFO  : 'ps7_post_config' command is executed.
11:12:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:12:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:48 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:48 INFO  : 'con' command is executed.
11:12:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:12:48 INFO  : Disconnected from the channel tcfchan#2.
11:14:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:14:48 INFO  : 'fpga -state' command is executed.
11:14:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:14:48 INFO  : 'jtag frequency' command is executed.
11:14:48 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:14:48 INFO  : Context for 'APU' is selected.
11:14:48 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:14:48 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:48 INFO  : Context for 'APU' is selected.
11:14:48 INFO  : 'stop' command is executed.
11:14:48 INFO  : 'ps7_init' command is executed.
11:14:48 INFO  : 'ps7_post_config' command is executed.
11:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:48 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:49 INFO  : 'con' command is executed.
11:14:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:14:49 INFO  : Disconnected from the channel tcfchan#3.
11:15:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:15:33 INFO  : 'fpga -state' command is executed.
11:15:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:15:33 INFO  : 'jtag frequency' command is executed.
11:15:33 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:15:33 INFO  : Context for 'APU' is selected.
11:15:33 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:15:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:15:33 INFO  : Context for 'APU' is selected.
11:15:33 INFO  : 'stop' command is executed.
11:15:34 INFO  : 'ps7_init' command is executed.
11:15:34 INFO  : 'ps7_post_config' command is executed.
11:15:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:15:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:34 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:15:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:15:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

11:15:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:34 INFO  : 'con' command is executed.
11:15:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:15:34 INFO  : Disconnected from the channel tcfchan#4.
11:17:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:17:14 INFO  : 'fpga -state' command is executed.
11:17:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:17:14 INFO  : 'jtag frequency' command is executed.
11:17:14 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:17:14 INFO  : Context for 'APU' is selected.
11:17:14 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:17:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:14 INFO  : Context for 'APU' is selected.
11:17:14 INFO  : 'stop' command is executed.
11:17:14 INFO  : 'ps7_init' command is executed.
11:17:14 INFO  : 'ps7_post_config' command is executed.
11:17:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:17:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:15 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:17:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

11:17:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:15 INFO  : 'con' command is executed.
11:17:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:17:15 INFO  : Disconnected from the channel tcfchan#5.
11:17:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:17:57 INFO  : 'fpga -state' command is executed.
11:17:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:17:57 INFO  : 'jtag frequency' command is executed.
11:17:57 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:17:57 INFO  : Context for 'APU' is selected.
11:17:57 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:17:57 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:57 INFO  : Context for 'APU' is selected.
11:17:57 INFO  : 'stop' command is executed.
11:17:58 INFO  : 'ps7_init' command is executed.
11:17:58 INFO  : 'ps7_post_config' command is executed.
11:17:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:17:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:58 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:17:58 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

11:17:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:58 INFO  : 'con' command is executed.
11:17:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:17:58 INFO  : Disconnected from the channel tcfchan#6.
11:19:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:19:28 INFO  : 'fpga -state' command is executed.
11:19:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:19:28 INFO  : 'jtag frequency' command is executed.
11:19:28 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:19:28 INFO  : Context for 'APU' is selected.
11:19:28 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:19:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:28 INFO  : Context for 'APU' is selected.
11:19:28 INFO  : 'stop' command is executed.
11:19:28 INFO  : 'ps7_init' command is executed.
11:19:28 INFO  : 'ps7_post_config' command is executed.
11:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:29 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:19:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:19:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

11:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:29 INFO  : 'con' command is executed.
11:19:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:19:29 INFO  : Disconnected from the channel tcfchan#7.
11:20:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:20:14 INFO  : 'fpga -state' command is executed.
11:20:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:20:14 INFO  : 'jtag frequency' command is executed.
11:20:14 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:20:14 INFO  : Context for 'APU' is selected.
11:20:14 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:20:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:14 INFO  : Context for 'APU' is selected.
11:20:14 INFO  : 'stop' command is executed.
11:20:15 INFO  : 'ps7_init' command is executed.
11:20:15 INFO  : 'ps7_post_config' command is executed.
11:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:15 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:20:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:15 INFO  : 'con' command is executed.
11:20:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:20:15 INFO  : Disconnected from the channel tcfchan#8.
11:20:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:20:54 INFO  : 'fpga -state' command is executed.
11:20:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:20:54 INFO  : 'jtag frequency' command is executed.
11:20:54 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:20:54 INFO  : Context for 'APU' is selected.
11:20:54 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:20:54 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:54 INFO  : Context for 'APU' is selected.
11:20:54 INFO  : 'stop' command is executed.
11:20:55 INFO  : 'ps7_init' command is executed.
11:20:55 INFO  : 'ps7_post_config' command is executed.
11:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:55 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:20:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:55 INFO  : 'con' command is executed.
11:20:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:20:55 INFO  : Disconnected from the channel tcfchan#9.
11:21:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:21:30 INFO  : 'fpga -state' command is executed.
11:21:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:21:30 INFO  : 'jtag frequency' command is executed.
11:21:30 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:21:30 INFO  : Context for 'APU' is selected.
11:21:30 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:21:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:30 INFO  : Context for 'APU' is selected.
11:21:30 INFO  : 'stop' command is executed.
11:21:31 INFO  : 'ps7_init' command is executed.
11:21:31 INFO  : 'ps7_post_config' command is executed.
11:21:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:21:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:32 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:32 INFO  : 'con' command is executed.
11:21:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:21:32 INFO  : Disconnected from the channel tcfchan#10.
11:22:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:22:06 INFO  : 'fpga -state' command is executed.
11:22:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:22:06 INFO  : 'jtag frequency' command is executed.
11:22:06 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:22:06 INFO  : Context for 'APU' is selected.
11:22:06 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:22:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:06 INFO  : Context for 'APU' is selected.
11:22:07 INFO  : 'stop' command is executed.
11:22:07 INFO  : 'ps7_init' command is executed.
11:22:07 INFO  : 'ps7_post_config' command is executed.
11:22:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:22:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:08 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:22:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:08 INFO  : 'con' command is executed.
11:22:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:22:08 INFO  : Disconnected from the channel tcfchan#11.
11:22:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:22:44 INFO  : 'fpga -state' command is executed.
11:22:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:22:44 INFO  : 'jtag frequency' command is executed.
11:22:44 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:22:44 INFO  : Context for 'APU' is selected.
11:22:44 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:22:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:44 INFO  : Context for 'APU' is selected.
11:22:44 INFO  : 'stop' command is executed.
11:22:45 INFO  : 'ps7_init' command is executed.
11:22:45 INFO  : 'ps7_post_config' command is executed.
11:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:45 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:22:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:45 INFO  : 'con' command is executed.
11:22:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:22:45 INFO  : Disconnected from the channel tcfchan#12.
11:38:54 INFO  : Registering command handlers for SDK TCF services
11:38:55 INFO  : Launching XSCT server: xsct -n -interactive /home/yao/Class/FPGA/project/lab5/lab5.sdk/temp_xsdb_launch_script.tcl
11:38:57 INFO  : XSCT server has started successfully.
11:38:57 INFO  : Successfully done setting XSCT server connection channel  
11:38:58 INFO  : Successfully done setting SDK workspace  
11:38:58 INFO  : Processing command line option -hwspec /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf.
11:38:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:39:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573270632000,  Project:1573268204000
11:39:00 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf.
11:39:00 INFO  : Copied contents of /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
11:39:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:39:02 INFO  : 
11:39:04 INFO  : Updating hardware inferred compiler options for lab5.
11:39:15 INFO  : Clearing existing target manager status.
11:50:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:50:52 INFO  : 'fpga -state' command is executed.
11:50:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:50:52 INFO  : 'jtag frequency' command is executed.
11:50:52 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:50:52 INFO  : Context for 'APU' is selected.
11:50:52 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:50:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:52 INFO  : Context for 'APU' is selected.
11:50:52 INFO  : 'stop' command is executed.
11:50:53 INFO  : 'ps7_init' command is executed.
11:50:53 INFO  : 'ps7_post_config' command is executed.
11:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:54 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:54 INFO  : 'con' command is executed.
11:50:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:50:54 INFO  : Disconnected from the channel tcfchan#1.
12:03:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:03:41 INFO  : 'fpga -state' command is executed.
12:03:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:03:42 INFO  : 'jtag frequency' command is executed.
12:03:42 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:03:42 INFO  : Context for 'APU' is selected.
12:03:43 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:03:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:43 INFO  : Context for 'APU' is selected.
12:03:43 INFO  : 'stop' command is executed.
12:03:44 INFO  : 'ps7_init' command is executed.
12:03:44 INFO  : 'ps7_post_config' command is executed.
12:03:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:03:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:44 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:44 INFO  : 'con' command is executed.
12:03:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:03:44 INFO  : Disconnected from the channel tcfchan#2.
12:05:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:05:15 INFO  : 'fpga -state' command is executed.
12:05:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:05:15 INFO  : 'jtag frequency' command is executed.
12:05:15 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:05:15 INFO  : Context for 'APU' is selected.
12:05:15 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:05:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:15 INFO  : Context for 'APU' is selected.
12:05:15 INFO  : 'stop' command is executed.
12:05:16 INFO  : 'ps7_init' command is executed.
12:05:16 INFO  : 'ps7_post_config' command is executed.
12:05:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:05:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:16 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:05:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:05:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:16 INFO  : 'con' command is executed.
12:05:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:05:16 INFO  : Disconnected from the channel tcfchan#3.
12:06:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:06:48 INFO  : 'fpga -state' command is executed.
12:06:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:06:48 INFO  : 'jtag frequency' command is executed.
12:06:48 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:06:48 INFO  : Context for 'APU' is selected.
12:06:48 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:06:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:48 INFO  : Context for 'APU' is selected.
12:06:48 INFO  : 'stop' command is executed.
12:06:49 INFO  : 'ps7_init' command is executed.
12:06:49 INFO  : 'ps7_post_config' command is executed.
12:06:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:06:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:49 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:49 INFO  : 'con' command is executed.
12:06:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:06:49 INFO  : Disconnected from the channel tcfchan#4.
12:07:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:07:02 INFO  : 'fpga -state' command is executed.
12:07:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:07:02 INFO  : 'jtag frequency' command is executed.
12:07:02 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:07:02 INFO  : Context for 'APU' is selected.
12:07:02 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:07:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:02 INFO  : Context for 'APU' is selected.
12:07:02 INFO  : 'stop' command is executed.
12:07:02 INFO  : 'ps7_init' command is executed.
12:07:03 INFO  : 'ps7_post_config' command is executed.
12:07:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:07:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:03 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:03 INFO  : 'con' command is executed.
12:07:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:07:03 INFO  : Disconnected from the channel tcfchan#5.
12:08:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:08:06 INFO  : 'fpga -state' command is executed.
12:08:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:08:06 INFO  : 'jtag frequency' command is executed.
12:08:06 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:08:06 INFO  : Context for 'APU' is selected.
12:08:06 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:08:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:06 INFO  : Context for 'APU' is selected.
12:08:06 INFO  : 'stop' command is executed.
12:08:07 INFO  : 'ps7_init' command is executed.
12:08:07 INFO  : 'ps7_post_config' command is executed.
12:08:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:08:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:07 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:07 INFO  : 'con' command is executed.
12:08:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:08:07 INFO  : Disconnected from the channel tcfchan#6.
12:11:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:11:19 INFO  : 'fpga -state' command is executed.
12:11:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:11:19 INFO  : 'jtag frequency' command is executed.
12:11:19 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:11:19 INFO  : Context for 'APU' is selected.
12:11:19 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:11:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:19 INFO  : Context for 'APU' is selected.
12:11:19 INFO  : 'stop' command is executed.
12:11:20 INFO  : 'ps7_init' command is executed.
12:11:20 INFO  : 'ps7_post_config' command is executed.
12:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:20 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:20 INFO  : 'con' command is executed.
12:11:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:11:21 INFO  : Disconnected from the channel tcfchan#7.
12:12:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:12:07 INFO  : 'fpga -state' command is executed.
12:12:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:12:07 INFO  : 'jtag frequency' command is executed.
12:12:07 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:12:07 INFO  : Context for 'APU' is selected.
12:12:07 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:12:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:07 INFO  : Context for 'APU' is selected.
12:12:07 INFO  : 'stop' command is executed.
12:12:08 INFO  : 'ps7_init' command is executed.
12:12:08 INFO  : 'ps7_post_config' command is executed.
12:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:08 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:12:08 INFO  : 'configparams force-mem-access 0' command is executed.
12:12:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:08 INFO  : 'con' command is executed.
12:12:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:12:08 INFO  : Disconnected from the channel tcfchan#8.
12:16:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:16:58 INFO  : 'fpga -state' command is executed.
12:16:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:16:58 INFO  : 'jtag frequency' command is executed.
12:16:58 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:16:58 INFO  : Context for 'APU' is selected.
12:16:58 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:16:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:58 INFO  : Context for 'APU' is selected.
12:16:58 INFO  : 'stop' command is executed.
12:16:59 INFO  : 'ps7_init' command is executed.
12:16:59 INFO  : 'ps7_post_config' command is executed.
12:16:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:16:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:59 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:16:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:59 INFO  : 'con' command is executed.
12:16:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:16:59 INFO  : Disconnected from the channel tcfchan#9.
12:19:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:19:06 INFO  : 'fpga -state' command is executed.
12:19:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:19:06 INFO  : 'jtag frequency' command is executed.
12:19:06 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:19:06 INFO  : Context for 'APU' is selected.
12:19:06 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:19:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:06 INFO  : Context for 'APU' is selected.
12:19:06 INFO  : 'stop' command is executed.
12:19:07 INFO  : 'ps7_init' command is executed.
12:19:07 INFO  : 'ps7_post_config' command is executed.
12:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:07 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:07 INFO  : 'con' command is executed.
12:19:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:19:07 INFO  : Disconnected from the channel tcfchan#10.
12:19:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:19:55 INFO  : 'fpga -state' command is executed.
12:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:19:55 INFO  : 'jtag frequency' command is executed.
12:19:55 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:19:55 INFO  : Context for 'APU' is selected.
12:19:55 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:19:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:55 INFO  : Context for 'APU' is selected.
12:19:55 INFO  : 'stop' command is executed.
12:19:55 INFO  : 'ps7_init' command is executed.
12:19:55 INFO  : 'ps7_post_config' command is executed.
12:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:56 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:56 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:56 INFO  : 'con' command is executed.
12:19:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:19:56 INFO  : Disconnected from the channel tcfchan#11.
12:20:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:20:33 INFO  : 'fpga -state' command is executed.
12:20:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:20:33 INFO  : 'jtag frequency' command is executed.
12:20:33 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:20:33 INFO  : Context for 'APU' is selected.
12:20:33 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:20:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:33 INFO  : Context for 'APU' is selected.
12:20:33 INFO  : 'stop' command is executed.
12:20:34 INFO  : 'ps7_init' command is executed.
12:20:34 INFO  : 'ps7_post_config' command is executed.
12:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:34 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:20:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:20:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:34 INFO  : 'con' command is executed.
12:20:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:20:34 INFO  : Disconnected from the channel tcfchan#12.
12:21:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:21:28 INFO  : 'fpga -state' command is executed.
12:21:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:21:28 INFO  : 'jtag frequency' command is executed.
12:21:28 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:21:28 INFO  : Context for 'APU' is selected.
12:21:28 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:21:28 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:28 INFO  : Context for 'APU' is selected.
12:21:28 INFO  : 'stop' command is executed.
12:21:29 INFO  : 'ps7_init' command is executed.
12:21:29 INFO  : 'ps7_post_config' command is executed.
12:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:29 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:29 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:29 INFO  : 'con' command is executed.
12:21:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:21:29 INFO  : Disconnected from the channel tcfchan#13.
12:22:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:22:10 INFO  : 'fpga -state' command is executed.
12:22:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:22:10 INFO  : 'jtag frequency' command is executed.
12:22:10 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:22:10 INFO  : Context for 'APU' is selected.
12:22:10 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:22:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:10 INFO  : Context for 'APU' is selected.
12:22:10 INFO  : 'stop' command is executed.
12:22:11 INFO  : 'ps7_init' command is executed.
12:22:11 INFO  : 'ps7_post_config' command is executed.
12:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:11 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:12 INFO  : 'con' command is executed.
12:22:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:22:12 INFO  : Disconnected from the channel tcfchan#14.
12:24:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:24:02 INFO  : 'fpga -state' command is executed.
12:24:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:24:02 INFO  : 'jtag frequency' command is executed.
12:24:02 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:24:02 INFO  : Context for 'APU' is selected.
12:24:02 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:24:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:02 INFO  : Context for 'APU' is selected.
12:24:02 INFO  : 'stop' command is executed.
12:24:03 INFO  : 'ps7_init' command is executed.
12:24:03 INFO  : 'ps7_post_config' command is executed.
12:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:03 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:24:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:24:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:24:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:03 INFO  : 'con' command is executed.
12:24:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:24:03 INFO  : Disconnected from the channel tcfchan#15.
12:25:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:25:08 INFO  : 'fpga -state' command is executed.
12:25:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:25:08 INFO  : 'jtag frequency' command is executed.
12:25:08 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:25:08 INFO  : Context for 'APU' is selected.
12:25:08 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:25:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:08 INFO  : Context for 'APU' is selected.
12:25:08 INFO  : 'stop' command is executed.
12:25:09 INFO  : 'ps7_init' command is executed.
12:25:09 INFO  : 'ps7_post_config' command is executed.
12:25:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:25:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:09 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:09 INFO  : 'con' command is executed.
12:25:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:25:09 INFO  : Disconnected from the channel tcfchan#16.
12:25:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:25:45 INFO  : 'fpga -state' command is executed.
12:25:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:25:45 INFO  : 'jtag frequency' command is executed.
12:25:45 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:25:45 INFO  : Context for 'APU' is selected.
12:25:45 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:25:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:45 INFO  : Context for 'APU' is selected.
12:25:45 INFO  : 'stop' command is executed.
12:25:46 INFO  : 'ps7_init' command is executed.
12:25:46 INFO  : 'ps7_post_config' command is executed.
12:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:46 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:46 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:46 INFO  : 'con' command is executed.
12:25:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:25:46 INFO  : Disconnected from the channel tcfchan#17.
12:28:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:28:08 INFO  : 'fpga -state' command is executed.
12:28:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:28:09 INFO  : 'jtag frequency' command is executed.
12:28:09 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:28:09 INFO  : Context for 'APU' is selected.
12:28:09 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:28:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:28:09 INFO  : Context for 'APU' is selected.
12:28:09 INFO  : 'stop' command is executed.
12:28:09 INFO  : 'ps7_init' command is executed.
12:28:09 INFO  : 'ps7_post_config' command is executed.
12:28:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:28:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:09 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:28:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:28:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:09 INFO  : 'con' command is executed.
12:28:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:28:09 INFO  : Disconnected from the channel tcfchan#18.
12:28:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:28:41 INFO  : 'fpga -state' command is executed.
12:28:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:28:41 INFO  : 'jtag frequency' command is executed.
12:28:41 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:28:41 INFO  : Context for 'APU' is selected.
12:28:41 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:28:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:28:41 INFO  : Context for 'APU' is selected.
12:28:41 INFO  : 'stop' command is executed.
12:28:42 INFO  : 'ps7_init' command is executed.
12:28:42 INFO  : 'ps7_post_config' command is executed.
12:28:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:28:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:42 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:28:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:28:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:42 INFO  : 'con' command is executed.
12:28:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:28:42 INFO  : Disconnected from the channel tcfchan#19.
12:29:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:29:18 INFO  : 'fpga -state' command is executed.
12:29:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:29:18 INFO  : 'jtag frequency' command is executed.
12:29:18 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:29:18 INFO  : Context for 'APU' is selected.
12:29:18 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:29:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:18 INFO  : Context for 'APU' is selected.
12:29:18 INFO  : 'stop' command is executed.
12:29:19 INFO  : 'ps7_init' command is executed.
12:29:19 INFO  : 'ps7_post_config' command is executed.
12:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:19 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:19 INFO  : 'con' command is executed.
12:29:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:29:19 INFO  : Disconnected from the channel tcfchan#20.
12:30:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:30:15 INFO  : 'fpga -state' command is executed.
12:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:30:15 INFO  : 'jtag frequency' command is executed.
12:30:15 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:30:15 INFO  : Context for 'APU' is selected.
12:30:15 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:30:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:15 INFO  : Context for 'APU' is selected.
12:30:15 INFO  : 'stop' command is executed.
12:30:16 INFO  : 'ps7_init' command is executed.
12:30:16 INFO  : 'ps7_post_config' command is executed.
12:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:16 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:16 INFO  : 'con' command is executed.
12:30:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:30:16 INFO  : Disconnected from the channel tcfchan#21.
12:30:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:30:41 INFO  : 'fpga -state' command is executed.
12:30:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:30:41 INFO  : 'jtag frequency' command is executed.
12:30:41 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:30:41 INFO  : Context for 'APU' is selected.
12:30:41 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:30:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:41 INFO  : Context for 'APU' is selected.
12:30:41 INFO  : 'stop' command is executed.
12:30:42 INFO  : 'ps7_init' command is executed.
12:30:42 INFO  : 'ps7_post_config' command is executed.
12:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:42 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:43 INFO  : 'con' command is executed.
12:30:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:30:43 INFO  : Disconnected from the channel tcfchan#22.
12:32:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:32:49 INFO  : 'fpga -state' command is executed.
12:32:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:32:49 INFO  : 'jtag frequency' command is executed.
12:32:49 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:32:49 INFO  : Context for 'APU' is selected.
12:32:49 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:32:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:49 INFO  : Context for 'APU' is selected.
12:32:49 INFO  : 'stop' command is executed.
12:32:50 INFO  : 'ps7_init' command is executed.
12:32:50 INFO  : 'ps7_post_config' command is executed.
12:32:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:32:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:50 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:32:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:32:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:32:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:32:50 INFO  : 'con' command is executed.
12:32:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:32:50 INFO  : Disconnected from the channel tcfchan#23.
12:34:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:34:26 INFO  : 'fpga -state' command is executed.
12:34:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:34:26 INFO  : 'jtag frequency' command is executed.
12:34:26 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:34:26 INFO  : Context for 'APU' is selected.
12:34:26 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:34:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:26 INFO  : Context for 'APU' is selected.
12:34:26 INFO  : 'stop' command is executed.
12:34:27 INFO  : 'ps7_init' command is executed.
12:34:27 INFO  : 'ps7_post_config' command is executed.
12:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:27 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:34:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:34:27 INFO  : 'con' command is executed.
12:34:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:34:27 INFO  : Disconnected from the channel tcfchan#24.
12:36:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:36:24 INFO  : 'fpga -state' command is executed.
12:36:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:36:24 INFO  : 'jtag frequency' command is executed.
12:36:24 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:36:24 INFO  : Context for 'APU' is selected.
12:36:24 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:36:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:36:24 INFO  : Context for 'APU' is selected.
12:36:24 INFO  : 'stop' command is executed.
12:36:24 INFO  : 'ps7_init' command is executed.
12:36:25 INFO  : 'ps7_post_config' command is executed.
12:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:25 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:36:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:36:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:36:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:25 INFO  : 'con' command is executed.
12:36:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:36:25 INFO  : Disconnected from the channel tcfchan#25.
12:36:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:36:51 INFO  : 'fpga -state' command is executed.
12:36:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:36:52 INFO  : 'jtag frequency' command is executed.
12:36:52 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:36:52 INFO  : Context for 'APU' is selected.
12:36:52 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:36:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:36:52 INFO  : Context for 'APU' is selected.
12:36:52 INFO  : 'stop' command is executed.
12:36:52 INFO  : 'ps7_init' command is executed.
12:36:52 INFO  : 'ps7_post_config' command is executed.
12:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:52 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:36:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:36:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:36:52 INFO  : 'con' command is executed.
12:36:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:36:52 INFO  : Disconnected from the channel tcfchan#26.
12:37:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:37:17 INFO  : 'fpga -state' command is executed.
12:37:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:37:17 INFO  : 'jtag frequency' command is executed.
12:37:17 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:37:17 INFO  : Context for 'APU' is selected.
12:37:17 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:37:17 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:17 INFO  : Context for 'APU' is selected.
12:37:17 INFO  : 'stop' command is executed.
12:37:18 INFO  : 'ps7_init' command is executed.
12:37:18 INFO  : 'ps7_post_config' command is executed.
12:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:18 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:37:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:19 INFO  : 'con' command is executed.
12:37:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:37:19 INFO  : Disconnected from the channel tcfchan#27.
12:45:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:45:51 INFO  : 'fpga -state' command is executed.
12:45:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:45:51 INFO  : 'jtag frequency' command is executed.
12:45:51 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:45:51 INFO  : Context for 'APU' is selected.
12:45:51 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:45:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:45:51 INFO  : Context for 'APU' is selected.
12:45:51 INFO  : 'stop' command is executed.
12:45:52 INFO  : 'ps7_init' command is executed.
12:45:52 INFO  : 'ps7_post_config' command is executed.
12:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:52 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:45:52 INFO  : 'configparams force-mem-access 0' command is executed.
12:45:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:45:52 INFO  : 'con' command is executed.
12:45:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:45:52 INFO  : Disconnected from the channel tcfchan#28.
12:46:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:46:41 INFO  : 'fpga -state' command is executed.
12:46:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:46:41 INFO  : 'jtag frequency' command is executed.
12:46:41 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:46:41 INFO  : Context for 'APU' is selected.
12:46:41 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:46:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:41 INFO  : Context for 'APU' is selected.
12:46:41 INFO  : 'stop' command is executed.
12:46:42 INFO  : 'ps7_init' command is executed.
12:46:42 INFO  : 'ps7_post_config' command is executed.
12:46:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:46:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:42 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:42 INFO  : 'con' command is executed.
12:46:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:46:42 INFO  : Disconnected from the channel tcfchan#29.
12:48:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:48:30 INFO  : 'fpga -state' command is executed.
12:48:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:48:30 INFO  : 'jtag frequency' command is executed.
12:48:30 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:48:30 INFO  : Context for 'APU' is selected.
12:48:30 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:48:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:30 INFO  : Context for 'APU' is selected.
12:48:30 INFO  : 'stop' command is executed.
12:48:31 INFO  : 'ps7_init' command is executed.
12:48:31 INFO  : 'ps7_post_config' command is executed.
12:48:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:48:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:31 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:31 INFO  : 'con' command is executed.
12:48:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:48:31 INFO  : Disconnected from the channel tcfchan#30.
12:50:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:50:06 INFO  : 'fpga -state' command is executed.
12:50:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:50:06 INFO  : 'jtag frequency' command is executed.
12:50:06 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:50:06 INFO  : Context for 'APU' is selected.
12:50:06 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:50:06 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:06 INFO  : Context for 'APU' is selected.
12:50:06 INFO  : 'stop' command is executed.
12:50:07 INFO  : 'ps7_init' command is executed.
12:50:07 INFO  : 'ps7_post_config' command is executed.
12:50:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:50:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:08 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:08 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:08 INFO  : 'con' command is executed.
12:50:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:50:08 INFO  : Disconnected from the channel tcfchan#31.
12:50:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:50:47 INFO  : 'fpga -state' command is executed.
12:50:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:50:47 INFO  : 'jtag frequency' command is executed.
12:50:47 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:50:47 INFO  : Context for 'APU' is selected.
12:50:47 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:50:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:47 INFO  : Context for 'APU' is selected.
12:50:47 INFO  : 'stop' command is executed.
12:50:48 INFO  : 'ps7_init' command is executed.
12:50:48 INFO  : 'ps7_post_config' command is executed.
12:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:48 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:48 INFO  : 'con' command is executed.
12:50:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:50:48 INFO  : Disconnected from the channel tcfchan#32.
12:51:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:51:18 INFO  : 'fpga -state' command is executed.
12:51:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:51:19 INFO  : 'jtag frequency' command is executed.
12:51:19 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:51:19 INFO  : Context for 'APU' is selected.
12:51:19 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:51:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:19 INFO  : Context for 'APU' is selected.
12:51:19 INFO  : 'stop' command is executed.
12:51:19 INFO  : 'ps7_init' command is executed.
12:51:19 INFO  : 'ps7_post_config' command is executed.
12:51:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:51:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:20 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:20 INFO  : 'con' command is executed.
12:51:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:51:20 INFO  : Disconnected from the channel tcfchan#33.
12:52:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:52:19 INFO  : 'fpga -state' command is executed.
12:52:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:52:19 INFO  : 'jtag frequency' command is executed.
12:52:19 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:52:19 INFO  : Context for 'APU' is selected.
12:52:19 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:52:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:19 INFO  : Context for 'APU' is selected.
12:52:19 INFO  : 'stop' command is executed.
12:52:20 INFO  : 'ps7_init' command is executed.
12:52:20 INFO  : 'ps7_post_config' command is executed.
12:52:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:52:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:21 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:52:21 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:21 INFO  : 'con' command is executed.
12:52:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:52:21 INFO  : Disconnected from the channel tcfchan#34.
12:53:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:53:11 INFO  : 'fpga -state' command is executed.
12:53:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:53:11 INFO  : 'jtag frequency' command is executed.
12:53:11 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:53:11 INFO  : Context for 'APU' is selected.
12:53:11 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:53:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:11 INFO  : Context for 'APU' is selected.
12:53:12 INFO  : 'stop' command is executed.
12:53:12 INFO  : 'ps7_init' command is executed.
12:53:12 INFO  : 'ps7_post_config' command is executed.
12:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:13 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:13 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:13 INFO  : 'con' command is executed.
12:53:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:53:13 INFO  : Disconnected from the channel tcfchan#35.
12:54:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:54:55 INFO  : 'fpga -state' command is executed.
12:54:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:54:56 INFO  : 'jtag frequency' command is executed.
12:54:56 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:54:56 INFO  : Context for 'APU' is selected.
12:54:56 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:54:56 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:56 INFO  : Context for 'APU' is selected.
12:54:56 INFO  : 'stop' command is executed.
12:54:56 INFO  : 'ps7_init' command is executed.
12:54:56 INFO  : 'ps7_post_config' command is executed.
12:54:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:54:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:57 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:57 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:57 INFO  : 'con' command is executed.
12:54:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:54:57 INFO  : Disconnected from the channel tcfchan#36.
12:56:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:56:17 INFO  : 'fpga -state' command is executed.
12:56:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:56:17 INFO  : 'jtag frequency' command is executed.
12:56:17 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:56:17 INFO  : Context for 'APU' is selected.
12:56:17 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:56:17 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:17 INFO  : Context for 'APU' is selected.
12:56:17 INFO  : 'stop' command is executed.
12:56:18 INFO  : 'ps7_init' command is executed.
12:56:18 INFO  : 'ps7_post_config' command is executed.
12:56:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:56:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:18 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:18 INFO  : 'con' command is executed.
12:56:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:56:18 INFO  : Disconnected from the channel tcfchan#37.
12:56:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:56:47 INFO  : 'fpga -state' command is executed.
12:56:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:56:47 INFO  : 'jtag frequency' command is executed.
12:56:47 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:56:47 INFO  : Context for 'APU' is selected.
12:56:47 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:56:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:47 INFO  : Context for 'APU' is selected.
12:56:47 INFO  : 'stop' command is executed.
12:56:47 INFO  : 'ps7_init' command is executed.
12:56:47 INFO  : 'ps7_post_config' command is executed.
12:56:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:56:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:48 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:28 INFO  : Disconnected from the channel tcfchan#38.
12:57:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:57:29 INFO  : 'fpga -state' command is executed.
12:57:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:57:30 INFO  : 'jtag frequency' command is executed.
12:57:30 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:57:30 INFO  : Context for 'APU' is selected.
12:57:30 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:57:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:30 INFO  : Context for 'APU' is selected.
12:57:30 INFO  : 'stop' command is executed.
12:57:30 INFO  : 'ps7_init' command is executed.
12:57:30 INFO  : 'ps7_post_config' command is executed.
12:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:31 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:31 INFO  : 'con' command is executed.
12:57:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:57:31 INFO  : Disconnected from the channel tcfchan#39.
12:57:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:57:40 INFO  : 'fpga -state' command is executed.
12:57:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:57:40 INFO  : 'jtag frequency' command is executed.
12:57:40 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:57:40 INFO  : Context for 'APU' is selected.
12:57:40 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:57:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:40 INFO  : Context for 'APU' is selected.
12:57:40 INFO  : 'stop' command is executed.
12:57:41 INFO  : 'ps7_init' command is executed.
12:57:41 INFO  : 'ps7_post_config' command is executed.
12:57:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:57:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:41 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:41 INFO  : 'con' command is executed.
12:57:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:57:41 INFO  : Disconnected from the channel tcfchan#40.
20:51:43 INFO  : Registering command handlers for SDK TCF services
20:51:44 INFO  : Launching XSCT server: xsct -n -interactive /home/yao/Class/FPGA/project/lab5/lab5.sdk/temp_xsdb_launch_script.tcl
20:51:46 INFO  : XSCT server has started successfully.
20:51:46 INFO  : Successfully done setting XSCT server connection channel  
20:51:47 INFO  : Successfully done setting SDK workspace  
20:51:47 INFO  : Processing command line option -hwspec /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf.
20:51:47 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:51:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573302455000,  Project:1573270632000
20:51:49 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf.
20:51:49 INFO  : Copied contents of /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
20:51:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:51:52 INFO  : 
20:51:53 INFO  : Updating hardware inferred compiler options for lab5.
20:51:53 INFO  : Clearing existing target manager status.
20:54:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:54:40 INFO  : 'fpga -state' command is executed.
20:54:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:54:40 INFO  : 'jtag frequency' command is executed.
20:54:40 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:54:40 INFO  : Context for 'APU' is selected.
20:54:40 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:54:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:40 INFO  : Context for 'APU' is selected.
20:54:40 INFO  : 'stop' command is executed.
20:54:40 INFO  : 'ps7_init' command is executed.
20:54:40 INFO  : 'ps7_post_config' command is executed.
20:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:54:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:41 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:41 INFO  : 'con' command is executed.
20:54:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:54:41 INFO  : Disconnected from the channel tcfchan#1.
20:55:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:55:24 INFO  : 'fpga -state' command is executed.
20:55:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:55:24 INFO  : 'jtag frequency' command is executed.
20:55:24 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:55:24 INFO  : Context for 'APU' is selected.
20:55:25 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:55:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:25 INFO  : Context for 'APU' is selected.
20:55:25 INFO  : 'stop' command is executed.
20:55:25 INFO  : 'ps7_init' command is executed.
20:55:25 INFO  : 'ps7_post_config' command is executed.
20:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:26 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:26 INFO  : 'con' command is executed.
20:55:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:55:26 INFO  : Disconnected from the channel tcfchan#2.
20:56:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:56:03 INFO  : 'fpga -state' command is executed.
20:56:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:56:04 INFO  : 'jtag frequency' command is executed.
20:56:04 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:56:04 INFO  : Context for 'APU' is selected.
20:56:04 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:56:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:04 INFO  : Context for 'APU' is selected.
20:56:04 INFO  : 'stop' command is executed.
20:56:04 INFO  : 'ps7_init' command is executed.
20:56:04 INFO  : 'ps7_post_config' command is executed.
20:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:56:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:05 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:05 INFO  : 'con' command is executed.
20:56:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:56:05 INFO  : Disconnected from the channel tcfchan#3.
20:57:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:57:14 INFO  : 'fpga -state' command is executed.
20:57:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:57:14 INFO  : 'jtag frequency' command is executed.
20:57:14 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:57:14 INFO  : Context for 'APU' is selected.
20:57:14 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:57:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:14 INFO  : Context for 'APU' is selected.
20:57:14 INFO  : 'stop' command is executed.
20:57:15 INFO  : 'ps7_init' command is executed.
20:57:15 INFO  : 'ps7_post_config' command is executed.
20:57:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:57:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:15 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:15 INFO  : 'con' command is executed.
20:57:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:57:15 INFO  : Disconnected from the channel tcfchan#4.
23:20:31 INFO  : Registering command handlers for SDK TCF services
23:20:32 INFO  : Launching XSCT server: xsct -n -interactive /home/yao/Class/FPGA/project/lab5/lab5.sdk/temp_xsdb_launch_script.tcl
23:20:34 INFO  : XSCT server has started successfully.
23:20:34 INFO  : Successfully done setting XSCT server connection channel  
23:20:35 INFO  : Successfully done setting SDK workspace  
23:20:35 INFO  : Processing command line option -hwspec /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf.
23:20:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:20:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573306163000,  Project:1573302455000
23:20:37 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf.
23:20:37 INFO  : Copied contents of /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
23:20:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:20:40 INFO  : 
23:20:41 INFO  : Updating hardware inferred compiler options for lab5.
23:20:57 INFO  : Clearing existing target manager status.
23:23:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:23:06 INFO  : 'fpga -state' command is executed.
23:23:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:23:06 INFO  : 'jtag frequency' command is executed.
23:23:06 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:23:06 INFO  : Context for 'APU' is selected.
23:23:07 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:23:07 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:07 INFO  : Context for 'APU' is selected.
23:23:07 INFO  : 'stop' command is executed.
23:23:07 INFO  : 'ps7_init' command is executed.
23:23:07 INFO  : 'ps7_post_config' command is executed.
23:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:07 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:08 INFO  : 'con' command is executed.
23:23:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:23:08 INFO  : Disconnected from the channel tcfchan#1.
23:24:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:24:34 INFO  : 'fpga -state' command is executed.
23:24:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:24:34 INFO  : 'jtag frequency' command is executed.
23:24:34 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:24:34 INFO  : Context for 'APU' is selected.
23:24:36 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:24:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:36 INFO  : Context for 'APU' is selected.
23:24:36 INFO  : 'stop' command is executed.
23:24:36 INFO  : 'ps7_init' command is executed.
23:24:36 INFO  : 'ps7_post_config' command is executed.
23:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:36 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:36 INFO  : 'con' command is executed.
23:24:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:24:36 INFO  : Disconnected from the channel tcfchan#2.
23:24:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:24:57 INFO  : 'fpga -state' command is executed.
23:24:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:24:57 INFO  : 'jtag frequency' command is executed.
23:24:57 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:24:57 INFO  : Context for 'APU' is selected.
23:24:57 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:24:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:57 INFO  : Context for 'APU' is selected.
23:24:57 INFO  : 'stop' command is executed.
23:24:58 INFO  : 'ps7_init' command is executed.
23:24:58 INFO  : 'ps7_post_config' command is executed.
23:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:58 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:59 INFO  : 'con' command is executed.
23:24:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:24:59 INFO  : Disconnected from the channel tcfchan#3.
23:26:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:26:04 INFO  : 'fpga -state' command is executed.
23:26:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:26:04 INFO  : 'jtag frequency' command is executed.
23:26:04 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:04 INFO  : Context for 'APU' is selected.
23:26:04 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:26:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:04 INFO  : Context for 'APU' is selected.
23:26:05 INFO  : 'stop' command is executed.
23:26:05 INFO  : 'ps7_init' command is executed.
23:26:05 INFO  : 'ps7_post_config' command is executed.
23:26:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:26:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:05 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:05 INFO  : 'con' command is executed.
23:26:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:26:05 INFO  : Disconnected from the channel tcfchan#4.
23:26:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:26:22 INFO  : 'fpga -state' command is executed.
23:26:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:26:22 INFO  : 'jtag frequency' command is executed.
23:26:22 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:26:22 INFO  : Context for 'APU' is selected.
23:26:22 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:26:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:22 INFO  : Context for 'APU' is selected.
23:26:22 INFO  : 'stop' command is executed.
23:26:23 INFO  : 'ps7_init' command is executed.
23:26:23 INFO  : 'ps7_post_config' command is executed.
23:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:23 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:23 INFO  : 'con' command is executed.
23:26:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:26:23 INFO  : Disconnected from the channel tcfchan#5.
23:27:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:27:48 INFO  : 'fpga -state' command is executed.
23:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:27:48 INFO  : 'jtag frequency' command is executed.
23:27:48 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:27:48 INFO  : Context for 'APU' is selected.
23:27:48 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:27:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:48 INFO  : Context for 'APU' is selected.
23:27:48 INFO  : 'stop' command is executed.
23:27:49 INFO  : 'ps7_init' command is executed.
23:27:49 INFO  : 'ps7_post_config' command is executed.
23:27:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:27:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:49 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:27:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:49 INFO  : 'con' command is executed.
23:27:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:27:49 INFO  : Disconnected from the channel tcfchan#6.
23:30:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:30:40 INFO  : 'fpga -state' command is executed.
23:30:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:30:40 INFO  : 'jtag frequency' command is executed.
23:30:40 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:30:40 INFO  : Context for 'APU' is selected.
23:30:40 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:30:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:40 INFO  : Context for 'APU' is selected.
23:30:40 INFO  : 'stop' command is executed.
23:30:41 INFO  : 'ps7_init' command is executed.
23:30:41 INFO  : 'ps7_post_config' command is executed.
23:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:41 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:41 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:41 INFO  : 'con' command is executed.
23:30:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:30:41 INFO  : Disconnected from the channel tcfchan#7.
23:31:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:31:50 INFO  : 'fpga -state' command is executed.
23:31:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:31:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:31:50 INFO  : 'jtag frequency' command is executed.
23:31:50 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:31:50 INFO  : Context for 'APU' is selected.
23:31:50 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:31:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:31:50 INFO  : Context for 'APU' is selected.
23:31:50 INFO  : 'stop' command is executed.
23:31:51 INFO  : 'ps7_init' command is executed.
23:31:51 INFO  : 'ps7_post_config' command is executed.
23:31:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:31:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:52 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:31:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:31:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:31:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:52 INFO  : 'con' command is executed.
23:31:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:31:52 INFO  : Disconnected from the channel tcfchan#8.
23:32:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:32:20 INFO  : 'fpga -state' command is executed.
23:32:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:32:20 INFO  : 'jtag frequency' command is executed.
23:32:20 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:32:20 INFO  : Context for 'APU' is selected.
23:32:20 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:32:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:32:20 INFO  : Context for 'APU' is selected.
23:32:20 INFO  : 'stop' command is executed.
23:32:21 INFO  : 'ps7_init' command is executed.
23:32:21 INFO  : 'ps7_post_config' command is executed.
23:32:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:32:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:21 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:32:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:32:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:32:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:32:21 INFO  : 'con' command is executed.
23:32:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:32:21 INFO  : Disconnected from the channel tcfchan#9.
23:33:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:33:31 INFO  : 'fpga -state' command is executed.
23:33:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:33:31 INFO  : 'jtag frequency' command is executed.
23:33:31 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:33:31 INFO  : Context for 'APU' is selected.
23:33:31 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:33:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:31 INFO  : Context for 'APU' is selected.
23:33:31 INFO  : 'stop' command is executed.
23:33:31 INFO  : 'ps7_init' command is executed.
23:33:31 INFO  : 'ps7_post_config' command is executed.
23:33:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:32 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:32 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:32 INFO  : 'con' command is executed.
23:33:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:33:32 INFO  : Disconnected from the channel tcfchan#10.
23:33:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:33:46 INFO  : 'fpga -state' command is executed.
23:33:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:33:46 INFO  : 'jtag frequency' command is executed.
23:33:46 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:33:46 INFO  : Context for 'APU' is selected.
23:33:46 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:33:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:46 INFO  : Context for 'APU' is selected.
23:33:46 INFO  : 'stop' command is executed.
23:33:47 INFO  : 'ps7_init' command is executed.
23:33:47 INFO  : 'ps7_post_config' command is executed.
23:33:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:33:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:47 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:47 INFO  : 'con' command is executed.
23:33:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:33:47 INFO  : Disconnected from the channel tcfchan#11.
00:35:22 INFO  : Registering command handlers for SDK TCF services
00:35:23 INFO  : Launching XSCT server: xsct -n -interactive /home/yao/Class/FPGA/project/lab5/lab5.sdk/temp_xsdb_launch_script.tcl
00:35:25 INFO  : XSCT server has started successfully.
00:35:25 INFO  : Successfully done setting XSCT server connection channel  
00:35:25 INFO  : Successfully done setting SDK workspace  
00:35:25 INFO  : Processing command line option -hwspec /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf.
00:35:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
00:35:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573317282000,  Project:1573306163000
00:35:28 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf.
00:35:28 INFO  : Copied contents of /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
00:35:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:35:31 INFO  : 
00:35:32 INFO  : Updating hardware inferred compiler options for lab5.
00:35:32 INFO  : Clearing existing target manager status.
00:36:33 INFO  : Registering command handlers for SDK TCF services
00:36:34 INFO  : Launching XSCT server: xsct -n -interactive /home/yao/Class/FPGA/project/lab5/lab5.sdk/temp_xsdb_launch_script.tcl
00:36:36 INFO  : XSCT server has started successfully.
00:36:36 INFO  : Successfully done setting XSCT server connection channel  
00:36:36 INFO  : Processing command line option -hwspec /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf.
00:36:38 INFO  : Successfully done setting SDK workspace  
00:36:38 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
00:38:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:38:46 INFO  : 'fpga -state' command is executed.
00:38:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:38:47 INFO  : 'jtag frequency' command is executed.
00:38:47 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:38:47 INFO  : Context for 'APU' is selected.
00:38:47 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:38:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:38:47 INFO  : Context for 'APU' is selected.
00:38:47 INFO  : 'stop' command is executed.
00:38:47 INFO  : 'ps7_init' command is executed.
00:38:47 INFO  : 'ps7_post_config' command is executed.
00:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:48 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:38:48 INFO  : 'configparams force-mem-access 0' command is executed.
00:38:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

00:38:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:48 INFO  : 'con' command is executed.
00:38:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:38:48 INFO  : Disconnected from the channel tcfchan#1.
00:39:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:39:20 INFO  : 'fpga -state' command is executed.
00:39:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:39:20 INFO  : 'jtag frequency' command is executed.
00:39:20 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:39:20 INFO  : Context for 'APU' is selected.
00:39:21 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:39:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:21 INFO  : Context for 'APU' is selected.
00:39:21 INFO  : 'stop' command is executed.
00:39:22 INFO  : 'ps7_init' command is executed.
00:39:22 INFO  : 'ps7_post_config' command is executed.
00:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:22 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:39:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:22 INFO  : 'con' command is executed.
00:39:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:39:22 INFO  : Disconnected from the channel tcfchan#2.
00:40:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:40:23 INFO  : 'fpga -state' command is executed.
00:40:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:40:23 INFO  : 'jtag frequency' command is executed.
00:40:23 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:40:23 INFO  : Context for 'APU' is selected.
00:40:25 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:40:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:40:25 INFO  : Context for 'APU' is selected.
00:40:25 INFO  : 'stop' command is executed.
00:40:25 INFO  : 'ps7_init' command is executed.
00:40:25 INFO  : 'ps7_post_config' command is executed.
00:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:26 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:40:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:40:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

00:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:26 INFO  : 'con' command is executed.
00:40:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:40:26 INFO  : Disconnected from the channel tcfchan#3.
00:41:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:41:58 INFO  : 'fpga -state' command is executed.
00:41:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:41:58 INFO  : 'jtag frequency' command is executed.
00:41:58 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:58 INFO  : Context for 'APU' is selected.
00:42:00 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:42:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:00 INFO  : Context for 'APU' is selected.
00:42:00 INFO  : 'stop' command is executed.
00:42:00 INFO  : 'ps7_init' command is executed.
00:42:00 INFO  : 'ps7_post_config' command is executed.
00:42:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:42:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:01 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:01 INFO  : 'con' command is executed.
00:42:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:42:01 INFO  : Disconnected from the channel tcfchan#4.
16:58:30 INFO  : Registering command handlers for SDK TCF services
16:58:31 INFO  : Launching XSCT server: xsct -n -interactive /home/yao/Class/FPGA/project/lab5/lab5.sdk/temp_xsdb_launch_script.tcl
16:58:33 INFO  : XSCT server has started successfully.
16:58:33 INFO  : Successfully done setting XSCT server connection channel  
16:58:33 INFO  : Successfully done setting SDK workspace  
16:58:33 INFO  : Processing command line option -hwspec /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf.
16:58:33 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:58:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573721811000,  Project:1573317282000
16:58:35 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf.
16:58:36 INFO  : Copied contents of /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:58:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:58:38 INFO  : 
16:58:39 INFO  : Updating hardware inferred compiler options for lab5.
16:58:39 INFO  : Clearing existing target manager status.
17:02:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:02:27 INFO  : 'fpga -state' command is executed.
17:02:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:02:27 INFO  : 'jtag frequency' command is executed.
17:02:27 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:27 INFO  : Context for 'APU' is selected.
17:02:27 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:02:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:27 INFO  : Context for 'APU' is selected.
17:02:27 INFO  : 'stop' command is executed.
17:02:28 INFO  : 'ps7_init' command is executed.
17:02:28 INFO  : 'ps7_post_config' command is executed.
17:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:28 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:28 INFO  : 'con' command is executed.
17:02:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:02:28 INFO  : Disconnected from the channel tcfchan#1.
17:03:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:03:21 INFO  : 'fpga -state' command is executed.
17:03:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:03:21 INFO  : 'jtag frequency' command is executed.
17:03:21 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:03:21 INFO  : Context for 'APU' is selected.
17:03:22 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:03:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:22 INFO  : Context for 'APU' is selected.
17:03:22 INFO  : 'stop' command is executed.
17:03:22 INFO  : 'ps7_init' command is executed.
17:03:22 INFO  : 'ps7_post_config' command is executed.
17:03:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:03:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:23 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:03:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:23 INFO  : 'con' command is executed.
17:03:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:03:23 INFO  : Disconnected from the channel tcfchan#2.
17:04:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:04:19 INFO  : 'fpga -state' command is executed.
17:04:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:04:19 INFO  : 'jtag frequency' command is executed.
17:04:19 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:04:19 INFO  : Context for 'APU' is selected.
17:04:19 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:04:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:19 INFO  : Context for 'APU' is selected.
17:04:19 INFO  : 'stop' command is executed.
17:04:19 INFO  : 'ps7_init' command is executed.
17:04:19 INFO  : 'ps7_post_config' command is executed.
17:04:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:04:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:20 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:20 INFO  : 'con' command is executed.
17:04:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:04:20 INFO  : Disconnected from the channel tcfchan#3.
17:26:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573723501000,  Project:1573721811000
17:26:00 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:26:37 INFO  : Copied contents of /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
17:26:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:26:41 INFO  : 
17:26:41 INFO  : Updating hardware inferred compiler options for lab5.
17:26:50 INFO  : Clearing existing target manager status.
17:26:50 INFO  : Closing and re-opening the MSS file of ther project lab5_bsp
17:26:50 INFO  : Closing and re-opening the MSS file of ther project lab5_bsp
17:26:50 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:26:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:27:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:27:59 INFO  : 'fpga -state' command is executed.
17:27:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:27:59 INFO  : 'jtag frequency' command is executed.
17:27:59 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:59 INFO  : Context for 'APU' is selected.
17:27:59 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:27:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:59 INFO  : Context for 'APU' is selected.
17:27:59 INFO  : 'stop' command is executed.
17:28:00 INFO  : 'ps7_init' command is executed.
17:28:00 INFO  : 'ps7_post_config' command is executed.
17:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:00 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:00 INFO  : 'con' command is executed.
17:28:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:28:00 INFO  : Disconnected from the channel tcfchan#4.
17:29:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:29:40 INFO  : 'fpga -state' command is executed.
17:29:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:29:40 INFO  : 'jtag frequency' command is executed.
17:29:40 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:40 INFO  : Context for 'APU' is selected.
17:29:40 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:29:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:40 INFO  : Context for 'APU' is selected.
17:29:40 INFO  : 'stop' command is executed.
17:29:41 INFO  : 'ps7_init' command is executed.
17:29:41 INFO  : 'ps7_post_config' command is executed.
17:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:41 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:41 INFO  : 'con' command is executed.
17:29:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:29:41 INFO  : Disconnected from the channel tcfchan#5.
17:34:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:34:00 INFO  : 'fpga -state' command is executed.
17:34:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:34:01 INFO  : 'jtag frequency' command is executed.
17:34:01 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:01 INFO  : Context for 'APU' is selected.
17:34:01 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:34:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:01 INFO  : Context for 'APU' is selected.
17:34:01 INFO  : 'stop' command is executed.
17:34:01 INFO  : 'ps7_init' command is executed.
17:34:01 INFO  : 'ps7_post_config' command is executed.
17:34:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:34:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:02 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:02 INFO  : 'con' command is executed.
17:34:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:34:02 INFO  : Disconnected from the channel tcfchan#6.
17:34:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:34:27 INFO  : 'fpga -state' command is executed.
17:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:34:27 INFO  : 'jtag frequency' command is executed.
17:34:27 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:27 INFO  : Context for 'APU' is selected.
17:34:27 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:34:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:27 INFO  : Context for 'APU' is selected.
17:34:27 INFO  : 'stop' command is executed.
17:34:27 INFO  : 'ps7_init' command is executed.
17:34:27 INFO  : 'ps7_post_config' command is executed.
17:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:28 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:28 INFO  : 'con' command is executed.
17:34:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:34:28 INFO  : Disconnected from the channel tcfchan#7.
17:39:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:39:17 INFO  : 'fpga -state' command is executed.
17:39:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:39:17 INFO  : 'jtag frequency' command is executed.
17:39:17 INFO  : Sourcing of '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:17 INFO  : Context for 'APU' is selected.
17:39:17 INFO  : Hardware design information is loaded from '/home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:39:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:17 INFO  : Context for 'APU' is selected.
17:39:17 INFO  : 'stop' command is executed.
17:39:18 INFO  : 'ps7_init' command is executed.
17:39:18 INFO  : 'ps7_post_config' command is executed.
17:39:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:39:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:18 INFO  : The application '/home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw /home/yao/Class/FPGA/project/lab5/lab5.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow /home/yao/Class/FPGA/project/lab5/lab5.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:18 INFO  : 'con' command is executed.
17:39:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:39:18 INFO  : Disconnected from the channel tcfchan#8.
