// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

// DATE "05/16/2018 09:48:50"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_level (
	CLOCK_50,
	VGA_G,
	VGA_B,
	VGA_R,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	KEY);
input 	CLOCK_50;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	[7:0] VGA_R;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
input 	[3:0] KEY;

// Design Ports Information
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \KEY[0]~input_o ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \h_pos[4]~DUPLICATE_q ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~33_sumout ;
wire \h_pos[1]~feeder_combout ;
wire \Add0~34 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~17_sumout ;
wire \h_pos[3]~feeder_combout ;
wire \Add0~18 ;
wire \Add0~13_sumout ;
wire \h_pos[5]~DUPLICATE_q ;
wire \Add0~14 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \h_pos[6]~DUPLICATE_q ;
wire \LessThan2~0_combout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \h_pos[7]~DUPLICATE_q ;
wire \Add0~30 ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~1_sumout ;
wire \h_pos[10]~feeder_combout ;
wire \h_pos[10]~DUPLICATE_q ;
wire \LessThan2~1_combout ;
wire \LessThan2~3_combout ;
wire \h_pos[8]~DUPLICATE_q ;
wire \Add0~5_sumout ;
wire \draw~DUPLICATE_q ;
wire \Add1~41_sumout ;
wire \v_pos[0]~feeder_combout ;
wire \Add1~10 ;
wire \Add1~5_sumout ;
wire \v_pos[4]~feeder_combout ;
wire \v_pos[10]~DUPLICATE_q ;
wire \Add1~6 ;
wire \Add1~1_sumout ;
wire \v_pos[5]~feeder_combout ;
wire \v_pos[5]~DUPLICATE_q ;
wire \Add1~2 ;
wire \Add1~37_sumout ;
wire \v_pos[6]~feeder_combout ;
wire \v_pos[6]~DUPLICATE_q ;
wire \Add1~38 ;
wire \Add1~33_sumout ;
wire \v_pos[7]~DUPLICATE_q ;
wire \Add1~34 ;
wire \Add1~29_sumout ;
wire \v_pos[8]~feeder_combout ;
wire \Add1~30 ;
wire \Add1~25_sumout ;
wire \Add1~26 ;
wire \Add1~21_sumout ;
wire \v_pos[10]~feeder_combout ;
wire \v_pos[9]~DUPLICATE_q ;
wire \v_pos[8]~DUPLICATE_q ;
wire \Equal1~0_combout ;
wire \Equal1~2_combout ;
wire \v_pos[10]~0_combout ;
wire \v_pos[4]~DUPLICATE_q ;
wire \Equal1~1_combout ;
wire \Equal1~3_combout ;
wire \Add1~42 ;
wire \Add1~17_sumout ;
wire \v_pos[1]~feeder_combout ;
wire \v_pos[1]~DUPLICATE_q ;
wire \Add1~18 ;
wire \Add1~13_sumout ;
wire \v_pos[2]~feeder_combout ;
wire \Add1~14 ;
wire \Add1~9_sumout ;
wire \v_pos[3]~feeder_combout ;
wire \draw~2_combout ;
wire \draw~1_combout ;
wire \draw~0_combout ;
wire \draw~3_combout ;
wire \draw~4_combout ;
wire \draw~q ;
wire \VGA_G~0_combout ;
wire \VGA_BLANK_N~0_combout ;
wire \VGA_G~1_combout ;
wire \VGA_BLANK_N~1_combout ;
wire \pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \pll|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ;
wire \VGA_HS~0_combout ;
wire \VGA_HS~1_combout ;
wire \LessThan2~2_combout ;
wire \VGA_HS~2_combout ;
wire \VGA_HS~3_combout ;
wire \VGA_VS~0_combout ;
wire [1:0] \pll|pll_0|altera_pll_i|outclk_wire ;
wire [1:0] \pll|pll_0|altera_pll_i|fboutclk_wire ;
wire [10:0] v_pos;
wire [10:0] h_pos;

wire [7:0] \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];
assign \pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7  = \pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [7];

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(!\VGA_BLANK_N~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\pll|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA_HS~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA_VS~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \pll|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pll|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pll|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pll|pll_0|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pll|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\KEY[0]~input_o ),
	.pfden(gnd),
	.refclkin(\pll|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pll|pll_0|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "540.0 mhz";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 10000;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 27;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 27;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 3;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 6;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 2;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,
\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y21_N1
cyclonev_pll_output_counter \pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7 ),
	.tclk0(\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll|pll_0|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 2;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "108.0 mhz";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 7;
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pll|pll_0|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X19_Y80_N34
dffeas \h_pos[4]~DUPLICATE (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[4]~DUPLICATE .is_wysiwyg = "true";
defparam \h_pos[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y80_N0
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( h_pos[0] ) + ( VCC ) + ( !VCC ))
// \Add0~38  = CARRY(( h_pos[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h_pos[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N11
dffeas \h_pos[0] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pos[0]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[0] .is_wysiwyg = "true";
defparam \h_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y80_N3
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( h_pos[1] ) + ( GND ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( h_pos[1] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h_pos[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N36
cyclonev_lcell_comb \h_pos[1]~feeder (
// Equation(s):
// \h_pos[1]~feeder_combout  = ( \Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h_pos[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h_pos[1]~feeder .extended_lut = "off";
defparam \h_pos[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \h_pos[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N38
dffeas \h_pos[1] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\h_pos[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pos[1]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[1] .is_wysiwyg = "true";
defparam \h_pos[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y80_N6
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( h_pos[2] ) + ( GND ) + ( \Add0~34  ))
// \Add0~42  = CARRY(( h_pos[2] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h_pos[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N47
dffeas \h_pos[2] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pos[2]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[2] .is_wysiwyg = "true";
defparam \h_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y80_N9
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( h_pos[3] ) + ( GND ) + ( \Add0~42  ))
// \Add0~18  = CARRY(( h_pos[3] ) + ( GND ) + ( \Add0~42  ))

	.dataa(!h_pos[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N15
cyclonev_lcell_comb \h_pos[3]~feeder (
// Equation(s):
// \h_pos[3]~feeder_combout  = ( \Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h_pos[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h_pos[3]~feeder .extended_lut = "off";
defparam \h_pos[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \h_pos[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N17
dffeas \h_pos[3] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\h_pos[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pos[3]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[3] .is_wysiwyg = "true";
defparam \h_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y80_N12
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \h_pos[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~18  ))
// \Add0~14  = CARRY(( \h_pos[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\h_pos[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N35
dffeas \h_pos[4] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pos[4]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[4] .is_wysiwyg = "true";
defparam \h_pos[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y80_N4
dffeas \h_pos[5]~DUPLICATE (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[5]~DUPLICATE .is_wysiwyg = "true";
defparam \h_pos[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y80_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \h_pos[5]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))
// \Add0~22  = CARRY(( \h_pos[5]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))

	.dataa(!\h_pos[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N5
dffeas \h_pos[5] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pos[5]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[5] .is_wysiwyg = "true";
defparam \h_pos[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y80_N29
dffeas \h_pos[6] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pos[6]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[6] .is_wysiwyg = "true";
defparam \h_pos[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y80_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( h_pos[6] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( h_pos[6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h_pos[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N28
dffeas \h_pos[6]~DUPLICATE (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[6]~DUPLICATE .is_wysiwyg = "true";
defparam \h_pos[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N51
cyclonev_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = ( !h_pos[8] & ( !\h_pos[6]~DUPLICATE_q  & ( (!h_pos[5] & ((!h_pos[4]) # (!h_pos[3]))) ) ) )

	.dataa(!h_pos[4]),
	.datab(gnd),
	.datac(!h_pos[3]),
	.datad(!h_pos[5]),
	.datae(!h_pos[8]),
	.dataf(!\h_pos[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~0 .extended_lut = "off";
defparam \LessThan2~0 .lut_mask = 64'hFA00000000000000;
defparam \LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y80_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \h_pos[7]~DUPLICATE_q  ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( \h_pos[7]~DUPLICATE_q  ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\h_pos[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N20
dffeas \h_pos[7]~DUPLICATE (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[7]~DUPLICATE .is_wysiwyg = "true";
defparam \h_pos[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y80_N24
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \h_pos[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~30  ))
// \Add0~6  = CARRY(( \h_pos[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\h_pos[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y80_N27
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( h_pos[9] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( h_pos[9] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!h_pos[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N14
dffeas \h_pos[9] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pos[9]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[9] .is_wysiwyg = "true";
defparam \h_pos[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y80_N30
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \h_pos[10]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(!\h_pos[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N39
cyclonev_lcell_comb \h_pos[10]~feeder (
// Equation(s):
// \h_pos[10]~feeder_combout  = ( \Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\h_pos[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \h_pos[10]~feeder .extended_lut = "off";
defparam \h_pos[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \h_pos[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N40
dffeas \h_pos[10]~DUPLICATE (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\h_pos[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[10]~DUPLICATE .is_wysiwyg = "true";
defparam \h_pos[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N42
cyclonev_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = ( h_pos[9] & ( (h_pos[8]) # (\h_pos[7]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\h_pos[7]~DUPLICATE_q ),
	.datad(!h_pos[8]),
	.datae(gnd),
	.dataf(!h_pos[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~1 .extended_lut = "off";
defparam \LessThan2~1 .lut_mask = 64'h000000000FFF0FFF;
defparam \LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y80_N39
cyclonev_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_combout  = ( \h_pos[10]~DUPLICATE_q  & ( \LessThan2~1_combout  & ( !\LessThan2~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan2~0_combout ),
	.datad(gnd),
	.datae(!\h_pos[10]~DUPLICATE_q ),
	.dataf(!\LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~3 .extended_lut = "off";
defparam \LessThan2~3 .lut_mask = 64'h000000000000F0F0;
defparam \LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N55
dffeas \h_pos[8]~DUPLICATE (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\h_pos[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[8]~DUPLICATE .is_wysiwyg = "true";
defparam \h_pos[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y80_N56
dffeas \h_pos[8] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pos[8]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[8] .is_wysiwyg = "true";
defparam \h_pos[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y80_N41
dffeas \h_pos[10] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\h_pos[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pos[10]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[10] .is_wysiwyg = "true";
defparam \h_pos[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y80_N49
dffeas \draw~DUPLICATE (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\draw~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \draw~DUPLICATE .is_wysiwyg = "true";
defparam \draw~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N0
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( v_pos[0] ) + ( VCC ) + ( !VCC ))
// \Add1~42  = CARRY(( v_pos[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!v_pos[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y79_N48
cyclonev_lcell_comb \v_pos[0]~feeder (
// Equation(s):
// \v_pos[0]~feeder_combout  = ( \Add1~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v_pos[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v_pos[0]~feeder .extended_lut = "off";
defparam \v_pos[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v_pos[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N9
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( v_pos[3] ) + ( GND ) + ( \Add1~14  ))
// \Add1~10  = CARRY(( v_pos[3] ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!v_pos[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N12
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \v_pos[4]~DUPLICATE_q  ) + ( GND ) + ( \Add1~10  ))
// \Add1~6  = CARRY(( \v_pos[4]~DUPLICATE_q  ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v_pos[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y79_N48
cyclonev_lcell_comb \v_pos[4]~feeder (
// Equation(s):
// \v_pos[4]~feeder_combout  = ( \Add1~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v_pos[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v_pos[4]~feeder .extended_lut = "off";
defparam \v_pos[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v_pos[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y79_N4
dffeas \v_pos[10]~DUPLICATE (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v_pos[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\v_pos[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[10]~DUPLICATE .is_wysiwyg = "true";
defparam \v_pos[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N15
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \v_pos[5]~DUPLICATE_q  ) + ( GND ) + ( \Add1~6  ))
// \Add1~2  = CARRY(( \v_pos[5]~DUPLICATE_q  ) + ( GND ) + ( \Add1~6  ))

	.dataa(!\v_pos[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y79_N15
cyclonev_lcell_comb \v_pos[5]~feeder (
// Equation(s):
// \v_pos[5]~feeder_combout  = ( \Add1~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v_pos[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v_pos[5]~feeder .extended_lut = "off";
defparam \v_pos[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v_pos[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y79_N16
dffeas \v_pos[5]~DUPLICATE (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v_pos[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\v_pos[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[5]~DUPLICATE .is_wysiwyg = "true";
defparam \v_pos[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N18
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( \v_pos[6]~DUPLICATE_q  ) + ( GND ) + ( \Add1~2  ))
// \Add1~38  = CARRY(( \v_pos[6]~DUPLICATE_q  ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(!\v_pos[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N15
cyclonev_lcell_comb \v_pos[6]~feeder (
// Equation(s):
// \v_pos[6]~feeder_combout  = ( \Add1~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v_pos[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v_pos[6]~feeder .extended_lut = "off";
defparam \v_pos[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v_pos[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y79_N16
dffeas \v_pos[6]~DUPLICATE (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v_pos[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\v_pos[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[6]~DUPLICATE .is_wysiwyg = "true";
defparam \v_pos[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N21
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( \v_pos[7]~DUPLICATE_q  ) + ( GND ) + ( \Add1~38  ))
// \Add1~34  = CARRY(( \v_pos[7]~DUPLICATE_q  ) + ( GND ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v_pos[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y79_N58
dffeas \v_pos[7]~DUPLICATE (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(vcc),
	.ena(\v_pos[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[7]~DUPLICATE .is_wysiwyg = "true";
defparam \v_pos[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N24
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( v_pos[8] ) + ( GND ) + ( \Add1~34  ))
// \Add1~30  = CARRY(( v_pos[8] ) + ( GND ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(!v_pos[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N33
cyclonev_lcell_comb \v_pos[8]~feeder (
// Equation(s):
// \v_pos[8]~feeder_combout  = ( \Add1~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v_pos[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v_pos[8]~feeder .extended_lut = "off";
defparam \v_pos[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v_pos[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y79_N34
dffeas \v_pos[8] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v_pos[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\v_pos[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_pos[8]),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[8] .is_wysiwyg = "true";
defparam \v_pos[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N27
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( v_pos[9] ) + ( GND ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( v_pos[9] ) + ( GND ) + ( \Add1~30  ))

	.dataa(!v_pos[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y79_N7
dffeas \v_pos[9] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(vcc),
	.ena(\v_pos[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_pos[9]),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[9] .is_wysiwyg = "true";
defparam \v_pos[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N30
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \v_pos[10]~DUPLICATE_q  ) + ( GND ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(!\v_pos[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N3
cyclonev_lcell_comb \v_pos[10]~feeder (
// Equation(s):
// \v_pos[10]~feeder_combout  = ( \Add1~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v_pos[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v_pos[10]~feeder .extended_lut = "off";
defparam \v_pos[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v_pos[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y79_N5
dffeas \v_pos[10] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v_pos[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\v_pos[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_pos[10]),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[10] .is_wysiwyg = "true";
defparam \v_pos[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y79_N8
dffeas \v_pos[9]~DUPLICATE (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(vcc),
	.ena(\v_pos[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[9]~DUPLICATE .is_wysiwyg = "true";
defparam \v_pos[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y79_N35
dffeas \v_pos[8]~DUPLICATE (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v_pos[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\v_pos[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[8]~DUPLICATE .is_wysiwyg = "true";
defparam \v_pos[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y79_N59
dffeas \v_pos[7] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(vcc),
	.ena(\v_pos[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_pos[7]),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[7] .is_wysiwyg = "true";
defparam \v_pos[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y79_N17
dffeas \v_pos[6] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v_pos[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\v_pos[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_pos[6]),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[6] .is_wysiwyg = "true";
defparam \v_pos[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y79_N39
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( !v_pos[7] & ( !v_pos[6] & ( (v_pos[10] & (!\v_pos[9]~DUPLICATE_q  & !\v_pos[8]~DUPLICATE_q )) ) ) )

	.dataa(!v_pos[10]),
	.datab(gnd),
	.datac(!\v_pos[9]~DUPLICATE_q ),
	.datad(!\v_pos[8]~DUPLICATE_q ),
	.datae(!v_pos[7]),
	.dataf(!v_pos[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h5000000000000000;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y79_N21
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( v_pos[3] & ( \v_pos[1]~DUPLICATE_q  & ( (!v_pos[0] & \v_pos[5]~DUPLICATE_q ) ) ) )

	.dataa(!v_pos[0]),
	.datab(gnd),
	.datac(!\v_pos[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!v_pos[3]),
	.dataf(!\v_pos[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'h0000000000000A0A;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y80_N24
cyclonev_lcell_comb \v_pos[10]~0 (
// Equation(s):
// \v_pos[10]~0_combout  = ( \h_pos[10]~DUPLICATE_q  & ( \Equal1~1_combout  & ( (!\Equal1~0_combout  & (\LessThan2~1_combout  & ((!\LessThan2~0_combout )))) # (\Equal1~0_combout  & (((\LessThan2~1_combout  & !\LessThan2~0_combout )) # (\Equal1~2_combout ))) 
// ) ) ) # ( !\h_pos[10]~DUPLICATE_q  & ( \Equal1~1_combout  & ( (\Equal1~0_combout  & \Equal1~2_combout ) ) ) ) # ( \h_pos[10]~DUPLICATE_q  & ( !\Equal1~1_combout  & ( (\LessThan2~1_combout  & !\LessThan2~0_combout ) ) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\LessThan2~1_combout ),
	.datac(!\Equal1~2_combout ),
	.datad(!\LessThan2~0_combout ),
	.datae(!\h_pos[10]~DUPLICATE_q ),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v_pos[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v_pos[10]~0 .extended_lut = "off";
defparam \v_pos[10]~0 .lut_mask = 64'h0000330005053705;
defparam \v_pos[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y79_N49
dffeas \v_pos[4]~DUPLICATE (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v_pos[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\v_pos[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[4]~DUPLICATE .is_wysiwyg = "true";
defparam \v_pos[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y79_N54
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( !\v_pos[4]~DUPLICATE_q  & ( !v_pos[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\v_pos[4]~DUPLICATE_q ),
	.dataf(!v_pos[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'hFFFF000000000000;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y80_N33
cyclonev_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = ( \Equal1~0_combout  & ( \Equal1~2_combout  & ( \Equal1~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal1~1_combout ),
	.datad(gnd),
	.datae(!\Equal1~0_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~3 .extended_lut = "off";
defparam \Equal1~3 .lut_mask = 64'h0000000000000F0F;
defparam \Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y79_N50
dffeas \v_pos[0] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v_pos[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\v_pos[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_pos[0]),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[0] .is_wysiwyg = "true";
defparam \v_pos[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N3
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \v_pos[1]~DUPLICATE_q  ) + ( GND ) + ( \Add1~42  ))
// \Add1~18  = CARRY(( \v_pos[1]~DUPLICATE_q  ) + ( GND ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\v_pos[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y79_N54
cyclonev_lcell_comb \v_pos[1]~feeder (
// Equation(s):
// \v_pos[1]~feeder_combout  = ( \Add1~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v_pos[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v_pos[1]~feeder .extended_lut = "off";
defparam \v_pos[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v_pos[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y79_N55
dffeas \v_pos[1]~DUPLICATE (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v_pos[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\v_pos[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\v_pos[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[1]~DUPLICATE .is_wysiwyg = "true";
defparam \v_pos[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y79_N6
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( v_pos[2] ) + ( GND ) + ( \Add1~18  ))
// \Add1~14  = CARRY(( v_pos[2] ) + ( GND ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(!v_pos[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y79_N45
cyclonev_lcell_comb \v_pos[2]~feeder (
// Equation(s):
// \v_pos[2]~feeder_combout  = ( \Add1~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v_pos[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v_pos[2]~feeder .extended_lut = "off";
defparam \v_pos[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v_pos[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y79_N47
dffeas \v_pos[2] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v_pos[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\v_pos[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_pos[2]),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[2] .is_wysiwyg = "true";
defparam \v_pos[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y79_N39
cyclonev_lcell_comb \v_pos[3]~feeder (
// Equation(s):
// \v_pos[3]~feeder_combout  = ( \Add1~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\v_pos[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \v_pos[3]~feeder .extended_lut = "off";
defparam \v_pos[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \v_pos[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y79_N40
dffeas \v_pos[3] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v_pos[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\v_pos[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_pos[3]),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[3] .is_wysiwyg = "true";
defparam \v_pos[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N12
cyclonev_lcell_comb \draw~2 (
// Equation(s):
// \draw~2_combout  = ( \h_pos[4]~DUPLICATE_q  & ( \h_pos[5]~DUPLICATE_q  & ( (\v_pos[4]~DUPLICATE_q  & (\v_pos[5]~DUPLICATE_q  & (!h_pos[3] $ (v_pos[3])))) ) ) ) # ( !\h_pos[4]~DUPLICATE_q  & ( \h_pos[5]~DUPLICATE_q  & ( (!\v_pos[4]~DUPLICATE_q  & 
// (\v_pos[5]~DUPLICATE_q  & (!h_pos[3] $ (v_pos[3])))) ) ) ) # ( \h_pos[4]~DUPLICATE_q  & ( !\h_pos[5]~DUPLICATE_q  & ( (\v_pos[4]~DUPLICATE_q  & (!\v_pos[5]~DUPLICATE_q  & (!h_pos[3] $ (v_pos[3])))) ) ) ) # ( !\h_pos[4]~DUPLICATE_q  & ( 
// !\h_pos[5]~DUPLICATE_q  & ( (!\v_pos[4]~DUPLICATE_q  & (!\v_pos[5]~DUPLICATE_q  & (!h_pos[3] $ (v_pos[3])))) ) ) )

	.dataa(!h_pos[3]),
	.datab(!v_pos[3]),
	.datac(!\v_pos[4]~DUPLICATE_q ),
	.datad(!\v_pos[5]~DUPLICATE_q ),
	.datae(!\h_pos[4]~DUPLICATE_q ),
	.dataf(!\h_pos[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw~2 .extended_lut = "off";
defparam \draw~2 .lut_mask = 64'h9000090000900009;
defparam \draw~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N19
dffeas \h_pos[7] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan2~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(h_pos[7]),
	.prn(vcc));
// synopsys translate_off
defparam \h_pos[7] .is_wysiwyg = "true";
defparam \h_pos[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y80_N39
cyclonev_lcell_comb \draw~1 (
// Equation(s):
// \draw~1_combout  = ( \v_pos[6]~DUPLICATE_q  & ( h_pos[7] & ( (\h_pos[6]~DUPLICATE_q  & (\v_pos[7]~DUPLICATE_q  & (!\v_pos[8]~DUPLICATE_q  $ (\h_pos[8]~DUPLICATE_q )))) ) ) ) # ( !\v_pos[6]~DUPLICATE_q  & ( h_pos[7] & ( (!\h_pos[6]~DUPLICATE_q  & 
// (\v_pos[7]~DUPLICATE_q  & (!\v_pos[8]~DUPLICATE_q  $ (\h_pos[8]~DUPLICATE_q )))) ) ) ) # ( \v_pos[6]~DUPLICATE_q  & ( !h_pos[7] & ( (\h_pos[6]~DUPLICATE_q  & (!\v_pos[7]~DUPLICATE_q  & (!\v_pos[8]~DUPLICATE_q  $ (\h_pos[8]~DUPLICATE_q )))) ) ) ) # ( 
// !\v_pos[6]~DUPLICATE_q  & ( !h_pos[7] & ( (!\h_pos[6]~DUPLICATE_q  & (!\v_pos[7]~DUPLICATE_q  & (!\v_pos[8]~DUPLICATE_q  $ (\h_pos[8]~DUPLICATE_q )))) ) ) )

	.dataa(!\v_pos[8]~DUPLICATE_q ),
	.datab(!\h_pos[6]~DUPLICATE_q ),
	.datac(!\v_pos[7]~DUPLICATE_q ),
	.datad(!\h_pos[8]~DUPLICATE_q ),
	.datae(!\v_pos[6]~DUPLICATE_q ),
	.dataf(!h_pos[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw~1 .extended_lut = "off";
defparam \draw~1 .lut_mask = 64'h8040201008040201;
defparam \draw~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y79_N36
cyclonev_lcell_comb \draw~0 (
// Equation(s):
// \draw~0_combout  = ( h_pos[9] & ( \h_pos[10]~DUPLICATE_q  & ( (\v_pos[10]~DUPLICATE_q  & v_pos[9]) ) ) ) # ( !h_pos[9] & ( \h_pos[10]~DUPLICATE_q  & ( (\v_pos[10]~DUPLICATE_q  & !v_pos[9]) ) ) ) # ( h_pos[9] & ( !\h_pos[10]~DUPLICATE_q  & ( 
// (!\v_pos[10]~DUPLICATE_q  & v_pos[9]) ) ) ) # ( !h_pos[9] & ( !\h_pos[10]~DUPLICATE_q  & ( (!\v_pos[10]~DUPLICATE_q  & !v_pos[9]) ) ) )

	.dataa(!\v_pos[10]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!v_pos[9]),
	.datad(gnd),
	.datae(!h_pos[9]),
	.dataf(!\h_pos[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw~0 .extended_lut = "off";
defparam \draw~0 .lut_mask = 64'hA0A00A0A50500505;
defparam \draw~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N39
cyclonev_lcell_comb \draw~3 (
// Equation(s):
// \draw~3_combout  = ( h_pos[1] & ( v_pos[0] & ( (h_pos[0] & (\v_pos[1]~DUPLICATE_q  & (!h_pos[2] $ (v_pos[2])))) ) ) ) # ( !h_pos[1] & ( v_pos[0] & ( (h_pos[0] & (!\v_pos[1]~DUPLICATE_q  & (!h_pos[2] $ (v_pos[2])))) ) ) ) # ( h_pos[1] & ( !v_pos[0] & ( 
// (!h_pos[0] & (\v_pos[1]~DUPLICATE_q  & (!h_pos[2] $ (v_pos[2])))) ) ) ) # ( !h_pos[1] & ( !v_pos[0] & ( (!h_pos[0] & (!\v_pos[1]~DUPLICATE_q  & (!h_pos[2] $ (v_pos[2])))) ) ) )

	.dataa(!h_pos[0]),
	.datab(!\v_pos[1]~DUPLICATE_q ),
	.datac(!h_pos[2]),
	.datad(!v_pos[2]),
	.datae(!h_pos[1]),
	.dataf(!v_pos[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw~3 .extended_lut = "off";
defparam \draw~3 .lut_mask = 64'h8008200240041001;
defparam \draw~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y79_N39
cyclonev_lcell_comb \draw~4 (
// Equation(s):
// \draw~4_combout  = ( \draw~3_combout  & ( \LessThan2~3_combout  & ( \draw~DUPLICATE_q  ) ) ) # ( !\draw~3_combout  & ( \LessThan2~3_combout  & ( \draw~DUPLICATE_q  ) ) ) # ( \draw~3_combout  & ( !\LessThan2~3_combout  & ( (\draw~2_combout  & 
// (\draw~1_combout  & \draw~0_combout )) ) ) )

	.dataa(!\draw~DUPLICATE_q ),
	.datab(!\draw~2_combout ),
	.datac(!\draw~1_combout ),
	.datad(!\draw~0_combout ),
	.datae(!\draw~3_combout ),
	.dataf(!\LessThan2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\draw~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \draw~4 .extended_lut = "off";
defparam \draw~4 .lut_mask = 64'h0000000355555555;
defparam \draw~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y80_N50
dffeas draw(
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\draw~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\draw~q ),
	.prn(vcc));
// synopsys translate_off
defparam draw.is_wysiwyg = "true";
defparam draw.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N45
cyclonev_lcell_comb \VGA_G~0 (
// Equation(s):
// \VGA_G~0_combout  = ( \draw~q  & ( (!h_pos[10]) # ((!h_pos[8] & !h_pos[9])) ) )

	.dataa(!h_pos[8]),
	.datab(!h_pos[9]),
	.datac(!h_pos[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\draw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~0 .extended_lut = "off";
defparam \VGA_G~0 .lut_mask = 64'h00000000F8F8F8F8;
defparam \VGA_G~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y79_N17
dffeas \v_pos[5] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v_pos[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\v_pos[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_pos[5]),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[5] .is_wysiwyg = "true";
defparam \v_pos[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y79_N56
dffeas \v_pos[1] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v_pos[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\v_pos[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_pos[1]),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[1] .is_wysiwyg = "true";
defparam \v_pos[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y79_N50
dffeas \v_pos[4] (
	.clk(\pll|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\v_pos[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal1~3_combout ),
	.sload(gnd),
	.ena(\v_pos[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(v_pos[4]),
	.prn(vcc));
// synopsys translate_off
defparam \v_pos[4] .is_wysiwyg = "true";
defparam \v_pos[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y79_N33
cyclonev_lcell_comb \VGA_BLANK_N~0 (
// Equation(s):
// \VGA_BLANK_N~0_combout  = ( v_pos[3] & ( v_pos[4] & ( v_pos[5] ) ) ) # ( !v_pos[3] & ( v_pos[4] & ( v_pos[5] ) ) ) # ( v_pos[3] & ( !v_pos[4] & ( (v_pos[5] & ((v_pos[1]) # (v_pos[2]))) ) ) )

	.dataa(gnd),
	.datab(!v_pos[2]),
	.datac(!v_pos[5]),
	.datad(!v_pos[1]),
	.datae(!v_pos[3]),
	.dataf(!v_pos[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_BLANK_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_BLANK_N~0 .extended_lut = "off";
defparam \VGA_BLANK_N~0 .lut_mask = 64'h0000030F0F0F0F0F;
defparam \VGA_BLANK_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N0
cyclonev_lcell_comb \VGA_G~1 (
// Equation(s):
// \VGA_G~1_combout  = ( h_pos[8] & ( h_pos[10] ) ) # ( !h_pos[8] & ( h_pos[10] & ( h_pos[9] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!h_pos[9]),
	.datae(!h_pos[8]),
	.dataf(!h_pos[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~1 .extended_lut = "off";
defparam \VGA_G~1 .lut_mask = 64'h0000000000FFFFFF;
defparam \VGA_G~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y80_N36
cyclonev_lcell_comb \VGA_BLANK_N~1 (
// Equation(s):
// \VGA_BLANK_N~1_combout  = ( \LessThan2~1_combout  & ( \Equal1~0_combout  & ( (!\VGA_BLANK_N~0_combout ) # ((\LessThan2~0_combout  & \VGA_G~1_combout )) ) ) ) # ( !\LessThan2~1_combout  & ( \Equal1~0_combout  & ( (!\VGA_BLANK_N~0_combout ) # 
// (\VGA_G~1_combout ) ) ) ) # ( \LessThan2~1_combout  & ( !\Equal1~0_combout  & ( (\LessThan2~0_combout  & \VGA_G~1_combout ) ) ) ) # ( !\LessThan2~1_combout  & ( !\Equal1~0_combout  & ( \VGA_G~1_combout  ) ) )

	.dataa(!\VGA_BLANK_N~0_combout ),
	.datab(gnd),
	.datac(!\LessThan2~0_combout ),
	.datad(!\VGA_G~1_combout ),
	.datae(!\LessThan2~1_combout ),
	.dataf(!\Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_BLANK_N~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_BLANK_N~1 .extended_lut = "off";
defparam \VGA_BLANK_N~1 .lut_mask = 64'h00FF000FAAFFAAAF;
defparam \VGA_BLANK_N~1 .shared_arith = "off";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll|pll_0|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 1;
defparam \pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 4;
defparam \pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 2;
defparam \pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "108.0 mhz";
defparam \pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "5787 ps";
defparam \pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \pll|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0 (
	.inclk(\pll|pll_0|altera_pll_i|outclk_wire [1]),
	.ena(vcc),
	.outclk(\pll|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0 .clock_type = "global clock";
defparam \pll|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0 .disable_mode = "low";
defparam \pll|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_power_up = "high";
defparam \pll|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N21
cyclonev_lcell_comb \VGA_HS~0 (
// Equation(s):
// \VGA_HS~0_combout  = ( !h_pos[1] & ( !h_pos[0] & ( (!h_pos[3] & !h_pos[2]) ) ) )

	.dataa(gnd),
	.datab(!h_pos[3]),
	.datac(!h_pos[2]),
	.datad(gnd),
	.datae(!h_pos[1]),
	.dataf(!h_pos[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_HS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_HS~0 .extended_lut = "off";
defparam \VGA_HS~0 .lut_mask = 64'hC0C0000000000000;
defparam \VGA_HS~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N6
cyclonev_lcell_comb \VGA_HS~1 (
// Equation(s):
// \VGA_HS~1_combout  = ( !h_pos[6] & ( !h_pos[9] & ( !h_pos[4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!h_pos[4]),
	.datad(gnd),
	.datae(!h_pos[6]),
	.dataf(!h_pos[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_HS~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_HS~1 .extended_lut = "off";
defparam \VGA_HS~1 .lut_mask = 64'hF0F0000000000000;
defparam \VGA_HS~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N57
cyclonev_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = ( !h_pos[5] & ( !\h_pos[6]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!h_pos[5]),
	.dataf(!\h_pos[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~2 .extended_lut = "off";
defparam \LessThan2~2 .lut_mask = 64'hFFFF000000000000;
defparam \LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N30
cyclonev_lcell_comb \VGA_HS~2 (
// Equation(s):
// \VGA_HS~2_combout  = ( h_pos[8] & ( h_pos[10] & ( (!h_pos[9] & ((h_pos[6]) # (h_pos[5]))) ) ) ) # ( !h_pos[8] & ( h_pos[10] & ( (!h_pos[7] & (((h_pos[9]) # (h_pos[6])) # (h_pos[5]))) ) ) )

	.dataa(!h_pos[5]),
	.datab(!h_pos[7]),
	.datac(!h_pos[6]),
	.datad(!h_pos[9]),
	.datae(!h_pos[8]),
	.dataf(!h_pos[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_HS~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_HS~2 .extended_lut = "off";
defparam \VGA_HS~2 .lut_mask = 64'h000000004CCC5F00;
defparam \VGA_HS~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y80_N24
cyclonev_lcell_comb \VGA_HS~3 (
// Equation(s):
// \VGA_HS~3_combout  = ( \LessThan2~2_combout  & ( \VGA_HS~2_combout  & ( (!\VGA_HS~0_combout  & (h_pos[4] & (!h_pos[7]))) # (\VGA_HS~0_combout  & (((\VGA_HS~1_combout )))) ) ) ) # ( !\LessThan2~2_combout  & ( \VGA_HS~2_combout  & ( (!h_pos[7]) # 
// ((\VGA_HS~0_combout  & \VGA_HS~1_combout )) ) ) ) # ( \LessThan2~2_combout  & ( !\VGA_HS~2_combout  ) ) # ( !\LessThan2~2_combout  & ( !\VGA_HS~2_combout  ) )

	.dataa(!h_pos[4]),
	.datab(!h_pos[7]),
	.datac(!\VGA_HS~0_combout ),
	.datad(!\VGA_HS~1_combout ),
	.datae(!\LessThan2~2_combout ),
	.dataf(!\VGA_HS~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_HS~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_HS~3 .extended_lut = "off";
defparam \VGA_HS~3 .lut_mask = 64'hFFFFFFFFCCCF404F;
defparam \VGA_HS~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y79_N30
cyclonev_lcell_comb \VGA_VS~0 (
// Equation(s):
// \VGA_VS~0_combout  = ( \Equal1~1_combout  & ( \Equal1~0_combout  & ( (((!v_pos[0] & !v_pos[1])) # (v_pos[3])) # (\v_pos[5]~DUPLICATE_q ) ) ) ) # ( !\Equal1~1_combout  & ( \Equal1~0_combout  ) ) # ( \Equal1~1_combout  & ( !\Equal1~0_combout  ) ) # ( 
// !\Equal1~1_combout  & ( !\Equal1~0_combout  ) )

	.dataa(!v_pos[0]),
	.datab(!\v_pos[5]~DUPLICATE_q ),
	.datac(!v_pos[1]),
	.datad(!v_pos[3]),
	.datae(!\Equal1~1_combout ),
	.dataf(!\Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_VS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_VS~0 .extended_lut = "off";
defparam \VGA_VS~0 .lut_mask = 64'hFFFFFFFFFFFFB3FF;
defparam \VGA_VS~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y28_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
