Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date             : Wed Feb 03 14:23:45 2016
| Host             : XSHZHEHENGT30 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.220 |
| Dynamic (W)              | 0.147 |
| Device Static (W)        | 0.073 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 83.9  |
| Junction Temperature (C) | 26.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.016 |       10 |       --- |             --- |
| Slice Logic              |     0.004 |    10857 |       --- |             --- |
|   LUT as Logic           |     0.004 |     3743 |     20800 |           17.99 |
|   LUT as Distributed RAM |    <0.001 |      128 |      9600 |            1.33 |
|   Register               |    <0.001 |     4678 |     41600 |           11.24 |
|   CARRY4                 |    <0.001 |       91 |      8150 |            1.11 |
|   F7/F8 Muxes            |    <0.001 |      185 |     32600 |            0.56 |
|   LUT as Shift Register  |    <0.001 |      206 |      9600 |            2.14 |
|   Others                 |    <0.001 |     1046 |       --- |             --- |
| Signals                  |     0.008 |     7940 |       --- |             --- |
| Block RAM                |     0.019 |       23 |        50 |           46.00 |
| MMCM                     |     0.096 |        1 |         5 |           20.00 |
| DSPs                     |     0.002 |        3 |        90 |            3.33 |
| I/O                      |    <0.001 |        9 |       106 |            8.49 |
| Static Power             |     0.073 |          |           |                 |
| Total                    |     0.220 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.060 |       0.049 |      0.010 |
| Vccaux    |       1.800 |     0.066 |       0.053 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------+---------------------------------------------------------+-----------------+
| Clock                                                   | Domain                                                  | Constraint (ns) |
+---------------------------------------------------------+---------------------------------------------------------+-----------------+
| clk_in1                                                 | clk_in1                                                 |            10.0 |
| clk_out1_design_1_clk_wiz_0_0                           | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |            10.0 |
| clk_out2_design_1_clk_wiz_0_0                           | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0 |           200.0 |
| clkfbout_design_1_clk_wiz_0_0                           | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            10.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/bscan_inst/DRCK                            |            30.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/bscan_inst/UPDATE_temp                     |            60.0 |
| design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK               | design_1_i/mdm_1/U0/I                                   |            33.3 |
| design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE             | design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0                  |            33.3 |
+---------------------------------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                  |     0.147 |
|   dbg_hub                                                                                         |    <0.001 |
|     inst                                                                                          |    <0.001 |
|       UUT_MASTER                                                                                  |    <0.001 |
|         U_ICON_INTERFACE                                                                          |    <0.001 |
|           U_CMD1                                                                                  |    <0.001 |
|           U_CMD2                                                                                  |    <0.001 |
|           U_CMD3                                                                                  |    <0.001 |
|           U_CMD4                                                                                  |    <0.001 |
|           U_CMD5                                                                                  |    <0.001 |
|           U_CMD6_RD                                                                               |    <0.001 |
|             U_RD_FIFO                                                                             |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst                                                 |    <0.001 |
|                 inst_fifo_gen                                                                     |    <0.001 |
|                   gconvfifo.rf                                                                    |    <0.001 |
|                     grf.rf                                                                        |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                  |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                         gr1.rfwft                                                                 |    <0.001 |
|                         gras.rsts                                                                 |    <0.001 |
|                         rpntr                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                         gwas.wsts                                                                 |    <0.001 |
|                         wpntr                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                         gdm.dm                                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                                        |    <0.001 |
|                           RAM_reg_0_15_12_15                                                      |    <0.001 |
|                           RAM_reg_0_15_6_11                                                       |    <0.001 |
|                       rstblk                                                                      |    <0.001 |
|           U_CMD6_WR                                                                               |    <0.001 |
|             U_WR_FIFO                                                                             |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst                                                 |    <0.001 |
|                 inst_fifo_gen                                                                     |    <0.001 |
|                   gconvfifo.rf                                                                    |    <0.001 |
|                     grf.rf                                                                        |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                  |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                    |    <0.001 |
|                         gras.rsts                                                                 |    <0.001 |
|                         rpntr                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                    |    <0.001 |
|                         gwas.wsts                                                                 |    <0.001 |
|                         wpntr                                                                     |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                       |    <0.001 |
|                         gdm.dm                                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                                        |    <0.001 |
|                           RAM_reg_0_15_12_15                                                      |    <0.001 |
|                           RAM_reg_0_15_6_11                                                       |    <0.001 |
|                       rstblk                                                                      |    <0.001 |
|           U_CMD7_CTL                                                                              |    <0.001 |
|           U_CMD7_STAT                                                                             |    <0.001 |
|           U_STATIC_STATUS                                                                         |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                 |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                            |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                     |    <0.001 |
|           U_CLR_ERROR_FLAG                                                                        |    <0.001 |
|           U_RD_ABORT_FLAG                                                                         |    <0.001 |
|           U_RD_REQ_FLAG                                                                           |    <0.001 |
|           U_TIMER                                                                                 |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                             |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                                        |    <0.001 |
|       U_ICON                                                                                      |    <0.001 |
|         U_CMD                                                                                     |    <0.001 |
|         U_STAT                                                                                    |    <0.001 |
|         U_SYNC                                                                                    |    <0.001 |
|       bscan_inst                                                                                  |    <0.001 |
|   dc_tri_iobuf_0                                                                                  |     0.000 |
|   design_1_i                                                                                      |     0.144 |
|     axi_gpio_0                                                                                    |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|         gpio_core_1                                                                               |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                             |    <0.001 |
|     axi_gpio_1                                                                                    |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|         gpio_core_1                                                                               |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                             |    <0.001 |
|     axi_gpio_2                                                                                    |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|         gpio_core_1                                                                               |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                             |    <0.001 |
|     axi_gpio_3                                                                                    |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|         gpio_core_1                                                                               |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                             |    <0.001 |
|     axi_intc_0                                                                                    |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|         INTC_CORE_I                                                                               |    <0.001 |
|     axi_interconnect_0                                                                            |     0.001 |
|       xbar                                                                                        |     0.001 |
|         inst                                                                                      |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                                |     0.001 |
|             addr_arbiter_inst                                                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                          |    <0.001 |
|             reg_slice_r                                                                           |    <0.001 |
|             splitter_ar                                                                           |    <0.001 |
|             splitter_aw                                                                           |    <0.001 |
|     axi_quad_spi_0                                                                                |     0.003 |
|       U0                                                                                          |     0.003 |
|         QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                        |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|         QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                  |     0.002 |
|           CONTROL_REG_I                                                                           |    <0.001 |
|           FIFO_EXISTS.CLK_CROSS_I                                                                 |    <0.001 |
|             LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1                                               |    <0.001 |
|             LOGIC_GENERATION_CDC.DTR_UNDERRUN_S2AX_1                                              |    <0.001 |
|             LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1                                               |    <0.001 |
|             LOGIC_GENERATION_CDC.RX_FIFO_FULL_S2AX_1                                              |    <0.001 |
|             LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1                                               |    <0.001 |
|             LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1                                             |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1                                              |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1                                               |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1                                         |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1                                              |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1                                              |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1                                                |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1                                        |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1                                               |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC         |    <0.001 |
|             LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC         |    <0.001 |
|             LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1                                             |    <0.001 |
|             LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC                         |    <0.001 |
|             LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1                                                 |    <0.001 |
|             LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1                                         |    <0.001 |
|             LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1                                           |    <0.001 |
|           FIFO_EXISTS.FIFO_IF_MODULE_I                                                            |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                         |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_II                                                                  |    <0.001 |
|             USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                        |    <0.001 |
|               inst_fifo_gen                                                                       |    <0.001 |
|                 gconvfifo.rf                                                                      |    <0.001 |
|                   grf.rf                                                                          |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                    |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                  |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                  |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                  |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                      |    <0.001 |
|                       gr1.rfwft                                                                   |    <0.001 |
|                       gras.rsts                                                                   |    <0.001 |
|                       rpntr                                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                      |    <0.001 |
|                       gwas.wsts                                                                   |    <0.001 |
|                       wpntr                                                                       |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                         |    <0.001 |
|                       gdm.dm                                                                      |    <0.001 |
|                         RAM_reg_0_15_0_5                                                          |    <0.001 |
|                         RAM_reg_0_15_6_7                                                          |    <0.001 |
|                     rstblk                                                                        |    <0.001 |
|           FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                        |    <0.001 |
|           FIFO_EXISTS.TX_FIFO_II                                                                  |    <0.001 |
|             USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                        |    <0.001 |
|               inst_fifo_gen                                                                       |    <0.001 |
|                 gconvfifo.rf                                                                      |    <0.001 |
|                   grf.rf                                                                          |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                                    |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                                                  |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                                                  |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                                                  |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                      |    <0.001 |
|                       gr1.rfwft                                                                   |    <0.001 |
|                       gras.rsts                                                                   |    <0.001 |
|                       rpntr                                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                      |    <0.001 |
|                       gwas.wsts                                                                   |    <0.001 |
|                       wpntr                                                                       |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                         |    <0.001 |
|                       gdm.dm                                                                      |    <0.001 |
|                         RAM_reg_0_15_0_5                                                          |    <0.001 |
|                         RAM_reg_0_15_6_7                                                          |    <0.001 |
|                     rstblk                                                                        |    <0.001 |
|           INTERRUPT_CONTROL_I                                                                     |    <0.001 |
|           LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                         |    <0.001 |
|           RESET_SYNC_AXI_SPI_CLK_INST                                                             |    <0.001 |
|           SOFT_RESET_I                                                                            |    <0.001 |
|           STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                            |    <0.001 |
|     clk_wiz_0                                                                                     |     0.097 |
|       inst                                                                                        |     0.097 |
|     mdm_1                                                                                         |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         MDM_Core_I1                                                                               |    <0.001 |
|           JTAG_CONTROL_I                                                                          |    <0.001 |
|     microblaze_0                                                                                  |     0.036 |
|       U0                                                                                          |     0.036 |
|         MicroBlaze_Core_I                                                                         |     0.036 |
|           Performance.Core                                                                        |     0.035 |
|             Data_Flow_I                                                                           |     0.009 |
|               ALU_I                                                                               |    <0.001 |
|                 ALL_Bits[0].ALU_Bit_I1                                                            |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                            |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                           |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                             |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                            |    <0.001 |
|                 ALL_Bits[10].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[11].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[12].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[13].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[14].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[15].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[16].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[17].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[18].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[19].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[1].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[20].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[21].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[22].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[23].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[24].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[25].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[26].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[27].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[28].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[29].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[2].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[30].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[31].ALU_Bit_I1                                                           |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[3].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[4].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[5].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[6].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[7].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[8].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|                 ALL_Bits[9].ALU_Bit_I1                                                            |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                       |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                        |     0.000 |
|               Barrel_Shifter_I                                                                    |    <0.001 |
|               Byte_Doublet_Handle_gti_I                                                           |    <0.001 |
|               Data_Flow_Logic_I                                                                   |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                                   |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                                    |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                                    |    <0.001 |
|               MUL_Unit_I                                                                          |     0.002 |
|                 Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                       |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                       |     0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                |    <0.001 |
|               Operand_Select_I                                                                    |     0.001 |
|                 Gen_Bit[0].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                                              |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                               |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                               |    <0.001 |
|               Register_File_I                                                                     |     0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                 |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|               Shift_Logic_Module_I                                                                |    <0.001 |
|                 ALL_Bits[0].HighBits.I_SHIFT_LUT6_H                                               |    <0.001 |
|                 ALL_Bits[10].HighBits.I_SHIFT_LUT6_H                                              |    <0.001 |
|                 ALL_Bits[11].HighBits.I_SHIFT_LUT6_H                                              |    <0.001 |
|                 ALL_Bits[12].HighBits.I_SHIFT_LUT6_H                                              |    <0.001 |
|                 ALL_Bits[13].HighBits.I_SHIFT_LUT6_H                                              |    <0.001 |
|                 ALL_Bits[14].HighBits.I_SHIFT_LUT6_H                                              |    <0.001 |
|                 ALL_Bits[15].HighBits.I_SHIFT_LUT6_H                                              |    <0.001 |
|                 ALL_Bits[16].MiddleBits.I_SHIFT_LUT6_M                                            |    <0.001 |
|                 ALL_Bits[17].MiddleBits.I_SHIFT_LUT6_M                                            |    <0.001 |
|                 ALL_Bits[18].MiddleBits.I_SHIFT_LUT6_M                                            |    <0.001 |
|                 ALL_Bits[19].MiddleBits.I_SHIFT_LUT6_M                                            |    <0.001 |
|                 ALL_Bits[1].HighBits.I_SHIFT_LUT6_H                                               |    <0.001 |
|                 ALL_Bits[20].MiddleBits.I_SHIFT_LUT6_M                                            |    <0.001 |
|                 ALL_Bits[21].MiddleBits.I_SHIFT_LUT6_M                                            |    <0.001 |
|                 ALL_Bits[22].MiddleBits.I_SHIFT_LUT6_M                                            |    <0.001 |
|                 ALL_Bits[23].MiddleBits.I_SHIFT_LUT6_M                                            |    <0.001 |
|                 ALL_Bits[24].LowBits.I_SHIFT_LUT6_L                                               |    <0.001 |
|                 ALL_Bits[25].LowBits.I_SHIFT_LUT6_L                                               |    <0.001 |
|                 ALL_Bits[26].LowBits.I_SHIFT_LUT6_L                                               |    <0.001 |
|                 ALL_Bits[27].LowBits.I_SHIFT_LUT6_L                                               |    <0.001 |
|                 ALL_Bits[28].LowBits.I_SHIFT_LUT6_L                                               |    <0.001 |
|                 ALL_Bits[29].LowBits.I_SHIFT_LUT6_L                                               |    <0.001 |
|                 ALL_Bits[2].HighBits.I_SHIFT_LUT6_H                                               |    <0.001 |
|                 ALL_Bits[30].LowBits.I_SHIFT_LUT6_L                                               |    <0.001 |
|                 ALL_Bits[31].LowBits.I_SHIFT_LUT6_L                                               |    <0.001 |
|                 ALL_Bits[3].HighBits.I_SHIFT_LUT6_H                                               |    <0.001 |
|                 ALL_Bits[4].HighBits.I_SHIFT_LUT6_H                                               |    <0.001 |
|                 ALL_Bits[5].HighBits.I_SHIFT_LUT6_H                                               |    <0.001 |
|                 ALL_Bits[6].HighBits.I_SHIFT_LUT6_H                                               |    <0.001 |
|                 ALL_Bits[7].HighBits.I_SHIFT_LUT6_H                                               |    <0.001 |
|                 ALL_Bits[8].HighBits.I_SHIFT_LUT6_H                                               |    <0.001 |
|                 ALL_Bits[9].HighBits.I_SHIFT_LUT6_H                                               |    <0.001 |
|                 Use_PCMP_instr.I_PCMP_LUT6_29                                                     |    <0.001 |
|                 Use_PCMP_instr.I_PCMP_LUT6_30                                                     |    <0.001 |
|                 Use_PCMP_instr.I_PCMP_LUT6_31                                                     |    <0.001 |
|                 Use_PCMP_instr.carry_equal_byte1                                                  |    <0.001 |
|                   MUXCY_L_Enable                                                                  |    <0.001 |
|                   The_Compare[0].MUXCY_L_I1                                                       |     0.000 |
|                   The_Compare[1].MUXCY_L_I1                                                       |     0.000 |
|                   The_Compare[2].MUXCY_L_I1                                                       |     0.000 |
|                 Use_PCMP_instr.carry_equal_byte2                                                  |    <0.001 |
|                   MUXCY_L_Enable                                                                  |    <0.001 |
|                   The_Compare[0].MUXCY_L_I1                                                       |     0.000 |
|                   The_Compare[1].MUXCY_L_I1                                                       |     0.000 |
|                   The_Compare[2].MUXCY_L_I1                                                       |     0.000 |
|                 Use_PCMP_instr.carry_equal_byte3                                                  |    <0.001 |
|                   MUXCY_L_Enable                                                                  |    <0.001 |
|                   The_Compare[0].MUXCY_L_I1                                                       |     0.000 |
|                   The_Compare[1].MUXCY_L_I1                                                       |     0.000 |
|                   The_Compare[2].MUXCY_L_I1                                                       |     0.000 |
|                 Use_PCMP_instr.carry_equal_byte4                                                  |    <0.001 |
|                   MUXCY_L_Enable                                                                  |    <0.001 |
|                   The_Compare[0].MUXCY_L_I1                                                       |     0.000 |
|                   The_Compare[1].MUXCY_L_I1                                                       |     0.000 |
|                   The_Compare[2].MUXCY_L_I1                                                       |     0.000 |
|                 Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_0                                            |    <0.001 |
|                 Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_1                                            |    <0.001 |
|                 Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_2                                            |    <0.001 |
|                 Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_3                                            |    <0.001 |
|                 Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_4                                            |    <0.001 |
|                 Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_5                                            |    <0.001 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                                   |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                                |     0.000 |
|               Zero_Detect_I                                                                       |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                          |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                           |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                           |    <0.001 |
|               exception_registers_I1                                                              |     0.003 |
|                 CarryIn_MUXCY                                                                     |    <0.001 |
|                 Use_LUT6.Mux_Inxt                                                                 |    <0.001 |
|                   Mux_Loop[0].I_MUX_LUT6                                                          |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[10].I_MUX_LUT6                                                         |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[11].I_MUX_LUT6                                                         |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[12].I_MUX_LUT6                                                         |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[13].I_MUX_LUT6                                                         |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[14].I_MUX_LUT6                                                         |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[15].I_MUX_LUT6                                                         |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[1].I_MUX_LUT6                                                          |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[2].I_MUX_LUT6                                                          |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[3].I_MUX_LUT6                                                          |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[4].I_MUX_LUT6                                                          |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[5].I_MUX_LUT6                                                          |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[6].I_MUX_LUT6                                                          |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[7].I_MUX_LUT6                                                          |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[8].I_MUX_LUT6                                                          |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                   Mux_Loop[9].I_MUX_LUT6                                                          |    <0.001 |
|                     Using_FPGA.Native                                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                       |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                    |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                      |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                        |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                         |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                     |    <0.001 |
|                   Using_FPGA.Native                                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                       |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                         |    <0.001 |
|               msr_reg_i                                                                           |    <0.001 |
|                 MEM_MSR_Bits[22].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[23].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[24].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[26].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                                  |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                                  |    <0.001 |
|                 OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                             |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                             |    <0.001 |
|             Decode_I                                                                              |     0.007 |
|               PC_Module_I                                                                         |     0.001 |
|                 Incr_PC[0].MUXCY_XOR_I                                                            |    <0.001 |
|                 Incr_PC[10].MUXCY_XOR_I                                                           |    <0.001 |
|                 Incr_PC[11].MUXCY_XOR_I                                                           |     0.000 |
|                 Incr_PC[12].MUXCY_XOR_I                                                           |     0.000 |
|                 Incr_PC[13].MUXCY_XOR_I                                                           |     0.000 |
|                 Incr_PC[14].MUXCY_XOR_I                                                           |     0.000 |
|                 Incr_PC[15].MUXCY_XOR_I                                                           |     0.000 |
|                 Incr_PC[16].MUXCY_XOR_I                                                           |     0.000 |
|                 Incr_PC[17].MUXCY_XOR_I                                                           |     0.000 |
|                 Incr_PC[18].MUXCY_XOR_I                                                           |     0.000 |
|                 Incr_PC[19].MUXCY_XOR_I                                                           |     0.000 |
|                 Incr_PC[1].MUXCY_XOR_I                                                            |    <0.001 |
|                 Incr_PC[20].MUXCY_XOR_I                                                           |     0.000 |
|                 Incr_PC[21].MUXCY_XOR_I                                                           |     0.000 |
|                 Incr_PC[22].MUXCY_XOR_I                                                           |     0.000 |
|                 Incr_PC[23].MUXCY_XOR_I                                                           |     0.000 |
|                 Incr_PC[24].MUXCY_XOR_I                                                           |     0.000 |
|                 Incr_PC[25].MUXCY_XOR_I                                                           |     0.000 |
|                 Incr_PC[26].MUXCY_XOR_I                                                           |     0.000 |
|                 Incr_PC[27].MUXCY_XOR_I                                                           |     0.000 |
|                 Incr_PC[28].MUXCY_XOR_I                                                           |     0.000 |
|                 Incr_PC[29].MUXCY_XOR_I                                                           |     0.000 |
|                 Incr_PC[2].MUXCY_XOR_I                                                            |     0.000 |
|                 Incr_PC[3].MUXCY_XOR_I                                                            |     0.000 |
|                 Incr_PC[4].MUXCY_XOR_I                                                            |     0.000 |
|                 Incr_PC[5].MUXCY_XOR_I                                                            |     0.000 |
|                 Incr_PC[6].MUXCY_XOR_I                                                            |     0.000 |
|                 Incr_PC[7].MUXCY_XOR_I                                                            |     0.000 |
|                 Incr_PC[8].MUXCY_XOR_I                                                            |     0.000 |
|                 Incr_PC[9].MUXCY_XOR_I                                                            |     0.000 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                          |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                          |    <0.001 |
|               PreFetch_Buffer_I1                                                                  |     0.003 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                            |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                   |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                               |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                        |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                         |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                       |    <0.001 |
|                 Last_Sel_DFF                                                                      |    <0.001 |
|                 Mux_Select_Empty_LUT6                                                             |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                                          |    <0.001 |
|                 OF_Valid_DFF                                                                      |     0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                                      |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[2].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[3].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[4].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[6].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[7].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                                       |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                          |    <0.001 |
|               Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst                                          |     0.000 |
|               Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                          |    <0.001 |
|               Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                          |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                                  |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                               |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                                  |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                                   |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                                   |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                               |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                                             |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                            |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                             |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                    |     0.000 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                    |     0.000 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                    |     0.000 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                    |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                   |     0.000 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                   |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                   |     0.000 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                   |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                   |     0.000 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                   |    <0.001 |
|               Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                            |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                                 |    <0.001 |
|                 MUXCY_I                                                                           |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                                  |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                      |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                    |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               if_pc_incr_carry_and_0                                                              |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               if_pc_incr_carry_and_3                                                              |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               jump_logic_I1                                                                       |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                                  |     0.000 |
|                 MUXCY_JUMP_CARRY2                                                                 |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                                 |     0.000 |
|                 MUXCY_JUMP_CARRY4                                                                 |     0.000 |
|                 MUXCY_JUMP_CARRY5                                                                 |     0.000 |
|                 MUXCY_JUMP_CARRY6                                                                 |    <0.001 |
|               mem_PipeRun_carry_and                                                               |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               mem_wait_on_ready_N_carry_or                                                        |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|             Use_DBUS.DAXI_Interface_I1                                                            |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                              |    <0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                                |     0.002 |
|               SRL16E_1                                                                            |    <0.001 |
|               SRL16E_2                                                                            |    <0.001 |
|               SRL16E_3                                                                            |    <0.001 |
|               SRL16E_4                                                                            |    <0.001 |
|               SRL16E_7                                                                            |    <0.001 |
|               SRL16E_8                                                                            |    <0.001 |
|               The_Cache_Addresses[1].SRL16E_Cache_I                                               |    <0.001 |
|               The_Cache_Addresses[2].SRL16E_Cache_I                                               |    <0.001 |
|               The_Cache_Addresses[3].SRL16E_Cache_I                                               |    <0.001 |
|               The_Cache_Addresses[4].SRL16E_Cache_I                                               |    <0.001 |
|               The_Cache_Addresses[5].SRL16E_Cache_I                                               |    <0.001 |
|               The_Cache_Addresses[6].SRL16E_Cache_I                                               |    <0.001 |
|               The_Cache_Addresses[7].SRL16E_Cache_I                                               |    <0.001 |
|               The_Cache_Addresses[8].SRL16E_Cache_I                                               |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                                   |    <0.001 |
|                 Compare[0].MUXCY_I                                                                |     0.000 |
|                 Compare[0].SRLC16E_I                                                              |    <0.001 |
|                 Compare[1].MUXCY_I                                                                |     0.000 |
|                 Compare[1].SRLC16E_I                                                              |    <0.001 |
|                 Compare[2].MUXCY_I                                                                |     0.000 |
|                 Compare[2].SRLC16E_I                                                              |    <0.001 |
|                 Compare[3].MUXCY_I                                                                |     0.000 |
|                 Compare[3].SRLC16E_I                                                              |    <0.001 |
|                 Compare[4].MUXCY_I                                                                |     0.000 |
|                 Compare[4].SRLC16E_I                                                              |    <0.001 |
|                 Compare[5].MUXCY_I                                                                |     0.000 |
|                 Compare[5].SRLC16E_I                                                              |    <0.001 |
|                 Compare[6].MUXCY_I                                                                |     0.000 |
|                 Compare[6].SRLC16E_I                                                              |    <0.001 |
|                 Compare[7].MUXCY_I                                                                |     0.000 |
|                 Compare[7].SRLC16E_I                                                              |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                  |     0.000 |
|               Using_PC_Breakpoints.All_PC_Brks[1].address_hit_I                                   |    <0.001 |
|                 Compare[0].MUXCY_I                                                                |    <0.001 |
|                 Compare[0].SRLC16E_I                                                              |    <0.001 |
|                 Compare[1].MUXCY_I                                                                |     0.000 |
|                 Compare[1].SRLC16E_I                                                              |    <0.001 |
|                 Compare[2].MUXCY_I                                                                |     0.000 |
|                 Compare[2].SRLC16E_I                                                              |    <0.001 |
|                 Compare[3].MUXCY_I                                                                |     0.000 |
|                 Compare[3].SRLC16E_I                                                              |    <0.001 |
|                 Compare[4].MUXCY_I                                                                |    <0.001 |
|                 Compare[4].SRLC16E_I                                                              |    <0.001 |
|                 Compare[5].MUXCY_I                                                                |     0.000 |
|                 Compare[5].SRLC16E_I                                                              |    <0.001 |
|                 Compare[6].MUXCY_I                                                                |     0.000 |
|                 Compare[6].SRLC16E_I                                                              |    <0.001 |
|                 Compare[7].MUXCY_I                                                                |     0.000 |
|                 Compare[7].SRLC16E_I                                                              |    <0.001 |
|               sync_dbg_brk_hit                                                                    |    <0.001 |
|               sync_dbg_hit                                                                        |    <0.001 |
|                 sync_bits[0].sync_bit                                                             |    <0.001 |
|                 sync_bits[10].sync_bit                                                            |    <0.001 |
|                 sync_bits[11].sync_bit                                                            |    <0.001 |
|                 sync_bits[12].sync_bit                                                            |    <0.001 |
|                 sync_bits[13].sync_bit                                                            |    <0.001 |
|                 sync_bits[14].sync_bit                                                            |    <0.001 |
|                 sync_bits[15].sync_bit                                                            |    <0.001 |
|                 sync_bits[1].sync_bit                                                             |    <0.001 |
|                 sync_bits[2].sync_bit                                                             |    <0.001 |
|                 sync_bits[3].sync_bit                                                             |    <0.001 |
|                 sync_bits[4].sync_bit                                                             |    <0.001 |
|                 sync_bits[5].sync_bit                                                             |    <0.001 |
|                 sync_bits[6].sync_bit                                                             |    <0.001 |
|                 sync_bits[7].sync_bit                                                             |    <0.001 |
|                 sync_bits[8].sync_bit                                                             |    <0.001 |
|                 sync_bits[9].sync_bit                                                             |    <0.001 |
|               sync_running_clock                                                                  |    <0.001 |
|               sync_sample                                                                         |    <0.001 |
|                 sync_bits[0].sync_bit                                                             |    <0.001 |
|                 sync_bits[1].sync_bit                                                             |    <0.001 |
|                 sync_bits[2].sync_bit                                                             |    <0.001 |
|                 sync_bits[3].sync_bit                                                             |    <0.001 |
|                 sync_bits[4].sync_bit                                                             |    <0.001 |
|                 sync_bits[5].sync_bit                                                             |    <0.001 |
|                 sync_bits[6].sync_bit                                                             |    <0.001 |
|               sync_sleep                                                                          |    <0.001 |
|               sync_stop_CPU                                                                       |    <0.001 |
|               sync_trig_out_0                                                                     |    <0.001 |
|             Using_DCache.Using_WriteThrough.DCache_I1                                             |     0.008 |
|               DATA_RAM_Module                                                                     |     0.005 |
|                 Using_B36_S18.The_BRAMs[0].RAMB36_I1                                              |     0.002 |
|                 Using_B36_S18.The_BRAMs[1].RAMB36_I1                                              |     0.002 |
|               Gen_WE[0].SUM_I                                                                     |     0.000 |
|               Gen_WE[1].SUM_I                                                                     |     0.000 |
|               Gen_WE[2].SUM_I                                                                     |     0.000 |
|               Gen_WE[3].SUM_I                                                                     |     0.000 |
|               TAG_RAM_Module                                                                      |     0.002 |
|                 Using_B36_S36.The_BRAMs[0].RAMB36_I1                                              |     0.002 |
|               Use_XX_Accesses3.xx_access_read_miss                                                |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or                                |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               Using_Latch_AS_Logic_1.AND2B1L_I1                                                   |     0.000 |
|               Using_Latch_AS_Logic_3.AND2B1L_I1                                                   |    <0.001 |
|               Using_New_CacheInterface_for_AXI.Cache_Interface_I1                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                 |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_FDRE                                            |    <0.001 |
|               Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_3_0_5                         |    <0.001 |
|               Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_3_12_17                       |    <0.001 |
|               Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_3_18_23                       |    <0.001 |
|               Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_3_24_29                       |    <0.001 |
|               Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_3_30_31                       |    <0.001 |
|               Using_New_CacheInterface_for_AXI.cacheline_copy_reg_0_3_6_11                        |    <0.001 |
|               Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                         |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF                                     |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5                                   |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5                                    |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF                                      |    <0.001 |
|               WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5                                    |    <0.001 |
|               dcache_data_strobe_sel_carry_or_0                                                   |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               dcache_data_strobe_sel_carry_or_1                                                   |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               dcache_data_strobe_sel_carry_or_2                                                   |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               mem_read_cache_hit_carry_or                                                         |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               mem_read_cache_hit_direct_carry_and                                                 |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               mem_read_cache_miss_sel_carry_and                                                   |     0.000 |
|                 MUXCY_I                                                                           |     0.000 |
|               mem_tag_hit_comparator                                                              |     0.000 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[1].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[5].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[6].MUXCY_I                                                       |     0.000 |
|               mem_tag_miss_comparator                                                             |     0.000 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[6].MUXCY_I                                                       |     0.000 |
|             Using_Debug.Using_ICache.combined_carry_and_I2                                        |     0.000 |
|               MUXCY_I                                                                             |     0.000 |
|             Using_Debug.Using_ICache.combined_carry_or_I                                          |     0.000 |
|               MUXCY_I                                                                             |     0.000 |
|             Using_Debug.Using_ICache.debug_combinded_carry_or_I                                   |     0.000 |
|               MUXCY_I                                                                             |     0.000 |
|             Using_ICache.ICache_I1                                                                |     0.008 |
|               Cache_Interface_I1                                                                  |    <0.001 |
|               Data_RAM_Module                                                                     |     0.005 |
|                 Using_B36_S18.The_BRAMs[0].RAMB36_I1                                              |     0.002 |
|                 Using_B36_S18.The_BRAMs[1].RAMB36_I1                                              |     0.002 |
|               Tag_RAM_Module                                                                      |     0.002 |
|                 Using_B36_S36.The_BRAMs[0].RAMB36_I1                                              |     0.002 |
|               Using_FPGA_FSL_1.tag_hit_comparator                                                 |     0.000 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[1].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                       |     0.000 |
|                 Comp_Carry_Chain[5].MUXCY_I                                                       |     0.000 |
|                 Using_Extra_Carry.MUXCY_EXTRA_I                                                   |     0.000 |
|               cache_valid_bit_detect_I1                                                           |     0.000 |
|                 Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I |     0.000 |
|                   MUXCY_I                                                                         |     0.000 |
|                 Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I |     0.000 |
|                   MUXCY_I                                                                         |     0.000 |
|                 Valid_check_with_8word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I |     0.000 |
|                   MUXCY_I                                                                         |     0.000 |
|             instr_mux_I                                                                           |    <0.001 |
|             mem_databus_ready_sel_carry_or                                                        |     0.000 |
|               MUXCY_I                                                                             |     0.000 |
|             read_data_mux_I                                                                       |    <0.001 |
|           Reset_DFF                                                                               |    <0.001 |
|           Using_Async_Interrupt.Interrupt_DFF                                                     |    <0.001 |
|     microblaze_0_local_memory                                                                     |     0.006 |
|       dlmb_bram_if_cntlr                                                                          |    <0.001 |
|         U0                                                                                        |    <0.001 |
|       dlmb_v10                                                                                    |     0.000 |
|         U0                                                                                        |     0.000 |
|       ilmb_bram_if_cntlr                                                                          |    <0.001 |
|         U0                                                                                        |    <0.001 |
|       ilmb_v10                                                                                    |     0.000 |
|         U0                                                                                        |     0.000 |
|       lmb_bram                                                                                    |     0.005 |
|         U0                                                                                        |     0.005 |
|           inst_blk_mem_gen                                                                        |     0.005 |
|             gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                        |     0.005 |
|               valid.cstr                                                                          |     0.005 |
|                 ramloop[0].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[10].ram.r                                                                 |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[11].ram.r                                                                 |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[12].ram.r                                                                 |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[13].ram.r                                                                 |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[14].ram.r                                                                 |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[15].ram.r                                                                 |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[1].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[2].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[3].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[4].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[5].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[6].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[7].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[8].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|                 ramloop[9].ram.r                                                                  |    <0.001 |
|                   prim_noinit.ram                                                                 |    <0.001 |
|     rst_clk_wiz_1_100M                                                                            |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
|   led1_tri_iobuf_0                                                                                |     0.000 |
|   led2_tri_iobuf_0                                                                                |     0.000 |
|   reset_tri_iobuf_0                                                                               |     0.000 |
|   spi_0_io0_iobuf                                                                                 |    <0.001 |
|   spi_0_io1_iobuf                                                                                 |     0.000 |
|   spi_0_sck_iobuf                                                                                 |    <0.001 |
|   spi_0_ss_iobuf_0                                                                                |    <0.001 |
|   u_ila_0                                                                                         |    <0.001 |
|     inst                                                                                          |    <0.001 |
|       ila_core_inst                                                                               |    <0.001 |
|         ila_trace_memory_inst                                                                     |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                |    <0.001 |
|             inst_blk_mem_gen                                                                      |    <0.001 |
|               gnativebmg.native_blk_mem_gen                                                       |    <0.001 |
|                 valid.cstr                                                                        |    <0.001 |
|                   ramloop[0].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|         u_ila_cap_ctrl                                                                            |    <0.001 |
|           U_CDONE                                                                                 |    <0.001 |
|           U_NS0                                                                                   |    <0.001 |
|           U_NS1                                                                                   |    <0.001 |
|           u_cap_addrgen                                                                           |    <0.001 |
|             U_CMPRESET                                                                            |    <0.001 |
|             u_cap_sample_counter                                                                  |    <0.001 |
|               U_SCE                                                                               |    <0.001 |
|               U_SCMPCE                                                                            |    <0.001 |
|               U_SCRST                                                                             |    <0.001 |
|               u_scnt_cmp                                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                             |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|             u_cap_window_counter                                                                  |    <0.001 |
|               U_WCE                                                                               |    <0.001 |
|               U_WHCMPCE                                                                           |    <0.001 |
|               U_WLCMPCE                                                                           |    <0.001 |
|               u_wcnt_hcmp                                                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                             |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               u_wcnt_lcmp                                                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                             |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|         u_ila_regs                                                                                |    <0.001 |
|           MU_SRL[0].mu_srl_reg                                                                    |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                    |    <0.001 |
|           U_XSDB_SLAVE                                                                            |    <0.001 |
|           reg_0                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_1                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_15                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_16                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_17                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_18                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_19                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_1a                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_2                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_6                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_7                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_8                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_80                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_81                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_82                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_83                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_84                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_85                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_88d                                                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_9                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_a                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_srl_fff                                                                             |    <0.001 |
|           reg_stream_ffd                                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_stream_ffe                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|         u_ila_reset_ctrl                                                                          |    <0.001 |
|           arm_detection_inst                                                                      |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                              |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                             |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                             |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                            |    <0.001 |
|           halt_detection_inst                                                                     |    <0.001 |
|         u_trig                                                                                    |    <0.001 |
|           U_TM                                                                                    |    <0.001 |
|             G_NMU[0].U_M                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                               |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|           genblk1[0].U_TC                                                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                                 |    <0.001 |
|               DUT                                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                   u_srlA                                                                          |    <0.001 |
|                   u_srlB                                                                          |    <0.001 |
|                   u_srlC                                                                          |    <0.001 |
|                   u_srlD                                                                          |    <0.001 |
|         xsdb_memory_read_inst                                                                     |    <0.001 |
|   u_ila_1_0                                                                                       |     0.001 |
|     inst                                                                                          |     0.001 |
|       ila_core_inst                                                                               |     0.001 |
|         ila_trace_memory_inst                                                                     |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                |    <0.001 |
|             inst_blk_mem_gen                                                                      |    <0.001 |
|               gnativebmg.native_blk_mem_gen                                                       |    <0.001 |
|                 valid.cstr                                                                        |    <0.001 |
|                   ramloop[0].ram.r                                                                |    <0.001 |
|                     prim_noinit.ram                                                               |    <0.001 |
|         u_ila_cap_ctrl                                                                            |    <0.001 |
|           U_CDONE                                                                                 |    <0.001 |
|           U_NS0                                                                                   |    <0.001 |
|           U_NS1                                                                                   |    <0.001 |
|           u_cap_addrgen                                                                           |    <0.001 |
|             U_CMPRESET                                                                            |    <0.001 |
|             u_cap_sample_counter                                                                  |    <0.001 |
|               U_SCE                                                                               |    <0.001 |
|               U_SCMPCE                                                                            |    <0.001 |
|               U_SCRST                                                                             |    <0.001 |
|               u_scnt_cmp                                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                             |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|             u_cap_window_counter                                                                  |    <0.001 |
|               U_WCE                                                                               |    <0.001 |
|               U_WHCMPCE                                                                           |    <0.001 |
|               U_WLCMPCE                                                                           |    <0.001 |
|               u_wcnt_hcmp                                                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                             |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               u_wcnt_lcmp                                                                         |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                             |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|         u_ila_regs                                                                                |    <0.001 |
|           MU_SRL[0].mu_srl_reg                                                                    |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                    |    <0.001 |
|           U_XSDB_SLAVE                                                                            |    <0.001 |
|           reg_0                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_1                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_15                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_16                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_17                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_18                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_19                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_1a                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_2                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_6                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_7                                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_8                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_80                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_81                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_82                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_83                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_84                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_85                                                                                  |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_88d                                                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_9                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_a                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|           reg_srl_fff                                                                             |    <0.001 |
|           reg_stream_ffd                                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                    |    <0.001 |
|           reg_stream_ffe                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                  |    <0.001 |
|         u_ila_reset_ctrl                                                                          |    <0.001 |
|           arm_detection_inst                                                                      |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                              |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                             |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                             |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                            |    <0.001 |
|           halt_detection_inst                                                                     |    <0.001 |
|         u_trig                                                                                    |    <0.001 |
|           U_TM                                                                                    |    <0.001 |
|             G_NMU[0].U_M                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                               |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|           genblk1[0].U_TC                                                                         |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst                                 |    <0.001 |
|               DUT                                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                      |    <0.001 |
|                   u_srlA                                                                          |    <0.001 |
|                   u_srlB                                                                          |    <0.001 |
|                   u_srlC                                                                          |    <0.001 |
|                   u_srlD                                                                          |    <0.001 |
|         xsdb_memory_read_inst                                                                     |    <0.001 |
+---------------------------------------------------------------------------------------------------+-----------+


