{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "VGA.v" "Mod0" { Text "C:/HDL/Board/VGA/VGA.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151275774 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "VGA.v" "Mod1" { Text "C:/HDL/Board/VGA/VGA.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151275774 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "VGA.v" "Div0" { Text "C:/HDL/Board/VGA/VGA.v" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151275774 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "VGA.v" "Mod2" { Text "C:/HDL/Board/VGA/VGA.v" 139 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151275774 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "VGA.v" "Mod3" { Text "C:/HDL/Board/VGA/VGA.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151275774 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "VGA.v" "Div1" { Text "C:/HDL/Board/VGA/VGA.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151275774 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "VGA.v" "Mult0" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151275774 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 0 1452151275774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151275822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151275822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151275822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151275822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151275822 ""}  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1452151275822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "C:/HDL/Board/VGA/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151275892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151275892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/HDL/Board/VGA/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151275905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151275905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/HDL/Board/VGA/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151275922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151275922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/HDL/Board/VGA/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151276015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151276015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/HDL/Board/VGA/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151276081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151276081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151276100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276100 ""}  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1452151276100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o9m " "Found entity 1: lpm_divide_o9m" {  } { { "db/lpm_divide_o9m.tdf" "" { Text "C:/HDL/Board/VGA/db/lpm_divide_o9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151276177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151276177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/HDL/Board/VGA/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151276195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151276195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "C:/HDL/Board/VGA/db/alt_u_div_e4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151276219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151276219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151276259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276259 ""}  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1452151276259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/HDL/Board/VGA/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151276320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151276320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151276417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276417 ""}  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1452151276417 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276466 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276483 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "C:/HDL/Board/VGA/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1452151276593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1452151276593 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 224 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 0 1452151276609 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1452151276962 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[0\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151276977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[1\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151276977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[2\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151276977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[3\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151276977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[4\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151276977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[5\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151276977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[6\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151276977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_D\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_D\[7\]\" and its non-tri-state driver." {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1452151276977 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 0 1452151276977 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBDAT " "Bidir \"PS2_KBDAT\" has no driver" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 42 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1452151276977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_KBCLK " "Bidir \"PS2_KBCLK\" has no driver" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1452151276977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSDAT " "Bidir \"PS2_MSDAT\" has no driver" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 44 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1452151276977 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_MSCLK " "Bidir \"PS2_MSCLK\" has no driver" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 45 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1452151276977 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 0 1452151276977 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 108 -1 0 } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 174 -1 0 } } { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 220 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1452151276992 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1452151276993 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[0\]~synth " "Node \"LCD_D\[0\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151277504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[1\]~synth " "Node \"LCD_D\[1\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151277504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[2\]~synth " "Node \"LCD_D\[2\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151277504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[3\]~synth " "Node \"LCD_D\[3\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151277504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[4\]~synth " "Node \"LCD_D\[4\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151277504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[5\]~synth " "Node \"LCD_D\[5\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151277504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[6\]~synth " "Node \"LCD_D\[6\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151277504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_D\[7\]~synth " "Node \"LCD_D\[7\]~synth\"" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151277504 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 0 1452151277504 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[0\] VCC " "Pin \"oHEX0_D\[0\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX0_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[1\] VCC " "Pin \"oHEX0_D\[1\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX0_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[2\] VCC " "Pin \"oHEX0_D\[2\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX0_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[3\] VCC " "Pin \"oHEX0_D\[3\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX0_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[4\] VCC " "Pin \"oHEX0_D\[4\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX0_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[5\] VCC " "Pin \"oHEX0_D\[5\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX0_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX0_D\[6\] VCC " "Pin \"oHEX0_D\[6\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX0_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[0\] VCC " "Pin \"oHEX1_D\[0\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX1_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[1\] VCC " "Pin \"oHEX1_D\[1\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX1_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[2\] VCC " "Pin \"oHEX1_D\[2\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX1_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[3\] VCC " "Pin \"oHEX1_D\[3\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX1_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[4\] VCC " "Pin \"oHEX1_D\[4\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX1_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[5\] VCC " "Pin \"oHEX1_D\[5\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX1_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX1_D\[6\] VCC " "Pin \"oHEX1_D\[6\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX1_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[0\] VCC " "Pin \"oHEX2_D\[0\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX2_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[1\] VCC " "Pin \"oHEX2_D\[1\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX2_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[2\] VCC " "Pin \"oHEX2_D\[2\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX2_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[3\] VCC " "Pin \"oHEX2_D\[3\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX2_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[4\] VCC " "Pin \"oHEX2_D\[4\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX2_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[5\] VCC " "Pin \"oHEX2_D\[5\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX2_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX2_D\[6\] VCC " "Pin \"oHEX2_D\[6\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX2_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[0\] VCC " "Pin \"oHEX3_D\[0\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX3_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[1\] VCC " "Pin \"oHEX3_D\[1\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX3_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[2\] VCC " "Pin \"oHEX3_D\[2\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX3_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[3\] VCC " "Pin \"oHEX3_D\[3\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX3_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[4\] VCC " "Pin \"oHEX3_D\[4\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[5\] VCC " "Pin \"oHEX3_D\[5\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX3_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oHEX3_D\[6\] VCC " "Pin \"oHEX3_D\[6\]\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oHEX3_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[0\] GND " "Pin \"oLEDG\[0\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[1\] GND " "Pin \"oLEDG\[1\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[2\] GND " "Pin \"oLEDG\[2\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[3\] GND " "Pin \"oLEDG\[3\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[4\] GND " "Pin \"oLEDG\[4\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[5\] GND " "Pin \"oLEDG\[5\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[6\] GND " "Pin \"oLEDG\[6\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[7\] GND " "Pin \"oLEDG\[7\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[8\] GND " "Pin \"oLEDG\[8\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[0\] GND " "Pin \"oLEDR\[0\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[1\] GND " "Pin \"oLEDR\[1\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[2\] GND " "Pin \"oLEDR\[2\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[3\] GND " "Pin \"oLEDR\[3\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[4\] GND " "Pin \"oLEDR\[4\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[5\] GND " "Pin \"oLEDR\[5\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[6\] GND " "Pin \"oLEDR\[6\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[7\] GND " "Pin \"oLEDR\[7\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[8\] GND " "Pin \"oLEDR\[8\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[9\] GND " "Pin \"oLEDR\[9\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[10\] GND " "Pin \"oLEDR\[10\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[11\] GND " "Pin \"oLEDR\[11\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[12\] GND " "Pin \"oLEDR\[12\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[13\] GND " "Pin \"oLEDR\[13\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[14\] GND " "Pin \"oLEDR\[14\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[15\] GND " "Pin \"oLEDR\[15\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[16\] GND " "Pin \"oLEDR\[16\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDR\[17\] GND " "Pin \"oLEDR\[17\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_ON VCC " "Pin \"oLCD_ON\" is stuck at VCC" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_BLON GND " "Pin \"oLCD_BLON\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLCD_RW GND " "Pin \"oLCD_RW\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oLCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_SYNC_N GND " "Pin \"oVGA_SYNC_N\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|oVGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[0\] GND " "Pin \"change\[0\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[1\] GND " "Pin \"change\[1\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[2\] GND " "Pin \"change\[2\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[3\] GND " "Pin \"change\[3\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[4\] GND " "Pin \"change\[4\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[5\] GND " "Pin \"change\[5\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[6\] GND " "Pin \"change\[6\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[7\] GND " "Pin \"change\[7\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[8\] GND " "Pin \"change\[8\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[9\] GND " "Pin \"change\[9\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[10\] GND " "Pin \"change\[10\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[11\] GND " "Pin \"change\[11\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[12\] GND " "Pin \"change\[12\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[13\] GND " "Pin \"change\[13\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[14\] GND " "Pin \"change\[14\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[15\] GND " "Pin \"change\[15\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[16\] GND " "Pin \"change\[16\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[17\] GND " "Pin \"change\[17\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[18\] GND " "Pin \"change\[18\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[19\] GND " "Pin \"change\[19\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "change\[20\] GND " "Pin \"change\[20\]\" is stuck at GND" {  } { { "VGA.v" "" { Text "C:/HDL/Board/VGA/VGA.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1452151277505 "|VGA|change[20]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1452151277505 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1452151277769 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1452151279215 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2005 " "Implemented 2005 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1452151279234 ""} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Implemented 140 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1452151279234 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "12 " "Implemented 12 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1452151279234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1824 " "Implemented 1824 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1452151279234 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Quartus II" 0 0 1452151279234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1452151279234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1452151279308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 07 15:21:19 2016 " "Processing ended: Thu Jan 07 15:21:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1452151279308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1452151279308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1452151279308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1452151279308 ""}
