<!doctype html>
<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>Systems & Chip Design — Portfolio</title>
    <link rel="stylesheet" href="style.css" />
  </head>
  <body>
    <div class="bg" aria-hidden="true">
      <svg class="diagram" viewBox="0 0 1200 800" role="img" aria-label="Subtle system diagram background">
        <g class="diagram-lines">
          <path d="M40 120 H260 V220 H420" />
          <path d="M120 80 V200 H320 V320 H520" />
          <path d="M80 300 H260 V420 H460" />
          <path d="M200 360 V520 H420 V640 H640" />
          <path d="M520 120 H760 V240 H980" />
          <path d="M560 60 V200 H720 V360 H920" />
          <path d="M620 420 H820 V560 H1040" />
          <path d="M700 260 V420 H900 V520" />
          <path d="M140 560 H340 V700 H620" />
          <path d="M320 220 H520 V300 H740" />
          <path d="M860 100 V260 H1080" />
          <path d="M880 360 H1120 V520" />
          <path d="M240 140 H240 V260 H360" />
          <path d="M420 480 V600 H520 V720" />
          <path d="M980 240 H980 V360 H1080" />
        </g>
      </svg>
    </div>

    <main class="page">
      <header>
        <h1>Soumil Verma</h1>
        <p class="subtitle">Computer Engineering student focused on systems and chip design.</p>
      </header>

      <section id="about">
        <h2>About</h2>
        <p>
          I study computer architecture, digital logic, and performance-aware systems
          programming. I’m interested in the boundary between hardware constraints and
          software behavior, with a focus on reliable, measurable design.
        </p>
      </section>

      <section id="projects">
        <h2>Projects</h2>
        <ul>
          <li>
            <strong>RISC-V Core (FPGA)</strong> — single-issue pipeline with a minimal
            hazard unit and on-chip memory integration.
          </li>
          <li>
            <strong>Cache-Aware Kernel Benchmarks</strong> — microbenchmarks analyzing
            locality, bandwidth, and instruction-level behavior.
          </li>
          <li>
            <strong>UART + DMA Controller</strong> — configurable serial block with
            interrupt-driven control and verification tests.
          </li>
        </ul>
      </section>

      <section id="notes">
        <h2>Notes</h2>
        <ul>
          <li>On-chip interconnect: arbitration strategies and backpressure.</li>
          <li>Measuring CPI in real workloads without distorting behavior.</li>
          <li>Why timing closure fails: constraints, fanout, and routing pressure.</li>
        </ul>
      </section>

      <footer>
        <p>verma178@purdue.edu · Chicago, IL</p>
      </footer>
    </main>

    <script src="script.js"></script>
  </body>
</html>
