
**** 05/02/18 14:40:47 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "SCHEMATIC1-bias"  [ D:\work\work_orcad\u1a7404-pspicefiles\schematic1\bias.sim ] 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "bias.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\Users\KCCI\AppData\Roaming\SPB_16.6\cdssetup\OrCAD_PSpice/16.6.0/PSpice.ini file:
.lib "nomd.lib" 

*Analysis directives: 
.TRAN  0 3m 0 3u 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC1.net" 



**** INCLUDING SCHEMATIC1.net ****
* source U1A7404
X_U1A         IN N14473 $G_DPWR $G_DGND 7404 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_DSTM1         STIM(1,1) $G_DPWR $G_DGND IN IO_STM IO_LEVEL=0 
+ 0 0
+ +.5mS 1
+REPEAT FOREVER
+ +.5mS 0
+  +.5mS 1
+ ENDREPEAT
X_U2A         IN N14582 $G_DPWR $G_DGND 7405 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
V_V1         VDD 0 5
R_R1         N14582 VDD  3.3k TC=0,0 
X_U2B         IN N15230 $G_DPWR $G_DGND 7405 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
R_R2         N15230 VDD  3.3k TC=0,0 
V_V2         VDD 0 12

**** RESUMING bias.cir ****
.END


**** Generated AtoD and DtoA Interfaces ****

*
* Analog/Digital interface for node N14582
*
* Moving X_U2A.U1:OUT1 from analog node N14582 to new digital node N14582$DtoA
X$N14582_DtoA1
+ N14582$DtoA
+ N14582
+ $G_DPWR
+ $G_DGND
+ DtoA_STD_OC
+       PARAMS: DRVH=   1.0000E+06 DRVL= 104    CAPACITANCE=   0     
*
* Analog/Digital interface for node N15230
*
* Moving X_U2B.U1:OUT1 from analog node N15230 to new digital node N15230$DtoA
X$N15230_DtoA1
+ N15230$DtoA
+ N15230
+ $G_DPWR
+ $G_DGND
+ DtoA_STD_OC
+       PARAMS: DRVH=   1.0000E+06 DRVL= 104    CAPACITANCE=   0     
*
* Analog/Digital interface power supply subcircuits
*
X$DIGIFPWR 0 DIGIFPWR


ERROR(ORPSIM-15143): Voltage source and/or inductor loop involving V_V2. You may break the loop by adding a series resistance
