# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Mod 12 Loadable Up Counter.srcs/sources_1/new/Mod12_Loadable_UpCounter.v" \
"../../../../Mod 12 Loadable Up Counter.srcs/sources_1/new/Mod12_Loadable_UpCounter_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
