attr __file__ str ./benchmarks/standard/fourier/fourier_DFG.0_1.txt
attr __name__ str ./benchmarks/standard/fourier/fourier_DFG.0_1.txt
vertex __inserted_outport_2.in0
vertex __inserted_outport_2
vertex __inserted_outport_1.in0
vertex __inserted_outport_1
vertex __inserted_outport_1.out0
vertex __inserted_outport_0.out0
vertex __inserted_outport_0
vertex __inserted_inport_4.in0
vertex __inserted_inport_4
vertex __inserted_inport_3.out0
vertex fadd0.in0
vertex __inserted_outport_2.out0
vertex __inserted_outport_0.in0
vertex __inserted_inport_2.in0
vertex fadd0.in1
vertex fsub0.out0
vertex fmul7.out0
vertex fmul6.in1
vertex fsub2.out0
vertex fadd1.in1
vertex fmul4.in0
vertex fmul4
vertex fmul3.out0
vertex fadd1.out0
vertex __inserted_outport_3.out0
vertex fsub1
vertex __inserted_inport_3
vertex fsub1.in1
vertex fsub0
vertex fmul7
vertex __inserted_inport_2.out0
vertex fmul3
vertex __inserted_outport_3
vertex fmul6
vertex __inserted_inport_0.in0
vertex fsub0.in1
vertex fadd1.in0
vertex fsub0.in0
vertex fsub4.out0
vertex fadd0.out0
vertex fmul7.in1
vertex __inserted_outport_3.in0
vertex __inserted_inport_4.out0
vertex fmul3.in0
vertex __inserted_inport_1.in0
vertex fmul4.out0
vertex fsub1.out0
vertex fmul6.in0
vertex fmul2.in1
vertex fadd1
vertex fsub1.in0
vertex fsub2.in0
vertex fsub4
vertex fsub2
vertex fsub4.in0
vertex fmul2
vertex fsub2.in1
vertex fmul5
vertex fmul5.in0
vertex fmul2.out0
vertex fadd0
vertex fmul3.in1
vertex fmul5.in1
vertex fmul4.in1
vertex fmul5.out0
vertex fmul2.in0
vertex fsub4.in1
vertex __inserted_inport_1.out0
vertex __inserted_inport_0
vertex __inserted_inport_0.out0
vertex __inserted_inport_1
vertex fmul6.out0
vertex fmul7.in0
vertex __inserted_inport_2
vertex __inserted_inport_3.in0
net __inserted_outport_2.in0 __inserted_outport_2
net __inserted_outport_2 __inserted_outport_2.out0
net __inserted_outport_1.in0 __inserted_outport_1
net __inserted_outport_1 __inserted_outport_1.out0
net __inserted_outport_0 __inserted_outport_0.out0
net __inserted_inport_4.in0 __inserted_inport_4
net __inserted_inport_4 __inserted_inport_4.out0
net __inserted_inport_3.out0 fsub4.in0
net fadd0.in0 fadd0
net __inserted_outport_0.in0 __inserted_outport_0
net __inserted_inport_2.in0 __inserted_inport_2
net fadd0.in1 fadd0
net fsub0.out0 fmul4.in0
net fsub0.out0 fmul6.in0
net fsub0.out0 fmul2.in1
net fsub0.out0 fsub0.in1
net fmul7.out0 fadd0.in0
net fmul6.in1 fmul6
net fsub2.out0 fadd1.in0
net fsub2.out0 __inserted_outport_1.in0
net fadd1.in1 fadd1
net fmul4.in0 fmul4
net fmul4 fmul4.out0
net fmul3.out0 fsub1.in0
net fadd1.out0 __inserted_outport_0.in0
net fsub1 fsub1.out0
net __inserted_inport_3 __inserted_inport_3.out0
net fsub1.in1 fsub1
net fsub0 fsub0.out0
net fmul7 fmul7.out0
net __inserted_inport_2.out0 fmul4.in1
net __inserted_inport_2.out0 fmul7.in1
net fmul3 fmul3.out0
net __inserted_outport_3 __inserted_outport_3.out0
net fmul6 fmul6.out0
net __inserted_inport_0.in0 __inserted_inport_0
net fsub0.in1 fsub0
net fadd1.in0 fadd1
net fsub0.in0 fsub0
net fsub4.out0 __inserted_outport_2.in0
net fadd0.out0 fsub4.in1
net fadd0.out0 __inserted_outport_3.in0
net fmul7.in1 fmul7
net __inserted_outport_3.in0 __inserted_outport_3
net __inserted_inport_4.out0 fmul2.in0
net __inserted_inport_4.out0 fmul3.in0
net fmul3.in0 fmul3
net __inserted_inport_1.in0 __inserted_inport_1
net fmul4.out0 fsub2.in0
net fsub1.out0 fmul5.in0
net fsub1.out0 fmul7.in0
net fsub1.out0 fmul3.in1
net fsub1.out0 fsub1.in1
net fmul6.in0 fmul6
net fmul2.in1 fmul2
net fadd1 fadd1.out0
net fsub1.in0 fsub1
net fsub2.in0 fsub2
net fsub4 fsub4.out0
net fsub2 fsub2.out0
net fsub4.in0 fsub4
net fmul2 fmul2.out0
net fsub2.in1 fsub2
net fmul5 fmul5.out0
net fmul5.in0 fmul5
net fmul2.out0 fsub0.in0
net fadd0 fadd0.out0
net fmul3.in1 fmul3
net fmul5.in1 fmul5
net fmul4.in1 fmul4
net fmul5.out0 fsub2.in1
net fmul2.in0 fmul2
net fsub4.in1 fsub4
net __inserted_inport_1.out0 fmul5.in1
net __inserted_inport_1.out0 fmul6.in1
net __inserted_inport_0 __inserted_inport_0.out0
net __inserted_inport_0.out0 fadd1.in1
net __inserted_inport_1 __inserted_inport_1.out0
net fmul6.out0 fadd0.in1
net fmul7.in0 fmul7
net __inserted_inport_2 __inserted_inport_2.out0
net __inserted_inport_3.in0 __inserted_inport_3
