
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Oct 19 11:10:13 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 548.246 ; gain = 234.051
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_component/accelerator/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.cache/ip 
Command: synth_design -top design_1_wrapper -part xczu3eg-sfvc784-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12404
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1903.344 ; gain = 394.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:21]
INFO: [Synth 8-6157] synthesizing module 'design_1_accelerator_0_0' [C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.runs/synth_1/.Xil/Vivado-28748-RYN-B10-PC-13/realtime/design_1_accelerator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_accelerator_0_0' (0#1) [C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.runs/synth_1/.Xil/Vivado-28748-RYN-B10-PC-13/realtime/design_1_accelerator_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'w1_ce0' of module 'design_1_accelerator_0_0' is unconnected for instance 'accelerator_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:21]
WARNING: [Synth 8-7071] port 'w1_ce1' of module 'design_1_accelerator_0_0' is unconnected for instance 'accelerator_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:21]
WARNING: [Synth 8-7071] port 'w2_ce0' of module 'design_1_accelerator_0_0' is unconnected for instance 'accelerator_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:21]
WARNING: [Synth 8-7071] port 'w2_ce1' of module 'design_1_accelerator_0_0' is unconnected for instance 'accelerator_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:21]
WARNING: [Synth 8-7071] port 'bias_1_ce0' of module 'design_1_accelerator_0_0' is unconnected for instance 'accelerator_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:21]
WARNING: [Synth 8-7071] port 'bias_2_ce0' of module 'design_1_accelerator_0_0' is unconnected for instance 'accelerator_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:21]
WARNING: [Synth 8-7071] port 'ap_done' of module 'design_1_accelerator_0_0' is unconnected for instance 'accelerator_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:21]
WARNING: [Synth 8-7071] port 'ap_idle' of module 'design_1_accelerator_0_0' is unconnected for instance 'accelerator_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:21]
WARNING: [Synth 8-7071] port 'ap_ready' of module 'design_1_accelerator_0_0' is unconnected for instance 'accelerator_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:21]
WARNING: [Synth 8-7071] port 'ap_return' of module 'design_1_accelerator_0_0' is unconnected for instance 'accelerator_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:21]
WARNING: [Synth 8-7071] port 'w1_address0' of module 'design_1_accelerator_0_0' is unconnected for instance 'accelerator_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:21]
WARNING: [Synth 8-7071] port 'w1_address1' of module 'design_1_accelerator_0_0' is unconnected for instance 'accelerator_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:21]
WARNING: [Synth 8-7071] port 'w2_address0' of module 'design_1_accelerator_0_0' is unconnected for instance 'accelerator_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:21]
WARNING: [Synth 8-7071] port 'w2_address1' of module 'design_1_accelerator_0_0' is unconnected for instance 'accelerator_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:21]
WARNING: [Synth 8-7071] port 'bias_1_address0' of module 'design_1_accelerator_0_0' is unconnected for instance 'accelerator_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:21]
WARNING: [Synth 8-7071] port 'bias_2_address0' of module 'design_1_accelerator_0_0' is unconnected for instance 'accelerator_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:21]
WARNING: [Synth 8-7023] instance 'accelerator_0' of module 'design_1_accelerator_0_0' has 26 connections declared, but only 10 given [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:21]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.runs/synth_1/.Xil/Vivado-28748-RYN-B10-PC-13/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (0#1) [C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.runs/synth_1/.Xil/Vivado-28748-RYN-B10-PC-13/realtime/design_1_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:32]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:32]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:32]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:32]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.runs/synth_1/.Xil/Vivado-28748-RYN-B10-PC-13/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.runs/synth_1/.Xil/Vivado-28748-RYN-B10-PC-13/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp2_awid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_awaddr' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_awlen' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_awsize' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_awburst' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_awlock' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_awcache' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_awprot' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_awvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_wdata' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_wstrb' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_wlast' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_wvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_bready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_arid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_araddr' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_arlen' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_arsize' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_arburst' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_arlock' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_arcache' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_arprot' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_arvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_rready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_awqos' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7071] port 'maxigp2_arqos' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 42 connections declared, but only 14 given [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:39]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2012.551 ; gain = 503.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2012.551 ; gain = 503.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2012.551 ; gain = 503.500
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2012.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/ip/design_1_accelerator_0_0/design_1_accelerator_0_0/design_1_accelerator_0_0_in_context.xdc] for cell 'design_1_i/accelerator_0'
Finished Parsing XDC File [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/ip/design_1_accelerator_0_0/design_1_accelerator_0_0/design_1_accelerator_0_0_in_context.xdc] for cell 'design_1_i/accelerator_0'
Parsing XDC File [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [c:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2022.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2022.395 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '30.303' specified during out-of-context synthesis of instance 'design_1_i/accelerator_0' at clock pin 'ap_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2022.496 ; gain = 513.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2022.496 ; gain = 513.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/accelerator_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2022.496 ; gain = 513.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2022.496 ; gain = 513.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2022.496 ; gain = 513.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2496.082 ; gain = 987.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2496.082 ; gain = 987.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2505.648 ; gain = 996.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2521.438 ; gain = 1012.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2521.438 ; gain = 1012.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2521.438 ; gain = 1012.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2521.438 ; gain = 1012.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2521.438 ; gain = 1012.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2521.438 ; gain = 1012.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_accelerator_0_0     |         1|
|2     |design_1_rst_ps8_0_99M_0     |         1|
|3     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_accelerator_0     |     1|
|2     |design_1_rst_ps8_0_99M     |     1|
|3     |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2521.438 ; gain = 1012.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2521.438 ; gain = 1002.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2521.438 ; gain = 1012.387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2521.438 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2521.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3ca7136a
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2521.438 ; gain = 1913.391
INFO: [Common 17-1381] The checkpoint 'C:/ELEC522/GIM/GIM-2024-2025/gim_cpp_final/accelerator_vivado/accelerator_vivado.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 19 11:10:59 2024...
