0.6
2017.4
Jan 30 2018
15:48:17
C:/Users/avach/Documents/XilinixProjects/lab_3/lab_3.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/avach/Documents/XilinixProjects/lab_3/lab_3.srcs/sim_1/new/tb_encoder.v,1518824384,verilog,,,,tb_encoder,,,,,,,,
C:/Users/avach/Documents/XilinixProjects/lab_3/lab_3.srcs/sources_1/new/pe_casez.v,1519079803,verilog,,C:/Users/avach/Documents/XilinixProjects/lab_3/lab_3.srcs/sources_1/new/pe_for.v,,CASEZ_ENC8_3,,,,,,,,
C:/Users/avach/Documents/XilinixProjects/lab_3/lab_3.srcs/sources_1/new/pe_for.v,1518814681,verilog,,C:/Users/avach/Documents/XilinixProjects/lab_3/lab_3.srcs/sources_1/new/pe_if.v,,FOR_ENC8_3,,,,,,,,
C:/Users/avach/Documents/XilinixProjects/lab_3/lab_3.srcs/sources_1/new/pe_if.v,1518821418,verilog,,C:/Users/avach/Documents/XilinixProjects/lab_3/lab_3.srcs/sim_1/new/tb_encoder.v,,IF_ENC8_3,,,,,,,,
