{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7676, "design__instance__area": 112436, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 174, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 13, "power__internal__total": 0.010224582627415657, "power__switching__total": 0.005356929264962673, "power__leakage__total": 1.8442286773279193e-06, "power__total": 0.015583355911076069, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.3641872462238261, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.3641872462238261, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5833574899366607, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.61180773290342, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 48, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 174, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 14, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.6413223467140007, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.6413223467140007, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3071442076499031, "timing__setup__ws__corner:nom_ss_125C_4v50": 42.87378040609517, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 174, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 12, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.23989622078961506, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.23989622078961506, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2632141246129901, "timing__setup__ws__corner:nom_ff_n40C_5v50": 54.030122349911444, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 48, "design__max_fanout_violation__count": 174, "design__max_cap_violation__count": 17, "clock__skew__worst_hold": 0.6593834553894058, "clock__skew__worst_setup": 0.2326429115199964, "timing__hold__ws": 0.26174496644295303, "timing__setup__ws": 42.54970896057698, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 552.53 570.45", "design__core__bbox": "6.72 15.68 545.44 552.72", "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 3, "design__io": 77, "design__die__area": 315191, "design__core__area": 289314, "design__instance__count__stdcell": 7676, "design__instance__area__stdcell": 112436, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.388629, "design__instance__utilization__stdcell": 0.388629, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 30005383, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 39988.5, "design__instance__displacement__mean": 5.2095, "design__instance__displacement__max": 70.56, "route__wirelength__estimated": 149413, "design__violations": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3552, "route__net__special": 2, "route__drc_errors__iter:1": 1504, "route__wirelength__iter:1": 182670, "route__drc_errors__iter:2": 121, "route__wirelength__iter:2": 180497, "route__drc_errors__iter:3": 119, "route__wirelength__iter:3": 180091, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 179928, "route__drc_errors": 0, "route__wirelength": 179928, "route__vias": 27587, "route__vias__singlecut": 27587, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1049.12, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 93, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 93, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 93, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 174, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 10, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.3545953631089976, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.3545953631089976, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5810807555156714, "timing__setup__ws__corner:min_tt_025C_5v00": 50.7672283026055, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 93, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 28, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 174, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 13, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.6259803963474105, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.6259803963474105, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3034340642412807, "timing__setup__ws__corner:min_ss_125C_4v50": 43.151254457684345, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 93, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 174, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 10, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.2326429115199964, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2326429115199964, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26174496644295303, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.12986478926467, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 93, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 174, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 17, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.37528847758331974, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.37528847758331974, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5860961881712616, "timing__setup__ws__corner:max_tt_025C_5v00": 50.42900995081823, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 93, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 48, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 174, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 17, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.6593834553894058, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.6593834553894058, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3116792467891516, "timing__setup__ws__corner:max_ss_125C_4v50": 42.54970896057698, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 93, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 174, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 15, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.2478669006868839, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2478669006868839, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26500691280385835, "timing__setup__ws__corner:max_ff_n40C_5v50": 53.91109578016429, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 93, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 93, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99984, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000164324, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000182496, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 4.39494e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000182496, "ir__voltage__worst": 5, "ir__drop__avg": 4.36e-05, "ir__drop__worst": 0.000164, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}