{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 31 16:53:03 2014 " "Info: Processing started: Thu Jul 31 16:53:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta openmips_min_sopc -c openmips_min_sopc " "Info: Command: quartus_sta openmips_min_sopc -c openmips_min_sopc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[2\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[2\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[3\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[3\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[0\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[0\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[1\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[1\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[29\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[29\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|stallreq_for_madd_msub\|combout " "Warning: Node \"openmips0\|ex0\|stallreq_for_madd_msub\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[28\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[28\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|cp0_cause\[12\]\|combout " "Warning: Node \"openmips0\|mem0\|cp0_cause\[12\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 464 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[5\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[5\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[29\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[29\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[28\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[28\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[30\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[30\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[31\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[31\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|cp0_cause\[11\]\|combout " "Warning: Node \"openmips0\|mem0\|cp0_cause\[11\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 464 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|cp0_cause\[10\]\|combout " "Warning: Node \"openmips0\|mem0\|cp0_cause\[10\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 464 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[5\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[5\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[4\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[4\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[2\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[2\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[3\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[3\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[30\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[30\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[31\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[31\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[2\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[2\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[4\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[4\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[2\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[2\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[3\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[3\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[3\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[3\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[31\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[31\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[30\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[30\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[29\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[29\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[27\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[27\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[0\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[0\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[1\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[1\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[26\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[26\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[10\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[10\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[4\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[4\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[26\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[26\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[3\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[3\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[2\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[2\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[0\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[0\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[27\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[27\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[11\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[11\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[28\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[28\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|cnt_o\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|cnt_o\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[15\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[15\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[24\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[24\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[8\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[8\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[25\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[25\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[9\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[9\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[27\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[27\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[18\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[18\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[10\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[10\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[5\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[5\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[1\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[1\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[19\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[19\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[19\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[19\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[18\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[18\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[17\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[17\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[18\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[18\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[15\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[15\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[17\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[17\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[16\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[16\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[21\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[21\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[22\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[22\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[20\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[20\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[19\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[19\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[23\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[23\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[26\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[26\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[25\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[25\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[24\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[24\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[6\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[6\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[1\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[1\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[0\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[0\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[8\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[8\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[9\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[9\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[7\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[7\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[10\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[10\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[11\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[11\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[12\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[12\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[14\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[14\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg1_o\[13\]\|combout " "Warning: Node \"openmips0\|id0\|reg1_o\[13\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 722 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[16\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[16\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[17\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[17\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[31\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[31\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[7\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[7\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[9\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[9\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[8\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[8\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[6\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[6\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[25\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[25\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[27\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[27\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[26\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[26\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[24\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[24\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[16\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[16\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[30\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[30\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[28\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[28\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[29\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[29\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[12\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[12\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[13\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[13\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[14\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[14\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[15\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[15\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[21\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[21\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[20\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[20\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[22\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[22\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[23\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[23\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[5\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[5\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[4\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[4\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[6\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[6\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|id0\|reg2_o\[7\]\|combout " "Warning: Node \"openmips0\|id0\|reg2_o\[7\]\|combout\" is a latch" {  } { { "id.v" "" { Text "G:/openmips_min_sopc/id.v" 744 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[20\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[20\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[25\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[25\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[23\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[23\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[29\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[29\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[29\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[29\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[22\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[22\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[24\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[24\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[21\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[21\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[28\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[28\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[5\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[5\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[28\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[28\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[31\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[31\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[14\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[14\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[12\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[12\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[13\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[13\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|iwishbone_bus_if\|cpu_data_o\[11\]\|combout " "Warning: Node \"openmips0\|iwishbone_bus_if\|cpu_data_o\[11\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[5\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[5\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[3\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[3\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|cp0_reg_read_addr_o\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|cp0_reg_read_addr_o\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 457 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[0\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[0\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[1\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[1\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[4\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[4\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[12\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[12\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[20\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[20\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[30\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[30\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[30\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[30\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[31\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[31\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[1\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[1\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[2\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[2\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[18\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[18\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[2\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[2\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[10\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[10\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[21\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[21\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[27\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[27\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[11\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[11\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[13\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[13\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[15\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[15\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|cp0_reg_read_addr_o\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|cp0_reg_read_addr_o\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 457 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|cp0_reg_read_addr_o\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|cp0_reg_read_addr_o\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 457 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|cp0_reg_read_addr_o\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|cp0_reg_read_addr_o\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 457 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|cp0_reg_read_addr_o\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|cp0_reg_read_addr_o\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 457 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[7\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[7\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[6\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[6\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[23\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[23\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[22\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[22\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[6\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[6\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[14\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[14\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[0\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[0\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[8\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[8\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[1\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[1\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[25\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[25\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[9\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[9\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[26\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[26\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[18\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[18\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[17\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[17\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[19\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[19\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[16\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[16\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[20\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[20\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[21\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[21\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[22\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[22\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[14\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[14\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[12\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[12\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[15\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[15\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[13\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[13\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[8\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[8\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[11\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[11\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[10\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[10\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ctrl0\|new_pc\[9\]\|combout " "Warning: Node \"openmips0\|ctrl0\|new_pc\[9\]\|combout\" is a latch" {  } { { "ctrl.v" "" { Text "G:/openmips_min_sopc/ctrl.v" 57 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[4\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[4\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[19\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[19\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[3\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[3\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[17\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[17\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[16\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[16\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[23\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[23\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[7\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[7\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[29\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[29\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[61\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[61\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[60\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[60\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[28\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[28\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[0\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[0\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|dwishbone_bus_if\|cpu_data_o\[24\]\|combout " "Warning: Node \"openmips0\|dwishbone_bus_if\|cpu_data_o\[24\]\|combout\" is a latch" {  } { { "wishbone_bus_if.v" "" { Text "G:/openmips_min_sopc/wishbone_bus_if.v" 143 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[18\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[18\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[7\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[7\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[6\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[6\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[4\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[4\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[5\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[5\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[13\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[13\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[12\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[12\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[20\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[20\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[23\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[23\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[25\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[25\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[26\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[26\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[27\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[27\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[19\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[19\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[18\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[18\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[17\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[17\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[29\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[29\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[30\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[30\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[28\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[28\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[19\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[19\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[17\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[17\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[16\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[16\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[21\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[21\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[22\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[22\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[20\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[20\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[23\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[23\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[9\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[9\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[10\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[10\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[8\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[8\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[11\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[11\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[14\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[14\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[15\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[15\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[21\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[21\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[22\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[22\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[24\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[24\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[16\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[16\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|mem0\|mem_data_o\[31\]\|combout " "Warning: Node \"openmips0\|mem0\|mem_data_o\[31\]\|combout\" is a latch" {  } { { "mem.v" "" { Text "G:/openmips_min_sopc/mem.v" 137 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[30\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[30\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[62\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[62\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[63\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[63\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[31\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[31\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[26\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[26\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[10\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[10\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[37\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[37\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[27\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[27\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[11\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[11\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[24\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[24\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[8\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[8\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[25\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[25\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[9\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[9\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[34\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[34\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[36\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[36\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[35\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[35\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[15\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[15\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[6\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[6\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[7\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[7\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[12\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[12\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[14\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[14\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|cp0_reg0\|data_o\[13\]\|combout " "Warning: Node \"openmips0\|cp0_reg0\|data_o\[13\]\|combout\" is a latch" {  } { { "cp0_reg.v" "" { Text "G:/openmips_min_sopc/cp0_reg.v" 187 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[33\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[33\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[18\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[18\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[50\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[50\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[19\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[19\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[51\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[51\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[17\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[17\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[49\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[49\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[16\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[16\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[48\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[48\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[53\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[53\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[21\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[21\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[22\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[22\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[54\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[54\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[52\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[52\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[20\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[20\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[23\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[23\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[55\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[55\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[29\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[29\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[61\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[61\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[60\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[60\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[28\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[28\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[32\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[32\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[59\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[59\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[27\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[27\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[26\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[26\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[58\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[58\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[42\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[42\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[10\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[10\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[59\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[59\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[27\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[27\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[11\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[11\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[43\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[43\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[58\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[58\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[26\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[26\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[30\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[30\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[62\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[62\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[63\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[63\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[31\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[31\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[24\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[24\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[56\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[56\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[40\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[40\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[8\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[8\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[57\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[57\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[25\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[25\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[9\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[9\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[41\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[41\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[5\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[5\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[37\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[37\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[15\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[15\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[47\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[47\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[38\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[38\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[39\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[39\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[44\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[44\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[12\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[12\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[46\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[46\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[14\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[14\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[13\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[13\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp1\[45\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp1\[45\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[57\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[57\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[25\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[25\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[2\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[2\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[34\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[34\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[4\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[4\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[36\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[36\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[35\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[35\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[3\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[3\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[56\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[56\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[24\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[24\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[1\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[1\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[33\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[33\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[18\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[18\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[50\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[50\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[19\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[19\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[51\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[51\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[17\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[17\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[49\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[49\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[16\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[16\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[48\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[48\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[53\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[53\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[21\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[21\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[22\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[22\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[54\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[54\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[52\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[52\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[20\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[20\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[23\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[23\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[55\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[55\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[0\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[0\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[32\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[32\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[15\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[15\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[47\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[47\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[42\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[42\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[10\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[10\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[11\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[11\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[43\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[43\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[14\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[14\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[46\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[46\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[40\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[40\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[8\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[8\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[9\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[9\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[41\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[41\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[13\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[13\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[45\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[45\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[6\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[6\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[38\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[38\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[7\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[7\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[39\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[39\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[44\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[44\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "openmips0\|ex0\|hilo_temp_o\[12\]\|combout " "Warning: Node \"openmips0\|ex0\|hilo_temp_o\[12\]\|combout\" is a latch" {  } { { "ex.v" "" { Text "G:/openmips_min_sopc/ex.v" 351 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "openmips_min_sopc.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'openmips_min_sopc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name openmips:openmips0\|LLbit_reg:LLbit_reg0\|LLbit_o openmips:openmips0\|LLbit_reg:LLbit_reg0\|LLbit_o " "Info: create_clock -period 1.000 -name openmips:openmips0\|LLbit_reg:LLbit_reg0\|LLbit_o openmips:openmips0\|LLbit_reg:LLbit_reg0\|LLbit_o" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\] openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\] " "Info: create_clock -period 1.000 -name openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\] openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name openmips:openmips0\|mem_wb:mem_wb0\|wb_cp0_reg_we openmips:openmips0\|mem_wb:mem_wb0\|wb_cp0_reg_we " "Info: create_clock -period 1.000 -name openmips:openmips0\|mem_wb:mem_wb0\|wb_cp0_reg_we openmips:openmips0\|mem_wb:mem_wb0\|wb_cp0_reg_we" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " "Info: create_clock -period 1.000 -name openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name openmips:openmips0\|cp0_reg:cp0_reg0\|cause_o\[8\] openmips:openmips0\|cp0_reg:cp0_reg0\|cause_o\[8\] " "Info: create_clock -period 1.000 -name openmips:openmips0\|cp0_reg:cp0_reg0\|cause_o\[8\] openmips:openmips0\|cp0_reg:cp0_reg0\|cause_o\[8\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[0\] openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[0\] " "Info: create_clock -period 1.000 -name openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[0\] openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|cp0_reg0\|Mux0~1  from: dataa  to: combout " "Info: Cell: openmips0\|cp0_reg0\|Mux0~1  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|cp0_reg0\|Selector37~1  from: datab  to: combout " "Info: Cell: openmips0\|cp0_reg0\|Selector37~1  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ctrl0\|new_pc\[31\]~1  from: dataa  to: combout " "Info: Cell: openmips0\|ctrl0\|new_pc\[31\]~1  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ctrl0\|new_pc\[31\]~1  from: datad  to: combout " "Info: Cell: openmips0\|ctrl0\|new_pc\[31\]~1  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|Equal6~4  from: dataa  to: combout " "Info: Cell: openmips0\|mem0\|Equal6~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|Equal6~4  from: datab  to: combout " "Info: Cell: openmips0\|mem0\|Equal6~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|Equal6~5  from: datac  to: combout " "Info: Cell: openmips0\|mem0\|Equal6~5  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|Equal6~7  from: dataa  to: combout " "Info: Cell: openmips0\|mem0\|Equal6~7  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|always5~0  from: datad  to: combout " "Info: Cell: openmips0\|mem0\|always5~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|always5~1  from: dataa  to: combout " "Info: Cell: openmips0\|mem0\|always5~1  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|always5~2  from: dataa  to: combout " "Info: Cell: openmips0\|mem0\|always5~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|always5~3  from: dataa  to: combout " "Info: Cell: openmips0\|mem0\|always5~3  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|excepttype_o\[3\]~15  from: datab  to: combout " "Info: Cell: openmips0\|mem0\|excepttype_o\[3\]~15  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.416 " "Info: Worst-case setup slack is -20.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.416    -34643.816 clk  " "Info:   -20.416    -34643.816 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.552     -2543.743 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]  " "Info:   -19.552     -2543.743 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.645     -1371.927 openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\]  " "Info:   -17.645     -1371.927 openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.117      -410.700 openmips:openmips0\|cp0_reg:cp0_reg0\|cause_o\[8\]  " "Info:    -6.117      -410.700 openmips:openmips0\|cp0_reg:cp0_reg0\|cause_o\[8\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.856      -389.767 openmips:openmips0\|mem_wb:mem_wb0\|wb_cp0_reg_we  " "Info:    -5.856      -389.767 openmips:openmips0\|mem_wb:mem_wb0\|wb_cp0_reg_we " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.723      -225.027 openmips:openmips0\|LLbit_reg:LLbit_reg0\|LLbit_o  " "Info:    -5.723      -225.027 openmips:openmips0\|LLbit_reg:LLbit_reg0\|LLbit_o " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.072       -14.120 openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[0\]  " "Info:    -2.072       -14.120 openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.247 " "Info: Worst-case hold slack is -7.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.247      -583.492 openmips:openmips0\|mem_wb:mem_wb0\|wb_cp0_reg_we  " "Info:    -7.247      -583.492 openmips:openmips0\|mem_wb:mem_wb0\|wb_cp0_reg_we " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.782      -405.671 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]  " "Info:    -6.782      -405.671 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.586      -520.036 openmips:openmips0\|cp0_reg:cp0_reg0\|cause_o\[8\]  " "Info:    -6.586      -520.036 openmips:openmips0\|cp0_reg:cp0_reg0\|cause_o\[8\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.743      -308.402 openmips:openmips0\|LLbit_reg:LLbit_reg0\|LLbit_o  " "Info:    -5.743      -308.402 openmips:openmips0\|LLbit_reg:LLbit_reg0\|LLbit_o " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.303      -104.396 openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[0\]  " "Info:    -4.303      -104.396 openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.978      -183.153 openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\]  " "Info:    -3.978      -183.153 openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.883        -2.962 clk  " "Info:    -0.883        -2.962 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.093 " "Info: Worst-case minimum pulse width slack is -2.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.093     -1350.202 openmips:openmips0\|mem_wb:mem_wb0\|wb_cp0_reg_we  " "Info:    -2.093     -1350.202 openmips:openmips0\|mem_wb:mem_wb0\|wb_cp0_reg_we " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -4527.080 clk  " "Info:    -1.627     -4527.080 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.431      -197.478 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]  " "Info:    -1.431      -197.478 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.278      -562.578 openmips:openmips0\|cp0_reg:cp0_reg0\|cause_o\[8\]  " "Info:    -1.278      -562.578 openmips:openmips0\|cp0_reg:cp0_reg0\|cause_o\[8\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 openmips:openmips0\|LLbit_reg:LLbit_reg0\|LLbit_o  " "Info:     0.500         0.000 openmips:openmips0\|LLbit_reg:LLbit_reg0\|LLbit_o " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[0\]  " "Info:     0.500         0.000 openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\]  " "Info:     0.500         0.000 openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "98 " "Warning: Found 98 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[0\] 0 " "Info: Pin \"sdr_dq_io\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[1\] 0 " "Info: Pin \"sdr_dq_io\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[2\] 0 " "Info: Pin \"sdr_dq_io\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[3\] 0 " "Info: Pin \"sdr_dq_io\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[4\] 0 " "Info: Pin \"sdr_dq_io\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[5\] 0 " "Info: Pin \"sdr_dq_io\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[6\] 0 " "Info: Pin \"sdr_dq_io\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[7\] 0 " "Info: Pin \"sdr_dq_io\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[8\] 0 " "Info: Pin \"sdr_dq_io\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[9\] 0 " "Info: Pin \"sdr_dq_io\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[10\] 0 " "Info: Pin \"sdr_dq_io\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[11\] 0 " "Info: Pin \"sdr_dq_io\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[12\] 0 " "Info: Pin \"sdr_dq_io\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[13\] 0 " "Info: Pin \"sdr_dq_io\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[14\] 0 " "Info: Pin \"sdr_dq_io\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dq_io\[15\] 0 " "Info: Pin \"sdr_dq_io\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uart_out 0 " "Info: Pin \"uart_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[0\] 0 " "Info: Pin \"gpio_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[1\] 0 " "Info: Pin \"gpio_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[2\] 0 " "Info: Pin \"gpio_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[3\] 0 " "Info: Pin \"gpio_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[4\] 0 " "Info: Pin \"gpio_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[5\] 0 " "Info: Pin \"gpio_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[6\] 0 " "Info: Pin \"gpio_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[7\] 0 " "Info: Pin \"gpio_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[8\] 0 " "Info: Pin \"gpio_o\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[9\] 0 " "Info: Pin \"gpio_o\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[10\] 0 " "Info: Pin \"gpio_o\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[11\] 0 " "Info: Pin \"gpio_o\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[12\] 0 " "Info: Pin \"gpio_o\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[13\] 0 " "Info: Pin \"gpio_o\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[14\] 0 " "Info: Pin \"gpio_o\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[15\] 0 " "Info: Pin \"gpio_o\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[16\] 0 " "Info: Pin \"gpio_o\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[17\] 0 " "Info: Pin \"gpio_o\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[18\] 0 " "Info: Pin \"gpio_o\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[19\] 0 " "Info: Pin \"gpio_o\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[20\] 0 " "Info: Pin \"gpio_o\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[21\] 0 " "Info: Pin \"gpio_o\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[22\] 0 " "Info: Pin \"gpio_o\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[23\] 0 " "Info: Pin \"gpio_o\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[24\] 0 " "Info: Pin \"gpio_o\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[25\] 0 " "Info: Pin \"gpio_o\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[26\] 0 " "Info: Pin \"gpio_o\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[27\] 0 " "Info: Pin \"gpio_o\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[28\] 0 " "Info: Pin \"gpio_o\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[29\] 0 " "Info: Pin \"gpio_o\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[30\] 0 " "Info: Pin \"gpio_o\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_o\[31\] 0 " "Info: Pin \"gpio_o\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[0\] 0 " "Info: Pin \"flash_addr_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[1\] 0 " "Info: Pin \"flash_addr_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[2\] 0 " "Info: Pin \"flash_addr_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[3\] 0 " "Info: Pin \"flash_addr_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[4\] 0 " "Info: Pin \"flash_addr_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[5\] 0 " "Info: Pin \"flash_addr_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[6\] 0 " "Info: Pin \"flash_addr_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[7\] 0 " "Info: Pin \"flash_addr_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[8\] 0 " "Info: Pin \"flash_addr_o\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[9\] 0 " "Info: Pin \"flash_addr_o\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[10\] 0 " "Info: Pin \"flash_addr_o\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[11\] 0 " "Info: Pin \"flash_addr_o\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[12\] 0 " "Info: Pin \"flash_addr_o\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[13\] 0 " "Info: Pin \"flash_addr_o\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[14\] 0 " "Info: Pin \"flash_addr_o\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[15\] 0 " "Info: Pin \"flash_addr_o\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[16\] 0 " "Info: Pin \"flash_addr_o\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[17\] 0 " "Info: Pin \"flash_addr_o\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[18\] 0 " "Info: Pin \"flash_addr_o\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[19\] 0 " "Info: Pin \"flash_addr_o\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[20\] 0 " "Info: Pin \"flash_addr_o\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_addr_o\[21\] 0 " "Info: Pin \"flash_addr_o\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_we_o 0 " "Info: Pin \"flash_we_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_rst_o 0 " "Info: Pin \"flash_rst_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_oe_o 0 " "Info: Pin \"flash_oe_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flash_ce_o 0 " "Info: Pin \"flash_ce_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_clk_o 0 " "Info: Pin \"sdr_clk_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_cs_n_o 0 " "Info: Pin \"sdr_cs_n_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_cke_o 0 " "Info: Pin \"sdr_cke_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_ras_n_o 0 " "Info: Pin \"sdr_ras_n_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_cas_n_o 0 " "Info: Pin \"sdr_cas_n_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_we_n_o 0 " "Info: Pin \"sdr_we_n_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dqm_o\[0\] 0 " "Info: Pin \"sdr_dqm_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_dqm_o\[1\] 0 " "Info: Pin \"sdr_dqm_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_ba_o\[0\] 0 " "Info: Pin \"sdr_ba_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_ba_o\[1\] 0 " "Info: Pin \"sdr_ba_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[0\] 0 " "Info: Pin \"sdr_addr_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[1\] 0 " "Info: Pin \"sdr_addr_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[2\] 0 " "Info: Pin \"sdr_addr_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[3\] 0 " "Info: Pin \"sdr_addr_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[4\] 0 " "Info: Pin \"sdr_addr_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[5\] 0 " "Info: Pin \"sdr_addr_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[6\] 0 " "Info: Pin \"sdr_addr_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[7\] 0 " "Info: Pin \"sdr_addr_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[8\] 0 " "Info: Pin \"sdr_addr_o\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[9\] 0 " "Info: Pin \"sdr_addr_o\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[10\] 0 " "Info: Pin \"sdr_addr_o\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[11\] 0 " "Info: Pin \"sdr_addr_o\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdr_addr_o\[12\] 0 " "Info: Pin \"sdr_addr_o\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|cp0_reg0\|Mux0~1  from: dataa  to: combout " "Info: Cell: openmips0\|cp0_reg0\|Mux0~1  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|cp0_reg0\|Selector37~1  from: datab  to: combout " "Info: Cell: openmips0\|cp0_reg0\|Selector37~1  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ctrl0\|new_pc\[31\]~1  from: dataa  to: combout " "Info: Cell: openmips0\|ctrl0\|new_pc\[31\]~1  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ctrl0\|new_pc\[31\]~1  from: datad  to: combout " "Info: Cell: openmips0\|ctrl0\|new_pc\[31\]~1  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|Equal6~4  from: dataa  to: combout " "Info: Cell: openmips0\|mem0\|Equal6~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|Equal6~4  from: datab  to: combout " "Info: Cell: openmips0\|mem0\|Equal6~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|Equal6~5  from: datac  to: combout " "Info: Cell: openmips0\|mem0\|Equal6~5  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|Equal6~7  from: dataa  to: combout " "Info: Cell: openmips0\|mem0\|Equal6~7  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|always5~0  from: datad  to: combout " "Info: Cell: openmips0\|mem0\|always5~0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|always5~1  from: dataa  to: combout " "Info: Cell: openmips0\|mem0\|always5~1  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|always5~2  from: dataa  to: combout " "Info: Cell: openmips0\|mem0\|always5~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|always5~3  from: dataa  to: combout " "Info: Cell: openmips0\|mem0\|always5~3  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|mem0\|excepttype_o\[3\]~15  from: datab  to: combout " "Info: Cell: openmips0\|mem0\|excepttype_o\[3\]~15  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.702 " "Info: Worst-case setup slack is -7.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.702    -13375.712 clk  " "Info:    -7.702    -13375.712 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.519     -1011.465 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]  " "Info:    -7.519     -1011.465 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.299      -487.150 openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\]  " "Info:    -6.299      -487.150 openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.392      -147.241 openmips:openmips0\|cp0_reg:cp0_reg0\|cause_o\[8\]  " "Info:    -2.392      -147.241 openmips:openmips0\|cp0_reg:cp0_reg0\|cause_o\[8\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.271      -137.430 openmips:openmips0\|mem_wb:mem_wb0\|wb_cp0_reg_we  " "Info:    -2.271      -137.430 openmips:openmips0\|mem_wb:mem_wb0\|wb_cp0_reg_we " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.170       -65.749 openmips:openmips0\|LLbit_reg:LLbit_reg0\|LLbit_o  " "Info:    -2.170       -65.749 openmips:openmips0\|LLbit_reg:LLbit_reg0\|LLbit_o " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.480        -0.970 openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[0\]  " "Info:    -0.480        -0.970 openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.561 " "Info: Worst-case hold slack is -3.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.561      -257.602 openmips:openmips0\|mem_wb:mem_wb0\|wb_cp0_reg_we  " "Info:    -3.561      -257.602 openmips:openmips0\|mem_wb:mem_wb0\|wb_cp0_reg_we " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.465      -252.461 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]  " "Info:    -3.465      -252.461 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.271      -229.762 openmips:openmips0\|cp0_reg:cp0_reg0\|cause_o\[8\]  " "Info:    -3.271      -229.762 openmips:openmips0\|cp0_reg:cp0_reg0\|cause_o\[8\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.934      -125.574 openmips:openmips0\|LLbit_reg:LLbit_reg0\|LLbit_o  " "Info:    -2.934      -125.574 openmips:openmips0\|LLbit_reg:LLbit_reg0\|LLbit_o " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.288       -58.380 openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[0\]  " "Info:    -2.288       -58.380 openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.267      -132.649 openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\]  " "Info:    -2.267      -132.649 openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.799       -11.002 clk  " "Info:    -0.799       -11.002 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Info: Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -4527.080 clk  " "Info:    -1.627     -4527.080 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.616      -331.814 openmips:openmips0\|mem_wb:mem_wb0\|wb_cp0_reg_we  " "Info:    -0.616      -331.814 openmips:openmips0\|mem_wb:mem_wb0\|wb_cp0_reg_we " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.415       -57.270 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\]  " "Info:    -0.415       -57.270 openmips:openmips0\|id_ex:id_ex0\|ex_aluop\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.241       -36.818 openmips:openmips0\|cp0_reg:cp0_reg0\|cause_o\[8\]  " "Info:    -0.241       -36.818 openmips:openmips0\|cp0_reg:cp0_reg0\|cause_o\[8\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 openmips:openmips0\|LLbit_reg:LLbit_reg0\|LLbit_o  " "Info:     0.500         0.000 openmips:openmips0\|LLbit_reg:LLbit_reg0\|LLbit_o " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[0\]  " "Info:     0.500         0.000 openmips:openmips0\|ex:ex0\|cp0_reg_read_addr_o\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\]  " "Info:     0.500         0.000 openmips:openmips0\|ex_mem:ex_mem0\|cnt_o\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 367 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 367 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Info: Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 31 16:53:39 2014 " "Info: Processing ended: Thu Jul 31 16:53:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Info: Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Info: Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
