--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAM_pclk
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
CAM_href      |    1.245(R)|      FAST  |    1.133(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<0>|    0.082(R)|      FAST  |    1.565(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<1>|    0.031(R)|      FAST  |    1.595(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<2>|    0.096(R)|      FAST  |    1.554(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<3>|    0.121(R)|      FAST  |    1.555(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<4>|   -0.016(R)|      FAST  |    1.743(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<5>|    0.069(R)|      FAST  |    1.600(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<6>|    0.062(R)|      FAST  |    1.652(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_px_data<7>|    0.208(R)|      FAST  |    1.425(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
CAM_vsync     |    2.164(R)|      SLOW  |    3.083(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
init          |    2.822(R)|      SLOW  |    3.099(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
rst           |    3.624(R)|      SLOW  |    0.537(R)|      SLOW  |CAM_pclk_BUFGP    |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    1.431(R)|      SLOW  |    0.607(R)|      SLOW  |clk25M            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CAM_pclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Done        |         7.803(R)|      SLOW  |         2.937(R)|      FAST  |CAM_pclk_BUFGP    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
VGA_B<2>    |        12.685(R)|      SLOW  |         4.096(R)|      FAST  |clk25M            |   0.000|
VGA_B<3>    |        13.539(R)|      SLOW  |         4.380(R)|      FAST  |clk25M            |   0.000|
VGA_G<1>    |        12.999(R)|      SLOW  |         4.293(R)|      FAST  |clk25M            |   0.000|
VGA_G<2>    |        13.111(R)|      SLOW  |         4.448(R)|      FAST  |clk25M            |   0.000|
VGA_G<3>    |        13.301(R)|      SLOW  |         4.375(R)|      FAST  |clk25M            |   0.000|
VGA_Hsync_n |        11.385(R)|      SLOW  |         4.188(R)|      FAST  |clk25M            |   0.000|
VGA_R<1>    |        12.770(R)|      SLOW  |         4.394(R)|      FAST  |clk25M            |   0.000|
VGA_R<2>    |        12.962(R)|      SLOW  |         4.176(R)|      FAST  |clk25M            |   0.000|
VGA_R<3>    |        13.308(R)|      SLOW  |         4.284(R)|      FAST  |clk25M            |   0.000|
VGA_Vsync_n |        13.009(R)|      SLOW  |         5.080(R)|      FAST  |clk25M            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CAM_pclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAM_pclk       |    4.144|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.718|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |CAM_xclk       |    8.331|
init           |led            |    8.838|
---------------+---------------+---------+


Analysis completed Fri Feb 14 00:28:24 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 769 MB



