; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_6(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, i32 %8) local_unnamed_addr !dbg !7 {
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %11 = shl i32 %10, 7, !dbg !11
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %13 = and i32 %12, 127, !dbg !12
  %14 = or disjoint i32 %11, %13, !dbg !13
  %15 = icmp slt i32 %14, 1024, !dbg !14
  %.frozen = freeze i32 %14, !dbg !15
  %16 = sdiv i32 %.frozen, 256, !dbg !15
  %17 = mul i32 %16, 256, !dbg !16
  %.decomposed = sub i32 %.frozen, %17, !dbg !16
  %18 = sext i32 %14 to i64, !dbg !17
  %19 = getelementptr float, ptr addrspace(1) %0, i64 %18, !dbg !17
  %20 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %19, i1 %15) #3, !dbg !18
  %21 = bitcast i32 %20 to float, !dbg !18
  %22 = sext i32 %.decomposed to i64, !dbg !19
  %23 = getelementptr float, ptr addrspace(1) %2, i64 %22, !dbg !19
  %24 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %23, i1 %15) #3, !dbg !20
  %25 = bitcast i32 %24 to float, !dbg !20
  %26 = mul i32 %16, 384, !dbg !21
  %27 = add i32 %26, %.decomposed, !dbg !22
  %28 = sext i32 %27 to i64, !dbg !23
  %29 = getelementptr float, ptr addrspace(1) %3, i64 %28, !dbg !23
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %29, i1 %15) #3, !dbg !24
  %31 = bitcast i32 %30 to float, !dbg !24
  %32 = getelementptr float, ptr addrspace(1) %4, i64 %22, !dbg !25
  %33 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %32, i1 %15) #3, !dbg !26
  %34 = bitcast i32 %33 to float, !dbg !26
  %35 = getelementptr float, ptr addrspace(1) %5, i64 %22, !dbg !27
  %36 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 %15) #3, !dbg !28
  %37 = bitcast i32 %36 to float, !dbg !28
  %38 = getelementptr float, ptr addrspace(1) %6, i64 %22, !dbg !29
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %38, i1 %15) #3, !dbg !30
  %40 = bitcast i32 %39 to float, !dbg !30
  %41 = getelementptr float, ptr addrspace(1) %7, i64 %22, !dbg !31
  %42 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %41, i1 %15) #3, !dbg !32
  %43 = bitcast i32 %42 to float, !dbg !32
  %44 = fadd float %21, %25, !dbg !33
  %45 = fadd float %44, %31, !dbg !34
  %46 = fsub float %45, %34, !dbg !35
  %47 = fadd float %37, 0x3F1A36E2E0000000, !dbg !36
  %48 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !37
  %.not.i = icmp eq i32 %48, 0, !dbg !37
  %49 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !37
  %.not1.i = icmp eq i32 %49, 0, !dbg !37
  br i1 %.not.i, label %55, label %50, !dbg !37

50:                                               ; preds = %9
  br i1 %.not1.i, label %53, label %51, !dbg !37

51:                                               ; preds = %50
  %52 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %47) #3, !dbg !37
  br label %__nv_sqrtf.exit, !dbg !37

53:                                               ; preds = %50
  %54 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %47) #3, !dbg !37
  br label %__nv_sqrtf.exit, !dbg !37

55:                                               ; preds = %9
  br i1 %.not1.i, label %58, label %56, !dbg !37

56:                                               ; preds = %55
  %57 = tail call float @llvm.nvvm.sqrt.rn.f(float %47) #3, !dbg !37
  br label %__nv_sqrtf.exit, !dbg !37

58:                                               ; preds = %55
  %59 = tail call float @llvm.nvvm.sqrt.approx.f(float %47) #3, !dbg !37
  br label %__nv_sqrtf.exit, !dbg !37

__nv_sqrtf.exit:                                  ; preds = %51, %53, %56, %58
  %.0.i = phi float [ %52, %51 ], [ %54, %53 ], [ %57, %56 ], [ %59, %58 ], !dbg !37
  %60 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !38
  %61 = fmul float %46, %60, !dbg !39
  %62 = fmul float %61, %40, !dbg !40
  %63 = fadd float %62, %43, !dbg !41
  %64 = fmul float %63, 0x3FF7154760000000, !dbg !42
  %65 = tail call float @llvm.nvvm.round.f(float %64) #3, !dbg !42
  %66 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %.not.i1 = icmp eq i32 %66, 0, !dbg !42
  %67 = tail call float @llvm.nvvm.fabs.ftz.f(float %63) #3, !dbg !42
  %68 = tail call float @llvm.nvvm.fabs.f(float %63) #3, !dbg !42
  %.03.i = select i1 %.not.i1, float %68, float %67, !dbg !42
  %69 = fcmp olt float %.03.i, 0x3FDA3D70A0000000, !dbg !42
  %t.0.i = select i1 %69, float 0.000000e+00, float %65, !dbg !42
  %70 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %71 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %72 = fcmp oeq float %t.0.i, 1.280000e+02, !dbg !42
  %j.0.i = select i1 %72, float 1.270000e+02, float %t.0.i, !dbg !42
  %73 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %74 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %75 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %76 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %77 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %78 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %.not8.i = icmp eq i32 %78, 0, !dbg !42
  br i1 %.not8.i, label %81, label %79, !dbg !42

79:                                               ; preds = %__nv_sqrtf.exit
  %80 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %j.0.i) #3, !dbg !42
  br label %__nv_expm1f.exit, !dbg !42

81:                                               ; preds = %__nv_sqrtf.exit
  %82 = tail call float @llvm.nvvm.ex2.approx.f(float %j.0.i) #3, !dbg !42
  br label %__nv_expm1f.exit, !dbg !42

__nv_expm1f.exit:                                 ; preds = %79, %81
  %.0.i2 = phi float [ %80, %79 ], [ %82, %81 ], !dbg !42
  %83 = fcmp ogt float %63, 0.000000e+00, !dbg !43
  %.not7.i = icmp eq i32 %77, 0, !dbg !42
  %.not6.i = icmp eq i32 %76, 0, !dbg !42
  %.not5.i = icmp eq i32 %75, 0, !dbg !42
  %.not4.i = icmp eq i32 %74, 0, !dbg !42
  %.not3.i = icmp eq i32 %73, 0, !dbg !42
  %.not2.i3 = icmp eq i32 %71, 0, !dbg !42
  %84 = fneg float %t.0.i, !dbg !42
  %.not1.i4 = icmp eq i32 %70, 0, !dbg !42
  %85 = tail call float @llvm.nvvm.fma.rn.f(float %84, float 0x3FE62E4000000000, float %63) #3, !dbg !42
  %86 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %84, float 0x3FE62E4000000000, float %63) #3, !dbg !42
  %.04.i = select i1 %.not1.i4, float %85, float %86, !dbg !42
  %87 = tail call float @llvm.nvvm.fma.rn.f(float %84, float 0x3EB7F7D1C0000000, float %.04.i) #3, !dbg !42
  %88 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %84, float 0x3EB7F7D1C0000000, float %.04.i) #3, !dbg !42
  %.05.i = select i1 %.not2.i3, float %87, float %88, !dbg !42
  %89 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F56BD7CC0000000, float %.05.i, float 0x3F812ACC60000000) #3, !dbg !42
  %90 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F56BD7CC0000000, float %.05.i, float 0x3F812ACC60000000) #3, !dbg !42
  %.07.i = select i1 %.not3.i, float %89, float %90, !dbg !42
  %91 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i, float %.05.i, float 0x3FA5557C60000000) #3, !dbg !42
  %92 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i, float %.05.i, float 0x3FA5557C60000000) #3, !dbg !42
  %.08.i = select i1 %.not4.i, float %91, float %92, !dbg !42
  %93 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i, float %.05.i, float 0x3FC5553EC0000000) #3, !dbg !42
  %94 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i, float %.05.i, float 0x3FC5553EC0000000) #3, !dbg !42
  %.09.i = select i1 %.not5.i, float %93, float %94, !dbg !42
  %95 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i, float %.05.i, float 0x3FDFFFFFC0000000) #3, !dbg !42
  %96 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i, float %.05.i, float 0x3FDFFFFFC0000000) #3, !dbg !42
  %.06.i = select i1 %.not6.i, float %95, float %96, !dbg !42
  %97 = fmul float %.05.i, %.06.i, !dbg !42
  %98 = tail call float @llvm.nvvm.fma.rn.f(float %97, float %.05.i, float %.05.i) #3, !dbg !42
  %99 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %97, float %.05.i, float %.05.i) #3, !dbg !42
  %.01.i = select i1 %.not7.i, float %98, float %99, !dbg !42
  %100 = fadd float %.0.i2, -1.000000e+00, !dbg !42
  %101 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %.not9.i = icmp eq i32 %101, 0, !dbg !42
  %102 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i, float %.0.i2, float %100) #3, !dbg !42
  %103 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i, float %.0.i2, float %100) #3, !dbg !42
  %.02.i = select i1 %.not9.i, float %103, float %102, !dbg !42
  %104 = fadd float %.02.i, %.02.i, !dbg !42
  %u.0.i = select i1 %72, float %104, float %.02.i, !dbg !42
  %105 = fcmp ogt float %j.0.i, 1.280000e+02, !dbg !42
  %u.1.i = select i1 %105, float 0x7FF0000000000000, float %u.0.i, !dbg !42
  %106 = fcmp olt float %j.0.i, -2.500000e+01, !dbg !42
  %u.2.i = select i1 %106, float -1.000000e+00, float %u.1.i, !dbg !42
  %107 = fcmp oeq float %63, 0.000000e+00, !dbg !42
  %108 = fadd float %63, %63, !dbg !42
  %u.3.i = select i1 %107, float %108, float %u.2.i, !dbg !42
  %109 = select i1 %83, float %63, float %u.3.i, !dbg !44
  %110 = bitcast float %44 to i32, !dbg !45
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %110, ptr addrspace(1) %19, i1 %15) #3, !dbg !45
  %111 = getelementptr float, ptr addrspace(1) %1, i64 %18, !dbg !46
  %112 = bitcast float %109 to i32, !dbg !47
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %112, ptr addrspace(1) %111, i1 %15) #3, !dbg !47
  ret void, !dbg !48
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.round.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cfkwyj7u2axxwqby55el2ghmxxtmnzt7ltz7z5isbog45jwd7koo.py", directory: "inductor_cache/fk")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_6, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_6, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_6", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_6", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 19, scope: !7)
!16 = !DILocation(line: 25, column: 19, scope: !7)
!17 = !DILocation(line: 27, column: 34, scope: !7)
!18 = !DILocation(line: 27, column: 39, scope: !7)
!19 = !DILocation(line: 28, column: 30, scope: !7)
!20 = !DILocation(line: 28, column: 35, scope: !7)
!21 = !DILocation(line: 29, column: 39, scope: !7)
!22 = !DILocation(line: 29, column: 35, scope: !7)
!23 = !DILocation(line: 29, column: 30, scope: !7)
!24 = !DILocation(line: 29, column: 44, scope: !7)
!25 = !DILocation(line: 30, column: 30, scope: !7)
!26 = !DILocation(line: 30, column: 35, scope: !7)
!27 = !DILocation(line: 31, column: 30, scope: !7)
!28 = !DILocation(line: 31, column: 35, scope: !7)
!29 = !DILocation(line: 32, column: 31, scope: !7)
!30 = !DILocation(line: 32, column: 36, scope: !7)
!31 = !DILocation(line: 33, column: 31, scope: !7)
!32 = !DILocation(line: 33, column: 36, scope: !7)
!33 = !DILocation(line: 34, column: 18, scope: !7)
!34 = !DILocation(line: 35, column: 18, scope: !7)
!35 = !DILocation(line: 36, column: 18, scope: !7)
!36 = !DILocation(line: 38, column: 18, scope: !7)
!37 = !DILocation(line: 39, column: 27, scope: !7)
!38 = !DILocation(line: 41, column: 20, scope: !7)
!39 = !DILocation(line: 44, column: 19, scope: !7)
!40 = !DILocation(line: 45, column: 20, scope: !7)
!41 = !DILocation(line: 46, column: 20, scope: !7)
!42 = !DILocation(line: 50, column: 28, scope: !7)
!43 = !DILocation(line: 48, column: 20, scope: !7)
!44 = !DILocation(line: 52, column: 35, scope: !7)
!45 = !DILocation(line: 53, column: 39, scope: !7)
!46 = !DILocation(line: 54, column: 28, scope: !7)
!47 = !DILocation(line: 54, column: 40, scope: !7)
!48 = !DILocation(line: 54, column: 4, scope: !7)
