

================================================================
== Synthesis Summary Report of 'run'
================================================================
+ General Information: 
    * Date:           Tue Oct 18 01:32:06 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        detector_solid
    * Solution:       solution2 (Vitis Kernel Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+
    |                     Modules                    |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |          |          |             |             |     |
    |                     & Loops                    |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |      FF     |     LUT     | URAM|
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+
    |+ run                                           |  Timing|  -1.17|        -|          -|         -|        -|     -|        no|  64 (22%)|  22 (10%)|  21367 (20%)|  31259 (58%)|    -|
    | + runTrain                                     |  Timing|  -0.55|        -|          -|         -|        -|     -|        no|         -|  22 (10%)|    9872 (9%)|  17871 (33%)|    -|
    |  o pipelined_loop_train                        |       -|  13.14|        -|          -|      1273|        -|     -|        no|         -|         -|            -|            -|    -|
    |   + trainPipelineBody*                         |  Timing|  -0.55|     1269|  2.284e+04|         -|     1270|     -|  dataflow|         -|  22 (10%)|    8788 (8%)|  16180 (30%)|    -|
    |    + read_data_1                               |  Timing|  -0.00|       93|  1.674e+03|         -|       93|     -|        no|         -|         -|    794 (~0%)|     757 (1%)|    -|
    |     o Loop 1                                   |       -|  13.14|       16|    288.000|         2|        -|     8|        no|         -|         -|            -|            -|    -|
    |    + trainPipelineBody_Block_entry174_proc     |  Timing|  -0.55|     1269|  2.284e+04|         -|     1269|     -|        no|         -|  22 (10%)|    7992 (7%)|  15389 (28%)|    -|
    |     + insert_point                             |  Timing|  -0.55|     1268|  2.282e+04|         -|     1268|     -|        no|         -|  22 (10%)|    7988 (7%)|  12322 (23%)|    -|
    |      + insert_point_Pipeline_VITIS_LOOP_271_1  |  Timing|  -0.55|     1134|  2.041e+04|         -|     1134|     -|        no|         -|   17 (7%)|    5859 (5%)|   8432 (15%)|    -|
    |       o VITIS_LOOP_271_1                       |       -|  13.14|     1132|  2.038e+04|        46|        8|   136|       yes|         -|         -|            -|            -|    -|
    |      o is_valid_label2                         |       -|  13.14|       17|    306.000|         2|        -|     8|        no|         -|         -|            -|            -|    -|
    |      o insert_point_label4                     |       -|  13.14|        8|    144.000|         1|        -|     8|        no|         -|         -|            -|            -|    -|
    |      o insert_point_label6                     |       -|  13.14|       96|  1.728e+03|        12|        -|     8|        no|         -|         -|            -|            -|    -|
    | + runTest                                      |  Timing|  -1.17|        -|          -|         -|        -|     -|        no|         -|         -|    5866 (5%)|    4918 (9%)|    -|
    |  + read_data                                   |  Timing|  -0.00|       93|  1.674e+03|         -|       93|     -|        no|         -|         -|    1326 (1%)|    1076 (2%)|    -|
    |   o Loop 1                                     |       -|  13.14|       16|    288.000|         2|        -|     8|        no|         -|         -|            -|            -|    -|
    |  + run_test                                    |       -|   2.87|      777|  1.399e+04|         -|      777|     -|        no|         -|         -|    290 (~0%)|     657 (1%)|    -|
    |   o is_valid_label2                            |       -|  13.14|       17|    306.000|         2|        -|     8|        no|         -|         -|            -|            -|    -|
    |   o VITIS_LOOP_55_1                            |       -|  13.14|      757|  1.363e+04|        47|        -|    16|        no|         -|         -|            -|            -|    -|
    |    o VITIS_LOOP_61_2                           |       -|  13.14|       44|    792.000|         5|        -|     8|        no|         -|         -|            -|            -|    -|
    |  o pipelined_loop_test                         |       -|  13.14|        -|          -|       780|        -|     -|        no|         -|         -|            -|            -|    -|
    |   + writeOutcome                               |       -|   5.97|       16|    288.000|         -|       16|     -|        no|         -|         -|    294 (~0%)|    262 (~0%)|    -|
    |    o Loop 1                                    |       -|  13.14|        8|    144.000|         1|        -|     8|        no|         -|         -|            -|            -|    -|
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 352 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 11            | 16     | 0        | BRAM=16           |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+--------------------+--------+-------+--------+----------------------------------+---------------------------------------------------------------------------------+
| Interface     | Register           | Offset | Width | Access | Description                      | Bit Fields                                                                      |
+---------------+--------------------+--------+-------+--------+----------------------------------+---------------------------------------------------------------------------------+
| s_axi_control | CTRL               | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 8=SW_RESET 9=INTERRUPT |
| s_axi_control | GIER               | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                        |
| s_axi_control | IP_IER             | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                   |
| s_axi_control | IP_ISR             | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                   |
| s_axi_control | accel_mode         | 0x10   | 32    | W      | Data signal of accel_mode        |                                                                                 |
| s_axi_control | data_in_vld_i      | 0x18   | 32    | W      | Data signal of data_in_vld_i     |                                                                                 |
| s_axi_control | data_in_vld_o      | 0x20   | 32    | R      | Data signal of data_in_vld_o     |                                                                                 |
| s_axi_control | data_in_vld_o_ctrl | 0x24   | 32    | R      | Control signal of data_in_vld_o  | 0=data_in_vld_o_ap_vld                                                          |
| s_axi_control | inputData_1        | 0x28   | 32    | W      | Data signal of inputData         |                                                                                 |
| s_axi_control | inputData_2        | 0x2c   | 32    | W      | Data signal of inputData         |                                                                                 |
| s_axi_control | IOCheckIdx         | 0x34   | 32    | W      | Data signal of IOCheckIdx        |                                                                                 |
| s_axi_control | trainedRegion_i_1  | 0x50   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_2  | 0x54   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_3  | 0x58   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_4  | 0x5c   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_5  | 0x60   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_6  | 0x64   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_7  | 0x68   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_8  | 0x6c   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_9  | 0x70   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_10 | 0x74   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_11 | 0x78   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_12 | 0x7c   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_13 | 0x80   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_14 | 0x84   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_15 | 0x88   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_16 | 0x8c   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_17 | 0x90   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_18 | 0x94   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_19 | 0x98   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_20 | 0x9c   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_21 | 0xa0   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_22 | 0xa4   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_23 | 0xa8   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_24 | 0xac   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_o_1  | 0xb4   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_2  | 0xb8   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_3  | 0xbc   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_4  | 0xc0   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_5  | 0xc4   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_6  | 0xc8   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_7  | 0xcc   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_8  | 0xd0   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_9  | 0xd4   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_10 | 0xd8   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_11 | 0xdc   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_12 | 0xe0   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_13 | 0xe4   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_14 | 0xe8   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_15 | 0xec   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_16 | 0xf0   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_17 | 0xf4   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_18 | 0xf8   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_19 | 0xfc   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_20 | 0x100  | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_21 | 0x104  | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_22 | 0x108  | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_23 | 0x10c  | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_24 | 0x110  | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | IORegionIdx        | 0x17c  | 32    | W      | Data signal of IORegionIdx       |                                                                                 |
| s_axi_control | n_regions_in_i     | 0x184  | 32    | W      | Data signal of n_regions_in_i    |                                                                                 |
| s_axi_control | n_regions_in_o     | 0x18c  | 32    | R      | Data signal of n_regions_in_o    |                                                                                 |
+---------------+--------------------+--------+-------+--------+----------------------------------+---------------------------------------------------------------------------------+

* REGISTER
+------------+-------+----------+
| Interface  | Mode  | Bitwidth |
+------------+-------+----------+
| failedTask | ap_hs | 16       |
+------------+-------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------+-----------+--------------+
| Argument        | Direction | Datatype     |
+-----------------+-----------+--------------+
| accel_mode      | in        | pointer      |
| data_in_vld     | inout     | pointer      |
| inputData       | in        | pointer      |
| errorInTask     | inout     | pointer      |
| outcomeInRam    | out       | OutcomeStr*  |
| trainedRegion_i | in        | REGION_T     |
| trainedRegion_o | out       | REGION_T*    |
| IOCheckIdx      | in        | ap_uint<8>   |
| IORegionIdx     | in        | ap_uint<8>   |
| n_regions_in    | inout     | ap_uint<8>*  |
| failedTask      | out       | taskFailure* |
+-----------------+-----------+--------------+

* SW-to-HW Mapping
+-----------------+-------------------+-----------+----------+-----------------------------------------------+
| Argument        | HW Interface      | HW Type   | HW Usage | HW Info                                       |
+-----------------+-------------------+-----------+----------+-----------------------------------------------+
| accel_mode      | s_axi_control     | register  |          | name=accel_mode offset=0x10 range=32          |
| data_in_vld     | s_axi_control     | register  |          | name=data_in_vld_i offset=0x18 range=32       |
| data_in_vld     | s_axi_control     | register  |          | name=data_in_vld_o offset=0x20 range=32       |
| data_in_vld     | s_axi_control     | register  |          | name=data_in_vld_o_ctrl offset=0x24 range=32  |
| inputData       | m_axi_gmem        | interface |          |                                               |
| inputData       | s_axi_control     | register  | offset   | name=inputData_1 offset=0x28 range=32         |
| inputData       | s_axi_control     | register  | offset   | name=inputData_2 offset=0x2c range=32         |
| errorInTask     | s_axi_control     | memory    |          | name=errorInTask offset=64 range=16           |
| outcomeInRam    | s_axi_control     | memory    |          | name=outcomeInRam offset=1024 range=1024      |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_1 offset=0x50 range=32   |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_2 offset=0x54 range=32   |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_3 offset=0x58 range=32   |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_4 offset=0x5c range=32   |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_5 offset=0x60 range=32   |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_6 offset=0x64 range=32   |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_7 offset=0x68 range=32   |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_8 offset=0x6c range=32   |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_9 offset=0x70 range=32   |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_10 offset=0x74 range=32  |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_11 offset=0x78 range=32  |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_12 offset=0x7c range=32  |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_13 offset=0x80 range=32  |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_14 offset=0x84 range=32  |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_15 offset=0x88 range=32  |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_16 offset=0x8c range=32  |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_17 offset=0x90 range=32  |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_18 offset=0x94 range=32  |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_19 offset=0x98 range=32  |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_20 offset=0x9c range=32  |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_21 offset=0xa0 range=32  |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_22 offset=0xa4 range=32  |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_23 offset=0xa8 range=32  |
| trainedRegion_i | s_axi_control     | register  |          | name=trainedRegion_i_24 offset=0xac range=32  |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_1 offset=0xb4 range=32   |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_2 offset=0xb8 range=32   |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_3 offset=0xbc range=32   |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_4 offset=0xc0 range=32   |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_5 offset=0xc4 range=32   |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_6 offset=0xc8 range=32   |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_7 offset=0xcc range=32   |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_8 offset=0xd0 range=32   |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_9 offset=0xd4 range=32   |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_10 offset=0xd8 range=32  |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_11 offset=0xdc range=32  |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_12 offset=0xe0 range=32  |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_13 offset=0xe4 range=32  |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_14 offset=0xe8 range=32  |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_15 offset=0xec range=32  |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_16 offset=0xf0 range=32  |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_17 offset=0xf4 range=32  |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_18 offset=0xf8 range=32  |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_19 offset=0xfc range=32  |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_20 offset=0x100 range=32 |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_21 offset=0x104 range=32 |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_22 offset=0x108 range=32 |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_23 offset=0x10c range=32 |
| trainedRegion_o | s_axi_control     | register  |          | name=trainedRegion_o_24 offset=0x110 range=32 |
| IOCheckIdx      | s_axi_control     | register  |          | name=IOCheckIdx offset=0x34 range=32          |
| IORegionIdx     | s_axi_control     | register  |          | name=IORegionIdx offset=0x17c range=32        |
| n_regions_in    | s_axi_control     | register  |          | name=n_regions_in_i offset=0x184 range=32     |
| n_regions_in    | s_axi_control     | register  |          | name=n_regions_in_o offset=0x18c range=32     |
| failedTask      | failedTask        | port      |          |                                               |
| failedTask      | failedTask_ap_vld | port      |          |                                               |
| failedTask      | failedTask_ap_ack | port      |          |                                               |
+-----------------+-------------------+-----------+----------+-----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------+-----+--------+--------------+------+---------+---------+
| Name                                          | DSP | Pragma | Variable     | Op   | Impl    | Latency |
+-----------------------------------------------+-----+--------+--------------+------+---------+---------+
| + run                                         | 22  |        |              |      |         |         |
|   add_ln902_fu_1742_p2                        | -   |        | add_ln902    | add  | fabric  | 0       |
|   add_ln898_fu_2197_p2                        | -   |        | add_ln898    | add  | fabric  | 0       |
|  + runTrain                                   | 22  |        |              |      |         |         |
|   + trainPipelineBody                         | 22  |        |              |      |         |         |
|    + read_data_1                              | 0   |        |              |      |         |         |
|      empty_68_fu_641_p2                       | -   |        | empty_68     | add  | fabric  | 0       |
|    + trainPipelineBody_Block_entry174_proc    | 22  |        |              |      |         |         |
|     + insert_point                            | 22  |        |              |      |         |         |
|       add_ln76_fu_1433_p2                     | -   |        | add_ln76     | add  | fabric  | 0       |
|       add_ln252_fu_1499_p2                    | -   |        | add_ln252    | add  | fabric  | 0       |
|       add_ln252_1_fu_1516_p2                  | -   |        | add_ln252_1  | add  | fabric  | 0       |
|       add_ln252_2_fu_1533_p2                  | -   |        | add_ln252_2  | add  | fabric  | 0       |
|       add_ln252_3_fu_1550_p2                  | -   |        | add_ln252_3  | add  | fabric  | 0       |
|       add_ln252_4_fu_1567_p2                  | -   |        | add_ln252_4  | add  | fabric  | 0       |
|       add_ln252_5_fu_1584_p2                  | -   |        | add_ln252_5  | add  | fabric  | 0       |
|       add_ln252_6_fu_1638_p2                  | -   |        | add_ln252_6  | add  | fabric  | 0       |
|       add_ln252_7_fu_1648_p2                  | -   |        | add_ln252_7  | add  | fabric  | 0       |
|       add_ln252_8_fu_1658_p2                  | -   |        | add_ln252_8  | add  | fabric  | 0       |
|       add_ln252_9_fu_1668_p2                  | -   |        | add_ln252_9  | add  | fabric  | 0       |
|       add_ln252_10_fu_1678_p2                 | -   |        | add_ln252_10 | add  | fabric  | 0       |
|       add_ln252_11_fu_1688_p2                 | -   |        | add_ln252_11 | add  | fabric  | 0       |
|       add_ln251_fu_1704_p2                    | -   |        | add_ln251    | add  | fabric  | 0       |
|       add_ln886_fu_1735_p2                    | -   |        | add_ln886    | add  | fabric  | 0       |
|       add_ln358_fu_1775_p2                    | -   |        | add_ln358    | add  | fabric  | 0       |
|       add_ln358_1_fu_1870_p2                  | -   |        | add_ln358_1  | add  | fabric  | 0       |
|       add_ln361_fu_1965_p2                    | -   |        | add_ln361    | add  | fabric  | 0       |
|       add_ln361_1_fu_2060_p2                  | -   |        | add_ln361_1  | add  | fabric  | 0       |
|       add_ln376_fu_2155_p2                    | -   |        | add_ln376    | add  | fabric  | 0       |
|       add_ln376_1_fu_2250_p2                  | -   |        | add_ln376_1  | add  | fabric  | 0       |
|       add_ln358_2_fu_2355_p2                  | -   |        | add_ln358_2  | add  | fabric  | 0       |
|       add_ln358_3_fu_2368_p2                  | -   |        | add_ln358_3  | add  | fabric  | 0       |
|       add_ln361_2_fu_2381_p2                  | -   |        | add_ln361_2  | add  | fabric  | 0       |
|       add_ln361_3_fu_2394_p2                  | -   |        | add_ln361_3  | add  | fabric  | 0       |
|       add_ln364_fu_2407_p2                    | -   |        | add_ln364    | add  | fabric  | 0       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U57  | -   |        | add_ln364_1  | add  | fabric  | 0       |
|       add_ln358_4_fu_2440_p2                  | -   |        | add_ln358_4  | add  | fabric  | 0       |
|       fcmp_32ns_32ns_1_2_no_dsp_1_U60         | -   |        | add_ln358_5  | add  | fabric  | 0       |
|       add_ln358_6_fu_2460_p2                  | -   |        | add_ln358_6  | add  | fabric  | 0       |
|       add_ln358_7_fu_2470_p2                  | -   |        | add_ln358_7  | add  | fabric  | 0       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U57  | -   |        | add_ln361_4  | add  | fabric  | 0       |
|       add_ln361_5_fu_2490_p2                  | -   |        | add_ln361_5  | add  | fabric  | 0       |
|       add_ln361_6_fu_2500_p2                  | -   |        | add_ln361_6  | add  | fabric  | 0       |
|       add_ln361_7_fu_2510_p2                  | -   |        | add_ln361_7  | add  | fabric  | 0       |
|       add_ln364_2_fu_2520_p2                  | -   |        | add_ln364_2  | add  | fabric  | 0       |
|       add_ln364_3_fu_2530_p2                  | -   |        | add_ln364_3  | add  | fabric  | 0       |
|       add_ln357_fu_2546_p2                    | -   |        | add_ln357    | add  | fabric  | 0       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U57  | 2   |        | add          | fadd | fulldsp | 3       |
|       fmul_32ns_32ns_32_2_max_dsp_1_U58       | 3   |        | conv         | fmul | maxdsp  | 1       |
|      + insert_point_Pipeline_VITIS_LOOP_271_1 | 17  |        |              |      |         |         |
|        add_ln304_fu_1408_p2                   | -   |        | add_ln304    | add  | fabric  | 0       |
|        add_ln304_1_fu_1426_p2                 | -   |        | add_ln304_1  | add  | fabric  | 0       |
|        add_ln304_2_fu_1444_p2                 | -   |        | add_ln304_2  | add  | fabric  | 0       |
|        add_ln304_3_fu_1462_p2                 | -   |        | add_ln304_3  | add  | fabric  | 0       |
|        add_ln299_fu_1480_p2                   | -   |        | add_ln299    | add  | fabric  | 0       |
|        add_ln299_1_fu_1498_p2                 | -   |        | add_ln299_1  | add  | fabric  | 0       |
|        add_ln305_fu_1526_p2                   | -   |        | add_ln305    | add  | fabric  | 0       |
|        add_ln305_1_fu_1544_p2                 | -   |        | add_ln305_1  | add  | fabric  | 0       |
|        add_ln305_2_fu_1562_p2                 | -   |        | add_ln305_2  | add  | fabric  | 0       |
|        add_ln305_3_fu_1580_p2                 | -   |        | add_ln305_3  | add  | fabric  | 0       |
|        add_ln299_2_fu_1598_p2                 | -   |        | add_ln299_2  | add  | fabric  | 0       |
|        add_ln299_3_fu_1616_p2                 | -   |        | add_ln299_3  | add  | fabric  | 0       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U20     | 2   |        | d1           | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U21     | 2   |        | d2           | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U22     | 2   |        | sub          | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U23     | 2   |        | sub2         | fsub | fulldsp | 3       |
|        faddfsub_32ns_32ns_32_4_full_dsp_1_U24 | 2   |        | distance_1   | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U20     | 2   |        | d1_1         | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U21     | 2   |        | d2_1         | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U22     | 2   |        | sub80_1      | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U23     | 2   |        | sub92_1      | fsub | fulldsp | 3       |
|        faddfsub_32ns_32ns_32_4_full_dsp_1_U24 | 2   |        | distance_2   | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U20     | 2   |        | d1_2         | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U21     | 2   |        | d2_2         | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U22     | 2   |        | sub80_2      | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U20     | 2   |        | ov_8         | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U23     | 2   |        | sub92_2      | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U20     | 2   |        | ov_9         | fsub | fulldsp | 3       |
|        fmul_32ns_32ns_32_2_max_dsp_1_U28      | 3   |        | overlap_2    | fmul | maxdsp  | 1       |
|        faddfsub_32ns_32ns_32_4_full_dsp_1_U25 | 2   |        | distance_3   | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U20     | 2   |        | d1_3         | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U21     | 2   |        | d2_3         | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U22     | 2   |        | sub80_3      | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U23     | 2   |        | sub92_3      | fsub | fulldsp | 3       |
|        fmul_32ns_32ns_32_2_max_dsp_1_U28      | 3   |        | overlap_3    | fmul | maxdsp  | 1       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U20     | 2   |        | d_4          | fsub | fulldsp | 3       |
|        faddfsub_32ns_32ns_32_4_full_dsp_1_U25 | 2   |        | distance_4   | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U21     | 2   |        | d1_4         | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U22     | 2   |        | d2_4         | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U23     | 2   |        | sub80_4      | fsub | fulldsp | 3       |
|        faddfsub_32ns_32ns_32_4_full_dsp_1_U24 | 2   |        | ov_16        | fsub | fulldsp | 3       |
|        faddfsub_32ns_32ns_32_4_full_dsp_1_U24 | 2   |        | sub92_4      | fsub | fulldsp | 3       |
|        faddfsub_32ns_32ns_32_4_full_dsp_1_U24 | 2   |        | ov_17        | fsub | fulldsp | 3       |
|        fmul_32ns_32ns_32_2_max_dsp_1_U28      | 3   |        | overlap_4    | fmul | maxdsp  | 1       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U20     | 2   |        | d_5          | fsub | fulldsp | 3       |
|        fadd_32ns_32ns_32_4_full_dsp_1_U26     | 2   |        | distance_5   | fadd | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U21     | 2   |        | d1_5         | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U22     | 2   |        | d2_5         | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U23     | 2   |        | sub80_5      | fsub | fulldsp | 3       |
|        faddfsub_32ns_32ns_32_4_full_dsp_1_U24 | 2   |        | ov_20        | fsub | fulldsp | 3       |
|        faddfsub_32ns_32ns_32_4_full_dsp_1_U24 | 2   |        | sub92_5      | fsub | fulldsp | 3       |
|        faddfsub_32ns_32ns_32_4_full_dsp_1_U24 | 2   |        | ov_21        | fsub | fulldsp | 3       |
|        fmul_32ns_32ns_32_2_max_dsp_1_U28      | 3   |        | overlap_5    | fmul | maxdsp  | 1       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U20     | 2   |        | d_6          | fsub | fulldsp | 3       |
|        fmul_32ns_32ns_32_2_max_dsp_1_U28      | 3   |        | mul_6        | fmul | maxdsp  | 1       |
|        faddfsub_32ns_32ns_32_4_full_dsp_1_U25 | 2   |        | distance_6   | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U21     | 2   |        | d1_6         | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U22     | 2   |        | d2_6         | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U23     | 2   |        | sub80_6      | fsub | fulldsp | 3       |
|        faddfsub_32ns_32ns_32_4_full_dsp_1_U24 | 2   |        | ov_24        | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U21     | 2   |        | sub92_6      | fsub | fulldsp | 3       |
|        faddfsub_32ns_32ns_32_4_full_dsp_1_U24 | 2   |        | ov_25        | fsub | fulldsp | 3       |
|        fmul_32ns_32ns_32_2_max_dsp_1_U28      | 3   |        | overlap_6    | fmul | maxdsp  | 1       |
|        faddfsub_32ns_32ns_32_4_full_dsp_1_U25 | 2   |        | d_7          | fsub | fulldsp | 3       |
|        fmul_32ns_32ns_32_2_max_dsp_1_U28      | 3   |        | mul_7        | fmul | maxdsp  | 1       |
|        faddfsub_32ns_32ns_32_4_full_dsp_1_U25 | 2   |        | distance_7   | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U22     | 2   |        | d1_7         | fsub | fulldsp | 3       |
|        fsub_32ns_32ns_32_4_full_dsp_1_U23     | 2   |        | d2_7         | fsub | fulldsp | 3       |
|        faddfsub_32ns_32ns_32_4_full_dsp_1_U24 | 2   |        | sub80_7      | fsub | fulldsp | 3       |
|        faddfsub_32ns_32ns_32_4_full_dsp_1_U25 | 2   |        | ov_28        | fsub | fulldsp | 3       |
|        faddfsub_32ns_32ns_32_4_full_dsp_1_U25 | 2   |        | sub92_7      | fsub | fulldsp | 3       |
|        faddfsub_32ns_32ns_32_4_full_dsp_1_U25 | 2   |        | ov_29        | fsub | fulldsp | 3       |
|        i_real_4_fu_3013_p2                    | -   |        | i_real_4     | add  | fabric  | 0       |
|        k_real_fu_1640_p2                      | -   |        | k_real       | add  | fabric  | 0       |
|        k_real_2_fu_1646_p2                    | -   |        | k_real_2     | add  | fabric  | 0       |
|  + runTest                                    | 0   |        |              |      |         |         |
|   + read_data                                 | 0   |        |              |      |         |         |
|     empty_79_fu_960_p2                        | -   |        | empty_79     | add  | fabric  | 0       |
|   + run_test                                  | 0   |        |              |      |         |         |
|     add_ln76_fu_356_p2                        | -   |        | add_ln76     | add  | fabric  | 0       |
|     add_ln55_fu_457_p2                        | -   |        | add_ln55     | add  | fabric  | 0       |
|     add_ln65_fu_477_p2                        | -   |        | add_ln65     | add  | fabric  | 0       |
|     add_ln65_1_fu_494_p2                      | -   |        | add_ln65_1   | add  | fabric  | 0       |
|     add_ln65_2_fu_511_p2                      | -   |        | add_ln65_2   | add  | fabric  | 0       |
|     add_ln65_3_fu_528_p2                      | -   |        | add_ln65_3   | add  | fabric  | 0       |
|     add_ln65_4_fu_545_p2                      | -   |        | add_ln65_4   | add  | fabric  | 0       |
|     add_ln65_5_fu_555_p2                      | -   |        | add_ln65_5   | add  | fabric  | 0       |
|     add_ln65_6_fu_565_p2                      | -   |        | add_ln65_6   | add  | fabric  | 0       |
|     add_ln65_7_fu_570_p2                      | -   |        | add_ln65_7   | add  | fabric  | 0       |
|     add_ln61_fu_589_p2                        | -   |        | add_ln61     | add  | fabric  | 0       |
|   + writeOutcome                              | 0   |        |              |      |         |         |
|     empty_fu_369_p2                           | -   |        | empty        | add  | fabric  | 0       |
+-----------------------------------------------+-----+--------+--------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------+------+------+--------+--------------------------+---------+------+---------+
| Name                          | BRAM | URAM | Pragma | Variable                 | Storage | Impl | Latency |
+-------------------------------+------+------+--------+--------------------------+---------+------+---------+
| + run                         | 64   | 0    |        |                          |         |      |         |
|   regions_U                   | 8    | -    |        | regions                  | ram_t2p | auto | 1       |
|   regions_3_U                 | 8    | -    |        | regions_3                | ram_t2p | auto | 1       |
|   regions_5_U                 | 8    | -    |        | regions_5                | ram_t2p | auto | 1       |
|   regions_2_U                 | 8    | -    |        | regions_2                | ram_t2p | auto | 1       |
|   regions_4_U                 | 8    | -    |        | regions_4                | ram_t2p | auto | 1       |
|   regions_6_U                 | 8    | -    |        | regions_6                | ram_t2p | auto | 1       |
|  + runTrain                   | 0    | 0    |        |                          |         |      |         |
|   + trainPipelineBody         | 0    | 0    |        |                          |         |      |         |
|    + read_data_1              | 0    | 0    |        |                          |         |      |         |
|      dest_AOV_U               | -    | -    |        | dest_AOV                 | ram_t2p | auto | 1       |
|  + runTest                    | 0    | 0    |        |                          |         |      |         |
|    failedTaskExecutionIds_V_U | -    | -    |        | failedTaskExecutionIds_V | ram_1p  | auto | 1       |
|   + read_data                 | 0    | 0    |        |                          |         |      |         |
|     dest_AOV_U                | -    | -    |        | dest_AOV                 | ram_t2p | auto | 1       |
|   + writeOutcome              | 0    | 0    |        |                          |         |      |         |
|     outcome_AOV_U             | -    | -    |        | outcome_AOV              | ram_s2p | auto | 1       |
+-------------------------------+------+------+--------+--------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------------+--------------------------------------------------------------------------+
| Type            | Options                                | Location                                                                 |
+-----------------+----------------------------------------+--------------------------------------------------------------------------+
| loop_tripcount  | min=0 max=16                           | detector_solid/abs_solid_detector.cpp:59 in hasregion                    |
| loop_tripcount  | min=1 max=8                            | detector_solid/abs_solid_detector.cpp:63 in hasregion                    |
| inline          |                                        | detector_solid/abs_solid_detector.cpp:86 in update_train_regions         |
| inline          | off                                    | detector_solid/abs_solid_detector.cpp:243 in insert_point                |
| loop_tripcount  | min=0 max=136                          | detector_solid/abs_solid_detector.cpp:273 in insert_point                |
| pipeline        | II=8                                   | detector_solid/abs_solid_detector.cpp:274 in insert_point                |
| inline          | off                                    | detector_solid/abs_solid_detector.cpp:480 in read_data                   |
| array_partition | variable=AOVPing type=complete         | detector_solid/abs_solid_detector.cpp:585 in runtest, AOVPing            |
| array_partition | variable=AOVPong type=complete         | detector_solid/abs_solid_detector.cpp:593 in runtest, AOVPong            |
| array_partition | variable=AOVPung type=complete         | detector_solid/abs_solid_detector.cpp:601 in runtest, AOVPung            |
| pipeline        | off                                    | detector_solid/abs_solid_detector.cpp:615 in runtest                     |
| dataflow        |                                        | detector_solid/abs_solid_detector.cpp:679 in trainpipelinebody           |
| array_partition | variable=AOVPing type=complete         | detector_solid/abs_solid_detector.cpp:696 in runtrain, AOVPing           |
| array_partition | variable=AOVPong type=complete         | detector_solid/abs_solid_detector.cpp:705 in runtrain, AOVPong           |
| pipeline        | off                                    | detector_solid/abs_solid_detector.cpp:721 in runtrain                    |
| inline          | off                                    | detector_solid/abs_solid_detector.cpp:722 in runtrain                    |
| inline          | off                                    | detector_solid/abs_solid_detector.cpp:726 in runtrain                    |
| inline          | off                                    | detector_solid/abs_solid_detector.cpp:738 in runtrain                    |
| interface       | mode=ap_ctrl_hs port=return            | detector_solid/abs_solid_detector.cpp:866 in run, return                 |
| interface       | mode=s_axilite port=return             | detector_solid/abs_solid_detector.cpp:867 in run, return                 |
| interface       | s_axilite port = accel_mode            | detector_solid/abs_solid_detector.cpp:870 in run                         |
| interface       | m_axi port = inputData offset=slave    | detector_solid/abs_solid_detector.cpp:871 in run                         |
| interface       | s_axilite port = trainedRegion_i       | detector_solid/abs_solid_detector.cpp:874 in run                         |
| interface       | s_axilite port = trainedRegion_o       | detector_solid/abs_solid_detector.cpp:875 in run                         |
| interface       | s_axilite port = IOCheckIdx            | detector_solid/abs_solid_detector.cpp:876 in run                         |
| interface       | s_axilite port = IORegionIdx           | detector_solid/abs_solid_detector.cpp:877 in run                         |
| interface       | s_axilite port = data_in_vld           | detector_solid/abs_solid_detector.cpp:878 in run                         |
| interface       | ap_ovld port = data_in_vld             | detector_solid/abs_solid_detector.cpp:879 in run                         |
| interface       | ap_hs port=failedTask                  | detector_solid/abs_solid_detector.cpp:881 in run, failedTask             |
| interface       | s_axilite port = n_regions_in          | detector_solid/abs_solid_detector.cpp:882 in run                         |
| interface       | s_axilite port = errorInTask           | detector_solid/abs_solid_detector.cpp:884 in run                         |
| interface       | s_axilite port=outcomeInRam            | detector_solid/abs_solid_detector.cpp:885 in run, outcomeInRam           |
| array_partition | variable=regions dim=2 cyclic factor=2 | detector_solid/abs_solid_detector.cpp:890 in run, regions                |
| reset           | variable=failedTaskExecutionIds        | detector_solid/abs_solid_detector.cpp:892 in run, failedTaskExecutionIds |
| array_partition | variable=n_regions complete            | detector_solid/abs_solid_detector.cpp:894 in run, n_regions              |
+-----------------+----------------------------------------+--------------------------------------------------------------------------+


