// Seed: 1620163253
`timescale 1ps / 1ps
`define pp_5 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  assign id_5 = {id_2, id_1.id_3, 1, id_3, id_4 == 1, 1, id_3, id_1};
  type_7(
      1
  );
  logic id_5;
  assign id_5 = 1;
  logic id_6;
endmodule
`define pp_6 0
