{"Ian M. Ross": [["Future Developments in Information Technology (abstract)", ["Ian M. Ross"], "http://portal.acm.org/citation.cfm?id=285730.285731", "dac", 1988]], "A. Richard Newton": [["Twenty-Five Years of Electronic Design Automation", ["A. Richard Newton"], "http://portal.acm.org/citation.cfm?id=285730.286213", "dac", 1988]], "Charles E. Stroud": [["An Automated BIST Approach for General Sequential Logic Synthesis", ["Charles E. Stroud"], "http://portal.acm.org/citation.cfm?id=285730.285732", "dac", 1988]], "Kwanghyun Kim": [["Automatic Insertion of BIST Hardware Using VHDL", ["Kwanghyun Kim", "Joseph G. Tront", "Dong Sam Ha"], "http://portal.acm.org/citation.cfm?id=285730.285733", "dac", 1988]], "Catherine H. Gebotys": [["VLSI Design Synthesis with Testability", ["Catherine H. Gebotys", "Mohamed I. Elmasry"], "http://portal.acm.org/citation.cfm?id=285730.285734", "dac", 1988]], "Norbert Wehn": [["A Defect-Tolerant and Fully Testable PLA", ["Norbert Wehn", "Manfred Glesner", "K. Caesar", "P. Mann", "A. Roth"], "http://portal.acm.org/citation.cfm?id=285730.285735", "dac", 1988]], "Ramon D. Acosta": [["The Role of VHDL in the MCC CAD System", ["Ramon D. Acosta", "Mark Alexandre", "Gary Imken", "Bill Read"], "http://portal.acm.org/citation.cfm?id=285730.285736", "dac", 1988]], "David R. Coelho": [["VHDL: A Call for Standards", ["David R. Coelho"], "http://portal.acm.org/citation.cfm?id=285730.286214", "dac", 1988]], "Larry M. Augustin": [["Verification of VHDL Designs Using VAL", ["Larry M. Augustin", "Benoit A. Gennart", "Youm Huh", "David C. Luckham", "Alec G. Stanculescu"], "http://portal.acm.org/citation.cfm?id=285730.285737", "dac", 1988]], "Xinghao Chen": [["A Module Area Estimator for VLSI Layout", ["Xinghao Chen", "Michael L. Bushnell"], "http://portal.acm.org/citation.cfm?id=285730.285738", "dac", 1988]], "Gerhard Zimmermann": [["A New Area and Shape Function Estimation Technique for VLSI Layouts", ["Gerhard Zimmermann"], "http://portal.acm.org/citation.cfm?id=285730.285739", "dac", 1988]], "Shmuel Wimer": [["Optimal Aspect Ratios of Building Blocks in VLSI", ["Shmuel Wimer", "Israel Koren", "Israel Cederbaum"], "http://portal.acm.org/citation.cfm?id=285730.285740", "dac", 1988]], "Carl Sechen": [["Chip-Planning, Placement, and Global Routing of Macro/Custom Cell Integrated Circuits Using Simulated Annealing", ["Carl Sechen"], "http://portal.acm.org/citation.cfm?id=285730.285741", "dac", 1988]], "Barry Whalen": [["Automating the Design of Electronic Packaging (tutorial)", ["Barry Whalen"], "http://portal.acm.org/citation.cfm?id=285730.286215", "dac", 1988]], "David A. Hodges": [["Opportunities in Computer Integrated Manufacturing", ["David A. Hodges"], "http://portal.acm.org/citation.cfm?id=285730.285742", "dac", 1988]], "Vishwani D. Agrawal": [["Contest: A Concurrent Test Generator for Sequential Circuits", ["Vishwani D. Agrawal", "Kwang-Ting Cheng", "Prathima Agrawal"], "http://portal.acm.org/citation.cfm?id=285730.285743", "dac", 1988]], "C. Thomas Glover": [["A Method of Delay Fault Test Generation", ["C. Thomas Glover", "M. Ray Mercer"], "http://portal.acm.org/citation.cfm?id=285730.285744", "dac", 1988]], "Wu-Tung Cheng": [["Split Circuit Model for Test Generation", ["Wu-Tung Cheng"], "http://portal.acm.org/citation.cfm?id=285730.285745", "dac", 1988]], "Jean-Loup Baer": [["A Notation for Describing Multiple Views of VLSI Circuits", ["Jean-Loup Baer", "Meei-Chiueh Liem", "Larry McMurchie", "Rudolf Nottrott", "Lawrence Snyder", "Wayne Winder"], "http://portal.acm.org/citation.cfm?id=285730.285746", "dac", 1988]], "Paul J. Drongowski": [["A Graphical Hardware Design Language", ["Paul J. Drongowski", "Jwahar R. Bami", "Ranganathan Ramaswamy", "Sundar Iyengar", "Tsu-Hua Wang"], "http://portal.acm.org/citation.cfm?id=285730.285747", "dac", 1988]], "Gotaro Odawara": [["A Human Machine Interface for Silicon Compilation", ["Gotaro Odawara", "Masahiro Tomita", "Kazuhiko Hattori", "Osamu Okuzawa", "Toshiaki Hirata", "Masayasu Ochiai"], "http://portal.acm.org/citation.cfm?id=285730.285748", "dac", 1988]], "C. P. Ravikumar": [["Parallel Placement on Reduced Array Architecture", ["C. P. Ravikumar", "Sarma Sastry"], "http://portal.acm.org/citation.cfm?id=285730.285750", "dac", 1988]], "Mehdi R. Zargham": [["Parallel Channel Routing", ["Mehdi R. Zargham"], "http://portal.acm.org/citation.cfm?id=285730.285751", "dac", 1988]], "Erik C. Carlson": [["Mask Verification on the Connection Machine", ["Erik C. Carlson", "Rob A. Rutenbar"], "http://portal.acm.org/citation.cfm?id=285730.285752", "dac", 1988]], "Andrew Rappaport": [["Future Computing Environments for DA (panel)", ["Andrew Rappaport"], "http://portal.acm.org/citation.cfm?id=285730.286216", "dac", 1988]], "Wing Ning Li": [["On Path Selection in Combinational Logic Circuits", ["Wing Ning Li", "Sudhakar M. Reddy", "Sartaj Sahni"], "http://portal.acm.org/citation.cfm?id=285730.285753", "dac", 1988]], "James J. Cherry": [["Pearl: A CMOS Timing Analyzer", ["James J. Cherry"], "http://portal.acm.org/citation.cfm?id=285730.285754", "dac", 1988]], "David E. Wallace": [["ATV: An Abstract Timing Verifier", ["David E. Wallace", "Carlo H. Sequin"], "http://portal.acm.org/citation.cfm?id=285730.285755", "dac", 1988]], "Mary L. Bailey": [["An Empirical Study of On-chip Parallelism", ["Mary L. Bailey", "Lawrence Snyder"], "http://portal.acm.org/citation.cfm?id=285730.285756", "dac", 1988]], "Larry Soule": [["Parallel Logic Simulation on General Purpose Machines", ["Larry Soule", "Tom Blank"], "http://portal.acm.org/citation.cfm?id=285730.285757", "dac", 1988]], "David M. Lewis": [["A Programmable Hardware Accelerator for Compiled Electrical Simulation", ["David M. Lewis"], "http://portal.acm.org/citation.cfm?id=285730.285758", "dac", 1988]], "Walter Heyns": [["Recursive Channel Router", ["Walter Heyns", "K. Van Nieuwenhove"], "http://portal.acm.org/citation.cfm?id=285730.285759", "dac", 1988]], "H. Cai": [["Multi-Pads, Single Layer Power Net Routing in VLSI Circuits", ["H. Cai"], "http://portal.acm.org/citation.cfm?id=285730.285760", "dac", 1988], ["Connectivity Biased Channel Construction and Ordering for Building-Block Layout", ["H. Cai"], "http://portal.acm.org/citation.cfm?id=285730.285821", "dac", 1988]], "Jonathan Rose": [["LocusRoute: A Parallel Global Router for Standard Cells", ["Jonathan Rose"], "http://portal.acm.org/citation.cfm?id=285730.285762", "dac", 1988]], "Tom Blank": [["Behavioral Modeling for System Design (panel)", ["Tom Blank"], "http://portal.acm.org/citation.cfm?id=285730.286217", "dac", 1988]], "Victoria Stavridou": [["Formal Specification and Verification of Hardware: A Comparative Case Study", ["Victoria Stavridou", "Howard Barringer", "David A. Edwards"], "http://portal.acm.org/citation.cfm?id=285730.285763", "dac", 1988]], "Jean Christophe Madre": [["Proving Circuit Correctness Using Formal Comparison Between Expected and Extracted Behaviour", ["Jean Christophe Madre", "Jean-Paul Billon"], "http://portal.acm.org/citation.cfm?id=285730.285764", "dac", 1988]], "Paliath Narendran": [["Formal Verification of the Sobel Image Processing Chip", ["Paliath Narendran", "Jonathan Stillman"], "http://portal.acm.org/citation.cfm?id=285730.285765", "dac", 1988]], "Daniel K. Beece": [["The IBM Engineering Verification Engine", ["Daniel K. Beece", "George Deibert", "Georgina Papp", "Frank Villante"], "http://portal.acm.org/citation.cfm?id=285730.285766", "dac", 1988]], "Minoru Saitoh": [["Logic Simulation System Using Simulation Processor (SP)", ["Minoru Saitoh", "Kenji Iwata", "Akiko Nokamura", "Makoto Kakegawa", "Junichi Masuda", "Hirofumi Hamamura", "Fumiyasu Hirose", "Nobuaki Kawato"], "http://portal.acm.org/citation.cfm?id=285730.285767", "dac", 1988]], "Yoshiharu Kazama": [["Algorithm for Vectorizing Logic Simulation and Evaluation of \"VELVET\" Performance", ["Yoshiharu Kazama", "Yoshiaki Kinoshita", "Motonobu Nagafuji", "Hiroshi Murayama"], "http://portal.acm.org/citation.cfm?id=285730.285768", "dac", 1988]], "Richard Barth": [["A Structural Representation for VLSI Design", ["Richard Barth", "Bertrand Serlet"], "http://portal.acm.org/citation.cfm?id=285730.285769", "dac", 1988], ["Parameterized Schematics", ["Richard Barth", "Bertrand Serlet", "Pradeep S. Sindhu"], "http://portal.acm.org/citation.cfm?id=285730.285770", "dac", 1988], ["Patchwork: Layout from Schematic Annotations", ["Richard Barth", "Louis Monier", "Bertrand Serlet"], "http://portal.acm.org/citation.cfm?id=285730.285771", "dac", 1988]], "Wayne H. Wolf": [["What Is a Design Automation Framework, Anyway? (panel)", ["Wayne H. Wolf"], "http://portal.acm.org/citation.cfm?id=285730.286218", "dac", 1988], ["A Kernel-Finding State Assignment Algorithm for Multi-Level Logic", ["Wayne H. Wolf", "Kurt Keutzer", "Janaki Akella"], "http://portal.acm.org/citation.cfm?id=285730.285800", "dac", 1988]], "Gwo-Dong Chen": [["A Database Management System for a VLSI Design System", ["Gwo-Dong Chen", "Tai-Ming Parng"], "http://portal.acm.org/citation.cfm?id=285730.285772", "dac", 1988]], "Ying-Kuei Yang": [["An Enhanced Data Model for CAD/CAM Database Systems", ["Ying-Kuei Yang"], "http://portal.acm.org/citation.cfm?id=285730.285773", "dac", 1988]], "David Gedye": [["Browsing in Chip Design Database", ["David Gedye", "Randy H. Katz"], "http://portal.acm.org/citation.cfm?id=285730.285774", "dac", 1988]], "Hong-Tai Chou": [["Versions and Change Notification in an Object-Oriented Database System", ["Hong-Tai Chou", "Won Kim"], "http://portal.acm.org/citation.cfm?id=285730.285775", "dac", 1988]], "Foong-Charn Chang": [["An Accurate and Efficient Gate Level Delay Calculator for MOS Circuits", ["Foong-Charn Chang", "Chin-Fu Chen", "Prasad Subramaniam"], "http://portal.acm.org/citation.cfm?id=285730.285776", "dac", 1988]], "Daniel G. Saab": [["Delay Modeling and Time of Bipolar Digital Circuits", ["Daniel G. Saab", "Andrew T. Yang", "Ibrahim N. Hajj"], "http://portal.acm.org/citation.cfm?id=285730.285777", "dac", 1988]], "Richard Burch": [["Pattern-Independent Current Estimation for Reliability Analysis of CMOS Circuits", ["Richard Burch", "Farid N. Najm", "Ping Yang", "Dale E. Hocevar"], "http://portal.acm.org/citation.cfm?id=285730.285778", "dac", 1988]], "Carol V. Gura": [["Improved Methods of Simulating RLC Couple and Uncoupled Transmission Lines Based on the Method of Characteristics", ["Carol V. Gura", "Jacob A. Abraham"], "http://portal.acm.org/citation.cfm?id=285730.285779", "dac", 1988]], "Jimmy Lam": [["Performance of a New Annealing Schedule", ["Jimmy Lam", "Jean-Marc Delosme"], "http://portal.acm.org/citation.cfm?id=285730.285780", "dac", 1988]], "Sivanarayana Mallela": [["Clustering Based Simulated Annealing for Standard Cell Placement", ["Sivanarayana Mallela", "Lov K. Grover"], "http://portal.acm.org/citation.cfm?id=285730.285781", "dac", 1988]], "Ren-Song Tsay": [["Proud: A Fast Sea-of-Gates Placement Algorithm", ["Ren-Song Tsay", "Ernest S. Kuh", "Chi-Ping Hsu"], "http://portal.acm.org/citation.cfm?id=285730.285782", "dac", 1988]], "Lawrence T. Pillage": [["A Quadratic Metric with a Simple Solution Scheme for Initial Placement", ["Lawrence T. Pillage", "Ronald A. Rohrer"], "http://portal.acm.org/citation.cfm?id=285730.285783", "dac", 1988]], "Michael C. McFarland": [["Tutorial on High-Level Synthesis", ["Michael C. McFarland", "Alice C. Parker", "Raul Camposano"], "http://portal.acm.org/citation.cfm?id=285730.285784", "dac", 1988]], "Donald E. Thomas": [["The System Architect's Workbench", ["Donald E. Thomas", "Elizabeth M. Dirkes", "Robert A. Walker", "Jayanth V. Rajan", "John A. Nestor", "Robert L. Blackburn"], "http://portal.acm.org/citation.cfm?id=285730.285785", "dac", 1988]], "Denise J. Ecklund": [["A Context Mechanism to Control Sharing in a Design Database", ["Denise J. Ecklund", "Fred M. Tonge"], "http://portal.acm.org/citation.cfm?id=285730.285786", "dac", 1988]], "Pieter van der Wolf": [["Object Type Oriented Data Modeling for VLSI Data Management", ["Pieter van der Wolf", "T. G. R. van Leuken"], "http://portal.acm.org/citation.cfm?id=285730.285787", "dac", 1988]], "Ing Widya": [["Concurrency Control in a VLSI Design Database", ["Ing Widya", "T. G. R. van Leuken", "Pieter van der Wolf"], "http://portal.acm.org/citation.cfm?id=285730.285788", "dac", 1988]], "Agnieszka Konczykowska": [["Automated Design Software for Switched-Capacitor IC's with Symbolic Simulator SCYMBAL", ["Agnieszka Konczykowska", "M. Bon"], "http://portal.acm.org/citation.cfm?id=285730.285789", "dac", 1988]], "E. Berkcan": [["Analog Compilation Based on Successive Decompositions", ["E. Berkcan", "Manuel A. dAbreu", "W. Laughton"], "http://portal.acm.org/citation.cfm?id=285730.285790", "dac", 1988]], "Chandramouli Visweswariah": [["Model Development and Verification for High Level Analog Blocks", ["Chandramouli Visweswariah", "Rakesh Chadha", "Chin-Fu Chen"], "http://portal.acm.org/citation.cfm?id=285730.285791", "dac", 1988]], "David G. Boyer": [["Symbolic Layout Compaction Review", ["David G. Boyer"], "http://portal.acm.org/citation.cfm?id=285730.285792", "dac", 1988]], "Werner L. Schiele": [["Compaction with Incremental Over-Constraint Resolution", ["Werner L. Schiele"], "http://portal.acm.org/citation.cfm?id=285730.285793", "dac", 1988]], "David Marple": [["An Efficient Compactor for 45\u00b0 Layout", ["David Marple", "Michiel Smulders", "Henk Hegen"], "http://portal.acm.org/citation.cfm?id=285730.285794", "dac", 1988]], "Nels Vander Zanden": [["MILO: A Microarchitecture and Logic Optimizer", ["Nels Vander Zanden", "Daniel Gajski"], "http://portal.acm.org/citation.cfm?id=285730.285795", "dac", 1988]], "Ruey-Sing Wei": [["BECOME: Behavior Level Circuit Synthesis Based on Structure Mapping", ["Ruey-Sing Wei", "Steven G. Rothweiler", "Jing-Yang Jou"], "http://portal.acm.org/citation.cfm?id=285730.285796", "dac", 1988]], "Chia-Jeng Tseng": [["Bridge: A Versatile Behavioral Synthesis System", ["Chia-Jeng Tseng", "Ruey-Sing Wei", "Steven G. Rothweiler", "Michael M. Tong", "Ajoy K. Bose"], "http://portal.acm.org/citation.cfm?id=285730.285797", "dac", 1988]], "Chin-Long Wey": [["PLAYGROUND: Minimization of PLAs with Mixed Ground True Outputs", ["Chin-Long Wey", "Tsin-Yuan Chang"], "http://portal.acm.org/citation.cfm?id=285730.285798", "dac", 1988]], "Martin Helliwell": [["A Fast Algorithm to Minimize Multi-Output Mixed-Polarity Generalized Reed-Muller Forms", ["Martin Helliwell", "Marek A. Perkowski"], "http://portal.acm.org/citation.cfm?id=285730.285799", "dac", 1988]], "Yoichi Shiraishi": [["A High Packing Density Module Generator for CMOS Logic Cells", ["Yoichi Shiraishi", "Junya Sakemi", "Makoto Kutsuwada", "Akira Tsukizoe", "Takashi Satoh"], "http://portal.acm.org/citation.cfm?id=285730.285801", "dac", 1988]], "Donald G. Baltus": [["SOLO: A Generator of Efficient Layouts from Optimized MOS Circuit Schematics", ["Donald G. Baltus", "Jonathan Allen"], "http://portal.acm.org/citation.cfm?id=285730.285802", "dac", 1988]], "Fred W. Obermeier": [["An Electrical Optimizer that Considers Physical Layout", ["Fred W. Obermeier", "Randy H. Katz"], "http://portal.acm.org/citation.cfm?id=285730.285803", "dac", 1988]], "Don Stark": [["Analyzing CMOS Power Supply Networks Using Ariel", ["Don Stark", "Mark Horowitz"], "http://portal.acm.org/citation.cfm?id=285730.285804", "dac", 1988]], "Volker Henkel": [["RISCE - A Reduced Instruction Set Circuit Extractor for Hierarchical VLSI Layout Verification", ["Volker Henkel", "Ulrich Golze"], "http://portal.acm.org/citation.cfm?id=285730.285805", "dac", 1988]], "Kuang-Wei Chiang": [["Time Efficient VLSI Artwork Analysis Algorithms in GOALIE2", ["Kuang-Wei Chiang", "Surendra Nahar", "Chi-Yuan Lo"], "http://portal.acm.org/citation.cfm?id=285730.285806", "dac", 1988]], "Randal E. Bryant": [["CAD Tool Needs for System Designers", ["Randal E. Bryant"], "http://portal.acm.org/citation.cfm?id=285730.286219", "dac", 1988]], "Gaetano Borriello": [["High-Level Synthesis: Current Status and Future Directions", ["Gaetano Borriello", "Ewald Detjens"], "http://portal.acm.org/citation.cfm?id=285730.285807", "dac", 1988]], "Giovanni De Micheli": [["HERCULES - a System for High-Level Synthesis", ["Giovanni De Micheli", "David C. Ku"], "http://portal.acm.org/citation.cfm?id=285730.285808", "dac", 1988]], "Raul Camposano": [["Design Process Model in the Yorktown Silicon Compiler", ["Raul Camposano"], "http://portal.acm.org/citation.cfm?id=285730.285809", "dac", 1988]], "Derek L. Beatty": [["Fast Incremental Circuit Analysis Using Extracted Hierarchy", ["Derek L. Beatty", "Randal E. Bryant"], "http://portal.acm.org/citation.cfm?id=285730.285810", "dac", 1988]], "Kiyoung Choi": [["Incremental-in-time Algorithm for Digital Simulation", ["Kiyoung Choi", "Sun Young Hwang", "Tom Blank"], "http://portal.acm.org/citation.cfm?id=285730.285811", "dac", 1988]], "Dan Adler": [["A Dynamically-Directed Switch Model for MOS Logic Simulation", ["Dan Adler"], "http://portal.acm.org/citation.cfm?id=285730.285812", "dac", 1988]], "Makoto Takashima": [["A Circuit Comparison System with Rule-Based Functional Isomorphism Checking", ["Makoto Takashima", "Atsuhiko Ikeuchi", "Shoichi Kojima", "Toshikazu Tanaka", "Tamaki Saitou", "Jun-ichi Sakata"], "http://portal.acm.org/citation.cfm?id=285730.285813", "dac", 1988]], "Michael Boehner": [["LOGEX - an Automatic Logic Extractor Form Transistor to Gate Level for CMOS Technology", ["Michael Boehner"], "http://portal.acm.org/citation.cfm?id=285730.285814", "dac", 1988]], "Alexander C. Papaspyrdis": [["A Prolog-Based Connectivity Verification Tool", ["Alexander C. Papaspyrdis"], "http://portal.acm.org/citation.cfm?id=285730.285815", "dac", 1988]], "Alfred E. Dunlop": [["Will Cell Generation Displace Standard Cells?", ["Alfred E. Dunlop"], "http://portal.acm.org/citation.cfm?id=285730.286220", "dac", 1988]], "Robert L. Blackburn": [["CORAL II: Linking Behavior and Structure in an IC Design System", ["Robert L. Blackburn", "Donald E. Thomas", "Patti M. Koenig"], "http://portal.acm.org/citation.cfm?id=285730.285816", "dac", 1988]], "Barry M. Pangre": [["Splicer: A Heuristic Approach to Connectivity Binding", ["Barry M. Pangre"], "http://portal.acm.org/citation.cfm?id=285730.285817", "dac", 1988]], "Rajiv Jain": [["Module Selection for Pipelined Synthesis", ["Rajiv Jain", "Alice C. Parker", "Nohbyung Park"], "http://portal.acm.org/citation.cfm?id=285730.285818", "dac", 1988]], "Rami R. Razouk": [["The Use of Petri Nets for Modeling Pipelined Processors", ["Rami R. Razouk"], "http://portal.acm.org/citation.cfm?id=285730.285819", "dac", 1988]], "Yue-Sun Kuo": [["Fast Algorithm for Optimal Layer Assignment", ["Yue-Sun Kuo", "T. C. Chern", "Wei-Kuan Shih"], "http://portal.acm.org/citation.cfm?id=285730.285820", "dac", 1988]], "Xianji Yao": [["A New Approach to the Pin Assignment Problem", ["Xianji Yao", "Masaaki Yamada", "C. L. Liu"], "http://portal.acm.org/citation.cfm?id=285730.285822", "dac", 1988]], "Xiao-Ming Xiong": [["The Constrained Via Minimization Problem for PCB and VLSI Design", ["Xiao-Ming Xiong", "Ernest S. Kuh"], "http://portal.acm.org/citation.cfm?id=285730.285823", "dac", 1988]], "Chien-Hung Chao": [["Micro-operation Perturbations in Chip Level Fault Modeling", ["Chien-Hung Chao", "F. Gail Gray"], "http://portal.acm.org/citation.cfm?id=285730.285824", "dac", 1988]], "Fredrick J. Hill": [["A New Two Task Algorithm for Clock Mode Fault Simulation in Sequential Circuits", ["Fredrick J. Hill", "Eltayeb Abuelyamen", "Wei-Kang Huang", "Guo-Qiang Shen"], "http://portal.acm.org/citation.cfm?id=285730.285825", "dac", 1988]], "Mehmet A. Cirit": [["Switch Level Random Pattern Testability Analysis", ["Mehmet A. Cirit"], "http://portal.acm.org/citation.cfm?id=285730.285826", "dac", 1988]], "Weiwei Mao": [["Dytest: A Self-Learning Algorithm Using Dynamic Testability Measures to Accelerate Test Generation", ["Weiwei Mao", "Michael D. Ciletti"], "http://portal.acm.org/citation.cfm?id=285730.285827", "dac", 1988]], "Rhonda Kay Gaede": [["CATAPULT: Concurrent Automatic Testing Allowing Parallelization and Using Limited Topology", ["Rhonda Kay Gaede", "Don E. Ross", "M. Ray Mercer", "Kenneth M. Butler"], "http://portal.acm.org/citation.cfm?id=285730.285828", "dac", 1988]], "Dov Harel": [["A Graph Compaction Approach to Fault Simulation", ["Dov Harel", "Balakrishnan Krishnamurthy"], "http://portal.acm.org/citation.cfm?id=285730.285829", "dac", 1988]], "Chen-Shang Lin": [["Automatic Functional Test Program Generation for Microprocessors", ["Chen-Shang Lin", "Hong-Fa Ho"], "http://portal.acm.org/citation.cfm?id=285730.285830", "dac", 1988]], "Sy-Yen Kuo": [["Spare Allocation and Reconfiguration in Large Area VLSI", ["Sy-Yen Kuo", "W. Kent Fuchs"], "http://portal.acm.org/citation.cfm?id=285730.285831", "dac", 1988]], "Steve Meyer": [["A Data Structure for Circuit Net Lists", ["Steve Meyer"], "http://portal.acm.org/citation.cfm?id=285730.285832", "dac", 1988]], "Michel Heydemann": [["The Architecture of a Highly Integrated Simulation System", ["Michel Heydemann", "Alain Plaignaud", "Daniel Dure"], "http://portal.acm.org/citation.cfm?id=285730.285833", "dac", 1988]], "William C. Diss": [["Circuit Compilers don't have to be Slow", ["William C. Diss"], "http://portal.acm.org/citation.cfm?id=285730.285834", "dac", 1988]], "Tai A. Ly": [["Constraint Propagation in an Object-Oriented IC Design Environment", ["Tai A. Ly", "Emil F. Girczyc"], "http://portal.acm.org/citation.cfm?id=285730.285835", "dac", 1988]], "Sheldon S. L. Chang": [["Design Automation for the Component Parts Industry", ["Sheldon S. L. Chang"], "http://portal.acm.org/citation.cfm?id=285730.285836", "dac", 1988]], "Marwan A. Jabri": [["Automatic Building of Graphs for Rectangular Dualisation", ["Marwan A. Jabri"], "http://portal.acm.org/citation.cfm?id=285730.285837", "dac", 1988]], "Yasushi Ogawa": [["Automatic Layout Procedures for Serial Routing Devices", ["Yasushi Ogawa", "Hidekazu Terai", "Tokinori Kozawa"], "http://portal.acm.org/citation.cfm?id=285730.285838", "dac", 1988]], "Richard I. Hartley": [["A Digit-Serial Silicon Compiler", ["Richard I. Hartley", "Peter F. Corbett"], "http://portal.acm.org/citation.cfm?id=285730.285839", "dac", 1988]], "Pao-Po Hou": [["DECOMPOSER: A Synthesizer for Systolic Systems", ["Pao-Po Hou", "Robert Michael Owens", "Mary Jane Irwin"], "http://portal.acm.org/citation.cfm?id=285730.285840", "dac", 1988]], "Thomas Bergstraesser": [["SMART: Tools and Methods for Synthesis of VLSI Chips with Processor Architecture", ["Thomas Bergstraesser", "Jurgen Gessner", "Karlheinz Hafner", "Stefan Wallstab"], "http://portal.acm.org/citation.cfm?id=285730.285841", "dac", 1988]], "Atreyi Chakraverti": [["Routing Algorithm for Gate Array Macro Cells", ["Atreyi Chakraverti", "Moon-Jung Chung"], "http://portal.acm.org/citation.cfm?id=285730.285842", "dac", 1988]], "Jingsheng Cong": [["How to Obtain More Compactable Channel Routing Solutions", ["Jingsheng Cong", "D. F. Wong"], "http://portal.acm.org/citation.cfm?id=285730.285843", "dac", 1988]], "R. Eric Lunow": [["A Channelless, Multilayer Router", ["R. Eric Lunow"], "http://portal.acm.org/citation.cfm?id=285730.285844", "dac", 1988]], "Michael H. Arnold": [["An Interactive Maze Router with Hints", ["Michael H. Arnold", "Walter S. Scott"], "http://portal.acm.org/citation.cfm?id=285730.285845", "dac", 1988]], "Chung-Kuan Cheng": [["Improved Channel Routing by Via Minimization and Shifting", ["Chung-Kuan Cheng", "David N. Deutsch"], "http://portal.acm.org/citation.cfm?id=285730.285846", "dac", 1988]], "Inderpal S. Bhandari": [["The Min-cut Shuffle: Toward a Solution for the Global Effect Problem of Min-cut Placement", ["Inderpal S. Bhandari", "Mark Hirsch", "Daniel P. Siewiorek"], "http://portal.acm.org/citation.cfm?id=285730.285847", "dac", 1988]], "Patrick A. Duba": [["Fault Simulation in a Distributed Environment", ["Patrick A. Duba", "Rabindra K. Roy", "Jacob A. Abraham", "William A. Rogers"], "http://portal.acm.org/citation.cfm?id=285730.285848", "dac", 1988]], "Silvano Gai": [["The Performance of the Concurrent Fault Simulation Algorithms in MOZART", ["Silvano Gai", "Pier Luca Montessoro", "Fabio Somenzi"], "http://portal.acm.org/citation.cfm?id=285730.285849", "dac", 1988]], "Akira Motohara": [["An Approach to Fast Hierarchical Fault Simulation", ["Akira Motohara", "Motohide Murakami", "Miki Urano", "Yasuo Masuda", "Masahide Sugano"], "http://portal.acm.org/citation.cfm?id=285730.285850", "dac", 1988]], "Jacob Savir": [["Why Partial Design Verification Works Better Than It Should", ["Jacob Savir"], "http://portal.acm.org/citation.cfm?id=285730.285851", "dac", 1988]], "Richard H. Lathrop": [["Advances in Functional Abstraction from Structure", ["Richard H. Lathrop", "Robert J. Hall", "Gavan Duffy", "K. Mark Alexander", "Robert S. Kirk"], "http://portal.acm.org/citation.cfm?id=285730.285852", "dac", 1988]], "Craig Hansen": [["Hardware Logic Simulation by Compilation", ["Craig Hansen"], "http://portal.acm.org/citation.cfm?id=285730.285853", "dac", 1988]], "Yoshio Takamine": [["Clock Event Suppression Algorithm of VELVET and Its Application to S-820 Development", ["Yoshio Takamine", "Shunsuke Miyamoto", "Shigeo Nagashima", "Masayuki Miyoshi", "Shun Kawabe"], "http://portal.acm.org/citation.cfm?id=285730.285854", "dac", 1988]], "H. C. Yen": [["A Path Selection Algorithm for Timing Analysis", ["H. C. Yen", "Subbarao Ghanta", "David Hung-Chang Du"], "http://portal.acm.org/citation.cfm?id=285730.285855", "dac", 1988]], "Steven K. Sherman": [["Algorithms for Timing Requirement Analysis and Generation", ["Steven K. Sherman"], "http://portal.acm.org/citation.cfm?id=285730.285856", "dac", 1988]]}