<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/RISCVTargetMachine.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">RISCVTargetMachine.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="RISCVTargetMachine_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- RISCVTargetMachine.cpp - Define TargetMachine for RISC-V ----------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Implements the info about RISC-V target spec.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#include &quot;<a class="code" href="RISCVTargetMachine_8h.html">RISCVTargetMachine.h</a>&quot;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="RISCVBaseInfo_8h.html">MCTargetDesc/RISCVBaseInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="RISCV_8h.html">RISCV.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="RISCVMachineFunctionInfo_8h.html">RISCVMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="RISCVTargetObjectFile_8h.html">RISCVTargetObjectFile.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="RISCVTargetTransformInfo_8h.html">RISCVTargetTransformInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="RISCVTargetInfo_8h.html">TargetInfo/RISCVTargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="TargetTransformInfo_8h.html">llvm/Analysis/TargetTransformInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="IRTranslator_8h.html">llvm/CodeGen/GlobalISel/IRTranslator.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="InstructionSelect_8h.html">llvm/CodeGen/GlobalISel/InstructionSelect.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="Legalizer_8h.html">llvm/CodeGen/GlobalISel/Legalizer.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="RegBankSelect_8h.html">llvm/CodeGen/GlobalISel/RegBankSelect.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="MIParser_8h.html">llvm/CodeGen/MIRParser/MIParser.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="MIRYamlMapping_8h.html">llvm/CodeGen/MIRYamlMapping.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="MachineScheduler_8h.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="MacroFusion_8h.html">llvm/CodeGen/MacroFusion.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="CodeGen_2Passes_8h.html">llvm/CodeGen/Passes.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="RegAllocRegistry_8h.html">llvm/CodeGen/RegAllocRegistry.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;<a class="code" href="TargetLoweringObjectFileImpl_8h.html">llvm/CodeGen/TargetLoweringObjectFileImpl.h</a>&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &quot;<a class="code" href="TargetPassConfig_8h.html">llvm/CodeGen/TargetPassConfig.h</a>&quot;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &quot;<a class="code" href="InitializePasses_8h.html">llvm/InitializePasses.h</a>&quot;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/MC/TargetRegistry.h</a>&quot;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2Passes_2PassBuilder_8h.html">llvm/Passes/PassBuilder.h</a>&quot;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#include &quot;<a class="code" href="FormattedStream_8h.html">llvm/Support/FormattedStream.h</a>&quot;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#include &quot;<a class="code" href="TargetOptions_8h.html">llvm/Target/TargetOptions.h</a>&quot;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#include &quot;<a class="code" href="IPO_8h.html">llvm/Transforms/IPO.h</a>&quot;</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#include &quot;<a class="code" href="Scalar_8h.html">llvm/Transforms/Scalar.h</a>&quot;</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#include &quot;<a class="code" href="LoopIdiomVectorize_8h.html">llvm/Transforms/Vectorize/LoopIdiomVectorize.h</a>&quot;</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#include &lt;optional&gt;</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="RISCVTargetMachine_8cpp.html#a0ce6e1e7937f99fa79321a58af27993c">   45</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#a0ce6e1e7937f99fa79321a58af27993c">EnableRedundantCopyElimination</a>(</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    <span class="stringliteral">&quot;riscv-enable-copyelim&quot;</span>,</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable the redundant copy elimination pass&quot;</span>), <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">true</span>),</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">// FIXME: Unify control over GlobalMerge.</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;cl::boolOrDefault&gt;</a></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="RISCVTargetMachine_8cpp.html#a63a182b819dc7dfea9152629d4ce39a9">   52</a></span>    <a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#a63a182b819dc7dfea9152629d4ce39a9">EnableGlobalMerge</a>(<span class="stringliteral">&quot;riscv-enable-global-merge&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>                      <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable the global merge pass&quot;</span>));</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="RISCVTargetMachine_8cpp.html#af61e3b73d9d43568caa834ee55305ec1">   56</a></span>    <a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#af61e3b73d9d43568caa834ee55305ec1">EnableMachineCombiner</a>(<span class="stringliteral">&quot;riscv-enable-machine-combiner&quot;</span>,</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>                          <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable the machine combiner pass&quot;</span>),</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>                          <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">true</span>), <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="RISCVTargetMachine_8cpp.html#a5c49454ae268527fd02f0746dd35c409">   60</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a> <a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#a5c49454ae268527fd02f0746dd35c409">RVVVectorBitsMaxOpt</a>(</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <span class="stringliteral">&quot;riscv-v-vector-bits-max&quot;</span>,</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Assume V extension vector registers are at most this big, &quot;</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>             <span class="stringliteral">&quot;with zero meaning no maximum size is assumed.&quot;</span>),</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(0), <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="RISCVTargetMachine_8cpp.html#aba3fc47199afc874e828812c98b1939d">   66</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;int&gt;</a> <a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#aba3fc47199afc874e828812c98b1939d">RVVVectorBitsMinOpt</a>(</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    <span class="stringliteral">&quot;riscv-v-vector-bits-min&quot;</span>,</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Assume V extension vector registers are at least this big, &quot;</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>             <span class="stringliteral">&quot;with zero meaning no minimum size is assumed. A value of -1 &quot;</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>             <span class="stringliteral">&quot;means use Zvl*b extension. This is primarily used to enable &quot;</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>             <span class="stringliteral">&quot;autovectorization with fixed width vectors.&quot;</span>),</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(-1), <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="RISCVTargetMachine_8cpp.html#aab219e28b61b68315474ef1e16d4aeb0">   74</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#aab219e28b61b68315474ef1e16d4aeb0">EnableRISCVCopyPropagation</a>(</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    <span class="stringliteral">&quot;riscv-enable-copy-propagation&quot;</span>,</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable the copy propagation with RISC-V copy instr&quot;</span>),</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">true</span>), <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="RISCVTargetMachine_8cpp.html#adcedc755a8272f96059255799a2b5e21">   79</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#adcedc755a8272f96059255799a2b5e21">EnableRISCVDeadRegisterElimination</a>(</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    <span class="stringliteral">&quot;riscv-enable-dead-defs&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable the pass that removes dead&quot;</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>             <span class="stringliteral">&quot; definitons and replaces stores to&quot;</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>             <span class="stringliteral">&quot; them with stores to x0&quot;</span>),</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">true</span>));</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="RISCVTargetMachine_8cpp.html#a3ebe34155cc6d055cbbe75c17110fa49">   87</a></span>    <a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#a3ebe34155cc6d055cbbe75c17110fa49">EnableSinkFold</a>(<span class="stringliteral">&quot;riscv-enable-sink-fold&quot;</span>,</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>                   <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable sinking and folding of instruction copies&quot;</span>),</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>                   <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">true</span>), <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="RISCVTargetMachine_8cpp.html#a52ed3b8ef93bc4f64465136ae4461106">   92</a></span>    <a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#a52ed3b8ef93bc4f64465136ae4461106">EnableLoopDataPrefetch</a>(<span class="stringliteral">&quot;riscv-enable-loop-data-prefetch&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>                           <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable the loop data prefetch pass&quot;</span>),</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>                           <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">true</span>));</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="RISCVTargetMachine_8cpp.html#afc0ad811a65b416ef4961388de4c001e">   96</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#afc0ad811a65b416ef4961388de4c001e">EnableMISchedLoadClustering</a>(</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    <span class="stringliteral">&quot;riscv-misched-load-clustering&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable load clustering in the machine scheduler&quot;</span>),</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">false</span>));</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="RISCVTargetMachine_8cpp.html#a7f207c1f2cf267e9ad3df8571f5d43d2">  101</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#a7f207c1f2cf267e9ad3df8571f5d43d2">EnableVSETVLIAfterRVVRegAlloc</a>(</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="stringliteral">&quot;riscv-vsetvl-after-rvv-regalloc&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Insert vsetvls after vector register allocation&quot;</span>),</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(<span class="keyword">true</span>));</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="foldopen" id="foldopen00106" data-start="{" data-end="}">
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="RISCVTargetMachine_8cpp.html#a8b9a09dbbf4b2bacd980a00284a2c143">  106</a></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <a class="code hl_define" href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a> <span class="keywordtype">void</span> <a class="code hl_function" href="RISCVTargetMachine_8cpp.html#a8b9a09dbbf4b2bacd980a00284a2c143">LLVMInitializeRISCVTarget</a>() {</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  <a class="code hl_struct" href="structllvm_1_1RegisterTargetMachine.html">RegisterTargetMachine&lt;RISCVTargetMachine&gt;</a> <a class="code hl_variable" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>(<a class="code hl_function" href="namespacellvm.html#a3568b368ff108cf4afed7b8ae32ded70">getTheRISCV32Target</a>());</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  <a class="code hl_struct" href="structllvm_1_1RegisterTargetMachine.html">RegisterTargetMachine&lt;RISCVTargetMachine&gt;</a> <a class="code hl_variable" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>(<a class="code hl_function" href="namespacellvm.html#ab86cdf9a38a9729ea849bcb012fc075d">getTheRISCV64Target</a>());</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  <span class="keyword">auto</span> *PR = <a class="code hl_function" href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">PassRegistry::getPassRegistry</a>();</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  <a class="code hl_function" href="namespacellvm.html#aa096f48562c0dd3a59ef81dd9126239a">initializeGlobalISel</a>(*PR);</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  <a class="code hl_function" href="namespacellvm.html#abd7187ed4eabae1c40d7c3c541969633">initializeRISCVO0PreLegalizerCombinerPass</a>(*PR);</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <a class="code hl_function" href="namespacellvm.html#a1e54d1e010cb41ea1849cb4cdea441a8">initializeRISCVPreLegalizerCombinerPass</a>(*PR);</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <a class="code hl_function" href="namespacellvm.html#af85f92dc285a3b988b460529fd90cbb9">initializeRISCVPostLegalizerCombinerPass</a>(*PR);</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <a class="code hl_function" href="namespacellvm.html#abf07a4fb8d8926b34d16077ed5c176c5">initializeKCFIPass</a>(*PR);</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  <a class="code hl_function" href="namespacellvm.html#a1e2df9afd4e3787b504f8de56edee434">initializeRISCVDeadRegisterDefinitionsPass</a>(*PR);</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  <a class="code hl_function" href="namespacellvm.html#aa3fabbd5de1ca536f3c869a0fcc332d2">initializeRISCVMakeCompressibleOptPass</a>(*PR);</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <a class="code hl_function" href="namespacellvm.html#ad1dd9bb76ae1a4c3808be0af5ee13ef9">initializeRISCVGatherScatterLoweringPass</a>(*PR);</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  <a class="code hl_function" href="namespacellvm.html#ab67a4bd596402e9147627ac0b82c7473">initializeRISCVCodeGenPreparePass</a>(*PR);</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  <a class="code hl_function" href="namespacellvm.html#a677483299bf92363193817f02587460b">initializeRISCVPostRAExpandPseudoPass</a>(*PR);</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  <a class="code hl_function" href="namespacellvm.html#ac1383339ebf782d1a94898de582101ad">initializeRISCVMergeBaseOffsetOptPass</a>(*PR);</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  <a class="code hl_function" href="namespacellvm.html#ab5cff553a4fa92243af54f44a753d99b">initializeRISCVOptWInstrsPass</a>(*PR);</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>  <a class="code hl_function" href="namespacellvm.html#aefb9792f73244f499d9abcc4173af42a">initializeRISCVPreRAExpandPseudoPass</a>(*PR);</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <a class="code hl_function" href="namespacellvm.html#a1023ae1d1768b0409808f9189af41e59">initializeRISCVExpandPseudoPass</a>(*PR);</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <a class="code hl_function" href="namespacellvm.html#ae4e1e95549dd096eff5c563b58c12cc4">initializeRISCVVectorPeepholePass</a>(*PR);</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  <a class="code hl_function" href="namespacellvm.html#a372d99cc1a229ad0e8ef80f12a0cd7cf">initializeRISCVInsertVSETVLIPass</a>(*PR);</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  <a class="code hl_function" href="namespacellvm.html#a81bc4c29d65fc0756eb0e664d4f6d14c">initializeRISCVInsertReadWriteCSRPass</a>(*PR);</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>  <a class="code hl_function" href="namespacellvm.html#a7a739bc19589ed017886b079036ce412">initializeRISCVInsertWriteVXRMPass</a>(*PR);</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  <a class="code hl_function" href="namespacellvm.html#a7253d5913846bda0508b7b9587cdde00">initializeRISCVDAGToDAGISelLegacyPass</a>(*PR);</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  <a class="code hl_function" href="namespacellvm.html#afb2fdf53abd85539bfbf2d8efa4aea8b">initializeRISCVMoveMergePass</a>(*PR);</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <a class="code hl_function" href="namespacellvm.html#a0eaf5508eee8a34d78411085195c2e80">initializeRISCVPushPopOptPass</a>(*PR);</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>}</div>
</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="foldopen" id="foldopen00133" data-start="{" data-end="}">
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="RISCVTargetMachine_8cpp.html#a82d112039c4b8a2bf39c9d2c4f51339f">  133</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code hl_function" href="LanaiTargetMachine_8cpp.html#a2945c21ef2009948032eb7476fd1c89e">computeDataLayout</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Triple.html">Triple</a> &amp;TT,</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetOptions.html">TargetOptions</a> &amp;<a class="code hl_variable" href="LVOptions_8cpp.html#ab4088b7a11f3cbc38ac16a6e9c72494e">Options</a>) {</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> ABIName = <a class="code hl_variable" href="LVOptions_8cpp.html#ab4088b7a11f3cbc38ac16a6e9c72494e">Options</a>.MCOptions.getABIName();</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  <span class="keywordflow">if</span> (TT.isArch64Bit()) {</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <span class="keywordflow">if</span> (ABIName == <span class="stringliteral">&quot;lp64e&quot;</span>)</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>      <span class="keywordflow">return</span> <span class="stringliteral">&quot;e-m:e-p:64:64-i64:64-i128:128-n32:64-S64&quot;</span>;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    <span class="keywordflow">return</span> <span class="stringliteral">&quot;e-m:e-p:64:64-i64:64-i128:128-n32:64-S128&quot;</span>;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  }</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TT.isArch32Bit() &amp;&amp; <span class="stringliteral">&quot;only RV32 and RV64 are currently supported&quot;</span>);</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  <span class="keywordflow">if</span> (ABIName == <span class="stringliteral">&quot;ilp32e&quot;</span>)</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    <span class="keywordflow">return</span> <span class="stringliteral">&quot;e-m:e-p:32:32-i64:64-n32-S32&quot;</span>;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <span class="keywordflow">return</span> <span class="stringliteral">&quot;e-m:e-p:32:32-i64:64-n32-S128&quot;</span>;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>}</div>
</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="foldopen" id="foldopen00150" data-start="{" data-end="}">
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="RISCVTargetMachine_8cpp.html#adbd00168ff221265f6b419664beff054">  150</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">Reloc::Model</a> <a class="code hl_function" href="namespacellvm.html#a63737748f52c9cdcd469b63a01cc454a">getEffectiveRelocModel</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Triple.html">Triple</a> &amp;TT,</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>                                           std::optional&lt;Reloc::Model&gt; RM) {</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  <span class="keywordflow">return</span> RM.value_or(<a class="code hl_enumvalue" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568a2102fa713297236bf4339c5f0bf0f39d">Reloc::Static</a>);</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>}</div>
</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="foldopen" id="foldopen00155" data-start="{" data-end="}">
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#a263886b11be7dae786aa918f70e909b8">  155</a></span><a class="code hl_function" href="classllvm_1_1RISCVTargetMachine.html#a263886b11be7dae786aa918f70e909b8">RISCVTargetMachine::RISCVTargetMachine</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code hl_class" href="classT.html">T</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Triple.html">Triple</a> &amp;TT,</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>                                       <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> FS,</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetOptions.html">TargetOptions</a> &amp;<a class="code hl_variable" href="LVOptions_8cpp.html#ab4088b7a11f3cbc38ac16a6e9c72494e">Options</a>,</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>                                       std::optional&lt;Reloc::Model&gt; RM,</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>                                       std::optional&lt;CodeModel::Model&gt; CM,</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>                                       <a class="code hl_enumeration" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a> OL, <span class="keywordtype">bool</span> JIT)</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>    : <a class="code hl_class" href="classllvm_1_1LLVMTargetMachine.html">LLVMTargetMachine</a>(<a class="code hl_class" href="classT.html">T</a>, <a class="code hl_function" href="LanaiTargetMachine_8cpp.html#a2945c21ef2009948032eb7476fd1c89e">computeDataLayout</a>(TT, <a class="code hl_variable" href="LVOptions_8cpp.html#ab4088b7a11f3cbc38ac16a6e9c72494e">Options</a>), TT, CPU, FS, <a class="code hl_variable" href="LVOptions_8cpp.html#ab4088b7a11f3cbc38ac16a6e9c72494e">Options</a>,</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>                        <a class="code hl_function" href="namespacellvm.html#a63737748f52c9cdcd469b63a01cc454a">getEffectiveRelocModel</a>(TT, RM),</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>                        <a class="code hl_function" href="namespacellvm.html#a6849e9de7afb5b350a241595d9ed1911">getEffectiveCodeModel</a>(CM, CodeModel::Small), OL),</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>      TLOF(<a class="code hl_namespace" href="namespacestd.html">std</a>::make_unique&lt;<a class="code hl_class" href="classllvm_1_1RISCVELFTargetObjectFile.html">RISCVELFTargetObjectFile</a>&gt;()) {</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  <a class="code hl_function" href="classllvm_1_1LLVMTargetMachine.html#a4f84fe02fb9aea1073bb509fd6e10b5a">initAsmInfo</a>();</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <span class="comment">// RISC-V supports the MachineOutliner.</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <a class="code hl_function" href="classllvm_1_1TargetMachine.html#a35061955fa2e0fbba033286ae5ac1e56">setMachineOutliner</a>(<span class="keyword">true</span>);</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <a class="code hl_function" href="classllvm_1_1TargetMachine.html#a6fadf68fc47b2f0e3a8dd55de3ec93c4">setSupportsDefaultOutlining</a>(<span class="keyword">true</span>);</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <span class="keywordflow">if</span> (TT.isOSFuchsia() &amp;&amp; !TT.isArch64Bit())</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    <a class="code hl_function" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Fuchsia is only supported for 64-bit&quot;</span>);</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>}</div>
</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> *</div>
<div class="foldopen" id="foldopen00176" data-start="{" data-end="}">
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#a3303f4528ff6f8538d036d62e3d25751">  176</a></span><a class="code hl_function" href="classllvm_1_1RISCVTargetMachine.html#ad35e7c19f1821c42607d4b22884d3e48">RISCVTargetMachine::getSubtargetImpl</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <a class="code hl_class" href="classllvm_1_1Attribute.html">Attribute</a> CPUAttr = <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getFnAttribute(<span class="stringliteral">&quot;target-cpu&quot;</span>);</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <a class="code hl_class" href="classllvm_1_1Attribute.html">Attribute</a> TuneAttr = <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getFnAttribute(<span class="stringliteral">&quot;tune-cpu&quot;</span>);</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <a class="code hl_class" href="classllvm_1_1Attribute.html">Attribute</a> FSAttr = <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getFnAttribute(<span class="stringliteral">&quot;target-features&quot;</span>);</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  std::string CPU =</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>      CPUAttr.<a class="code hl_function" href="classllvm_1_1Attribute.html#adf4d22686e85732b2fef71e3c45531c6">isValid</a>() ? CPUAttr.<a class="code hl_function" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>().<a class="code hl_function" href="classllvm_1_1StringRef.html#a223dd14e7d12bc5cea01889b972a98b2">str</a>() : <a class="code hl_variable" href="classllvm_1_1TargetMachine.html#a9ca45577ddb8efe4904398939fae28d1">TargetCPU</a>;</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  std::string TuneCPU =</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>      TuneAttr.<a class="code hl_function" href="classllvm_1_1Attribute.html#adf4d22686e85732b2fef71e3c45531c6">isValid</a>() ? TuneAttr.<a class="code hl_function" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>().<a class="code hl_function" href="classllvm_1_1StringRef.html#a223dd14e7d12bc5cea01889b972a98b2">str</a>() : CPU;</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  std::string FS =</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>      FSAttr.<a class="code hl_function" href="classllvm_1_1Attribute.html#adf4d22686e85732b2fef71e3c45531c6">isValid</a>() ? FSAttr.<a class="code hl_function" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>().<a class="code hl_function" href="classllvm_1_1StringRef.html#a223dd14e7d12bc5cea01889b972a98b2">str</a>() : <a class="code hl_variable" href="classllvm_1_1TargetMachine.html#a795cc09ce82b6ef057e5400a5cee7d68">TargetFS</a>;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <span class="keywordtype">unsigned</span> RVVBitsMin = <a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#aba3fc47199afc874e828812c98b1939d">RVVVectorBitsMinOpt</a>;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  <span class="keywordtype">unsigned</span> RVVBitsMax = <a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#a5c49454ae268527fd02f0746dd35c409">RVVVectorBitsMaxOpt</a>;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  <a class="code hl_class" href="classllvm_1_1Attribute.html">Attribute</a> VScaleRangeAttr = <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getFnAttribute(Attribute::VScaleRange);</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  <span class="keywordflow">if</span> (VScaleRangeAttr.<a class="code hl_function" href="classllvm_1_1Attribute.html#adf4d22686e85732b2fef71e3c45531c6">isValid</a>()) {</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    <span class="keywordflow">if</span> (!<a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#aba3fc47199afc874e828812c98b1939d">RVVVectorBitsMinOpt</a>.getNumOccurrences())</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>      RVVBitsMin = VScaleRangeAttr.<a class="code hl_function" href="classllvm_1_1Attribute.html#a2340c9d2c47ffa7fc07568ba059b62a2">getVScaleRangeMin</a>() * <a class="code hl_variable" href="namespacellvm_1_1RISCV.html#ad53ed145f88b1e1c966ff68df9029e7f">RISCV::RVVBitsPerBlock</a>;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>    std::optional&lt;unsigned&gt; VScaleMax = VScaleRangeAttr.<a class="code hl_function" href="classllvm_1_1Attribute.html#a190a29f5df3964b269383c0d6fba0ea9">getVScaleRangeMax</a>();</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>    <span class="keywordflow">if</span> (VScaleMax.has_value() &amp;&amp; !<a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#a5c49454ae268527fd02f0746dd35c409">RVVVectorBitsMaxOpt</a>.getNumOccurrences())</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>      RVVBitsMax = *VScaleMax * <a class="code hl_variable" href="namespacellvm_1_1RISCV.html#ad53ed145f88b1e1c966ff68df9029e7f">RISCV::RVVBitsPerBlock</a>;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  }</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <span class="keywordflow">if</span> (RVVBitsMin != -1U) {</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    <span class="comment">// FIXME: Change to &gt;= 32 when VLEN = 32 is supported.</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((RVVBitsMin == 0 || (RVVBitsMin &gt;= 64 &amp;&amp; RVVBitsMin &lt;= 65536 &amp;&amp;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>                                <a class="code hl_function" href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">isPowerOf2_32</a>(RVVBitsMin))) &amp;&amp;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>           <span class="stringliteral">&quot;V or Zve* extension requires vector length to be in the range of &quot;</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>           <span class="stringliteral">&quot;64 to 65536 and a power 2!&quot;</span>);</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((RVVBitsMax &gt;= RVVBitsMin || RVVBitsMax == 0) &amp;&amp;</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>           <span class="stringliteral">&quot;Minimum V extension vector length should not be larger than its &quot;</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>           <span class="stringliteral">&quot;maximum!&quot;</span>);</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  }</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((RVVBitsMax == 0 || (RVVBitsMax &gt;= 64 &amp;&amp; RVVBitsMax &lt;= 65536 &amp;&amp;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>                              <a class="code hl_function" href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">isPowerOf2_32</a>(RVVBitsMax))) &amp;&amp;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>         <span class="stringliteral">&quot;V or Zve* extension requires vector length to be in the range of &quot;</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>         <span class="stringliteral">&quot;64 to 65536 and a power 2!&quot;</span>);</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <span class="keywordflow">if</span> (RVVBitsMin != -1U) {</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    <span class="keywordflow">if</span> (RVVBitsMax != 0) {</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>      RVVBitsMin = std::min(RVVBitsMin, RVVBitsMax);</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>      RVVBitsMax = std::max(RVVBitsMin, RVVBitsMax);</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    }</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    RVVBitsMin = <a class="code hl_function" href="namespacellvm.html#ae22967d11b695d268992470debfae4b2">llvm::bit_floor</a>(</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>        (RVVBitsMin &lt; 64 || RVVBitsMin &gt; 65536) ? 0 : RVVBitsMin);</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  }</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  RVVBitsMax =</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>      <a class="code hl_function" href="namespacellvm.html#ae22967d11b695d268992470debfae4b2">llvm::bit_floor</a>((RVVBitsMax &lt; 64 || RVVBitsMax &gt; 65536) ? 0 : RVVBitsMax);</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  <a class="code hl_class" href="classllvm_1_1SmallString.html">SmallString&lt;512&gt;</a> Key;</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  <a class="code hl_class" href="classllvm_1_1raw__svector__ostream.html">raw_svector_ostream</a>(Key) &lt;&lt; <span class="stringliteral">&quot;RVVMin&quot;</span> &lt;&lt; RVVBitsMin &lt;&lt; <span class="stringliteral">&quot;RVVMax&quot;</span> &lt;&lt; RVVBitsMax</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>                           &lt;&lt; CPU &lt;&lt; TuneCPU &lt;&lt; FS;</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  <span class="keyword">auto</span> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SubtargetMap[Key];</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  <span class="keywordflow">if</span> (!<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    <span class="comment">// This needs to be done before we create a new subtarget since any</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <span class="comment">// creation will depend on the TM and the code generation flags on the</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    <span class="comment">// function that reside in TargetOptions.</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>    <a class="code hl_function" href="classllvm_1_1TargetMachine.html#af0a50afebb9bed07d36be2bac4c6f729">resetTargetOptions</a>(<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    <span class="keyword">auto</span> ABIName = <a class="code hl_variable" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code hl_variable" href="classllvm_1_1TargetOptions.html#a3cdbd949eef9cd8a1d5267d627cd9fb1">MCOptions</a>.<a class="code hl_function" href="classllvm_1_1MCTargetOptions.html#abe45569eb1fc361fe06c7eaa6eb560d2">getABIName</a>();</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MDString.html">MDString</a> *ModuleTargetABI = <a class="code hl_function" href="namespacellvm.html#a5f6182886dc2f96c204299e92c1565d5">dyn_cast_or_null&lt;MDString&gt;</a>(</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>            <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getParent()-&gt;getModuleFlag(<span class="stringliteral">&quot;target-abi&quot;</span>))) {</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>      <span class="keyword">auto</span> TargetABI = <a class="code hl_function" href="namespacellvm_1_1RISCVABI.html#a16d139f36eb6a2d61dd1c79a4503ecb0">RISCVABI::getTargetABI</a>(ABIName);</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>      <span class="keywordflow">if</span> (TargetABI != <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829">RISCVABI::ABI_Unknown</a> &amp;&amp;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>          ModuleTargetABI-&gt;getString() != ABIName) {</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>        <a class="code hl_function" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;-target-abi option != target-abi module flag&quot;</span>);</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>      }</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>      ABIName = ModuleTargetABI-&gt;getString();</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>    }</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::make_unique&lt;RISCVSubtarget&gt;(</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>        <a class="code hl_variable" href="classllvm_1_1TargetMachine.html#a05856d96e88224279af8b29edfd1c9ad">TargetTriple</a>, CPU, TuneCPU, FS, ABIName, RVVBitsMin, RVVBitsMax, *<span class="keyword">this</span>);</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  }</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  <span class="keywordflow">return</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.get();</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>}</div>
</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="foldopen" id="foldopen00252" data-start="{" data-end="}">
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#a98eb1677d127d88cfee4aa4c2cef9292">  252</a></span><a class="code hl_struct" href="structllvm_1_1MachineFunctionInfo.html">MachineFunctionInfo</a> *<a class="code hl_function" href="classllvm_1_1RISCVTargetMachine.html#a98eb1677d127d88cfee4aa4c2cef9292">RISCVTargetMachine::createMachineFunctionInfo</a>(</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>    <a class="code hl_class" href="classllvm_1_1BumpPtrAllocatorImpl.html">BumpPtrAllocator</a> &amp;Allocator, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>,</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="structllvm_1_1MachineFunctionInfo.html#a06ad8b2e5a8e3c0f81f05c7870fb3b23">RISCVMachineFunctionInfo::create&lt;RISCVMachineFunctionInfo&gt;</a>(Allocator,</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>                                                                    <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="code hl_variable" href="classllvm_1_1TargetMachine.html#aaebd1c0e5f028848cc0e548bf015aaf1">STI</a>);</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>}</div>
</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><a class="code hl_class" href="classllvm_1_1TargetTransformInfo.html">TargetTransformInfo</a></div>
<div class="foldopen" id="foldopen00260" data-start="{" data-end="}">
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#a444697b4838267370f22740c1af730aa">  260</a></span><a class="code hl_function" href="classllvm_1_1RISCVTargetMachine.html#a444697b4838267370f22740c1af730aa">RISCVTargetMachine::getTargetTransformInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1TargetTransformInfo.html">TargetTransformInfo</a>(<a class="code hl_class" href="classllvm_1_1RISCVTTIImpl.html">RISCVTTIImpl</a>(<span class="keyword">this</span>, <a class="code hl_define" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>));</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>}</div>
</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">// A RISC-V hart has a single byte-addressable address space of 2^XLEN bytes</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">// for all memory accesses, so it is reasonable to assume that an</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">// implementation has no-op address space casts. If an implementation makes a</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">// change to this, they can override it here.</span></div>
<div class="foldopen" id="foldopen00268" data-start="{" data-end="}">
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#a34fb8a9e9b7d77d47c733f788357f612">  268</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetMachine.html#a34fb8a9e9b7d77d47c733f788357f612">RISCVTargetMachine::isNoopAddrSpaceCast</a>(<span class="keywordtype">unsigned</span> SrcAS,</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>                                             <span class="keywordtype">unsigned</span> DstAS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>}</div>
</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="keyword">namespace </span>{</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="keyword">class </span>RVVRegisterRegAlloc : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1RegisterRegAllocBase.html">RegisterRegAllocBase</a>&lt;RVVRegisterRegAlloc&gt; {</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  RVVRegisterRegAlloc(<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>, <a class="code hl_class" href="classFunctionPassCtor.html">FunctionPassCtor</a> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">C</a>)</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>      : <a class="code hl_class" href="classllvm_1_1RegisterRegAllocBase.html">RegisterRegAllocBase</a>(<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>, <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">C</a>) {}</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>};</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="keyword">static</span> <span class="keywordtype">bool</span> onlyAllocateRVVReg(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Reg) {</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(Reg);</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="structllvm_1_1RISCVRegisterInfo.html#a6b0e6be6a451881260fcd7f29b7fb4fc">RISCVRegisterInfo::isRVVRegClass</a>(RC);</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>}</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code hl_function" href="TargetPassConfig_8cpp.html#a28529cf510b576b2120abfad90d6a9c3">useDefaultRegisterAllocator</a>() { <span class="keywordflow">return</span> <span class="keyword">nullptr</span>; }</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="keyword">static</span> <a class="code hl_struct" href="structllvm_1_1once__flag.html">llvm::once_flag</a> InitializeDefaultRVVRegisterAllocatorFlag;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"></span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">/// -riscv-rvv-regalloc=&lt;fast|basic|greedy&gt; command line option.</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">/// This option could designate the rvv register allocator only.</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">/// For example: -riscv-rvv-regalloc=basic</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;RVVRegisterRegAlloc::FunctionPassCtor, <span class="keyword">false</span>,</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>               <a class="code hl_class" href="classllvm_1_1RegisterPassParser.html">RegisterPassParser&lt;RVVRegisterRegAlloc&gt;</a>&gt;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>    RVVRegAlloc(<span class="stringliteral">&quot;riscv-rvv-regalloc&quot;</span>, <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>                <a class="code hl_function" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(&amp;<a class="code hl_function" href="TargetPassConfig_8cpp.html#a28529cf510b576b2120abfad90d6a9c3">useDefaultRegisterAllocator</a>),</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>                <a class="code hl_struct" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Register allocator to use for RVV register.&quot;</span>));</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="keyword">static</span> <span class="keywordtype">void</span> initializeDefaultRVVRegisterAllocatorOnce() {</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <a class="code hl_typedef" href="classllvm_1_1RegisterRegAllocBase.html#ac256dded4525ec3126d5fc14652cd0b3">RegisterRegAlloc::FunctionPassCtor</a> Ctor = RVVRegisterRegAlloc::getDefault();</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  <span class="keywordflow">if</span> (!Ctor) {</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>    Ctor = RVVRegAlloc;</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>    RVVRegisterRegAlloc::setDefault(RVVRegAlloc);</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>  }</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>}</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *createBasicRVVRegisterAllocator() {</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#aa05a4c8f83a169d6f6ca1baededd73ac">createBasicRegisterAllocator</a>(onlyAllocateRVVReg);</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>}</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *createGreedyRVVRegisterAllocator() {</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a1e408e746db9cae453eb2799eedc64ce">createGreedyRegisterAllocator</a>(onlyAllocateRVVReg);</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>}</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *createFastRVVRegisterAllocator() {</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a073a6b54ae729a7dc321b342e8c89a84">createFastRegisterAllocator</a>(onlyAllocateRVVReg, <span class="keyword">false</span>);</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>}</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="keyword">static</span> RVVRegisterRegAlloc basicRegAllocRVVReg(<span class="stringliteral">&quot;basic&quot;</span>,</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>                                               <span class="stringliteral">&quot;basic register allocator&quot;</span>,</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>                                               createBasicRVVRegisterAllocator);</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="keyword">static</span> RVVRegisterRegAlloc</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>    greedyRegAllocRVVReg(<span class="stringliteral">&quot;greedy&quot;</span>, <span class="stringliteral">&quot;greedy register allocator&quot;</span>,</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>                         createGreedyRVVRegisterAllocator);</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="keyword">static</span> RVVRegisterRegAlloc fastRegAllocRVVReg(<span class="stringliteral">&quot;fast&quot;</span>, <span class="stringliteral">&quot;fast register allocator&quot;</span>,</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>                                              createFastRVVRegisterAllocator);</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span> </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="keyword">class </span>RISCVPassConfig : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> {</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  RISCVPassConfig(<a class="code hl_class" href="classllvm_1_1RISCVTargetMachine.html">RISCVTargetMachine</a> &amp;<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>, <a class="code hl_class" href="classllvm_1_1legacy_1_1PassManagerBase.html">PassManagerBase</a> &amp;PM)</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>      : <a class="code hl_class" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a>(<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>, PM) {</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>.getOptLevel() != CodeGenOptLevel::None)</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>      substitutePass(&amp;<a class="code hl_variable" href="namespacellvm.html#a3f5fd09bcdb3ea958016747ab1e9f4f7">PostRASchedulerID</a>, &amp;<a class="code hl_variable" href="namespacellvm.html#a51a34bf4ca8119bdeb89ffc48c5d4783">PostMachineSchedulerID</a>);</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>    setEnableSinkAndFold(<a class="code hl_variable" href="AArch64TargetMachine_8cpp.html#a2e23d3db2edb9b94dd6df4f78d8a4166">EnableSinkFold</a>);</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  }</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  <a class="code hl_class" href="classllvm_1_1RISCVTargetMachine.html">RISCVTargetMachine</a> &amp;getRISCVTargetMachine()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="SIMachineFunctionInfo_8cpp.html#a6c3673d61ea1313b5546587d80bdbe83">getTM&lt;RISCVTargetMachine&gt;</a>();</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  }</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  <a class="code hl_class" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  createMachineScheduler(<a class="code hl_struct" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">C</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>    <a class="code hl_class" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> *DAG = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#afc0ad811a65b416ef4961388de4c001e">EnableMISchedLoadClustering</a>) {</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>      DAG = <a class="code hl_function" href="namespacellvm.html#a5365898dd1deb10d065e288a2babd511">createGenericSchedLive</a>(<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">C</a>);</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>      DAG-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a>(<a class="code hl_function" href="namespacellvm.html#ab36ef7fb029dbd7ed2314db341b9f854">createLoadClusterDAGMutation</a>(</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>          DAG-&gt;<a class="code hl_variable" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a>, DAG-&gt;<a class="code hl_variable" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>, <span class="comment">/*ReorderWhileClustering=*/</span><span class="keyword">true</span>));</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>    }</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>    <span class="keywordflow">return</span> DAG;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  }</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  <span class="keywordtype">void</span> addIRPasses() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  <span class="keywordtype">bool</span> addPreISel() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>  <span class="keywordtype">void</span> addCodeGenPrepare() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  <span class="keywordtype">bool</span> addInstSelector() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>  <span class="keywordtype">bool</span> addIRTranslator() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  <span class="keywordtype">void</span> addPreLegalizeMachineIR() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  <span class="keywordtype">bool</span> addLegalizeMachineIR() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  <span class="keywordtype">void</span> addPreRegBankSelect() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  <span class="keywordtype">bool</span> addRegBankSelect() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  <span class="keywordtype">bool</span> addGlobalInstructionSelect() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  <span class="keywordtype">void</span> addPreEmitPass() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  <span class="keywordtype">void</span> addPreEmitPass2() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  <span class="keywordtype">void</span> addPreSched2() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  <span class="keywordtype">void</span> addMachineSSAOptimization() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>  <a class="code hl_class" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *createRVVRegAllocPass(<span class="keywordtype">bool</span> Optimized);</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>  <span class="keywordtype">bool</span> addRegAssignAndRewriteFast() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  <span class="keywordtype">bool</span> addRegAssignAndRewriteOptimized() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  <span class="keywordtype">void</span> addPreRegAlloc() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  <span class="keywordtype">void</span> addPostRegAlloc() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>  <span class="keywordtype">void</span> addFastRegAlloc() <span class="keyword">override</span>;</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>};</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>} <span class="comment">// namespace</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span> </div>
<div class="foldopen" id="foldopen00379" data-start="{" data-end="}">
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#a29d52f5216630967e27a763c1cdf2504">  379</a></span><a class="code hl_class" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> *<a class="code hl_function" href="classllvm_1_1RISCVTargetMachine.html#a29d52f5216630967e27a763c1cdf2504">RISCVTargetMachine::createPassConfig</a>(<a class="code hl_class" href="classllvm_1_1legacy_1_1PassManagerBase.html">PassManagerBase</a> &amp;PM) {</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  <span class="keywordflow">return</span> <span class="keyword">new</span> RISCVPassConfig(*<span class="keyword">this</span>, PM);</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>}</div>
</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><a class="code hl_class" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *RISCVPassConfig::createRVVRegAllocPass(<span class="keywordtype">bool</span> Optimized) {</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  <span class="comment">// Initialize the global default.</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  <a class="code hl_function" href="namespacellvm.html#abc08edd3ca31ae54f1a794719c4c153c">llvm::call_once</a>(InitializeDefaultRVVRegisterAllocatorFlag,</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>                  initializeDefaultRVVRegisterAllocatorOnce);</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  <a class="code hl_typedef" href="classllvm_1_1RegisterRegAllocBase.html#ac256dded4525ec3126d5fc14652cd0b3">RegisterRegAlloc::FunctionPassCtor</a> Ctor = RVVRegisterRegAlloc::getDefault();</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  <span class="keywordflow">if</span> (Ctor != <a class="code hl_function" href="TargetPassConfig_8cpp.html#a28529cf510b576b2120abfad90d6a9c3">useDefaultRegisterAllocator</a>)</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>    <span class="keywordflow">return</span> Ctor();</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <span class="keywordflow">if</span> (Optimized)</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>    <span class="keywordflow">return</span> createGreedyRVVRegisterAllocator();</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  <span class="keywordflow">return</span> createFastRVVRegisterAllocator();</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>}</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span> </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="keywordtype">bool</span> RISCVPassConfig::addRegAssignAndRewriteFast() {</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  addPass(createRVVRegAllocPass(<span class="keyword">false</span>));</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#a7f207c1f2cf267e9ad3df8571f5d43d2">EnableVSETVLIAfterRVVRegAlloc</a>)</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>    addPass(<a class="code hl_function" href="namespacellvm.html#a8db2e8ba2cd1e93d428ad49f96a1e18e">createRISCVInsertVSETVLIPass</a>());</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>-&gt;getOptLevel() != <a class="code hl_enumvalue" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2a6adf97f83acf6453d4a6a4b1070f3754">CodeGenOptLevel::None</a> &amp;&amp;</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>      <a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#adcedc755a8272f96059255799a2b5e21">EnableRISCVDeadRegisterElimination</a>)</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>    addPass(<a class="code hl_function" href="namespacellvm.html#a502b0ddd7fb7e5927d923ce924e872e3">createRISCVDeadRegisterDefinitionsPass</a>());</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetPassConfig.html#a662881e8843762cf5faebe3885d8f482">TargetPassConfig::addRegAssignAndRewriteFast</a>();</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>}</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="keywordtype">bool</span> RISCVPassConfig::addRegAssignAndRewriteOptimized() {</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  addPass(createRVVRegAllocPass(<span class="keyword">true</span>));</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  addPass(<a class="code hl_function" href="namespacellvm.html#acd97ebfb34e1008455408c6c7e795089">createVirtRegRewriter</a>(<span class="keyword">false</span>));</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#a7f207c1f2cf267e9ad3df8571f5d43d2">EnableVSETVLIAfterRVVRegAlloc</a>)</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>    addPass(<a class="code hl_function" href="namespacellvm.html#a8db2e8ba2cd1e93d428ad49f96a1e18e">createRISCVInsertVSETVLIPass</a>());</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>-&gt;getOptLevel() != <a class="code hl_enumvalue" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2a6adf97f83acf6453d4a6a4b1070f3754">CodeGenOptLevel::None</a> &amp;&amp;</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>      <a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#adcedc755a8272f96059255799a2b5e21">EnableRISCVDeadRegisterElimination</a>)</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>    addPass(<a class="code hl_function" href="namespacellvm.html#a502b0ddd7fb7e5927d923ce924e872e3">createRISCVDeadRegisterDefinitionsPass</a>());</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetPassConfig.html#a94d238c15b46f46b3e99ec226fa26402">TargetPassConfig::addRegAssignAndRewriteOptimized</a>();</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>}</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="keywordtype">void</span> RISCVPassConfig::addIRPasses() {</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  addPass(<a class="code hl_function" href="namespacellvm.html#adebabb5e491a19ce4466a326d41641e0">createAtomicExpandLegacyPass</a>());</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  <span class="keywordflow">if</span> (getOptLevel() != <a class="code hl_enumvalue" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2a6adf97f83acf6453d4a6a4b1070f3754">CodeGenOptLevel::None</a>) {</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64TargetMachine_8cpp.html#ac4c62565f35006824b9f25fe3ae028cc">EnableLoopDataPrefetch</a>)</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>      addPass(<a class="code hl_function" href="namespacellvm.html#a7c077d5ecfb6be89f42babfdce5a71d3">createLoopDataPrefetchPass</a>());</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span> </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>    addPass(<a class="code hl_function" href="namespacellvm.html#a5a4396fd1c4e96b735f38972d967abbb">createRISCVGatherScatterLoweringPass</a>());</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>    addPass(<a class="code hl_function" href="namespacellvm.html#a9eb1bd00fb1d7e33e5f85634b1691e22">createInterleavedAccessPass</a>());</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>    addPass(<a class="code hl_function" href="namespacellvm.html#aa5a7a65c5eafc9441e7bf3d55b127afb">createRISCVCodeGenPreparePass</a>());</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  }</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>  <a class="code hl_function" href="classllvm_1_1TargetPassConfig.html#a835d2863dbd2cfd8c184a6a94923b61f">TargetPassConfig::addIRPasses</a>();</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>}</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="keywordtype">bool</span> RISCVPassConfig::addPreISel() {</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>-&gt;getOptLevel() != <a class="code hl_enumvalue" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2a6adf97f83acf6453d4a6a4b1070f3754">CodeGenOptLevel::None</a>) {</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>    <span class="comment">// Add a barrier before instruction selection so that we will not get</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>    <span class="comment">// deleted block address after enabling default outlining. See D99707 for</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>    <span class="comment">// more details.</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>    addPass(<a class="code hl_function" href="namespacellvm.html#aaa0546121ccb6a6f3638d0d692dbb5f8">createBarrierNoopPass</a>());</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  }</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="GlobalMerge_8cpp.html#ac8d706cc05787b7897af799445df6ab4">EnableGlobalMerge</a> == <a class="code hl_enumvalue" href="namespacellvm_1_1cl.html#a9241f2e42b7587b123c885d7a659ad44ad7c4bd83c337c86d34f6c2d8eba1e736">cl::BOU_TRUE</a>) {</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>    addPass(<a class="code hl_function" href="namespacellvm.html#a7a63cc8501e482b872896fef0f2efa43">createGlobalMergePass</a>(<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>, <span class="comment">/* MaxOffset */</span> 2047,</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>                                  <span class="comment">/* OnlyOptimizeForSize */</span> <span class="keyword">false</span>,</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>                                  <span class="comment">/* MergeExternalByDefault */</span> <span class="keyword">true</span>));</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>  }</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>}</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="keywordtype">void</span> RISCVPassConfig::addCodeGenPrepare() {</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>  <span class="keywordflow">if</span> (getOptLevel() != <a class="code hl_enumvalue" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2a6adf97f83acf6453d4a6a4b1070f3754">CodeGenOptLevel::None</a>)</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>    addPass(<a class="code hl_function" href="namespacellvm.html#a1d1fac35a424195b35f9986e09c767e0">createTypePromotionLegacyPass</a>());</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  <a class="code hl_function" href="classllvm_1_1TargetPassConfig.html#a3082a93fec84f7658664ce7b4840b15c">TargetPassConfig::addCodeGenPrepare</a>();</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>}</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="keywordtype">bool</span> RISCVPassConfig::addInstSelector() {</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>  addPass(<a class="code hl_function" href="namespacellvm.html#acbf879eebbdb64865b6b2d07053f5ab1">createRISCVISelDag</a>(getRISCVTargetMachine(), getOptLevel()));</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>}</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span> </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="keywordtype">bool</span> RISCVPassConfig::addIRTranslator() {</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  addPass(<span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1IRTranslator.html">IRTranslator</a>(getOptLevel()));</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>}</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="keywordtype">void</span> RISCVPassConfig::addPreLegalizeMachineIR() {</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>  <span class="keywordflow">if</span> (getOptLevel() == <a class="code hl_enumvalue" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2a6adf97f83acf6453d4a6a4b1070f3754">CodeGenOptLevel::None</a>) {</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>    addPass(<a class="code hl_function" href="namespacellvm.html#a70c0714a95f6f75bc3eeac8702ac5f40">createRISCVO0PreLegalizerCombiner</a>());</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>    addPass(<a class="code hl_function" href="namespacellvm.html#a6e3e9d476979a52caff15499714a7f3d">createRISCVPreLegalizerCombiner</a>());</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>  }</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>}</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span> </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="keywordtype">bool</span> RISCVPassConfig::addLegalizeMachineIR() {</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  addPass(<span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1Legalizer.html">Legalizer</a>());</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>}</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span> </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="keywordtype">void</span> RISCVPassConfig::addPreRegBankSelect() {</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <span class="keywordflow">if</span> (getOptLevel() != <a class="code hl_enumvalue" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2a6adf97f83acf6453d4a6a4b1070f3754">CodeGenOptLevel::None</a>)</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>    addPass(<a class="code hl_function" href="namespacellvm.html#a07eae818550c1a5d5f6d471e949339c7">createRISCVPostLegalizerCombiner</a>());</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>}</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span> </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="keywordtype">bool</span> RISCVPassConfig::addRegBankSelect() {</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  addPass(<span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1RegBankSelect.html">RegBankSelect</a>());</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>}</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span> </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="keywordtype">bool</span> RISCVPassConfig::addGlobalInstructionSelect() {</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  addPass(<span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1InstructionSelect.html">InstructionSelect</a>(getOptLevel()));</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>}</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span> </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="keywordtype">void</span> RISCVPassConfig::addPreSched2() {</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  addPass(<a class="code hl_function" href="namespacellvm.html#a2c8bc915c574473cf5c362d32e7ff9f7">createRISCVPostRAExpandPseudoPass</a>());</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <span class="comment">// Emit KCFI checks for indirect calls.</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  addPass(<a class="code hl_function" href="namespacellvm.html#a7647f86ce7db39f6024e16d41a1650ed">createKCFIPass</a>());</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>}</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span> </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="keywordtype">void</span> RISCVPassConfig::addPreEmitPass() {</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>  <span class="comment">// TODO: It would potentially be better to schedule copy propagation after</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>  <span class="comment">// expanding pseudos (in addPreEmitPass2). However, performing copy</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>  <span class="comment">// propagation after the machine outliner (which runs after addPreEmitPass)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  <span class="comment">// currently leads to incorrect code-gen, where copies to registers within</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>  <span class="comment">// outlined functions are removed erroneously.</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>-&gt;getOptLevel() &gt;= <a class="code hl_enumvalue" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2a7a1920d61156abc05a60135aefe8bc67">CodeGenOptLevel::Default</a> &amp;&amp;</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>      <a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#aab219e28b61b68315474ef1e16d4aeb0">EnableRISCVCopyPropagation</a>)</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>    addPass(<a class="code hl_function" href="namespacellvm.html#ae3d36829312751f45f383b1c4f95a52e">createMachineCopyPropagationPass</a>(<span class="keyword">true</span>));</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>  addPass(&amp;<a class="code hl_variable" href="namespacellvm.html#a6efaf90f46371b2a436e3d95530491fe">BranchRelaxationPassID</a>);</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>  addPass(<a class="code hl_function" href="namespacellvm.html#a74cb2ba499a28130da348235c347a571">createRISCVMakeCompressibleOptPass</a>());</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>}</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span> </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="keywordtype">void</span> RISCVPassConfig::addPreEmitPass2() {</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>-&gt;getOptLevel() != <a class="code hl_enumvalue" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2a6adf97f83acf6453d4a6a4b1070f3754">CodeGenOptLevel::None</a>) {</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>    addPass(<a class="code hl_function" href="namespacellvm.html#a1351236443b144a9ad67fce1f7dea838">createRISCVMoveMergePass</a>());</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>    <span class="comment">// Schedule PushPop Optimization before expansion of Pseudo instruction,</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>    <span class="comment">// ensuring return instruction is detected correctly.</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>    addPass(<a class="code hl_function" href="namespacellvm.html#a741bd04b6b04abb102a6c13e31c04a5d">createRISCVPushPopOptimizationPass</a>());</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  }</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  addPass(<a class="code hl_function" href="namespacellvm.html#ad41cab08dc876253930a3cac6afde84a">createRISCVExpandPseudoPass</a>());</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span> </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  <span class="comment">// Schedule the expansion of AMOs at the last possible moment, avoiding the</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  <span class="comment">// possibility for other passes to break the requirements for forward</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  <span class="comment">// progress in the LR/SC block.</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  addPass(<a class="code hl_function" href="namespacellvm.html#a2bb2ebbd4120567cb1062b5cce764fe2">createRISCVExpandAtomicPseudoPass</a>());</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  <span class="comment">// KCFI indirect call checks are lowered to a bundle.</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  addPass(<a class="code hl_function" href="namespacellvm.html#ab628faa2ee8b55120fb6b1545a346bfd">createUnpackMachineBundles</a>([&amp;](<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>    <span class="keywordflow">return</span> MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1GlobalValue.html#a739b30c811f1eece61b05320ddf44e5b">getParent</a>()-&gt;<a class="code hl_function" href="classllvm_1_1Module.html#afe43fb9222955bdceb316e851056f516">getModuleFlag</a>(<span class="stringliteral">&quot;kcfi&quot;</span>);</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  }));</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>}</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span> </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="keywordtype">void</span> RISCVPassConfig::addMachineSSAOptimization() {</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  addPass(<a class="code hl_function" href="namespacellvm.html#abc06baa2270331888dd4e68abbd4441c">createRISCVVectorPeepholePass</a>());</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span> </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  <a class="code hl_function" href="classllvm_1_1TargetPassConfig.html#a8e1dc65c445136e2e59dbee92ccd5f7d">TargetPassConfig::addMachineSSAOptimization</a>();</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#af61e3b73d9d43568caa834ee55305ec1">EnableMachineCombiner</a>)</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>    addPass(&amp;<a class="code hl_variable" href="namespacellvm.html#a62834da6fd24fb8766861fafa8c4049e">MachineCombinerID</a>);</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>-&gt;getTargetTriple().isRISCV64()) {</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>    addPass(<a class="code hl_function" href="namespacellvm.html#a9caa87fec78d097d9c193f174f45f903">createRISCVOptWInstrsPass</a>());</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  }</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>}</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="keywordtype">void</span> RISCVPassConfig::addPreRegAlloc() {</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>  addPass(<a class="code hl_function" href="namespacellvm.html#adaa029f7ed7de899e47b6ae7a6120f56">createRISCVPreRAExpandPseudoPass</a>());</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>-&gt;getOptLevel() != <a class="code hl_enumvalue" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2a6adf97f83acf6453d4a6a4b1070f3754">CodeGenOptLevel::None</a>)</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>    addPass(<a class="code hl_function" href="namespacellvm.html#a5a549303bf280815782bf81577d58776">createRISCVMergeBaseOffsetOptPass</a>());</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  addPass(<a class="code hl_function" href="namespacellvm.html#a31613c591f6cc634214309bb9792843c">createRISCVInsertReadWriteCSRPass</a>());</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>  addPass(<a class="code hl_function" href="namespacellvm.html#ae2b1f300c5180be6e27b6f08da1a3d3a">createRISCVInsertWriteVXRMPass</a>());</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span> </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  <span class="comment">// Run RISCVInsertVSETVLI after PHI elimination. On O1 and above do it after</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>  <span class="comment">// register coalescing so needVSETVLIPHI doesn&#39;t need to look through COPYs.</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="RISCVTargetMachine_8cpp.html#a7f207c1f2cf267e9ad3df8571f5d43d2">EnableVSETVLIAfterRVVRegAlloc</a>) {</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>-&gt;getOptLevel() == <a class="code hl_enumvalue" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2a6adf97f83acf6453d4a6a4b1070f3754">CodeGenOptLevel::None</a>)</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>      insertPass(&amp;<a class="code hl_variable" href="namespacellvm.html#ae50f7215c4832bcfb5ffb377f964e061">PHIEliminationID</a>, &amp;<a class="code hl_variable" href="namespacellvm.html#ab937bbfe98bd028538dcbb31545cf733">RISCVInsertVSETVLIID</a>);</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>      insertPass(&amp;<a class="code hl_variable" href="namespacellvm.html#a1a97dc750eaae6c6c05a7f2ab03cdffc">RegisterCoalescerID</a>, &amp;<a class="code hl_variable" href="namespacellvm.html#ab937bbfe98bd028538dcbb31545cf733">RISCVInsertVSETVLIID</a>);</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>  }</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>}</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span> </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="keywordtype">void</span> RISCVPassConfig::addFastRegAlloc() {</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>  addPass(&amp;<a class="code hl_variable" href="namespacellvm.html#a19f0d598a96bac224de3572f125e1e1b">InitUndefID</a>);</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>  <a class="code hl_function" href="classllvm_1_1TargetPassConfig.html#a8473cd921ce0dee1a2b3b0ab484708cc">TargetPassConfig::addFastRegAlloc</a>();</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>}</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span> </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="keywordtype">void</span> RISCVPassConfig::addPostRegAlloc() {</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>-&gt;getOptLevel() != <a class="code hl_enumvalue" href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2a6adf97f83acf6453d4a6a4b1070f3754">CodeGenOptLevel::None</a> &amp;&amp;</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>      <a class="code hl_variable" href="AArch64TargetMachine_8cpp.html#ab116eea21c829ed214f066676ba08711">EnableRedundantCopyElimination</a>)</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>    addPass(<a class="code hl_function" href="namespacellvm.html#a76150f5c071558a6335ef1a6d698fc15">createRISCVRedundantCopyEliminationPass</a>());</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>}</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span> </div>
<div class="foldopen" id="foldopen00579" data-start="{" data-end="}">
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#a2a82fa8c8dee39214b649d29529e053d">  579</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetMachine.html#a2a82fa8c8dee39214b649d29529e053d">RISCVTargetMachine::registerPassBuilderCallbacks</a>(<a class="code hl_class" href="classllvm_1_1PassBuilder.html">PassBuilder</a> &amp;<a class="code hl_function" href="PassBuilderBindings_8cpp.html#afd1501c49c84f3addfd108c2484f5674">PB</a>) {</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>  <a class="code hl_function" href="PassBuilderBindings_8cpp.html#afd1501c49c84f3addfd108c2484f5674">PB</a>.<a class="code hl_function" href="classllvm_1_1PassBuilder.html#a3a37b41d4336528168634988528da584">registerLateLoopOptimizationsEPCallback</a>([=](<a class="code hl_class" href="classllvm_1_1PassManager_3_01Loop_00_01LoopAnalysisManager_00_01LoopStandardAnalysisResults_01_6_00_01LPMUpdater_01_6_01_4.html">LoopPassManager</a> &amp;LPM,</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>                                                 <a class="code hl_class" href="classllvm_1_1OptimizationLevel.html">OptimizationLevel</a> Level) {</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>    LPM.<a class="code hl_function" href="classllvm_1_1PassManager_3_01Loop_00_01LoopAnalysisManager_00_01LoopStandardAnalysisResults_01_6_00_01LPMUpdater_01_6_01_4.html#a5d413be7ab519c4acdc9ab22625cf22b">addPass</a>(<a class="code hl_class" href="classllvm_1_1LoopIdiomVectorizePass.html">LoopIdiomVectorizePass</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a205029ee514828d0fb4988399ef3ece4af3b3369c27dc1c8355bcccdf3b7d5578">LoopIdiomVectorizeStyle::Predicated</a>));</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>  });</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>}</div>
</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span> </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><a class="code hl_struct" href="structllvm_1_1yaml_1_1MachineFunctionInfo.html">yaml::MachineFunctionInfo</a> *</div>
<div class="foldopen" id="foldopen00587" data-start="{" data-end="}">
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#a1d9524fd6d9f3f6315600e814ecbb8b6">  587</a></span><a class="code hl_function" href="classllvm_1_1RISCVTargetMachine.html#a1d9524fd6d9f3f6315600e814ecbb8b6">RISCVTargetMachine::createDefaultFuncInfoYAML</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code hl_struct" href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html">yaml::RISCVMachineFunctionInfo</a>();</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>}</div>
</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span> </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><a class="code hl_struct" href="structllvm_1_1yaml_1_1MachineFunctionInfo.html">yaml::MachineFunctionInfo</a> *</div>
<div class="foldopen" id="foldopen00592" data-start="{" data-end="}">
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#aa68ac83c10db70b622600472e9b38596">  592</a></span><a class="code hl_function" href="classllvm_1_1RISCVTargetMachine.html#aa68ac83c10db70b622600472e9b38596">RISCVTargetMachine::convertFuncInfoToYAML</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>  <span class="keyword">const</span> <span class="keyword">auto</span> *MFI = MF.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1RISCVMachineFunctionInfo.html">RISCVMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code hl_struct" href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html">yaml::RISCVMachineFunctionInfo</a>(*MFI);</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>}</div>
</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span> </div>
<div class="foldopen" id="foldopen00597" data-start="{" data-end="}">
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#ac44c40ffe6213c3edb995e9ccc5fe9cd">  597</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetMachine.html#ac44c40ffe6213c3edb995e9ccc5fe9cd">RISCVTargetMachine::parseMachineFunctionInfo</a>(</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1yaml_1_1MachineFunctionInfo.html">yaml::MachineFunctionInfo</a> &amp;MFI, <a class="code hl_struct" href="structllvm_1_1PerFunctionMIParsingState.html">PerFunctionMIParsingState</a> &amp;PFS,</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>    <a class="code hl_class" href="classllvm_1_1SMDiagnostic.html">SMDiagnostic</a> &amp;<a class="code hl_class" href="classllvm_1_1Error.html">Error</a>, <a class="code hl_class" href="classllvm_1_1SMRange.html">SMRange</a> &amp;SourceRange)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>  <span class="keyword">const</span> <span class="keyword">auto</span> &amp;YamlMFI =</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_struct" href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html">yaml::RISCVMachineFunctionInfo</a> &amp;<span class="keyword">&gt;</span>(MFI);</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>  PFS.<a class="code hl_variable" href="structllvm_1_1PerFunctionMIParsingState.html#ae7f8c6f160583712d2adaafb4cca24fe">MF</a>.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">getInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1RISCVMachineFunctionInfo.html">RISCVMachineFunctionInfo</a>&gt;()-&gt;initializeBaseYamlFields(YamlMFI);</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>}</div>
</div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64TargetMachine_8cpp_html_a2e23d3db2edb9b94dd6df4f78d8a4166"><div class="ttname"><a href="AArch64TargetMachine_8cpp.html#a2e23d3db2edb9b94dd6df4f78d8a4166">EnableSinkFold</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSinkFold(&quot;aarch64-enable-sink-fold&quot;, cl::desc(&quot;Enable sinking and folding of instruction copies&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="aAArch64TargetMachine_8cpp_html_ab116eea21c829ed214f066676ba08711"><div class="ttname"><a href="AArch64TargetMachine_8cpp.html#ab116eea21c829ed214f066676ba08711">EnableRedundantCopyElimination</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableRedundantCopyElimination(&quot;aarch64-enable-copyelim&quot;, cl::desc(&quot;Enable the redundant copy elimination pass&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="aAArch64TargetMachine_8cpp_html_ac4c62565f35006824b9f25fe3ae028cc"><div class="ttname"><a href="AArch64TargetMachine_8cpp.html#ac4c62565f35006824b9f25fe3ae028cc">EnableLoopDataPrefetch</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableLoopDataPrefetch(&quot;aarch64-enable-loop-data-prefetch&quot;, cl::Hidden, cl::desc(&quot;Enable the loop data prefetch pass&quot;), cl::init(true))</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a9cb3a7d37a9414f3dc2cdca773d6dee6"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a></div><div class="ttdeci">static GCRegistry::Add&lt; StatepointGC &gt; D(&quot;statepoint-example&quot;, &quot;an example strategy for statepoint&quot;)</div></div>
<div class="ttc" id="aCodeGen_2Passes_8h_html"><div class="ttname"><a href="CodeGen_2Passes_8h.html">Passes.h</a></div></div>
<div class="ttc" id="aCompiler_8h_html_adeb6f14d9f377993d79fae2efb34ecac"><div class="ttname"><a href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a></div><div class="ttdeci">#define LLVM_EXTERNAL_VISIBILITY</div><div class="ttdef"><b>Definition</b> <a href="Compiler_8h_source.html#l00135">Compiler.h:135</a></div></div>
<div class="ttc" id="aErlangGCPrinter_8cpp_html_a7ad930f7345a8faa5e6132305e2a6f49"><div class="ttname"><a href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; ErlangGCPrinter &gt; X(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="aFormattedStream_8h_html"><div class="ttname"><a href="FormattedStream_8h.html">FormattedStream.h</a></div></div>
<div class="ttc" id="aGlobalMerge_8cpp_html_ac8d706cc05787b7897af799445df6ab4"><div class="ttname"><a href="GlobalMerge_8cpp.html#ac8d706cc05787b7897af799445df6ab4">EnableGlobalMerge</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableGlobalMerge(&quot;enable-global-merge&quot;, cl::Hidden, cl::desc(&quot;Enable the global merge pass&quot;), cl::init(true))</div></div>
<div class="ttc" id="aIPO_8h_html"><div class="ttname"><a href="IPO_8h.html">IPO.h</a></div></div>
<div class="ttc" id="aIRTranslator_8h_html"><div class="ttname"><a href="IRTranslator_8h.html">IRTranslator.h</a></div><div class="ttdoc">This file declares the IRTranslator pass.</div></div>
<div class="ttc" id="aInitializePasses_8h_html"><div class="ttname"><a href="InitializePasses_8h.html">InitializePasses.h</a></div></div>
<div class="ttc" id="aInstructionSelect_8h_html"><div class="ttname"><a href="InstructionSelect_8h.html">InstructionSelect.h</a></div></div>
<div class="ttc" id="aLVOptions_8cpp_html_ab4088b7a11f3cbc38ac16a6e9c72494e"><div class="ttname"><a href="LVOptions_8cpp.html#ab4088b7a11f3cbc38ac16a6e9c72494e">Options</a></div><div class="ttdeci">static LVOptions Options</div><div class="ttdef"><b>Definition</b> <a href="LVOptions_8cpp_source.html#l00025">LVOptions.cpp:25</a></div></div>
<div class="ttc" id="aLanaiTargetMachine_8cpp_html_a2945c21ef2009948032eb7476fd1c89e"><div class="ttname"><a href="LanaiTargetMachine_8cpp.html#a2945c21ef2009948032eb7476fd1c89e">computeDataLayout</a></div><div class="ttdeci">static std::string computeDataLayout()</div><div class="ttdef"><b>Definition</b> <a href="LanaiTargetMachine_8cpp_source.html#l00043">LanaiTargetMachine.cpp:43</a></div></div>
<div class="ttc" id="aLegalizer_8h_html"><div class="ttname"><a href="Legalizer_8h.html">Legalizer.h</a></div></div>
<div class="ttc" id="aLoopIdiomVectorize_8h_html"><div class="ttname"><a href="LoopIdiomVectorize_8h.html">LoopIdiomVectorize.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMIParser_8h_html"><div class="ttname"><a href="MIParser_8h.html">MIParser.h</a></div></div>
<div class="ttc" id="aMIRYamlMapping_8h_html"><div class="ttname"><a href="MIRYamlMapping_8h.html">MIRYamlMapping.h</a></div></div>
<div class="ttc" id="aMachineScheduler_8h_html"><div class="ttname"><a href="MachineScheduler_8h.html">MachineScheduler.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01928">MachineSink.cpp:1928</a></div></div>
<div class="ttc" id="aMacroFusion_8h_html"><div class="ttname"><a href="MacroFusion_8h.html">MacroFusion.h</a></div></div>
<div class="ttc" id="aOcamlGCPrinter_8cpp_html_a93c84752b140ee7b31646fc34cfa0dc2"><div class="ttname"><a href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; OcamlGCMetadataPrinter &gt; Y(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible collector&quot;)</div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_ab76052bb166c65901edb603a3e1f03ab"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a></div><div class="ttdeci">const char LLVMTargetMachineRef TM</div><div class="ttdef"><b>Definition</b> <a href="PassBuilderBindings_8cpp_source.html#l00048">PassBuilderBindings.cpp:48</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_afd1501c49c84f3addfd108c2484f5674"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#afd1501c49c84f3addfd108c2484f5674">PB</a></div><div class="ttdeci">PassBuilder PB(Machine, PassOpts-&gt;PTO, std::nullopt, &amp;PIC)</div></div>
<div class="ttc" id="aRISCVBaseInfo_8h_html"><div class="ttname"><a href="RISCVBaseInfo_8h.html">RISCVBaseInfo.h</a></div></div>
<div class="ttc" id="aRISCVMachineFunctionInfo_8h_html"><div class="ttname"><a href="RISCVMachineFunctionInfo_8h.html">RISCVMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aRISCVTargetInfo_8h_html"><div class="ttname"><a href="RISCVTargetInfo_8h.html">RISCVTargetInfo.h</a></div></div>
<div class="ttc" id="aRISCVTargetMachine_8cpp_html_a0ce6e1e7937f99fa79321a58af27993c"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#a0ce6e1e7937f99fa79321a58af27993c">EnableRedundantCopyElimination</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableRedundantCopyElimination(&quot;riscv-enable-copyelim&quot;, cl::desc(&quot;Enable the redundant copy elimination pass&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="aRISCVTargetMachine_8cpp_html_a3ebe34155cc6d055cbbe75c17110fa49"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#a3ebe34155cc6d055cbbe75c17110fa49">EnableSinkFold</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSinkFold(&quot;riscv-enable-sink-fold&quot;, cl::desc(&quot;Enable sinking and folding of instruction copies&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="aRISCVTargetMachine_8cpp_html_a52ed3b8ef93bc4f64465136ae4461106"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#a52ed3b8ef93bc4f64465136ae4461106">EnableLoopDataPrefetch</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableLoopDataPrefetch(&quot;riscv-enable-loop-data-prefetch&quot;, cl::Hidden, cl::desc(&quot;Enable the loop data prefetch pass&quot;), cl::init(true))</div></div>
<div class="ttc" id="aRISCVTargetMachine_8cpp_html_a5c49454ae268527fd02f0746dd35c409"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#a5c49454ae268527fd02f0746dd35c409">RVVVectorBitsMaxOpt</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; RVVVectorBitsMaxOpt(&quot;riscv-v-vector-bits-max&quot;, cl::desc(&quot;Assume V extension vector registers are at most this big, &quot; &quot;with zero meaning no maximum size is assumed.&quot;), cl::init(0), cl::Hidden)</div></div>
<div class="ttc" id="aRISCVTargetMachine_8cpp_html_a63a182b819dc7dfea9152629d4ce39a9"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#a63a182b819dc7dfea9152629d4ce39a9">EnableGlobalMerge</a></div><div class="ttdeci">static cl::opt&lt; cl::boolOrDefault &gt; EnableGlobalMerge(&quot;riscv-enable-global-merge&quot;, cl::Hidden, cl::desc(&quot;Enable the global merge pass&quot;))</div></div>
<div class="ttc" id="aRISCVTargetMachine_8cpp_html_a7f207c1f2cf267e9ad3df8571f5d43d2"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#a7f207c1f2cf267e9ad3df8571f5d43d2">EnableVSETVLIAfterRVVRegAlloc</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableVSETVLIAfterRVVRegAlloc(&quot;riscv-vsetvl-after-rvv-regalloc&quot;, cl::Hidden, cl::desc(&quot;Insert vsetvls after vector register allocation&quot;), cl::init(true))</div></div>
<div class="ttc" id="aRISCVTargetMachine_8cpp_html_a8b9a09dbbf4b2bacd980a00284a2c143"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#a8b9a09dbbf4b2bacd980a00284a2c143">LLVMInitializeRISCVTarget</a></div><div class="ttdeci">LLVM_EXTERNAL_VISIBILITY void LLVMInitializeRISCVTarget()</div><div class="ttdef"><b>Definition</b> <a href="#l00106">RISCVTargetMachine.cpp:106</a></div></div>
<div class="ttc" id="aRISCVTargetMachine_8cpp_html_aab219e28b61b68315474ef1e16d4aeb0"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#aab219e28b61b68315474ef1e16d4aeb0">EnableRISCVCopyPropagation</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableRISCVCopyPropagation(&quot;riscv-enable-copy-propagation&quot;, cl::desc(&quot;Enable the copy propagation with RISC-V copy instr&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="aRISCVTargetMachine_8cpp_html_aba3fc47199afc874e828812c98b1939d"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#aba3fc47199afc874e828812c98b1939d">RVVVectorBitsMinOpt</a></div><div class="ttdeci">static cl::opt&lt; int &gt; RVVVectorBitsMinOpt(&quot;riscv-v-vector-bits-min&quot;, cl::desc(&quot;Assume V extension vector registers are at least this big, &quot; &quot;with zero meaning no minimum size is assumed. A value of -1 &quot; &quot;means use Zvl*b extension. This is primarily used to enable &quot; &quot;autovectorization with fixed width vectors.&quot;), cl::init(-1), cl::Hidden)</div></div>
<div class="ttc" id="aRISCVTargetMachine_8cpp_html_adcedc755a8272f96059255799a2b5e21"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#adcedc755a8272f96059255799a2b5e21">EnableRISCVDeadRegisterElimination</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableRISCVDeadRegisterElimination(&quot;riscv-enable-dead-defs&quot;, cl::Hidden, cl::desc(&quot;Enable the pass that removes dead&quot; &quot; definitons and replaces stores to&quot; &quot; them with stores to x0&quot;), cl::init(true))</div></div>
<div class="ttc" id="aRISCVTargetMachine_8cpp_html_af61e3b73d9d43568caa834ee55305ec1"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#af61e3b73d9d43568caa834ee55305ec1">EnableMachineCombiner</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableMachineCombiner(&quot;riscv-enable-machine-combiner&quot;, cl::desc(&quot;Enable the machine combiner pass&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="aRISCVTargetMachine_8cpp_html_afc0ad811a65b416ef4961388de4c001e"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#afc0ad811a65b416ef4961388de4c001e">EnableMISchedLoadClustering</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableMISchedLoadClustering(&quot;riscv-misched-load-clustering&quot;, cl::Hidden, cl::desc(&quot;Enable load clustering in the machine scheduler&quot;), cl::init(false))</div></div>
<div class="ttc" id="aRISCVTargetMachine_8h_html"><div class="ttname"><a href="RISCVTargetMachine_8h.html">RISCVTargetMachine.h</a></div></div>
<div class="ttc" id="aRISCVTargetObjectFile_8h_html"><div class="ttname"><a href="RISCVTargetObjectFile_8h.html">RISCVTargetObjectFile.h</a></div></div>
<div class="ttc" id="aRISCVTargetTransformInfo_8h_html"><div class="ttname"><a href="RISCVTargetTransformInfo_8h.html">RISCVTargetTransformInfo.h</a></div><div class="ttdoc">This file defines a TargetTransformInfo::Concept conforming object specific to the RISC-V target mach...</div></div>
<div class="ttc" id="aRISCV_8h_html"><div class="ttname"><a href="RISCV_8h.html">RISCV.h</a></div></div>
<div class="ttc" id="aRegAllocRegistry_8h_html"><div class="ttname"><a href="RegAllocRegistry_8h.html">RegAllocRegistry.h</a></div></div>
<div class="ttc" id="aRegBankSelect_8h_html"><div class="ttname"><a href="RegBankSelect_8h.html">RegBankSelect.h</a></div><div class="ttdoc">This file describes the interface of the MachineFunctionPass responsible for assigning the generic vi...</div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSIMachineFunctionInfo_8cpp_html_a6c3673d61ea1313b5546587d80bdbe83"><div class="ttname"><a href="SIMachineFunctionInfo_8cpp.html#a6c3673d61ea1313b5546587d80bdbe83">getTM</a></div><div class="ttdeci">const GCNTargetMachine &amp; getTM(const GCNSubtarget *STI)</div><div class="ttdef"><b>Definition</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00033">SIMachineFunctionInfo.cpp:33</a></div></div>
<div class="ttc" id="aSTLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div><div class="ttdoc">This file contains some templates that are useful if you are working with the STL at all.</div></div>
<div class="ttc" id="aScalar_8h_html"><div class="ttname"><a href="Scalar_8h.html">Scalar.h</a></div></div>
<div class="ttc" id="aTargetLoweringObjectFileImpl_8h_html"><div class="ttname"><a href="TargetLoweringObjectFileImpl_8h.html">TargetLoweringObjectFileImpl.h</a></div></div>
<div class="ttc" id="aTargetOptions_8h_html"><div class="ttname"><a href="TargetOptions_8h.html">TargetOptions.h</a></div></div>
<div class="ttc" id="aTargetPassConfig_8cpp_html_a28529cf510b576b2120abfad90d6a9c3"><div class="ttname"><a href="TargetPassConfig_8cpp.html#a28529cf510b576b2120abfad90d6a9c3">useDefaultRegisterAllocator</a></div><div class="ttdeci">static FunctionPass * useDefaultRegisterAllocator()</div><div class="ttdoc">-regalloc=... command line option.</div><div class="ttdef"><b>Definition</b> <a href="TargetPassConfig_8cpp_source.html#l01077">TargetPassConfig.cpp:1077</a></div></div>
<div class="ttc" id="aTargetPassConfig_8h_html"><div class="ttname"><a href="TargetPassConfig_8h.html">TargetPassConfig.h</a></div><div class="ttdoc">Target-Independent Code Generator Pass Configuration Options pass.</div></div>
<div class="ttc" id="aTargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="aTargetTransformInfo_8h_html"><div class="ttname"><a href="TargetTransformInfo_8h.html">TargetTransformInfo.h</a></div><div class="ttdoc">This pass exposes codegen information to IR-level passes.</div></div>
<div class="ttc" id="aclassFunctionPassCtor_html"><div class="ttname"><a href="classFunctionPassCtor.html">FunctionPassCtor</a></div></div>
<div class="ttc" id="aclassT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="aclassllvm_1_1Attribute_html"><div class="ttname"><a href="classllvm_1_1Attribute.html">llvm::Attribute</a></div><div class="ttdoc">Functions, function parameters, and return types can have attributes to indicate how they should be t...</div><div class="ttdef"><b>Definition</b> <a href="Attributes_8h_source.html#l00067">Attributes.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1Attribute_html_a190a29f5df3964b269383c0d6fba0ea9"><div class="ttname"><a href="classllvm_1_1Attribute.html#a190a29f5df3964b269383c0d6fba0ea9">llvm::Attribute::getVScaleRangeMax</a></div><div class="ttdeci">std::optional&lt; unsigned &gt; getVScaleRangeMax() const</div><div class="ttdoc">Returns the maximum value for the vscale_range attribute or std::nullopt when unknown.</div><div class="ttdef"><b>Definition</b> <a href="Attributes_8cpp_source.html#l00465">Attributes.cpp:465</a></div></div>
<div class="ttc" id="aclassllvm_1_1Attribute_html_a2340c9d2c47ffa7fc07568ba059b62a2"><div class="ttname"><a href="classllvm_1_1Attribute.html#a2340c9d2c47ffa7fc07568ba059b62a2">llvm::Attribute::getVScaleRangeMin</a></div><div class="ttdeci">unsigned getVScaleRangeMin() const</div><div class="ttdoc">Returns the minimum value for the vscale_range attribute.</div><div class="ttdef"><b>Definition</b> <a href="Attributes_8cpp_source.html#l00459">Attributes.cpp:459</a></div></div>
<div class="ttc" id="aclassllvm_1_1Attribute_html_a968930aea9d9efa8d46dd890fce75643"><div class="ttname"><a href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">llvm::Attribute::getValueAsString</a></div><div class="ttdeci">StringRef getValueAsString() const</div><div class="ttdoc">Return the attribute's value as a string.</div><div class="ttdef"><b>Definition</b> <a href="Attributes_8cpp_source.html#l00391">Attributes.cpp:391</a></div></div>
<div class="ttc" id="aclassllvm_1_1Attribute_html_adf4d22686e85732b2fef71e3c45531c6"><div class="ttname"><a href="classllvm_1_1Attribute.html#adf4d22686e85732b2fef71e3c45531c6">llvm::Attribute::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Return true if the attribute is any kind of attribute.</div><div class="ttdef"><b>Definition</b> <a href="Attributes_8h_source.html#l00203">Attributes.h:203</a></div></div>
<div class="ttc" id="aclassllvm_1_1BumpPtrAllocatorImpl_html"><div class="ttname"><a href="classllvm_1_1BumpPtrAllocatorImpl.html">llvm::BumpPtrAllocatorImpl</a></div><div class="ttdoc">Allocate memory in an ever growing pool, as if by bump-pointer.</div><div class="ttdef"><b>Definition</b> <a href="Allocator_8h_source.html#l00063">Allocator.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1Error_html"><div class="ttname"><a href="classllvm_1_1Error.html">llvm::Error</a></div><div class="ttdoc">Lightweight error class with error context and mandatory checking.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Support_2Error_8h_source.html#l00160">Error.h:160</a></div></div>
<div class="ttc" id="aclassllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdoc">FunctionPass class - This class is used to implement most global optimizations.</div><div class="ttdef"><b>Definition</b> <a href="Pass_8h_source.html#l00311">Pass.h:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition</b> <a href="SandboxIR_8h_source.html#l00906">SandboxIR.h:906</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html_a739b30c811f1eece61b05320ddf44e5b"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a739b30c811f1eece61b05320ddf44e5b">llvm::GlobalValue::getParent</a></div><div class="ttdeci">Module * getParent()</div><div class="ttdoc">Get the module that this global value is contained inside of...</div><div class="ttdef"><b>Definition</b> <a href="GlobalValue_8h_source.html#l00656">GlobalValue.h:656</a></div></div>
<div class="ttc" id="aclassllvm_1_1IRTranslator_html"><div class="ttname"><a href="classllvm_1_1IRTranslator.html">llvm::IRTranslator</a></div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8h_source.html#l00066">IRTranslator.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstructionSelect_html"><div class="ttname"><a href="classllvm_1_1InstructionSelect.html">llvm::InstructionSelect</a></div><div class="ttdoc">This pass is responsible for selecting generic machine instructions to target-specific instructions.</div><div class="ttdef"><b>Definition</b> <a href="InstructionSelect_8h_source.html#l00033">InstructionSelect.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMTargetMachine_html"><div class="ttname"><a href="classllvm_1_1LLVMTargetMachine.html">llvm::LLVMTargetMachine</a></div><div class="ttdoc">This class describes a target machine that is implemented with the LLVM target-independent code gener...</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Target_2TargetMachine_8h_source.html#l00442">TargetMachine.h:442</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMTargetMachine_html_a4f84fe02fb9aea1073bb509fd6e10b5a"><div class="ttname"><a href="classllvm_1_1LLVMTargetMachine.html#a4f84fe02fb9aea1073bb509fd6e10b5a">llvm::LLVMTargetMachine::initAsmInfo</a></div><div class="ttdeci">void initAsmInfo()</div><div class="ttdef"><b>Definition</b> <a href="LLVMTargetMachine_8cpp_source.html#l00045">LLVMTargetMachine.cpp:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1Legalizer_html"><div class="ttname"><a href="classllvm_1_1Legalizer.html">llvm::Legalizer</a></div><div class="ttdef"><b>Definition</b> <a href="Legalizer_8h_source.html#l00037">Legalizer.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1LoopIdiomVectorizePass_html"><div class="ttname"><a href="classllvm_1_1LoopIdiomVectorizePass.html">llvm::LoopIdiomVectorizePass</a></div><div class="ttdef"><b>Definition</b> <a href="LoopIdiomVectorize_8h_source.html#l00018">LoopIdiomVectorize.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCTargetOptions_html_abe45569eb1fc361fe06c7eaa6eb560d2"><div class="ttname"><a href="classllvm_1_1MCTargetOptions.html#abe45569eb1fc361fe06c7eaa6eb560d2">llvm::MCTargetOptions::getABIName</a></div><div class="ttdeci">StringRef getABIName() const</div><div class="ttdoc">getABIName - If this returns a non-empty string this represents the textual name of the ABI that we w...</div><div class="ttdef"><b>Definition</b> <a href="MCTargetOptions_8cpp_source.html#l00024">MCTargetOptions.cpp:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1MDString_html"><div class="ttname"><a href="classllvm_1_1MDString.html">llvm::MDString</a></div><div class="ttdoc">A single uniqued string.</div><div class="ttdef"><b>Definition</b> <a href="Metadata_8h_source.html#l00720">Metadata.h:720</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a977ddce262de45c645be23d951066351"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00683">MachineFunction.h:683</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab7feae1932b436c8630e247166ec42b7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab7feae1932b436c8630e247166ec42b7">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00815">MachineFunction.h:815</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html_afe43fb9222955bdceb316e851056f516"><div class="ttname"><a href="classllvm_1_1Module.html#afe43fb9222955bdceb316e851056f516">llvm::Module::getModuleFlag</a></div><div class="ttdeci">Metadata * getModuleFlag(StringRef Key) const</div><div class="ttdoc">Return the corresponding value if Key appears in module flags, otherwise return null.</div><div class="ttdef"><b>Definition</b> <a href="Module_8cpp_source.html#l00333">Module.cpp:333</a></div></div>
<div class="ttc" id="aclassllvm_1_1OptimizationLevel_html"><div class="ttname"><a href="classllvm_1_1OptimizationLevel.html">llvm::OptimizationLevel</a></div><div class="ttdef"><b>Definition</b> <a href="OptimizationLevel_8h_source.html#l00022">OptimizationLevel.h:22</a></div></div>
<div class="ttc" id="aclassllvm_1_1PassBuilder_html"><div class="ttname"><a href="classllvm_1_1PassBuilder.html">llvm::PassBuilder</a></div><div class="ttdoc">This class provides access to building LLVM's passes.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Passes_2PassBuilder_8h_source.html#l00106">PassBuilder.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1PassBuilder_html_a3a37b41d4336528168634988528da584"><div class="ttname"><a href="classllvm_1_1PassBuilder.html#a3a37b41d4336528168634988528da584">llvm::PassBuilder::registerLateLoopOptimizationsEPCallback</a></div><div class="ttdeci">void registerLateLoopOptimizationsEPCallback(const std::function&lt; void(LoopPassManager &amp;, OptimizationLevel)&gt; &amp;C)</div><div class="ttdoc">Register a callback for a default optimizer pipeline extension point.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Passes_2PassBuilder_8h_source.html#l00420">PassBuilder.h:420</a></div></div>
<div class="ttc" id="aclassllvm_1_1PassManager_3_01Loop_00_01LoopAnalysisManager_00_01LoopStandardAnalysisResults_01_6_00_01LPMUpdater_01_6_01_4_html"><div class="ttname"><a href="classllvm_1_1PassManager_3_01Loop_00_01LoopAnalysisManager_00_01LoopStandardAnalysisResults_01_6_00_01LPMUpdater_01_6_01_4.html">llvm::PassManager&lt; Loop, LoopAnalysisManager, LoopStandardAnalysisResults &amp;, LPMUpdater &amp; &gt;</a></div><div class="ttdef"><b>Definition</b> <a href="LoopPassManager_8h_source.html#l00070">LoopPassManager.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1PassManager_3_01Loop_00_01LoopAnalysisManager_00_01LoopStandardAnalysisResults_01_6_00_01LPMUpdater_01_6_01_4_html_a5d413be7ab519c4acdc9ab22625cf22b"><div class="ttname"><a href="classllvm_1_1PassManager_3_01Loop_00_01LoopAnalysisManager_00_01LoopStandardAnalysisResults_01_6_00_01LPMUpdater_01_6_01_4.html#a5d413be7ab519c4acdc9ab22625cf22b">llvm::PassManager&lt; Loop, LoopAnalysisManager, LoopStandardAnalysisResults &amp;, LPMUpdater &amp; &gt;::addPass</a></div><div class="ttdeci">LLVM_ATTRIBUTE_MINSIZE std::enable_if_t&lt; is_detected&lt; HasRunOnLoopT, PassT &gt;::value &gt; addPass(PassT &amp;&amp;Pass)</div><div class="ttdef"><b>Definition</b> <a href="LoopPassManager_8h_source.html#l00108">LoopPassManager.h:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1PassRegistry_html_a05a729900b76c89e808c6c3094921b2f"><div class="ttname"><a href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">llvm::PassRegistry::getPassRegistry</a></div><div class="ttdeci">static PassRegistry * getPassRegistry()</div><div class="ttdoc">getPassRegistry - Access the global registry object, which is automatically initialized at applicatio...</div><div class="ttdef"><b>Definition</b> <a href="PassRegistry_8cpp_source.html#l00024">PassRegistry.cpp:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVELFTargetObjectFile_html"><div class="ttname"><a href="classllvm_1_1RISCVELFTargetObjectFile.html">llvm::RISCVELFTargetObjectFile</a></div><div class="ttdoc">This implementation is used for RISC-V ELF targets.</div><div class="ttdef"><b>Definition</b> <a href="RISCVTargetObjectFile_8h_source.html#l00017">RISCVTargetObjectFile.h:17</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1RISCVMachineFunctionInfo.html">llvm::RISCVMachineFunctionInfo</a></div><div class="ttdoc">RISCVMachineFunctionInfo - This class is derived from MachineFunctionInfo and contains private RISCV-...</div><div class="ttdef"><b>Definition</b> <a href="RISCVMachineFunctionInfo_8h_source.html#l00047">RISCVMachineFunctionInfo.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html">llvm::RISCVSubtarget</a></div><div class="ttdef"><b>Definition</b> <a href="RISCVSubtarget_8h_source.html#l00059">RISCVSubtarget.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTTIImpl_html"><div class="ttname"><a href="classllvm_1_1RISCVTTIImpl.html">llvm::RISCVTTIImpl</a></div><div class="ttdef"><b>Definition</b> <a href="RISCVTargetTransformInfo_8h_source.html#l00029">RISCVTargetTransformInfo.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html">llvm::RISCVTargetMachine</a></div><div class="ttdef"><b>Definition</b> <a href="RISCVTargetMachine_8h_source.html#l00024">RISCVTargetMachine.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html_a1d9524fd6d9f3f6315600e814ecbb8b6"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#a1d9524fd6d9f3f6315600e814ecbb8b6">llvm::RISCVTargetMachine::createDefaultFuncInfoYAML</a></div><div class="ttdeci">yaml::MachineFunctionInfo * createDefaultFuncInfoYAML() const override</div><div class="ttdoc">Allocate and return a default initialized instance of the YAML representation for the MachineFunction...</div><div class="ttdef"><b>Definition</b> <a href="#l00587">RISCVTargetMachine.cpp:587</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html_a263886b11be7dae786aa918f70e909b8"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#a263886b11be7dae786aa918f70e909b8">llvm::RISCVTargetMachine::RISCVTargetMachine</a></div><div class="ttdeci">RISCVTargetMachine(const Target &amp;T, const Triple &amp;TT, StringRef CPU, StringRef FS, const TargetOptions &amp;Options, std::optional&lt; Reloc::Model &gt; RM, std::optional&lt; CodeModel::Model &gt; CM, CodeGenOptLevel OL, bool JIT)</div><div class="ttdef"><b>Definition</b> <a href="#l00155">RISCVTargetMachine.cpp:155</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html_a29d52f5216630967e27a763c1cdf2504"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#a29d52f5216630967e27a763c1cdf2504">llvm::RISCVTargetMachine::createPassConfig</a></div><div class="ttdeci">TargetPassConfig * createPassConfig(PassManagerBase &amp;PM) override</div><div class="ttdoc">Create a pass configuration object to be used by addPassToEmitX methods for generating a pipeline of ...</div><div class="ttdef"><b>Definition</b> <a href="#l00379">RISCVTargetMachine.cpp:379</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html_a2a82fa8c8dee39214b649d29529e053d"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#a2a82fa8c8dee39214b649d29529e053d">llvm::RISCVTargetMachine::registerPassBuilderCallbacks</a></div><div class="ttdeci">void registerPassBuilderCallbacks(PassBuilder &amp;PB) override</div><div class="ttdoc">Allow the target to modify the pass pipeline.</div><div class="ttdef"><b>Definition</b> <a href="#l00579">RISCVTargetMachine.cpp:579</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html_a34fb8a9e9b7d77d47c733f788357f612"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#a34fb8a9e9b7d77d47c733f788357f612">llvm::RISCVTargetMachine::isNoopAddrSpaceCast</a></div><div class="ttdeci">bool isNoopAddrSpaceCast(unsigned SrcAS, unsigned DstAS) const override</div><div class="ttdoc">Returns true if a cast between SrcAS and DestAS is a noop.</div><div class="ttdef"><b>Definition</b> <a href="#l00268">RISCVTargetMachine.cpp:268</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html_a444697b4838267370f22740c1af730aa"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#a444697b4838267370f22740c1af730aa">llvm::RISCVTargetMachine::getTargetTransformInfo</a></div><div class="ttdeci">TargetTransformInfo getTargetTransformInfo(const Function &amp;F) const override</div><div class="ttdoc">Get a TargetTransformInfo implementation for the target.</div><div class="ttdef"><b>Definition</b> <a href="#l00260">RISCVTargetMachine.cpp:260</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html_a98eb1677d127d88cfee4aa4c2cef9292"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#a98eb1677d127d88cfee4aa4c2cef9292">llvm::RISCVTargetMachine::createMachineFunctionInfo</a></div><div class="ttdeci">MachineFunctionInfo * createMachineFunctionInfo(BumpPtrAllocator &amp;Allocator, const Function &amp;F, const TargetSubtargetInfo *STI) const override</div><div class="ttdoc">Create the target's instance of MachineFunctionInfo.</div><div class="ttdef"><b>Definition</b> <a href="#l00252">RISCVTargetMachine.cpp:252</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html_aa68ac83c10db70b622600472e9b38596"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#aa68ac83c10db70b622600472e9b38596">llvm::RISCVTargetMachine::convertFuncInfoToYAML</a></div><div class="ttdeci">yaml::MachineFunctionInfo * convertFuncInfoToYAML(const MachineFunction &amp;MF) const override</div><div class="ttdoc">Allocate and initialize an instance of the YAML representation of the MachineFunctionInfo.</div><div class="ttdef"><b>Definition</b> <a href="#l00592">RISCVTargetMachine.cpp:592</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html_ac44c40ffe6213c3edb995e9ccc5fe9cd"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#ac44c40ffe6213c3edb995e9ccc5fe9cd">llvm::RISCVTargetMachine::parseMachineFunctionInfo</a></div><div class="ttdeci">bool parseMachineFunctionInfo(const yaml::MachineFunctionInfo &amp;, PerFunctionMIParsingState &amp;PFS, SMDiagnostic &amp;Error, SMRange &amp;SourceRange) const override</div><div class="ttdoc">Parse out the target's MachineFunctionInfo from the YAML reprsentation.</div><div class="ttdef"><b>Definition</b> <a href="#l00597">RISCVTargetMachine.cpp:597</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html_ad35e7c19f1821c42607d4b22884d3e48"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#ad35e7c19f1821c42607d4b22884d3e48">llvm::RISCVTargetMachine::getSubtargetImpl</a></div><div class="ttdeci">const RISCVSubtarget * getSubtargetImpl() const =delete</div></div>
<div class="ttc" id="aclassllvm_1_1RegBankSelect_html"><div class="ttname"><a href="classllvm_1_1RegBankSelect.html">llvm::RegBankSelect</a></div><div class="ttdoc">This pass implements the reg bank selector pass used in the GlobalISel pipeline.</div><div class="ttdef"><b>Definition</b> <a href="RegBankSelect_8h_source.html#l00091">RegBankSelect.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterPassParser_html"><div class="ttname"><a href="classllvm_1_1RegisterPassParser.html">llvm::RegisterPassParser</a></div><div class="ttdoc">RegisterPassParser class - Handle the addition of new machine passes.</div><div class="ttdef"><b>Definition</b> <a href="MachinePassRegistry_8h_source.html#l00135">MachinePassRegistry.h:138</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterRegAllocBase_html"><div class="ttname"><a href="classllvm_1_1RegisterRegAllocBase.html">llvm::RegisterRegAllocBase</a></div><div class="ttdoc">RegisterRegAllocBase class - Track the registration of register allocators.</div><div class="ttdef"><b>Definition</b> <a href="RegAllocRegistry_8h_source.html#l00030">RegAllocRegistry.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterRegAllocBase_html_ac256dded4525ec3126d5fc14652cd0b3"><div class="ttname"><a href="classllvm_1_1RegisterRegAllocBase.html#ac256dded4525ec3126d5fc14652cd0b3">llvm::RegisterRegAllocBase&lt; RegisterRegAlloc &gt;::FunctionPassCtor</a></div><div class="ttdeci">FunctionPass *(*)() FunctionPassCtor</div><div class="ttdef"><b>Definition</b> <a href="RegAllocRegistry_8h_source.html#l00032">RegAllocRegistry.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1SMDiagnostic_html"><div class="ttname"><a href="classllvm_1_1SMDiagnostic.html">llvm::SMDiagnostic</a></div><div class="ttdoc">Instances of this class encapsulate one diagnostic report, allowing printing to a raw_ostream as a ca...</div><div class="ttdef"><b>Definition</b> <a href="Support_2SourceMgr_8h_source.html#l00281">SourceMgr.h:281</a></div></div>
<div class="ttc" id="aclassllvm_1_1SMRange_html"><div class="ttname"><a href="classllvm_1_1SMRange.html">llvm::SMRange</a></div><div class="ttdoc">Represents a range in source code.</div><div class="ttdef"><b>Definition</b> <a href="SMLoc_8h_source.html#l00048">SMLoc.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></div><div class="ttdoc">A ScheduleDAG for scheduling lists of MachineInstr.</div><div class="ttdef"><b>Definition</b> <a href="ScheduleDAGInstrs_8h_source.html#l00114">ScheduleDAGInstrs.h:114</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></div><div class="ttdoc">ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...</div><div class="ttdef"><b>Definition</b> <a href="MachineScheduler_8h_source.html#l00398">MachineScheduler.h:398</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a2002164aea6fabe20598e0526746b1fa"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">llvm::ScheduleDAGMI::addMutation</a></div><div class="ttdeci">void addMutation(std::unique_ptr&lt; ScheduleDAGMutation &gt; Mutation)</div><div class="ttdoc">Add a postprocessing step to the DAG builder.</div><div class="ttdef"><b>Definition</b> <a href="MachineScheduler_8h_source.html#l00328">MachineScheduler.h:328</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a348590624c488b04d0f9e227e6c3960e"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">llvm::ScheduleDAG::TII</a></div><div class="ttdeci">const TargetInstrInfo * TII</div><div class="ttdoc">Target instruction information.</div><div class="ttdef"><b>Definition</b> <a href="ScheduleDAG_8h_source.html#l00575">ScheduleDAG.h:575</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a418bc6d3f660325fa6d5b9fb269add62"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">llvm::ScheduleDAG::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdoc">Target processor register info.</div><div class="ttdef"><b>Definition</b> <a href="ScheduleDAG_8h_source.html#l00576">ScheduleDAG.h:576</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallString_html"><div class="ttname"><a href="classllvm_1_1SmallString.html">llvm::SmallString</a></div><div class="ttdoc">SmallString - A SmallString is just a SmallVector with methods and accessors that make it work better...</div><div class="ttdef"><b>Definition</b> <a href="MD5_8h_source.html#l00038">MD5.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html_a223dd14e7d12bc5cea01889b972a98b2"><div class="ttname"><a href="classllvm_1_1StringRef.html#a223dd14e7d12bc5cea01889b972a98b2">llvm::StringRef::str</a></div><div class="ttdeci">std::string str() const</div><div class="ttdoc">str - Get the contents as an std::string.</div><div class="ttdef"><b>Definition</b> <a href="StringRef_8h_source.html#l00215">StringRef.h:215</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_a05856d96e88224279af8b29edfd1c9ad"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a05856d96e88224279af8b29edfd1c9ad">llvm::TargetMachine::TargetTriple</a></div><div class="ttdeci">Triple TargetTriple</div><div class="ttdoc">Triple string, CPU name, and target feature strings the TargetMachine instance is created with.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Target_2TargetMachine_8h_source.html#l00096">TargetMachine.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_a35061955fa2e0fbba033286ae5ac1e56"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a35061955fa2e0fbba033286ae5ac1e56">llvm::TargetMachine::setMachineOutliner</a></div><div class="ttdeci">void setMachineOutliner(bool Enable)</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Target_2TargetMachine_8h_source.html#l00269">TargetMachine.h:269</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_a6fadf68fc47b2f0e3a8dd55de3ec93c4"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a6fadf68fc47b2f0e3a8dd55de3ec93c4">llvm::TargetMachine::setSupportsDefaultOutlining</a></div><div class="ttdeci">void setSupportsDefaultOutlining(bool Enable)</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Target_2TargetMachine_8h_source.html#l00272">TargetMachine.h:272</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_a795cc09ce82b6ef057e5400a5cee7d68"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a795cc09ce82b6ef057e5400a5cee7d68">llvm::TargetMachine::TargetFS</a></div><div class="ttdeci">std::string TargetFS</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Target_2TargetMachine_8h_source.html#l00098">TargetMachine.h:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_a9ca45577ddb8efe4904398939fae28d1"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a9ca45577ddb8efe4904398939fae28d1">llvm::TargetMachine::TargetCPU</a></div><div class="ttdeci">std::string TargetCPU</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Target_2TargetMachine_8h_source.html#l00097">TargetMachine.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_aaebd1c0e5f028848cc0e548bf015aaf1"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#aaebd1c0e5f028848cc0e548bf015aaf1">llvm::TargetMachine::STI</a></div><div class="ttdeci">std::unique_ptr&lt; const MCSubtargetInfo &gt; STI</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Target_2TargetMachine_8h_source.html#l00109">TargetMachine.h:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_ab1fb67187fc37e569cc5171cbebba873"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">llvm::TargetMachine::Options</a></div><div class="ttdeci">TargetOptions Options</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Target_2TargetMachine_8h_source.html#l00118">TargetMachine.h:118</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_af0a50afebb9bed07d36be2bac4c6f729"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#af0a50afebb9bed07d36be2bac4c6f729">llvm::TargetMachine::resetTargetOptions</a></div><div class="ttdeci">void resetTargetOptions(const Function &amp;F) const</div><div class="ttdoc">Reset the target options based on the function's attributes.</div><div class="ttdef"><b>Definition</b> <a href="TargetMachine_8cpp_source.html#l00129">TargetMachine.cpp:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetOptions_html"><div class="ttname"><a href="classllvm_1_1TargetOptions.html">llvm::TargetOptions</a></div><div class="ttdef"><b>Definition</b> <a href="TargetOptions_8h_source.html#l00135">TargetOptions.h:135</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetOptions_html_a3cdbd949eef9cd8a1d5267d627cd9fb1"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#a3cdbd949eef9cd8a1d5267d627cd9fb1">llvm::TargetOptions::MCOptions</a></div><div class="ttdeci">MCTargetOptions MCOptions</div><div class="ttdoc">Machine level options.</div><div class="ttdef"><b>Definition</b> <a href="TargetOptions_8h_source.html#l00459">TargetOptions.h:459</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetPassConfig_html"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html">llvm::TargetPassConfig</a></div><div class="ttdoc">Target-Independent Code Generator Pass Configuration Options.</div><div class="ttdef"><b>Definition</b> <a href="TargetPassConfig_8h_source.html#l00085">TargetPassConfig.h:85</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetPassConfig_html_a3082a93fec84f7658664ce7b4840b15c"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html#a3082a93fec84f7658664ce7b4840b15c">llvm::TargetPassConfig::addCodeGenPrepare</a></div><div class="ttdeci">virtual void addCodeGenPrepare()</div><div class="ttdoc">Add pass to prepare the LLVM IR for code generation.</div><div class="ttdef"><b>Definition</b> <a href="TargetPassConfig_8cpp_source.html#l00942">TargetPassConfig.cpp:942</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetPassConfig_html_a662881e8843762cf5faebe3885d8f482"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html#a662881e8843762cf5faebe3885d8f482">llvm::TargetPassConfig::addRegAssignAndRewriteFast</a></div><div class="ttdeci">virtual bool addRegAssignAndRewriteFast()</div><div class="ttdoc">Add core register allocator passes which do the actual register assignment and rewriting.</div><div class="ttdef"><b>Definition</b> <a href="TargetPassConfig_8cpp_source.html#l01387">TargetPassConfig.cpp:1387</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetPassConfig_html_a835d2863dbd2cfd8c184a6a94923b61f"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html#a835d2863dbd2cfd8c184a6a94923b61f">llvm::TargetPassConfig::addIRPasses</a></div><div class="ttdeci">virtual void addIRPasses()</div><div class="ttdoc">Add common target configurable passes that perform LLVM IR to IR transforms following machine indepen...</div><div class="ttdef"><b>Definition</b> <a href="TargetPassConfig_8cpp_source.html#l00811">TargetPassConfig.cpp:811</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetPassConfig_html_a8473cd921ce0dee1a2b3b0ab484708cc"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html#a8473cd921ce0dee1a2b3b0ab484708cc">llvm::TargetPassConfig::addFastRegAlloc</a></div><div class="ttdeci">virtual void addFastRegAlloc()</div><div class="ttdoc">addFastRegAlloc - Add the minimum set of target-independent passes that are required for fast registe...</div><div class="ttdef"><b>Definition</b> <a href="TargetPassConfig_8cpp_source.html#l01424">TargetPassConfig.cpp:1424</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetPassConfig_html_a8e1dc65c445136e2e59dbee92ccd5f7d"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html#a8e1dc65c445136e2e59dbee92ccd5f7d">llvm::TargetPassConfig::addMachineSSAOptimization</a></div><div class="ttdeci">virtual void addMachineSSAOptimization()</div><div class="ttdoc">addMachineSSAOptimization - Add standard passes that optimize machine instructions in SSA form.</div><div class="ttdef"><b>Definition</b> <a href="TargetPassConfig_8cpp_source.html#l01279">TargetPassConfig.cpp:1279</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetPassConfig_html_a94d238c15b46f46b3e99ec226fa26402"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html#a94d238c15b46f46b3e99ec226fa26402">llvm::TargetPassConfig::addRegAssignAndRewriteOptimized</a></div><div class="ttdeci">virtual bool addRegAssignAndRewriteOptimized()</div><div class="ttdef"><b>Definition</b> <a href="TargetPassConfig_8cpp_source.html#l01400">TargetPassConfig.cpp:1400</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00238">TargetRegisterInfo.h:238</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition</b> <a href="TargetSubtargetInfo_8h_source.html#l00063">TargetSubtargetInfo.h:63</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetTransformInfo_html"><div class="ttname"><a href="classllvm_1_1TargetTransformInfo.html">llvm::TargetTransformInfo</a></div><div class="ttdoc">This pass provides access to the codegen interfaces that are needed for IR-level transformations.</div><div class="ttdef"><b>Definition</b> <a href="TargetTransformInfo_8h_source.html#l00214">TargetTransformInfo.h:214</a></div></div>
<div class="ttc" id="aclassllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information.</div><div class="ttdef"><b>Definition</b> <a href="TargetRegistry_8h_source.html#l00144">TargetRegistry.h:144</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names.</div><div class="ttdef"><b>Definition</b> <a href="Triple_8h_source.html#l00044">Triple.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l01421">CommandLine.h:1423</a></div></div>
<div class="ttc" id="aclassllvm_1_1legacy_1_1PassManagerBase_html"><div class="ttname"><a href="classllvm_1_1legacy_1_1PassManagerBase.html">llvm::legacy::PassManagerBase</a></div><div class="ttdoc">PassManagerBase - An abstract interface to allow code to add passes to a pass manager without having ...</div><div class="ttdef"><b>Definition</b> <a href="LegacyPassManager_8h_source.html#l00039">LegacyPassManager.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__svector__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__svector__ostream.html">llvm::raw_svector_ostream</a></div><div class="ttdoc">A raw_ostream that writes to an SmallVector or SmallString.</div><div class="ttdef"><b>Definition</b> <a href="raw__ostream_8h_source.html#l00691">raw_ostream.h:691</a></div></div>
<div class="ttc" id="allvm_2Passes_2PassBuilder_8h_html"><div class="ttname"><a href="llvm_2Passes_2PassBuilder_8h.html">PassBuilder.h</a></div><div class="ttdoc">Interfaces for registering analysis passes, producing common pass manager configurations,...</div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdeci">@ C</div><div class="ttdoc">The default llvm calling convention, compatible with C.</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829">llvm::RISCVABI::ABI_Unknown</a></div><div class="ttdeci">@ ABI_Unknown</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8h_source.html#l00457">RISCVBaseInfo.h:456</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a16d139f36eb6a2d61dd1c79a4503ecb0"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a16d139f36eb6a2d61dd1c79a4503ecb0">llvm::RISCVABI::getTargetABI</a></div><div class="ttdeci">ABI getTargetABI(StringRef ABIName)</div><div class="ttdef"><b>Definition</b> <a href="RISCVBaseInfo_8cpp_source.html#l00085">RISCVBaseInfo.cpp:85</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_ad53ed145f88b1e1c966ff68df9029e7f"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#ad53ed145f88b1e1c966ff68df9029e7f">llvm::RISCV::RVVBitsPerBlock</a></div><div class="ttdeci">static constexpr unsigned RVVBitsPerBlock</div><div class="ttdef"><b>Definition</b> <a href="RISCVTargetParser_8h_source.html#l00036">RISCVTargetParser.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Reloc_html_af59f6dc86e80aaf56f1afd155eebf568"><div class="ttname"><a href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">llvm::Reloc::Model</a></div><div class="ttdeci">Model</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_8h_source.html#l00025">CodeGen.h:25</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Reloc_html_af59f6dc86e80aaf56f1afd155eebf568a2102fa713297236bf4339c5f0bf0f39d"><div class="ttname"><a href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568a2102fa713297236bf4339c5f0bf0f39d">llvm::Reloc::Static</a></div><div class="ttdeci">@ Static</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_8h_source.html#l00025">CodeGen.h:25</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdeci">@ Hidden</div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l00137">CommandLine.h:137</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a9241f2e42b7587b123c885d7a659ad44ad7c4bd83c337c86d34f6c2d8eba1e736"><div class="ttname"><a href="namespacellvm_1_1cl.html#a9241f2e42b7587b123c885d7a659ad44ad7c4bd83c337c86d34f6c2d8eba1e736">llvm::cl::BOU_TRUE</a></div><div class="ttdeci">@ BOU_TRUE</div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l00637">CommandLine.h:637</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_ac12e6a8f3a1b511f0dee2ed6de0ae806"><div class="ttname"><a href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l00443">CommandLine.h:443</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a073a6b54ae729a7dc321b342e8c89a84"><div class="ttname"><a href="namespacellvm.html#a073a6b54ae729a7dc321b342e8c89a84">llvm::createFastRegisterAllocator</a></div><div class="ttdeci">FunctionPass * createFastRegisterAllocator()</div><div class="ttdoc">FastRegisterAllocation Pass - This pass register allocates as fast as possible.</div><div class="ttdef"><b>Definition</b> <a href="RegAllocFast_8cpp_source.html#l01842">RegAllocFast.cpp:1842</a></div></div>
<div class="ttc" id="anamespacellvm_html_a07eae818550c1a5d5f6d471e949339c7"><div class="ttname"><a href="namespacellvm.html#a07eae818550c1a5d5f6d471e949339c7">llvm::createRISCVPostLegalizerCombiner</a></div><div class="ttdeci">FunctionPass * createRISCVPostLegalizerCombiner()</div><div class="ttdef"><b>Definition</b> <a href="RISCVPostLegalizerCombiner_8cpp_source.html#l00171">RISCVPostLegalizerCombiner.cpp:171</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0eaf5508eee8a34d78411085195c2e80"><div class="ttname"><a href="namespacellvm.html#a0eaf5508eee8a34d78411085195c2e80">llvm::initializeRISCVPushPopOptPass</a></div><div class="ttdeci">void initializeRISCVPushPopOptPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_a1023ae1d1768b0409808f9189af41e59"><div class="ttname"><a href="namespacellvm.html#a1023ae1d1768b0409808f9189af41e59">llvm::initializeRISCVExpandPseudoPass</a></div><div class="ttdeci">void initializeRISCVExpandPseudoPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_a1351236443b144a9ad67fce1f7dea838"><div class="ttname"><a href="namespacellvm.html#a1351236443b144a9ad67fce1f7dea838">llvm::createRISCVMoveMergePass</a></div><div class="ttdeci">FunctionPass * createRISCVMoveMergePass()</div><div class="ttdoc">createRISCVMoveMergePass - returns an instance of the move merge pass.</div><div class="ttdef"><b>Definition</b> <a href="RISCVMoveMerger_8cpp_source.html#l00236">RISCVMoveMerger.cpp:236</a></div></div>
<div class="ttc" id="anamespacellvm_html_a19f0d598a96bac224de3572f125e1e1b"><div class="ttname"><a href="namespacellvm.html#a19f0d598a96bac224de3572f125e1e1b">llvm::InitUndefID</a></div><div class="ttdeci">char &amp; InitUndefID</div><div class="ttdef"><b>Definition</b> <a href="InitUndef_8cpp_source.html#l00098">InitUndef.cpp:98</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1a97dc750eaae6c6c05a7f2ab03cdffc"><div class="ttname"><a href="namespacellvm.html#a1a97dc750eaae6c6c05a7f2ab03cdffc">llvm::RegisterCoalescerID</a></div><div class="ttdeci">char &amp; RegisterCoalescerID</div><div class="ttdoc">RegisterCoalescer - This pass merges live ranges to eliminate copies.</div><div class="ttdef"><b>Definition</b> <a href="RegisterCoalescer_8cpp_source.html#l00405">RegisterCoalescer.cpp:405</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1d1fac35a424195b35f9986e09c767e0"><div class="ttname"><a href="namespacellvm.html#a1d1fac35a424195b35f9986e09c767e0">llvm::createTypePromotionLegacyPass</a></div><div class="ttdeci">FunctionPass * createTypePromotionLegacyPass()</div><div class="ttdoc">Create IR Type Promotion pass.</div><div class="ttdef"><b>Definition</b> <a href="TypePromotion_8cpp_source.html#l01038">TypePromotion.cpp:1038</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1e2df9afd4e3787b504f8de56edee434"><div class="ttname"><a href="namespacellvm.html#a1e2df9afd4e3787b504f8de56edee434">llvm::initializeRISCVDeadRegisterDefinitionsPass</a></div><div class="ttdeci">void initializeRISCVDeadRegisterDefinitionsPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_a1e408e746db9cae453eb2799eedc64ce"><div class="ttname"><a href="namespacellvm.html#a1e408e746db9cae453eb2799eedc64ce">llvm::createGreedyRegisterAllocator</a></div><div class="ttdeci">FunctionPass * createGreedyRegisterAllocator()</div><div class="ttdoc">Greedy register allocation pass - This pass implements a global register allocator for optimized buil...</div><div class="ttdef"><b>Definition</b> <a href="RegAllocGreedy_8cpp_source.html#l00191">RegAllocGreedy.cpp:191</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1e54d1e010cb41ea1849cb4cdea441a8"><div class="ttname"><a href="namespacellvm.html#a1e54d1e010cb41ea1849cb4cdea441a8">llvm::initializeRISCVPreLegalizerCombinerPass</a></div><div class="ttdeci">void initializeRISCVPreLegalizerCombinerPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_a205029ee514828d0fb4988399ef3ece4af3b3369c27dc1c8355bcccdf3b7d5578"><div class="ttname"><a href="namespacellvm.html#a205029ee514828d0fb4988399ef3ece4af3b3369c27dc1c8355bcccdf3b7d5578">llvm::LoopIdiomVectorizeStyle::Predicated</a></div><div class="ttdeci">@ Predicated</div></div>
<div class="ttc" id="anamespacellvm_html_a2bb2ebbd4120567cb1062b5cce764fe2"><div class="ttname"><a href="namespacellvm.html#a2bb2ebbd4120567cb1062b5cce764fe2">llvm::createRISCVExpandAtomicPseudoPass</a></div><div class="ttdeci">FunctionPass * createRISCVExpandAtomicPseudoPass()</div></div>
<div class="ttc" id="anamespacellvm_html_a2c8bc915c574473cf5c362d32e7ff9f7"><div class="ttname"><a href="namespacellvm.html#a2c8bc915c574473cf5c362d32e7ff9f7">llvm::createRISCVPostRAExpandPseudoPass</a></div><div class="ttdeci">FunctionPass * createRISCVPostRAExpandPseudoPass()</div></div>
<div class="ttc" id="anamespacellvm_html_a31613c591f6cc634214309bb9792843c"><div class="ttname"><a href="namespacellvm.html#a31613c591f6cc634214309bb9792843c">llvm::createRISCVInsertReadWriteCSRPass</a></div><div class="ttdeci">FunctionPass * createRISCVInsertReadWriteCSRPass()</div><div class="ttdef"><b>Definition</b> <a href="RISCVInsertReadWriteCSR_8cpp_source.html#l00195">RISCVInsertReadWriteCSR.cpp:195</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3568b368ff108cf4afed7b8ae32ded70"><div class="ttname"><a href="namespacellvm.html#a3568b368ff108cf4afed7b8ae32ded70">llvm::getTheRISCV32Target</a></div><div class="ttdeci">Target &amp; getTheRISCV32Target()</div><div class="ttdef"><b>Definition</b> <a href="RISCVTargetInfo_8cpp_source.html#l00013">RISCVTargetInfo.cpp:13</a></div></div>
<div class="ttc" id="anamespacellvm_html_a372d99cc1a229ad0e8ef80f12a0cd7cf"><div class="ttname"><a href="namespacellvm.html#a372d99cc1a229ad0e8ef80f12a0cd7cf">llvm::initializeRISCVInsertVSETVLIPass</a></div><div class="ttdeci">void initializeRISCVInsertVSETVLIPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_a3f5fd09bcdb3ea958016747ab1e9f4f7"><div class="ttname"><a href="namespacellvm.html#a3f5fd09bcdb3ea958016747ab1e9f4f7">llvm::PostRASchedulerID</a></div><div class="ttdeci">char &amp; PostRASchedulerID</div><div class="ttdoc">PostRAScheduler - This pass performs post register allocation scheduling.</div><div class="ttdef"><b>Definition</b> <a href="PostRASchedulerList_8cpp_source.html#l00197">PostRASchedulerList.cpp:197</a></div></div>
<div class="ttc" id="anamespacellvm_html_a502b0ddd7fb7e5927d923ce924e872e3"><div class="ttname"><a href="namespacellvm.html#a502b0ddd7fb7e5927d923ce924e872e3">llvm::createRISCVDeadRegisterDefinitionsPass</a></div><div class="ttdeci">FunctionPass * createRISCVDeadRegisterDefinitionsPass()</div></div>
<div class="ttc" id="anamespacellvm_html_a51a34bf4ca8119bdeb89ffc48c5d4783"><div class="ttname"><a href="namespacellvm.html#a51a34bf4ca8119bdeb89ffc48c5d4783">llvm::PostMachineSchedulerID</a></div><div class="ttdeci">char &amp; PostMachineSchedulerID</div><div class="ttdoc">PostMachineScheduler - This pass schedules machine instructions postRA.</div><div class="ttdef"><b>Definition</b> <a href="MachineScheduler_8cpp_source.html#l00295">MachineScheduler.cpp:295</a></div></div>
<div class="ttc" id="anamespacellvm_html_a5365898dd1deb10d065e288a2babd511"><div class="ttname"><a href="namespacellvm.html#a5365898dd1deb10d065e288a2babd511">llvm::createGenericSchedLive</a></div><div class="ttdeci">ScheduleDAGMILive * createGenericSchedLive(MachineSchedContext *C)</div><div class="ttdoc">Create the standard converging machine scheduler.</div><div class="ttdef"><b>Definition</b> <a href="MachineScheduler_8cpp_source.html#l03852">MachineScheduler.cpp:3852</a></div></div>
<div class="ttc" id="anamespacellvm_html_a5a4396fd1c4e96b735f38972d967abbb"><div class="ttname"><a href="namespacellvm.html#a5a4396fd1c4e96b735f38972d967abbb">llvm::createRISCVGatherScatterLoweringPass</a></div><div class="ttdeci">FunctionPass * createRISCVGatherScatterLoweringPass()</div></div>
<div class="ttc" id="anamespacellvm_html_a5a549303bf280815782bf81577d58776"><div class="ttname"><a href="namespacellvm.html#a5a549303bf280815782bf81577d58776">llvm::createRISCVMergeBaseOffsetOptPass</a></div><div class="ttdeci">FunctionPass * createRISCVMergeBaseOffsetOptPass()</div><div class="ttdoc">Returns an instance of the Merge Base Offset Optimization pass.</div><div class="ttdef"><b>Definition</b> <a href="RISCVMergeBaseOffset_8cpp_source.html#l00559">RISCVMergeBaseOffset.cpp:559</a></div></div>
<div class="ttc" id="anamespacellvm_html_a5f6182886dc2f96c204299e92c1565d5"><div class="ttname"><a href="namespacellvm.html#a5f6182886dc2f96c204299e92c1565d5">llvm::dyn_cast_or_null</a></div><div class="ttdeci">auto dyn_cast_or_null(const Y &amp;Val)</div><div class="ttdef"><b>Definition</b> <a href="Casting_8h_source.html#l00759">Casting.h:759</a></div></div>
<div class="ttc" id="anamespacellvm_html_a62834da6fd24fb8766861fafa8c4049e"><div class="ttname"><a href="namespacellvm.html#a62834da6fd24fb8766861fafa8c4049e">llvm::MachineCombinerID</a></div><div class="ttdeci">char &amp; MachineCombinerID</div><div class="ttdoc">This pass performs instruction combining using trace metrics to estimate critical-path and resource d...</div><div class="ttdef"><b>Definition</b> <a href="MachineCombiner_8cpp_source.html#l00131">MachineCombiner.cpp:131</a></div></div>
<div class="ttc" id="anamespacellvm_html_a63737748f52c9cdcd469b63a01cc454a"><div class="ttname"><a href="namespacellvm.html#a63737748f52c9cdcd469b63a01cc454a">llvm::getEffectiveRelocModel</a></div><div class="ttdeci">static Reloc::Model getEffectiveRelocModel(std::optional&lt; Reloc::Model &gt; RM)</div><div class="ttdef"><b>Definition</b> <a href="AVRTargetMachine_8cpp_source.html#l00042">AVRTargetMachine.cpp:42</a></div></div>
<div class="ttc" id="anamespacellvm_html_a677483299bf92363193817f02587460b"><div class="ttname"><a href="namespacellvm.html#a677483299bf92363193817f02587460b">llvm::initializeRISCVPostRAExpandPseudoPass</a></div><div class="ttdeci">void initializeRISCVPostRAExpandPseudoPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_a6849e9de7afb5b350a241595d9ed1911"><div class="ttname"><a href="namespacellvm.html#a6849e9de7afb5b350a241595d9ed1911">llvm::getEffectiveCodeModel</a></div><div class="ttdeci">CodeModel::Model getEffectiveCodeModel(std::optional&lt; CodeModel::Model &gt; CM, CodeModel::Model Default)</div><div class="ttdoc">Helper method for getting the code model, returning Default if CM does not have a value.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Target_2TargetMachine_8h_source.html#l00531">TargetMachine.h:531</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6dec2b5d3e04b47adf4d918d678e81c9"><div class="ttname"><a href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">llvm::isPowerOf2_32</a></div><div class="ttdeci">constexpr bool isPowerOf2_32(uint32_t Value)</div><div class="ttdoc">Return true if the argument is a power of two &gt; 0.</div><div class="ttdef"><b>Definition</b> <a href="MathExtras_8h_source.html#l00291">MathExtras.h:291</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6e3e9d476979a52caff15499714a7f3d"><div class="ttname"><a href="namespacellvm.html#a6e3e9d476979a52caff15499714a7f3d">llvm::createRISCVPreLegalizerCombiner</a></div><div class="ttdeci">FunctionPass * createRISCVPreLegalizerCombiner()</div><div class="ttdef"><b>Definition</b> <a href="RISCVPreLegalizerCombiner_8cpp_source.html#l00167">RISCVPreLegalizerCombiner.cpp:167</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6efaf90f46371b2a436e3d95530491fe"><div class="ttname"><a href="namespacellvm.html#a6efaf90f46371b2a436e3d95530491fe">llvm::BranchRelaxationPassID</a></div><div class="ttdeci">char &amp; BranchRelaxationPassID</div><div class="ttdoc">BranchRelaxation - This pass replaces branches that need to jump further than is supported by a branc...</div><div class="ttdef"><b>Definition</b> <a href="BranchRelaxation_8cpp_source.html#l00129">BranchRelaxation.cpp:129</a></div></div>
<div class="ttc" id="anamespacellvm_html_a70c0714a95f6f75bc3eeac8702ac5f40"><div class="ttname"><a href="namespacellvm.html#a70c0714a95f6f75bc3eeac8702ac5f40">llvm::createRISCVO0PreLegalizerCombiner</a></div><div class="ttdeci">FunctionPass * createRISCVO0PreLegalizerCombiner()</div><div class="ttdef"><b>Definition</b> <a href="RISCVO0PreLegalizerCombiner_8cpp_source.html#l00152">RISCVO0PreLegalizerCombiner.cpp:152</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7253d5913846bda0508b7b9587cdde00"><div class="ttname"><a href="namespacellvm.html#a7253d5913846bda0508b7b9587cdde00">llvm::initializeRISCVDAGToDAGISelLegacyPass</a></div><div class="ttdeci">void initializeRISCVDAGToDAGISelLegacyPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_a741bd04b6b04abb102a6c13e31c04a5d"><div class="ttname"><a href="namespacellvm.html#a741bd04b6b04abb102a6c13e31c04a5d">llvm::createRISCVPushPopOptimizationPass</a></div><div class="ttdeci">FunctionPass * createRISCVPushPopOptimizationPass()</div><div class="ttdoc">createRISCVPushPopOptimizationPass - returns an instance of the Push/Pop optimization pass.</div><div class="ttdef"><b>Definition</b> <a href="RISCVPushPopOptimizer_8cpp_source.html#l00151">RISCVPushPopOptimizer.cpp:151</a></div></div>
<div class="ttc" id="anamespacellvm_html_a74cb2ba499a28130da348235c347a571"><div class="ttname"><a href="namespacellvm.html#a74cb2ba499a28130da348235c347a571">llvm::createRISCVMakeCompressibleOptPass</a></div><div class="ttdeci">FunctionPass * createRISCVMakeCompressibleOptPass()</div><div class="ttdoc">Returns an instance of the Make Compressible Optimization pass.</div><div class="ttdef"><b>Definition</b> <a href="RISCVMakeCompressible_8cpp_source.html#l00440">RISCVMakeCompressible.cpp:440</a></div></div>
<div class="ttc" id="anamespacellvm_html_a76150f5c071558a6335ef1a6d698fc15"><div class="ttname"><a href="namespacellvm.html#a76150f5c071558a6335ef1a6d698fc15">llvm::createRISCVRedundantCopyEliminationPass</a></div><div class="ttdeci">FunctionPass * createRISCVRedundantCopyEliminationPass()</div><div class="ttdef"><b>Definition</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00181">RISCVRedundantCopyElimination.cpp:181</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7647f86ce7db39f6024e16d41a1650ed"><div class="ttname"><a href="namespacellvm.html#a7647f86ce7db39f6024e16d41a1650ed">llvm::createKCFIPass</a></div><div class="ttdeci">FunctionPass * createKCFIPass()</div><div class="ttdoc">Lowers KCFI operand bundles for indirect calls.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_2KCFI_8cpp_source.html#l00062">KCFI.cpp:62</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7a63cc8501e482b872896fef0f2efa43"><div class="ttname"><a href="namespacellvm.html#a7a63cc8501e482b872896fef0f2efa43">llvm::createGlobalMergePass</a></div><div class="ttdeci">Pass * createGlobalMergePass(const TargetMachine *TM, unsigned MaximalOffset, bool OnlyOptimizeForSize=false, bool MergeExternalByDefault=false)</div><div class="ttdoc">GlobalMerge - This pass merges internal (by default) globals into structs to enable reuse of a base p...</div><div class="ttdef"><b>Definition</b> <a href="GlobalMerge_8cpp_source.html#l00721">GlobalMerge.cpp:721</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7a739bc19589ed017886b079036ce412"><div class="ttname"><a href="namespacellvm.html#a7a739bc19589ed017886b079036ce412">llvm::initializeRISCVInsertWriteVXRMPass</a></div><div class="ttdeci">void initializeRISCVInsertWriteVXRMPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_a7c077d5ecfb6be89f42babfdce5a71d3"><div class="ttname"><a href="namespacellvm.html#a7c077d5ecfb6be89f42babfdce5a71d3">llvm::createLoopDataPrefetchPass</a></div><div class="ttdeci">FunctionPass * createLoopDataPrefetchPass()</div><div class="ttdef"><b>Definition</b> <a href="LoopDataPrefetch_8cpp_source.html#l00152">LoopDataPrefetch.cpp:152</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00167">Error.cpp:167</a></div></div>
<div class="ttc" id="anamespacellvm_html_a81bc4c29d65fc0756eb0e664d4f6d14c"><div class="ttname"><a href="namespacellvm.html#a81bc4c29d65fc0756eb0e664d4f6d14c">llvm::initializeRISCVInsertReadWriteCSRPass</a></div><div class="ttdeci">void initializeRISCVInsertReadWriteCSRPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_a8db2e8ba2cd1e93d428ad49f96a1e18e"><div class="ttname"><a href="namespacellvm.html#a8db2e8ba2cd1e93d428ad49f96a1e18e">llvm::createRISCVInsertVSETVLIPass</a></div><div class="ttdeci">FunctionPass * createRISCVInsertVSETVLIPass()</div><div class="ttdoc">Returns an instance of the Insert VSETVLI pass.</div><div class="ttdef"><b>Definition</b> <a href="RISCVInsertVSETVLI_8cpp_source.html#l01848">RISCVInsertVSETVLI.cpp:1848</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8ec1bf8d7b792ca9fac56f8514db18d2"><div class="ttname"><a href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2">llvm::CodeGenOptLevel</a></div><div class="ttdeci">CodeGenOptLevel</div><div class="ttdoc">Code generation optimization level.</div><div class="ttdef"><b>Definition</b> <a href="CodeGen_8h_source.html#l00054">CodeGen.h:54</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8ec1bf8d7b792ca9fac56f8514db18d2a6adf97f83acf6453d4a6a4b1070f3754"><div class="ttname"><a href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2a6adf97f83acf6453d4a6a4b1070f3754">llvm::CodeGenOptLevel::None</a></div><div class="ttdeci">@ None</div><div class="ttdoc">-O0</div></div>
<div class="ttc" id="anamespacellvm_html_a8ec1bf8d7b792ca9fac56f8514db18d2a7a1920d61156abc05a60135aefe8bc67"><div class="ttname"><a href="namespacellvm.html#a8ec1bf8d7b792ca9fac56f8514db18d2a7a1920d61156abc05a60135aefe8bc67">llvm::CodeGenOptLevel::Default</a></div><div class="ttdeci">@ Default</div><div class="ttdoc">-O2, -Os</div></div>
<div class="ttc" id="anamespacellvm_html_a9caa87fec78d097d9c193f174f45f903"><div class="ttname"><a href="namespacellvm.html#a9caa87fec78d097d9c193f174f45f903">llvm::createRISCVOptWInstrsPass</a></div><div class="ttdeci">FunctionPass * createRISCVOptWInstrsPass()</div></div>
<div class="ttc" id="anamespacellvm_html_a9eb1bd00fb1d7e33e5f85634b1691e22"><div class="ttname"><a href="namespacellvm.html#a9eb1bd00fb1d7e33e5f85634b1691e22">llvm::createInterleavedAccessPass</a></div><div class="ttdeci">FunctionPass * createInterleavedAccessPass()</div><div class="ttdoc">InterleavedAccess Pass - This pass identifies and matches interleaved memory accesses to target speci...</div><div class="ttdef"><b>Definition</b> <a href="InterleavedAccessPass_8cpp_source.html#l00199">InterleavedAccessPass.cpp:199</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa05a4c8f83a169d6f6ca1baededd73ac"><div class="ttname"><a href="namespacellvm.html#aa05a4c8f83a169d6f6ca1baededd73ac">llvm::createBasicRegisterAllocator</a></div><div class="ttdeci">FunctionPass * createBasicRegisterAllocator()</div><div class="ttdoc">BasicRegisterAllocation Pass - This pass implements a degenerate global register allocator using the ...</div><div class="ttdef"><b>Definition</b> <a href="RegAllocBasic_8cpp_source.html#l00330">RegAllocBasic.cpp:330</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa096f48562c0dd3a59ef81dd9126239a"><div class="ttname"><a href="namespacellvm.html#aa096f48562c0dd3a59ef81dd9126239a">llvm::initializeGlobalISel</a></div><div class="ttdeci">void initializeGlobalISel(PassRegistry &amp;)</div><div class="ttdoc">Initialize all passes linked into the GlobalISel library.</div><div class="ttdef"><b>Definition</b> <a href="GlobalISel_8cpp_source.html#l00017">GlobalISel.cpp:17</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa3fabbd5de1ca536f3c869a0fcc332d2"><div class="ttname"><a href="namespacellvm.html#aa3fabbd5de1ca536f3c869a0fcc332d2">llvm::initializeRISCVMakeCompressibleOptPass</a></div><div class="ttdeci">void initializeRISCVMakeCompressibleOptPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_aa5a7a65c5eafc9441e7bf3d55b127afb"><div class="ttname"><a href="namespacellvm.html#aa5a7a65c5eafc9441e7bf3d55b127afb">llvm::createRISCVCodeGenPreparePass</a></div><div class="ttdeci">FunctionPass * createRISCVCodeGenPreparePass()</div><div class="ttdef"><b>Definition</b> <a href="RISCVCodeGenPrepare_8cpp_source.html#l00225">RISCVCodeGenPrepare.cpp:225</a></div></div>
<div class="ttc" id="anamespacellvm_html_aaa0546121ccb6a6f3638d0d692dbb5f8"><div class="ttname"><a href="namespacellvm.html#aaa0546121ccb6a6f3638d0d692dbb5f8">llvm::createBarrierNoopPass</a></div><div class="ttdeci">ModulePass * createBarrierNoopPass()</div><div class="ttdoc">createBarrierNoopPass - This pass is purely a module pass barrier in a pass manager.</div><div class="ttdef"><b>Definition</b> <a href="BarrierNoopPass_8cpp_source.html#l00043">BarrierNoopPass.cpp:43</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab36ef7fb029dbd7ed2314db341b9f854"><div class="ttname"><a href="namespacellvm.html#ab36ef7fb029dbd7ed2314db341b9f854">llvm::createLoadClusterDAGMutation</a></div><div class="ttdeci">std::unique_ptr&lt; ScheduleDAGMutation &gt; createLoadClusterDAGMutation(const TargetInstrInfo *TII, const TargetRegisterInfo *TRI, bool ReorderWhileClustering=false)</div><div class="ttdoc">If ReorderWhileClustering is set to true, no attempt will be made to reduce reordering due to store c...</div><div class="ttdef"><b>Definition</b> <a href="MachineScheduler_8cpp_source.html#l01826">MachineScheduler.cpp:1826</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab5cff553a4fa92243af54f44a753d99b"><div class="ttname"><a href="namespacellvm.html#ab5cff553a4fa92243af54f44a753d99b">llvm::initializeRISCVOptWInstrsPass</a></div><div class="ttdeci">void initializeRISCVOptWInstrsPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_ab628faa2ee8b55120fb6b1545a346bfd"><div class="ttname"><a href="namespacellvm.html#ab628faa2ee8b55120fb6b1545a346bfd">llvm::createUnpackMachineBundles</a></div><div class="ttdeci">FunctionPass * createUnpackMachineBundles(std::function&lt; bool(const MachineFunction &amp;)&gt; Ftor)</div><div class="ttdef"><b>Definition</b> <a href="MachineInstrBundle_8cpp_source.html#l00080">MachineInstrBundle.cpp:80</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab67a4bd596402e9147627ac0b82c7473"><div class="ttname"><a href="namespacellvm.html#ab67a4bd596402e9147627ac0b82c7473">llvm::initializeRISCVCodeGenPreparePass</a></div><div class="ttdeci">void initializeRISCVCodeGenPreparePass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_ab86cdf9a38a9729ea849bcb012fc075d"><div class="ttname"><a href="namespacellvm.html#ab86cdf9a38a9729ea849bcb012fc075d">llvm::getTheRISCV64Target</a></div><div class="ttdeci">Target &amp; getTheRISCV64Target()</div><div class="ttdef"><b>Definition</b> <a href="RISCVTargetInfo_8cpp_source.html#l00018">RISCVTargetInfo.cpp:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab937bbfe98bd028538dcbb31545cf733"><div class="ttname"><a href="namespacellvm.html#ab937bbfe98bd028538dcbb31545cf733">llvm::RISCVInsertVSETVLIID</a></div><div class="ttdeci">char &amp; RISCVInsertVSETVLIID</div><div class="ttdef"><b>Definition</b> <a href="RISCVInsertVSETVLI_8cpp_source.html#l00931">RISCVInsertVSETVLI.cpp:931</a></div></div>
<div class="ttc" id="anamespacellvm_html_abc06baa2270331888dd4e68abbd4441c"><div class="ttname"><a href="namespacellvm.html#abc06baa2270331888dd4e68abbd4441c">llvm::createRISCVVectorPeepholePass</a></div><div class="ttdeci">FunctionPass * createRISCVVectorPeepholePass()</div><div class="ttdef"><b>Definition</b> <a href="RISCVVectorPeephole_8cpp_source.html#l00291">RISCVVectorPeephole.cpp:291</a></div></div>
<div class="ttc" id="anamespacellvm_html_abc08edd3ca31ae54f1a794719c4c153c"><div class="ttname"><a href="namespacellvm.html#abc08edd3ca31ae54f1a794719c4c153c">llvm::call_once</a></div><div class="ttdeci">void call_once(once_flag &amp;flag, Function &amp;&amp;F, Args &amp;&amp;... ArgList)</div><div class="ttdoc">Execute the function specified as a parameter once.</div><div class="ttdef"><b>Definition</b> <a href="Threading_8h_source.html#l00087">Threading.h:87</a></div></div>
<div class="ttc" id="anamespacellvm_html_abd7187ed4eabae1c40d7c3c541969633"><div class="ttname"><a href="namespacellvm.html#abd7187ed4eabae1c40d7c3c541969633">llvm::initializeRISCVO0PreLegalizerCombinerPass</a></div><div class="ttdeci">void initializeRISCVO0PreLegalizerCombinerPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_abf07a4fb8d8926b34d16077ed5c176c5"><div class="ttname"><a href="namespacellvm.html#abf07a4fb8d8926b34d16077ed5c176c5">llvm::initializeKCFIPass</a></div><div class="ttdeci">void initializeKCFIPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_ac1383339ebf782d1a94898de582101ad"><div class="ttname"><a href="namespacellvm.html#ac1383339ebf782d1a94898de582101ad">llvm::initializeRISCVMergeBaseOffsetOptPass</a></div><div class="ttdeci">void initializeRISCVMergeBaseOffsetOptPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_acbf879eebbdb64865b6b2d07053f5ab1"><div class="ttname"><a href="namespacellvm.html#acbf879eebbdb64865b6b2d07053f5ab1">llvm::createRISCVISelDag</a></div><div class="ttdeci">FunctionPass * createRISCVISelDag(RISCVTargetMachine &amp;TM, CodeGenOptLevel OptLevel)</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelDAGToDAG_8cpp_source.html#l04003">RISCVISelDAGToDAG.cpp:4003</a></div></div>
<div class="ttc" id="anamespacellvm_html_acd97ebfb34e1008455408c6c7e795089"><div class="ttname"><a href="namespacellvm.html#acd97ebfb34e1008455408c6c7e795089">llvm::createVirtRegRewriter</a></div><div class="ttdeci">FunctionPass * createVirtRegRewriter(bool ClearVirtRegs=true)</div><div class="ttdef"><b>Definition</b> <a href="VirtRegMap_8cpp_source.html#l00645">VirtRegMap.cpp:645</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad1dd9bb76ae1a4c3808be0af5ee13ef9"><div class="ttname"><a href="namespacellvm.html#ad1dd9bb76ae1a4c3808be0af5ee13ef9">llvm::initializeRISCVGatherScatterLoweringPass</a></div><div class="ttdeci">void initializeRISCVGatherScatterLoweringPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_ad41cab08dc876253930a3cac6afde84a"><div class="ttname"><a href="namespacellvm.html#ad41cab08dc876253930a3cac6afde84a">llvm::createRISCVExpandPseudoPass</a></div><div class="ttdeci">FunctionPass * createRISCVExpandPseudoPass()</div><div class="ttdef"><b>Definition</b> <a href="RISCVExpandPseudoInsts_8cpp_source.html#l00632">RISCVExpandPseudoInsts.cpp:632</a></div></div>
<div class="ttc" id="anamespacellvm_html_adaa029f7ed7de899e47b6ae7a6120f56"><div class="ttname"><a href="namespacellvm.html#adaa029f7ed7de899e47b6ae7a6120f56">llvm::createRISCVPreRAExpandPseudoPass</a></div><div class="ttdeci">FunctionPass * createRISCVPreRAExpandPseudoPass()</div><div class="ttdef"><b>Definition</b> <a href="RISCVExpandPseudoInsts_8cpp_source.html#l00633">RISCVExpandPseudoInsts.cpp:633</a></div></div>
<div class="ttc" id="anamespacellvm_html_adebabb5e491a19ce4466a326d41641e0"><div class="ttname"><a href="namespacellvm.html#adebabb5e491a19ce4466a326d41641e0">llvm::createAtomicExpandLegacyPass</a></div><div class="ttdeci">FunctionPass * createAtomicExpandLegacyPass()</div><div class="ttdoc">AtomicExpandPass - At IR level this pass replace atomic instructions with __atomic_* library calls,...</div><div class="ttdef"><b>Definition</b> <a href="AtomicExpandPass_8cpp_source.html#l00362">AtomicExpandPass.cpp:362</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae22967d11b695d268992470debfae4b2"><div class="ttname"><a href="namespacellvm.html#ae22967d11b695d268992470debfae4b2">llvm::bit_floor</a></div><div class="ttdeci">T bit_floor(T Value)</div><div class="ttdoc">Returns the largest integral power of two no greater than Value if Value is nonzero.</div><div class="ttdef"><b>Definition</b> <a href="bit_8h_source.html#l00327">bit.h:327</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae2b1f300c5180be6e27b6f08da1a3d3a"><div class="ttname"><a href="namespacellvm.html#ae2b1f300c5180be6e27b6f08da1a3d3a">llvm::createRISCVInsertWriteVXRMPass</a></div><div class="ttdeci">FunctionPass * createRISCVInsertWriteVXRMPass()</div><div class="ttdef"><b>Definition</b> <a href="RISCVInsertWriteVXRM_8cpp_source.html#l00468">RISCVInsertWriteVXRM.cpp:468</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae3d36829312751f45f383b1c4f95a52e"><div class="ttname"><a href="namespacellvm.html#ae3d36829312751f45f383b1c4f95a52e">llvm::createMachineCopyPropagationPass</a></div><div class="ttdeci">MachineFunctionPass * createMachineCopyPropagationPass(bool UseCopyInstr)</div><div class="ttdef"><b>Definition</b> <a href="MachineCopyPropagation_8cpp_source.html#l01487">MachineCopyPropagation.cpp:1487</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae4e1e95549dd096eff5c563b58c12cc4"><div class="ttname"><a href="namespacellvm.html#ae4e1e95549dd096eff5c563b58c12cc4">llvm::initializeRISCVVectorPeepholePass</a></div><div class="ttdeci">void initializeRISCVVectorPeepholePass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_ae50f7215c4832bcfb5ffb377f964e061"><div class="ttname"><a href="namespacellvm.html#ae50f7215c4832bcfb5ffb377f964e061">llvm::PHIEliminationID</a></div><div class="ttdeci">char &amp; PHIEliminationID</div><div class="ttdoc">PHIElimination - This pass eliminates machine instruction PHI nodes by inserting copy instructions.</div><div class="ttdef"><b>Definition</b> <a href="PHIElimination_8cpp_source.html#l00184">PHIElimination.cpp:184</a></div></div>
<div class="ttc" id="anamespacellvm_html_aefb9792f73244f499d9abcc4173af42a"><div class="ttname"><a href="namespacellvm.html#aefb9792f73244f499d9abcc4173af42a">llvm::initializeRISCVPreRAExpandPseudoPass</a></div><div class="ttdeci">void initializeRISCVPreRAExpandPseudoPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_af85f92dc285a3b988b460529fd90cbb9"><div class="ttname"><a href="namespacellvm.html#af85f92dc285a3b988b460529fd90cbb9">llvm::initializeRISCVPostLegalizerCombinerPass</a></div><div class="ttdeci">void initializeRISCVPostLegalizerCombinerPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_afb2fdf53abd85539bfbf2d8efa4aea8b"><div class="ttname"><a href="namespacellvm.html#afb2fdf53abd85539bfbf2d8efa4aea8b">llvm::initializeRISCVMoveMergePass</a></div><div class="ttdeci">void initializeRISCVMoveMergePass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdoc">Implement std::hash so that hash_code can be used in STL containers.</div><div class="ttdef"><b>Definition</b> <a href="BitVector_8h_source.html#l00858">BitVector.h:858</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="astructllvm_1_1MachineFunctionInfo_html"><div class="ttname"><a href="structllvm_1_1MachineFunctionInfo.html">llvm::MachineFunctionInfo</a></div><div class="ttdoc">MachineFunctionInfo - This class can be derived from and used by targets to hold private target-speci...</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00096">MachineFunction.h:96</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineFunctionInfo_html_a06ad8b2e5a8e3c0f81f05c7870fb3b23"><div class="ttname"><a href="structllvm_1_1MachineFunctionInfo.html#a06ad8b2e5a8e3c0f81f05c7870fb3b23">llvm::MachineFunctionInfo::create</a></div><div class="ttdeci">static FuncInfoTy * create(BumpPtrAllocator &amp;Allocator, const Function &amp;F, const SubtargetTy *STI)</div><div class="ttdoc">Factory function: default behavior is to call new using the supplied allocator.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00104">MachineFunction.h:104</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedContext_html"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html">llvm::MachineSchedContext</a></div><div class="ttdoc">MachineSchedContext provides enough context from the MachineScheduler pass for the target to instanti...</div><div class="ttdef"><b>Definition</b> <a href="MachineScheduler_8h_source.html#l00128">MachineScheduler.h:128</a></div></div>
<div class="ttc" id="astructllvm_1_1PerFunctionMIParsingState_html"><div class="ttname"><a href="structllvm_1_1PerFunctionMIParsingState.html">llvm::PerFunctionMIParsingState</a></div><div class="ttdef"><b>Definition</b> <a href="MIParser_8h_source.html#l00164">MIParser.h:164</a></div></div>
<div class="ttc" id="astructllvm_1_1PerFunctionMIParsingState_html_ae7f8c6f160583712d2adaafb4cca24fe"><div class="ttname"><a href="structllvm_1_1PerFunctionMIParsingState.html#ae7f8c6f160583712d2adaafb4cca24fe">llvm::PerFunctionMIParsingState::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdef"><b>Definition</b> <a href="MIParser_8h_source.html#l00166">MIParser.h:166</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVRegisterInfo_html_a6b0e6be6a451881260fcd7f29b7fb4fc"><div class="ttname"><a href="structllvm_1_1RISCVRegisterInfo.html#a6b0e6be6a451881260fcd7f29b7fb4fc">llvm::RISCVRegisterInfo::isRVVRegClass</a></div><div class="ttdeci">static bool isRVVRegClass(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition</b> <a href="RISCVRegisterInfo_8h_source.html#l00160">RISCVRegisterInfo.h:160</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterTargetMachine_html"><div class="ttname"><a href="structllvm_1_1RegisterTargetMachine.html">llvm::RegisterTargetMachine</a></div><div class="ttdoc">RegisterTargetMachine - Helper template for registering a target machine implementation,...</div><div class="ttdef"><b>Definition</b> <a href="TargetRegistry_8h_source.html#l01248">TargetRegistry.h:1248</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition</b> <a href="CommandLine_8h_source.html#l00409">CommandLine.h:409</a></div></div>
<div class="ttc" id="astructllvm_1_1once__flag_html"><div class="ttname"><a href="structllvm_1_1once__flag.html">llvm::once_flag</a></div><div class="ttdoc">The llvm::once_flag structure.</div><div class="ttdef"><b>Definition</b> <a href="Threading_8h_source.html#l00068">Threading.h:68</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1MachineFunctionInfo_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1MachineFunctionInfo.html">llvm::yaml::MachineFunctionInfo</a></div><div class="ttdoc">Targets should override this in a way that mirrors the implementation of llvm::MachineFunctionInfo.</div><div class="ttdef"><b>Definition</b> <a href="MIRYamlMapping_8h_source.html#l00708">MIRYamlMapping.h:708</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1RISCVMachineFunctionInfo_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html">llvm::yaml::RISCVMachineFunctionInfo</a></div><div class="ttdef"><b>Definition</b> <a href="RISCVMachineFunctionInfo_8h_source.html#l00026">RISCVMachineFunctionInfo.h:26</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:39:52 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
