vendor_name = ModelSim
source_file = 1, F:/Uppsala/VHDL/VHDL/VHDL/Lab1/Q1/gates.vhd
source_file = 1, F:/Uppsala/VHDL/VHDL/VHDL/Lab1/Q1/Waveform.vwf
source_file = 1, F:/Uppsala/VHDL/VHDL/VHDL/Lab1/Q1/Waveform1.vwf
source_file = 1, F:/Uppsala/VHDL/VHDL/VHDL/Lab1/Q1/Waveform2.vwf
source_file = 1, F:/Uppsala/VHDL/VHDL/VHDL/Lab1/Q1/db/gates.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = gates
instance = comp, \a~I , a, gates, 1
instance = comp, \b~I , b, gates, 1
instance = comp, \c~0 , c~0, gates, 1
instance = comp, \f~0 , f~0, gates, 1
instance = comp, \k~0 , k~0, gates, 1
instance = comp, \c~I , c, gates, 1
instance = comp, \f~I , f, gates, 1
instance = comp, \h~I , h, gates, 1
instance = comp, \k~I , k, gates, 1
