Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/407 - 426/J10/tbiCU_isim_beh.exe -prj D:/407 - 426/J10/tbiCU_beh.prj work.tbiCU 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/407 - 426/J10/Decoder4x16.vhd" into library work
Parsing VHDL file "D:/407 - 426/J10/Decoder3x8.vhd" into library work
Parsing VHDL file "D:/407 - 426/J10/Counter4bit.vhd" into library work
Parsing VHDL file "D:/407 - 426/J10/iCU.vhd" into library work
Parsing VHDL file "D:/407 - 426/J10/tbiCU.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Decoder3x8 [decoder3x8_default]
Compiling architecture behavioral of entity Counter4bit [counter4bit_default]
Compiling architecture behavioral of entity Decoder4x16 [decoder4x16_default]
Compiling architecture behavioral of entity iCU [icu_default]
Compiling architecture behavior of entity tbicu
Time Resolution for simulation is 1ps.
Compiled 13 VHDL Units
Built simulation executable D:/407 - 426/J10/tbiCU_isim_beh.exe
Fuse Memory Usage: 34700 KB
Fuse CPU Usage: 342 ms
