#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5604c79404a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5604c7a313d0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x5604c7a55620_0 .net "bflag", 0 0, v0x5604c7a54420_0;  1 drivers
v0x5604c7a556e0_0 .var "funct", 5 0;
v0x5604c7a557a0_0 .net "hi", 31 0, v0x5604c7a545c0_0;  1 drivers
v0x5604c7a55840_0 .var "imm", 15 0;
v0x5604c7a55900_0 .var "imm_instr", 31 0;
v0x5604c7a559e0_0 .var "instword", 31 0;
v0x5604c7a55aa0_0 .net "lo", 31 0, v0x5604c7a54780_0;  1 drivers
v0x5604c7a55b70_0 .var "opA", 31 0;
v0x5604c7a55c10_0 .var "opB", 31 0;
v0x5604c7a55cd0_0 .var "opcode", 5 0;
v0x5604c7a55db0_0 .net "result", 31 0, v0x5604c7a54cc0_0;  1 drivers
v0x5604c7a55ea0_0 .var "rs", 4 0;
v0x5604c7a55f60_0 .var "rt", 4 0;
v0x5604c7a56040_0 .var "word", 31 6;
S_0x5604c7a1ebb0 .scope module, "dut" "alu" 3 70, 4 1 0, S_0x5604c7a313d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5604c7a37410_0 .net *"_ivl_10", 15 0, L_0x5604c7a65f20;  1 drivers
L_0x7f0f2ec47018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604c7a37640_0 .net/2u *"_ivl_14", 15 0, L_0x7f0f2ec47018;  1 drivers
v0x5604c7a38d40_0 .net *"_ivl_17", 15 0, L_0x5604c7a761d0;  1 drivers
v0x5604c7a3a3d0_0 .net *"_ivl_5", 0 0, L_0x5604c7a65b30;  1 drivers
v0x5604c7a3ca70_0 .net *"_ivl_6", 15 0, L_0x5604c7a65c60;  1 drivers
v0x5604c7a3e270_0 .net *"_ivl_9", 15 0, L_0x5604c7a65e80;  1 drivers
v0x5604c7a54340_0 .net "addr_rt", 4 0, L_0x5604c7a76500;  1 drivers
v0x5604c7a54420_0 .var "b_flag", 0 0;
v0x5604c7a544e0_0 .net "funct", 5 0, L_0x5604c7a65a90;  1 drivers
v0x5604c7a545c0_0 .var "hi", 31 0;
v0x5604c7a546a0_0 .net "instructionword", 31 0, v0x5604c7a559e0_0;  1 drivers
v0x5604c7a54780_0 .var "lo", 31 0;
v0x5604c7a54860_0 .var "memaddroffset", 31 0;
v0x5604c7a54940_0 .var "multresult", 63 0;
v0x5604c7a54a20_0 .net "op1", 31 0, v0x5604c7a55b70_0;  1 drivers
v0x5604c7a54b00_0 .net "op2", 31 0, v0x5604c7a55c10_0;  1 drivers
v0x5604c7a54be0_0 .net "opcode", 5 0, L_0x5604c7a659a0;  1 drivers
v0x5604c7a54cc0_0 .var "result", 31 0;
v0x5604c7a54da0_0 .net "shamt", 4 0, L_0x5604c7a76400;  1 drivers
v0x5604c7a54e80_0 .net/s "sign_op1", 31 0, v0x5604c7a55b70_0;  alias, 1 drivers
v0x5604c7a54f40_0 .net/s "sign_op2", 31 0, v0x5604c7a55c10_0;  alias, 1 drivers
v0x5604c7a54fe0_0 .net "simmediatedata", 31 0, L_0x5604c7a66030;  1 drivers
v0x5604c7a550a0_0 .net "simmediatedatas", 31 0, L_0x5604c7a66030;  alias, 1 drivers
v0x5604c7a55160_0 .net "uimmediatedata", 31 0, L_0x5604c7a762c0;  1 drivers
v0x5604c7a55220_0 .net "unsign_op1", 31 0, v0x5604c7a55b70_0;  alias, 1 drivers
v0x5604c7a552e0_0 .net "unsign_op2", 31 0, v0x5604c7a55c10_0;  alias, 1 drivers
v0x5604c7a553f0_0 .var "unsigned_result", 31 0;
E_0x5604c7991680/0 .event anyedge, v0x5604c7a54be0_0, v0x5604c7a544e0_0, v0x5604c7a54b00_0, v0x5604c7a54da0_0;
E_0x5604c7991680/1 .event anyedge, v0x5604c7a54a20_0, v0x5604c7a54940_0, v0x5604c7a54340_0, v0x5604c7a54fe0_0;
E_0x5604c7991680/2 .event anyedge, v0x5604c7a55160_0, v0x5604c7a553f0_0;
E_0x5604c7991680 .event/or E_0x5604c7991680/0, E_0x5604c7991680/1, E_0x5604c7991680/2;
L_0x5604c7a659a0 .part v0x5604c7a559e0_0, 26, 6;
L_0x5604c7a65a90 .part v0x5604c7a559e0_0, 0, 6;
L_0x5604c7a65b30 .part v0x5604c7a559e0_0, 15, 1;
LS_0x5604c7a65c60_0_0 .concat [ 1 1 1 1], L_0x5604c7a65b30, L_0x5604c7a65b30, L_0x5604c7a65b30, L_0x5604c7a65b30;
LS_0x5604c7a65c60_0_4 .concat [ 1 1 1 1], L_0x5604c7a65b30, L_0x5604c7a65b30, L_0x5604c7a65b30, L_0x5604c7a65b30;
LS_0x5604c7a65c60_0_8 .concat [ 1 1 1 1], L_0x5604c7a65b30, L_0x5604c7a65b30, L_0x5604c7a65b30, L_0x5604c7a65b30;
LS_0x5604c7a65c60_0_12 .concat [ 1 1 1 1], L_0x5604c7a65b30, L_0x5604c7a65b30, L_0x5604c7a65b30, L_0x5604c7a65b30;
L_0x5604c7a65c60 .concat [ 4 4 4 4], LS_0x5604c7a65c60_0_0, LS_0x5604c7a65c60_0_4, LS_0x5604c7a65c60_0_8, LS_0x5604c7a65c60_0_12;
L_0x5604c7a65e80 .part v0x5604c7a559e0_0, 0, 16;
L_0x5604c7a65f20 .concat [ 16 0 0 0], L_0x5604c7a65e80;
L_0x5604c7a66030 .concat [ 16 16 0 0], L_0x5604c7a65f20, L_0x5604c7a65c60;
L_0x5604c7a761d0 .part v0x5604c7a559e0_0, 0, 16;
L_0x5604c7a762c0 .concat [ 16 16 0 0], L_0x5604c7a761d0, L_0x7f0f2ec47018;
L_0x5604c7a76400 .part v0x5604c7a559e0_0, 6, 5;
L_0x5604c7a76500 .part v0x5604c7a559e0_0, 16, 5;
S_0x5604c7a0ba60 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f0f2ec90708 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604c7a56120_0 .net "clk", 0 0, o0x7f0f2ec90708;  0 drivers
o0x7f0f2ec90738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5604c7a56200_0 .net "data_address", 31 0, o0x7f0f2ec90738;  0 drivers
o0x7f0f2ec90768 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604c7a562e0_0 .net "data_read", 0 0, o0x7f0f2ec90768;  0 drivers
v0x5604c7a563b0_0 .var "data_readdata", 31 0;
o0x7f0f2ec907c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5604c7a56490_0 .net "data_write", 0 0, o0x7f0f2ec907c8;  0 drivers
o0x7f0f2ec907f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5604c7a56550_0 .net "data_writedata", 31 0, o0x7f0f2ec907f8;  0 drivers
S_0x5604c7a1e3b0 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f0f2ec90948 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5604c7a566f0_0 .net "instr_address", 31 0, o0x7f0f2ec90948;  0 drivers
v0x5604c7a567f0_0 .var "instr_readdata", 31 0;
S_0x5604c7a1e780 .scope module, "jal_tb" "jal_tb" 7 1;
 .timescale 0 0;
v0x5604c7a64fc0_0 .net "active", 0 0, L_0x5604c7a800c0;  1 drivers
v0x5604c7a65080_0 .var "clk", 0 0;
v0x5604c7a65120_0 .var "clk_enable", 0 0;
v0x5604c7a65210_0 .net "data_address", 31 0, L_0x5604c7a7dc90;  1 drivers
v0x5604c7a652b0_0 .net "data_read", 0 0, L_0x5604c7a7b810;  1 drivers
v0x5604c7a653a0_0 .var "data_readdata", 31 0;
v0x5604c7a65470_0 .net "data_write", 0 0, L_0x5604c7a7b630;  1 drivers
v0x5604c7a65540_0 .net "data_writedata", 31 0, L_0x5604c7a7d980;  1 drivers
v0x5604c7a65610_0 .net "instr_address", 31 0, L_0x5604c7a7eff0;  1 drivers
v0x5604c7a65770_0 .var "instr_readdata", 31 0;
v0x5604c7a65810_0 .net "register_v0", 31 0, L_0x5604c7a7d910;  1 drivers
v0x5604c7a65900_0 .var "reset", 0 0;
S_0x5604c7a31000 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x5604c7a1e780;
 .timescale 0 0;
v0x5604c7a569c0_0 .var "b_imm", 17 0;
v0x5604c7a56ac0_0 .var "b_offset", 31 0;
v0x5604c7a56ba0_0 .var "curr_addr", 31 0;
v0x5604c7a56c60_0 .var "i", 4 0;
v0x5604c7a56d40_0 .var "imm", 15 0;
v0x5604c7a56e70_0 .var "imm_instr", 31 0;
v0x5604c7a56f50_0 .var "opcode", 5 0;
v0x5604c7a57030_0 .var "rs", 4 0;
v0x5604c7a57110_0 .var "rt", 4 0;
E_0x5604c798e990 .event posedge, v0x5604c7a59380_0;
S_0x5604c7a57280 .scope module, "dut" "mips_cpu_harvard" 7 179, 8 1 0, S_0x5604c7a1e780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x5604c79f1850 .functor OR 1, L_0x5604c7a76cc0, L_0x5604c7a77000, C4<0>, C4<0>;
L_0x5604c7a38c20 .functor BUFZ 1, L_0x5604c7a76810, C4<0>, C4<0>, C4<0>;
L_0x5604c7a3a2b0 .functor BUFZ 1, L_0x5604c7a769b0, C4<0>, C4<0>, C4<0>;
L_0x5604c7a3c950 .functor BUFZ 1, L_0x5604c7a769b0, C4<0>, C4<0>, C4<0>;
L_0x5604c7a774b0 .functor AND 1, L_0x5604c7a76810, L_0x5604c7a778c0, C4<1>, C4<1>;
L_0x5604c7a3e150 .functor OR 1, L_0x5604c7a774b0, L_0x5604c7a77340, C4<0>, C4<0>;
L_0x5604c79c67d0 .functor OR 1, L_0x5604c7a3e150, L_0x5604c7a776d0, C4<0>, C4<0>;
L_0x5604c7a77b60 .functor OR 1, L_0x5604c79c67d0, L_0x5604c7a791c0, C4<0>, C4<0>;
L_0x5604c7a77c70 .functor OR 1, L_0x5604c7a77b60, L_0x5604c7a78a30, C4<0>, C4<0>;
L_0x5604c7a77d30 .functor BUFZ 1, L_0x5604c7a76af0, C4<0>, C4<0>, C4<0>;
L_0x5604c7a78920 .functor AND 1, L_0x5604c7a78280, L_0x5604c7a786f0, C4<1>, C4<1>;
L_0x5604c7a78a30 .functor OR 1, L_0x5604c7a77f80, L_0x5604c7a78920, C4<0>, C4<0>;
L_0x5604c7a791c0 .functor AND 1, L_0x5604c7a78cf0, L_0x5604c7a78fa0, C4<1>, C4<1>;
L_0x5604c7a79970 .functor OR 1, L_0x5604c7a79410, L_0x5604c7a79730, C4<0>, C4<0>;
L_0x5604c7a78b90 .functor OR 1, L_0x5604c7a79ee0, L_0x5604c7a7a1e0, C4<0>, C4<0>;
L_0x5604c7a7a0c0 .functor AND 1, L_0x5604c7a79bf0, L_0x5604c7a78b90, C4<1>, C4<1>;
L_0x5604c7a7a9e0 .functor OR 1, L_0x5604c7a7a670, L_0x5604c7a7a8f0, C4<0>, C4<0>;
L_0x5604c7a7ace0 .functor OR 1, L_0x5604c7a7a9e0, L_0x5604c7a7aaf0, C4<0>, C4<0>;
L_0x5604c7a7ae90 .functor AND 1, L_0x5604c7a76810, L_0x5604c7a7ace0, C4<1>, C4<1>;
L_0x5604c7a7b040 .functor AND 1, L_0x5604c7a76810, L_0x5604c7a7af50, C4<1>, C4<1>;
L_0x5604c7a7b570 .functor AND 1, L_0x5604c7a76810, L_0x5604c7a7adf0, C4<1>, C4<1>;
L_0x5604c7a7b810 .functor BUFZ 1, L_0x5604c7a3a2b0, C4<0>, C4<0>, C4<0>;
L_0x5604c7a7c4a0 .functor AND 1, L_0x5604c7a800c0, L_0x5604c7a77c70, C4<1>, C4<1>;
L_0x5604c7a7c5b0 .functor OR 1, L_0x5604c7a78a30, L_0x5604c7a791c0, C4<0>, C4<0>;
L_0x5604c7a7d980 .functor BUFZ 32, L_0x5604c7a7d800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5604c7a7da40 .functor BUFZ 32, L_0x5604c7a7c790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5604c7a7db90 .functor BUFZ 32, L_0x5604c7a7d800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5604c7a7dc90 .functor BUFZ 32, v0x5604c7a583b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5604c7a7ec90 .functor AND 1, v0x5604c7a65120_0, L_0x5604c7a7ae90, C4<1>, C4<1>;
L_0x5604c7a7ed00 .functor AND 1, L_0x5604c7a7ec90, v0x5604c7a62150_0, C4<1>, C4<1>;
L_0x5604c7a7eff0 .functor BUFZ 32, v0x5604c7a59440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5604c7a800c0 .functor BUFZ 1, v0x5604c7a62150_0, C4<0>, C4<0>, C4<0>;
L_0x5604c7a80240 .functor AND 1, v0x5604c7a65120_0, v0x5604c7a62150_0, C4<1>, C4<1>;
v0x5604c7a5c240_0 .net *"_ivl_100", 31 0, L_0x5604c7a78c00;  1 drivers
L_0x7f0f2ec474e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5c340_0 .net *"_ivl_103", 25 0, L_0x7f0f2ec474e0;  1 drivers
L_0x7f0f2ec47528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5c420_0 .net/2u *"_ivl_104", 31 0, L_0x7f0f2ec47528;  1 drivers
v0x5604c7a5c4e0_0 .net *"_ivl_106", 0 0, L_0x5604c7a78cf0;  1 drivers
v0x5604c7a5c5a0_0 .net *"_ivl_109", 5 0, L_0x5604c7a78f00;  1 drivers
L_0x7f0f2ec47570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5c680_0 .net/2u *"_ivl_110", 5 0, L_0x7f0f2ec47570;  1 drivers
v0x5604c7a5c760_0 .net *"_ivl_112", 0 0, L_0x5604c7a78fa0;  1 drivers
v0x5604c7a5c820_0 .net *"_ivl_116", 31 0, L_0x5604c7a79320;  1 drivers
L_0x7f0f2ec475b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5c900_0 .net *"_ivl_119", 25 0, L_0x7f0f2ec475b8;  1 drivers
L_0x7f0f2ec470f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5c9e0_0 .net/2u *"_ivl_12", 5 0, L_0x7f0f2ec470f0;  1 drivers
L_0x7f0f2ec47600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5cac0_0 .net/2u *"_ivl_120", 31 0, L_0x7f0f2ec47600;  1 drivers
v0x5604c7a5cba0_0 .net *"_ivl_122", 0 0, L_0x5604c7a79410;  1 drivers
v0x5604c7a5cc60_0 .net *"_ivl_124", 31 0, L_0x5604c7a79640;  1 drivers
L_0x7f0f2ec47648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5cd40_0 .net *"_ivl_127", 25 0, L_0x7f0f2ec47648;  1 drivers
L_0x7f0f2ec47690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5ce20_0 .net/2u *"_ivl_128", 31 0, L_0x7f0f2ec47690;  1 drivers
v0x5604c7a5cf00_0 .net *"_ivl_130", 0 0, L_0x5604c7a79730;  1 drivers
v0x5604c7a5cfc0_0 .net *"_ivl_134", 31 0, L_0x5604c7a79b00;  1 drivers
L_0x7f0f2ec476d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5d1b0_0 .net *"_ivl_137", 25 0, L_0x7f0f2ec476d8;  1 drivers
L_0x7f0f2ec47720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5d290_0 .net/2u *"_ivl_138", 31 0, L_0x7f0f2ec47720;  1 drivers
v0x5604c7a5d370_0 .net *"_ivl_140", 0 0, L_0x5604c7a79bf0;  1 drivers
v0x5604c7a5d430_0 .net *"_ivl_143", 5 0, L_0x5604c7a79e40;  1 drivers
L_0x7f0f2ec47768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5d510_0 .net/2u *"_ivl_144", 5 0, L_0x7f0f2ec47768;  1 drivers
v0x5604c7a5d5f0_0 .net *"_ivl_146", 0 0, L_0x5604c7a79ee0;  1 drivers
v0x5604c7a5d6b0_0 .net *"_ivl_149", 5 0, L_0x5604c7a7a140;  1 drivers
L_0x7f0f2ec477b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5d790_0 .net/2u *"_ivl_150", 5 0, L_0x7f0f2ec477b0;  1 drivers
v0x5604c7a5d870_0 .net *"_ivl_152", 0 0, L_0x5604c7a7a1e0;  1 drivers
v0x5604c7a5d930_0 .net *"_ivl_155", 0 0, L_0x5604c7a78b90;  1 drivers
v0x5604c7a5d9f0_0 .net *"_ivl_159", 1 0, L_0x5604c7a7a580;  1 drivers
L_0x7f0f2ec47138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5dad0_0 .net/2u *"_ivl_16", 5 0, L_0x7f0f2ec47138;  1 drivers
L_0x7f0f2ec477f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5dbb0_0 .net/2u *"_ivl_160", 1 0, L_0x7f0f2ec477f8;  1 drivers
v0x5604c7a5dc90_0 .net *"_ivl_162", 0 0, L_0x5604c7a7a670;  1 drivers
L_0x7f0f2ec47840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5dd50_0 .net/2u *"_ivl_164", 5 0, L_0x7f0f2ec47840;  1 drivers
v0x5604c7a5de30_0 .net *"_ivl_166", 0 0, L_0x5604c7a7a8f0;  1 drivers
v0x5604c7a5e100_0 .net *"_ivl_169", 0 0, L_0x5604c7a7a9e0;  1 drivers
L_0x7f0f2ec47888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5e1c0_0 .net/2u *"_ivl_170", 5 0, L_0x7f0f2ec47888;  1 drivers
v0x5604c7a5e2a0_0 .net *"_ivl_172", 0 0, L_0x5604c7a7aaf0;  1 drivers
v0x5604c7a5e360_0 .net *"_ivl_175", 0 0, L_0x5604c7a7ace0;  1 drivers
L_0x7f0f2ec478d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5e420_0 .net/2u *"_ivl_178", 5 0, L_0x7f0f2ec478d0;  1 drivers
v0x5604c7a5e500_0 .net *"_ivl_180", 0 0, L_0x5604c7a7af50;  1 drivers
L_0x7f0f2ec47918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5e5c0_0 .net/2u *"_ivl_184", 5 0, L_0x7f0f2ec47918;  1 drivers
v0x5604c7a5e6a0_0 .net *"_ivl_186", 0 0, L_0x5604c7a7adf0;  1 drivers
L_0x7f0f2ec47960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5e760_0 .net/2u *"_ivl_190", 0 0, L_0x7f0f2ec47960;  1 drivers
v0x5604c7a5e840_0 .net *"_ivl_20", 31 0, L_0x5604c7a76bd0;  1 drivers
L_0x7f0f2ec479a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5e920_0 .net/2u *"_ivl_200", 4 0, L_0x7f0f2ec479a8;  1 drivers
v0x5604c7a5ea00_0 .net *"_ivl_203", 4 0, L_0x5604c7a7bd30;  1 drivers
v0x5604c7a5eae0_0 .net *"_ivl_205", 4 0, L_0x5604c7a7bf50;  1 drivers
v0x5604c7a5ebc0_0 .net *"_ivl_206", 4 0, L_0x5604c7a7bff0;  1 drivers
v0x5604c7a5eca0_0 .net *"_ivl_213", 0 0, L_0x5604c7a7c5b0;  1 drivers
L_0x7f0f2ec479f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5ed60_0 .net/2u *"_ivl_214", 31 0, L_0x7f0f2ec479f0;  1 drivers
v0x5604c7a5ee40_0 .net *"_ivl_216", 31 0, L_0x5604c7a7c6f0;  1 drivers
v0x5604c7a5ef20_0 .net *"_ivl_218", 31 0, L_0x5604c7a7c9a0;  1 drivers
v0x5604c7a5f000_0 .net *"_ivl_220", 31 0, L_0x5604c7a7cb30;  1 drivers
v0x5604c7a5f0e0_0 .net *"_ivl_222", 31 0, L_0x5604c7a7ce70;  1 drivers
L_0x7f0f2ec47180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5f1c0_0 .net *"_ivl_23", 25 0, L_0x7f0f2ec47180;  1 drivers
v0x5604c7a5f2a0_0 .net *"_ivl_235", 0 0, L_0x5604c7a7ec90;  1 drivers
L_0x7f0f2ec47b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5f360_0 .net/2u *"_ivl_238", 31 0, L_0x7f0f2ec47b10;  1 drivers
L_0x7f0f2ec471c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5f440_0 .net/2u *"_ivl_24", 31 0, L_0x7f0f2ec471c8;  1 drivers
v0x5604c7a5f520_0 .net *"_ivl_243", 15 0, L_0x5604c7a7f150;  1 drivers
v0x5604c7a5f600_0 .net *"_ivl_244", 17 0, L_0x5604c7a7f3c0;  1 drivers
L_0x7f0f2ec47b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5f6e0_0 .net *"_ivl_247", 1 0, L_0x7f0f2ec47b58;  1 drivers
v0x5604c7a5f7c0_0 .net *"_ivl_250", 15 0, L_0x5604c7a7f500;  1 drivers
L_0x7f0f2ec47ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5f8a0_0 .net *"_ivl_252", 1 0, L_0x7f0f2ec47ba0;  1 drivers
v0x5604c7a5f980_0 .net *"_ivl_255", 0 0, L_0x5604c7a7f910;  1 drivers
L_0x7f0f2ec47be8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5fa60_0 .net/2u *"_ivl_256", 13 0, L_0x7f0f2ec47be8;  1 drivers
L_0x7f0f2ec47c30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5fb40_0 .net/2u *"_ivl_258", 13 0, L_0x7f0f2ec47c30;  1 drivers
v0x5604c7a60030_0 .net *"_ivl_26", 0 0, L_0x5604c7a76cc0;  1 drivers
v0x5604c7a600f0_0 .net *"_ivl_260", 13 0, L_0x5604c7a7fbf0;  1 drivers
v0x5604c7a601d0_0 .net *"_ivl_28", 31 0, L_0x5604c7a76e80;  1 drivers
L_0x7f0f2ec47210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604c7a602b0_0 .net *"_ivl_31", 25 0, L_0x7f0f2ec47210;  1 drivers
L_0x7f0f2ec47258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5604c7a60390_0 .net/2u *"_ivl_32", 31 0, L_0x7f0f2ec47258;  1 drivers
v0x5604c7a60470_0 .net *"_ivl_34", 0 0, L_0x5604c7a77000;  1 drivers
v0x5604c7a60530_0 .net *"_ivl_4", 31 0, L_0x5604c7a766e0;  1 drivers
v0x5604c7a60610_0 .net *"_ivl_45", 2 0, L_0x5604c7a772a0;  1 drivers
L_0x7f0f2ec472a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5604c7a606f0_0 .net/2u *"_ivl_46", 2 0, L_0x7f0f2ec472a0;  1 drivers
v0x5604c7a607d0_0 .net *"_ivl_51", 2 0, L_0x5604c7a77520;  1 drivers
L_0x7f0f2ec472e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5604c7a608b0_0 .net/2u *"_ivl_52", 2 0, L_0x7f0f2ec472e8;  1 drivers
v0x5604c7a60990_0 .net *"_ivl_57", 0 0, L_0x5604c7a778c0;  1 drivers
v0x5604c7a60a50_0 .net *"_ivl_59", 0 0, L_0x5604c7a774b0;  1 drivers
v0x5604c7a60b10_0 .net *"_ivl_61", 0 0, L_0x5604c7a3e150;  1 drivers
v0x5604c7a60bd0_0 .net *"_ivl_63", 0 0, L_0x5604c79c67d0;  1 drivers
v0x5604c7a60c90_0 .net *"_ivl_65", 0 0, L_0x5604c7a77b60;  1 drivers
L_0x7f0f2ec47060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604c7a60d50_0 .net *"_ivl_7", 25 0, L_0x7f0f2ec47060;  1 drivers
v0x5604c7a60e30_0 .net *"_ivl_70", 31 0, L_0x5604c7a77e50;  1 drivers
L_0x7f0f2ec47330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604c7a60f10_0 .net *"_ivl_73", 25 0, L_0x7f0f2ec47330;  1 drivers
L_0x7f0f2ec47378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5604c7a60ff0_0 .net/2u *"_ivl_74", 31 0, L_0x7f0f2ec47378;  1 drivers
v0x5604c7a610d0_0 .net *"_ivl_76", 0 0, L_0x5604c7a77f80;  1 drivers
v0x5604c7a61190_0 .net *"_ivl_78", 31 0, L_0x5604c7a780f0;  1 drivers
L_0x7f0f2ec470a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604c7a61270_0 .net/2u *"_ivl_8", 31 0, L_0x7f0f2ec470a8;  1 drivers
L_0x7f0f2ec473c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604c7a61350_0 .net *"_ivl_81", 25 0, L_0x7f0f2ec473c0;  1 drivers
L_0x7f0f2ec47408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5604c7a61430_0 .net/2u *"_ivl_82", 31 0, L_0x7f0f2ec47408;  1 drivers
v0x5604c7a61510_0 .net *"_ivl_84", 0 0, L_0x5604c7a78280;  1 drivers
v0x5604c7a615d0_0 .net *"_ivl_87", 0 0, L_0x5604c7a783f0;  1 drivers
v0x5604c7a616b0_0 .net *"_ivl_88", 31 0, L_0x5604c7a78190;  1 drivers
L_0x7f0f2ec47450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604c7a61790_0 .net *"_ivl_91", 30 0, L_0x7f0f2ec47450;  1 drivers
L_0x7f0f2ec47498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5604c7a61870_0 .net/2u *"_ivl_92", 31 0, L_0x7f0f2ec47498;  1 drivers
v0x5604c7a61950_0 .net *"_ivl_94", 0 0, L_0x5604c7a786f0;  1 drivers
v0x5604c7a61a10_0 .net *"_ivl_97", 0 0, L_0x5604c7a78920;  1 drivers
v0x5604c7a61ad0_0 .net "active", 0 0, L_0x5604c7a800c0;  alias, 1 drivers
v0x5604c7a61b90_0 .net "alu_op1", 31 0, L_0x5604c7a7da40;  1 drivers
v0x5604c7a61c50_0 .net "alu_op2", 31 0, L_0x5604c7a7db90;  1 drivers
v0x5604c7a61d10_0 .net "alui_instr", 0 0, L_0x5604c7a77340;  1 drivers
v0x5604c7a61dd0_0 .net "b_flag", 0 0, v0x5604c7a57ee0_0;  1 drivers
v0x5604c7a61e70_0 .net "b_imm", 17 0, L_0x5604c7a7f7d0;  1 drivers
v0x5604c7a61f30_0 .net "b_offset", 31 0, L_0x5604c7a7fd80;  1 drivers
v0x5604c7a62010_0 .net "clk", 0 0, v0x5604c7a65080_0;  1 drivers
v0x5604c7a620b0_0 .net "clk_enable", 0 0, v0x5604c7a65120_0;  1 drivers
v0x5604c7a62150_0 .var "cpu_active", 0 0;
v0x5604c7a621f0_0 .net "curr_addr", 31 0, v0x5604c7a59440_0;  1 drivers
v0x5604c7a622e0_0 .net "curr_addr_p4", 31 0, L_0x5604c7a7ef50;  1 drivers
v0x5604c7a623a0_0 .net "data_address", 31 0, L_0x5604c7a7dc90;  alias, 1 drivers
v0x5604c7a62480_0 .net "data_read", 0 0, L_0x5604c7a7b810;  alias, 1 drivers
v0x5604c7a62540_0 .net "data_readdata", 31 0, v0x5604c7a653a0_0;  1 drivers
v0x5604c7a62620_0 .net "data_write", 0 0, L_0x5604c7a7b630;  alias, 1 drivers
v0x5604c7a626e0_0 .net "data_writedata", 31 0, L_0x5604c7a7d980;  alias, 1 drivers
v0x5604c7a627c0_0 .net "funct_code", 5 0, L_0x5604c7a76640;  1 drivers
v0x5604c7a628a0_0 .net "hi_out", 31 0, v0x5604c7a59b30_0;  1 drivers
v0x5604c7a62990_0 .net "hl_reg_enable", 0 0, L_0x5604c7a7ed00;  1 drivers
v0x5604c7a62a30_0 .net "instr_address", 31 0, L_0x5604c7a7eff0;  alias, 1 drivers
v0x5604c7a62af0_0 .net "instr_opcode", 5 0, L_0x5604c7a765a0;  1 drivers
v0x5604c7a62bd0_0 .net "instr_readdata", 31 0, v0x5604c7a65770_0;  1 drivers
v0x5604c7a62c90_0 .net "j_imm", 0 0, L_0x5604c7a79970;  1 drivers
v0x5604c7a62d30_0 .net "j_reg", 0 0, L_0x5604c7a7a0c0;  1 drivers
v0x5604c7a62df0_0 .net "l_type", 0 0, L_0x5604c7a776d0;  1 drivers
v0x5604c7a62eb0_0 .net "link_const", 0 0, L_0x5604c7a78a30;  1 drivers
v0x5604c7a62f70_0 .net "link_reg", 0 0, L_0x5604c7a791c0;  1 drivers
v0x5604c7a63030_0 .net "lo_out", 31 0, v0x5604c7a5a380_0;  1 drivers
v0x5604c7a63120_0 .net "lw", 0 0, L_0x5604c7a769b0;  1 drivers
v0x5604c7a631c0_0 .net "mem_read", 0 0, L_0x5604c7a3a2b0;  1 drivers
v0x5604c7a63280_0 .net "mem_to_reg", 0 0, L_0x5604c7a3c950;  1 drivers
v0x5604c7a63b50_0 .net "mem_write", 0 0, L_0x5604c7a77d30;  1 drivers
v0x5604c7a63c10_0 .net "memaddroffset", 31 0, v0x5604c7a583b0_0;  1 drivers
v0x5604c7a63d00_0 .net "mfhi", 0 0, L_0x5604c7a7b040;  1 drivers
v0x5604c7a63da0_0 .net "mflo", 0 0, L_0x5604c7a7b570;  1 drivers
v0x5604c7a63e60_0 .net "movefrom", 0 0, L_0x5604c79f1850;  1 drivers
v0x5604c7a63f20_0 .net "muldiv", 0 0, L_0x5604c7a7ae90;  1 drivers
v0x5604c7a63fe0_0 .var "next_instr_addr", 31 0;
v0x5604c7a640d0_0 .net "pc_enable", 0 0, L_0x5604c7a80240;  1 drivers
v0x5604c7a641a0_0 .net "r_format", 0 0, L_0x5604c7a76810;  1 drivers
v0x5604c7a64240_0 .net "reg_a_read_data", 31 0, L_0x5604c7a7c790;  1 drivers
v0x5604c7a64310_0 .net "reg_a_read_index", 4 0, L_0x5604c7a7b9e0;  1 drivers
v0x5604c7a643e0_0 .net "reg_b_read_data", 31 0, L_0x5604c7a7d800;  1 drivers
v0x5604c7a644b0_0 .net "reg_b_read_index", 4 0, L_0x5604c7a7bc40;  1 drivers
v0x5604c7a64580_0 .net "reg_dst", 0 0, L_0x5604c7a38c20;  1 drivers
v0x5604c7a64620_0 .net "reg_write", 0 0, L_0x5604c7a77c70;  1 drivers
v0x5604c7a646e0_0 .net "reg_write_data", 31 0, L_0x5604c7a7d000;  1 drivers
v0x5604c7a647d0_0 .net "reg_write_enable", 0 0, L_0x5604c7a7c4a0;  1 drivers
v0x5604c7a648a0_0 .net "reg_write_index", 4 0, L_0x5604c7a7c310;  1 drivers
v0x5604c7a64970_0 .net "register_v0", 31 0, L_0x5604c7a7d910;  alias, 1 drivers
v0x5604c7a64a40_0 .net "reset", 0 0, v0x5604c7a65900_0;  1 drivers
v0x5604c7a64b70_0 .net "result", 31 0, v0x5604c7a58810_0;  1 drivers
v0x5604c7a64c40_0 .net "result_hi", 31 0, v0x5604c7a58110_0;  1 drivers
v0x5604c7a64ce0_0 .net "result_lo", 31 0, v0x5604c7a582d0_0;  1 drivers
v0x5604c7a64d80_0 .net "sw", 0 0, L_0x5604c7a76af0;  1 drivers
E_0x5604c79905d0/0 .event anyedge, v0x5604c7a57ee0_0, v0x5604c7a622e0_0, v0x5604c7a61f30_0, v0x5604c7a62c90_0;
E_0x5604c79905d0/1 .event anyedge, v0x5604c7a581f0_0, v0x5604c7a62d30_0, v0x5604c7a5b280_0;
E_0x5604c79905d0 .event/or E_0x5604c79905d0/0, E_0x5604c79905d0/1;
L_0x5604c7a765a0 .part v0x5604c7a65770_0, 26, 6;
L_0x5604c7a76640 .part v0x5604c7a65770_0, 0, 6;
L_0x5604c7a766e0 .concat [ 6 26 0 0], L_0x5604c7a765a0, L_0x7f0f2ec47060;
L_0x5604c7a76810 .cmp/eq 32, L_0x5604c7a766e0, L_0x7f0f2ec470a8;
L_0x5604c7a769b0 .cmp/eq 6, L_0x5604c7a765a0, L_0x7f0f2ec470f0;
L_0x5604c7a76af0 .cmp/eq 6, L_0x5604c7a765a0, L_0x7f0f2ec47138;
L_0x5604c7a76bd0 .concat [ 6 26 0 0], L_0x5604c7a765a0, L_0x7f0f2ec47180;
L_0x5604c7a76cc0 .cmp/eq 32, L_0x5604c7a76bd0, L_0x7f0f2ec471c8;
L_0x5604c7a76e80 .concat [ 6 26 0 0], L_0x5604c7a765a0, L_0x7f0f2ec47210;
L_0x5604c7a77000 .cmp/eq 32, L_0x5604c7a76e80, L_0x7f0f2ec47258;
L_0x5604c7a772a0 .part L_0x5604c7a765a0, 3, 3;
L_0x5604c7a77340 .cmp/eq 3, L_0x5604c7a772a0, L_0x7f0f2ec472a0;
L_0x5604c7a77520 .part L_0x5604c7a765a0, 3, 3;
L_0x5604c7a776d0 .cmp/eq 3, L_0x5604c7a77520, L_0x7f0f2ec472e8;
L_0x5604c7a778c0 .reduce/nor L_0x5604c7a7ae90;
L_0x5604c7a77e50 .concat [ 6 26 0 0], L_0x5604c7a765a0, L_0x7f0f2ec47330;
L_0x5604c7a77f80 .cmp/eq 32, L_0x5604c7a77e50, L_0x7f0f2ec47378;
L_0x5604c7a780f0 .concat [ 6 26 0 0], L_0x5604c7a765a0, L_0x7f0f2ec473c0;
L_0x5604c7a78280 .cmp/eq 32, L_0x5604c7a780f0, L_0x7f0f2ec47408;
L_0x5604c7a783f0 .part v0x5604c7a65770_0, 20, 1;
L_0x5604c7a78190 .concat [ 1 31 0 0], L_0x5604c7a783f0, L_0x7f0f2ec47450;
L_0x5604c7a786f0 .cmp/eq 32, L_0x5604c7a78190, L_0x7f0f2ec47498;
L_0x5604c7a78c00 .concat [ 6 26 0 0], L_0x5604c7a765a0, L_0x7f0f2ec474e0;
L_0x5604c7a78cf0 .cmp/eq 32, L_0x5604c7a78c00, L_0x7f0f2ec47528;
L_0x5604c7a78f00 .part v0x5604c7a65770_0, 0, 6;
L_0x5604c7a78fa0 .cmp/eq 6, L_0x5604c7a78f00, L_0x7f0f2ec47570;
L_0x5604c7a79320 .concat [ 6 26 0 0], L_0x5604c7a765a0, L_0x7f0f2ec475b8;
L_0x5604c7a79410 .cmp/eq 32, L_0x5604c7a79320, L_0x7f0f2ec47600;
L_0x5604c7a79640 .concat [ 6 26 0 0], L_0x5604c7a765a0, L_0x7f0f2ec47648;
L_0x5604c7a79730 .cmp/eq 32, L_0x5604c7a79640, L_0x7f0f2ec47690;
L_0x5604c7a79b00 .concat [ 6 26 0 0], L_0x5604c7a765a0, L_0x7f0f2ec476d8;
L_0x5604c7a79bf0 .cmp/eq 32, L_0x5604c7a79b00, L_0x7f0f2ec47720;
L_0x5604c7a79e40 .part v0x5604c7a65770_0, 0, 6;
L_0x5604c7a79ee0 .cmp/eq 6, L_0x5604c7a79e40, L_0x7f0f2ec47768;
L_0x5604c7a7a140 .part v0x5604c7a65770_0, 0, 6;
L_0x5604c7a7a1e0 .cmp/eq 6, L_0x5604c7a7a140, L_0x7f0f2ec477b0;
L_0x5604c7a7a580 .part L_0x5604c7a76640, 3, 2;
L_0x5604c7a7a670 .cmp/eq 2, L_0x5604c7a7a580, L_0x7f0f2ec477f8;
L_0x5604c7a7a8f0 .cmp/eq 6, L_0x5604c7a76640, L_0x7f0f2ec47840;
L_0x5604c7a7aaf0 .cmp/eq 6, L_0x5604c7a76640, L_0x7f0f2ec47888;
L_0x5604c7a7af50 .cmp/eq 6, L_0x5604c7a76640, L_0x7f0f2ec478d0;
L_0x5604c7a7adf0 .cmp/eq 6, L_0x5604c7a76640, L_0x7f0f2ec47918;
L_0x5604c7a7b630 .functor MUXZ 1, L_0x7f0f2ec47960, L_0x5604c7a77d30, L_0x5604c7a800c0, C4<>;
L_0x5604c7a7b9e0 .part v0x5604c7a65770_0, 21, 5;
L_0x5604c7a7bc40 .part v0x5604c7a65770_0, 16, 5;
L_0x5604c7a7bd30 .part v0x5604c7a65770_0, 11, 5;
L_0x5604c7a7bf50 .part v0x5604c7a65770_0, 16, 5;
L_0x5604c7a7bff0 .functor MUXZ 5, L_0x5604c7a7bf50, L_0x5604c7a7bd30, L_0x5604c7a38c20, C4<>;
L_0x5604c7a7c310 .functor MUXZ 5, L_0x5604c7a7bff0, L_0x7f0f2ec479a8, L_0x5604c7a78a30, C4<>;
L_0x5604c7a7c6f0 .arith/sum 32, L_0x5604c7a7ef50, L_0x7f0f2ec479f0;
L_0x5604c7a7c9a0 .functor MUXZ 32, v0x5604c7a58810_0, v0x5604c7a653a0_0, L_0x5604c7a3c950, C4<>;
L_0x5604c7a7cb30 .functor MUXZ 32, L_0x5604c7a7c9a0, v0x5604c7a5a380_0, L_0x5604c7a7b570, C4<>;
L_0x5604c7a7ce70 .functor MUXZ 32, L_0x5604c7a7cb30, v0x5604c7a59b30_0, L_0x5604c7a7b040, C4<>;
L_0x5604c7a7d000 .functor MUXZ 32, L_0x5604c7a7ce70, L_0x5604c7a7c6f0, L_0x5604c7a7c5b0, C4<>;
L_0x5604c7a7ef50 .arith/sum 32, v0x5604c7a59440_0, L_0x7f0f2ec47b10;
L_0x5604c7a7f150 .part v0x5604c7a65770_0, 0, 16;
L_0x5604c7a7f3c0 .concat [ 16 2 0 0], L_0x5604c7a7f150, L_0x7f0f2ec47b58;
L_0x5604c7a7f500 .part L_0x5604c7a7f3c0, 0, 16;
L_0x5604c7a7f7d0 .concat [ 2 16 0 0], L_0x7f0f2ec47ba0, L_0x5604c7a7f500;
L_0x5604c7a7f910 .part L_0x5604c7a7f7d0, 17, 1;
L_0x5604c7a7fbf0 .functor MUXZ 14, L_0x7f0f2ec47c30, L_0x7f0f2ec47be8, L_0x5604c7a7f910, C4<>;
L_0x5604c7a7fd80 .concat [ 18 14 0 0], L_0x5604c7a7f7d0, L_0x5604c7a7fbf0;
S_0x5604c7a575a0 .scope module, "cpu_alu" "alu" 8 158, 4 1 0, S_0x5604c7a57280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5604c7a57870_0 .net *"_ivl_10", 15 0, L_0x5604c7a7e650;  1 drivers
L_0x7f0f2ec47ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5604c7a57970_0 .net/2u *"_ivl_14", 15 0, L_0x7f0f2ec47ac8;  1 drivers
v0x5604c7a57a50_0 .net *"_ivl_17", 15 0, L_0x5604c7a7e8c0;  1 drivers
v0x5604c7a57b10_0 .net *"_ivl_5", 0 0, L_0x5604c7a7df30;  1 drivers
v0x5604c7a57bf0_0 .net *"_ivl_6", 15 0, L_0x5604c7a7dfd0;  1 drivers
v0x5604c7a57d20_0 .net *"_ivl_9", 15 0, L_0x5604c7a7e3a0;  1 drivers
v0x5604c7a57e00_0 .net "addr_rt", 4 0, L_0x5604c7a7ebf0;  1 drivers
v0x5604c7a57ee0_0 .var "b_flag", 0 0;
v0x5604c7a57fa0_0 .net "funct", 5 0, L_0x5604c7a7de90;  1 drivers
v0x5604c7a58110_0 .var "hi", 31 0;
v0x5604c7a581f0_0 .net "instructionword", 31 0, v0x5604c7a65770_0;  alias, 1 drivers
v0x5604c7a582d0_0 .var "lo", 31 0;
v0x5604c7a583b0_0 .var "memaddroffset", 31 0;
v0x5604c7a58490_0 .var "multresult", 63 0;
v0x5604c7a58570_0 .net "op1", 31 0, L_0x5604c7a7da40;  alias, 1 drivers
v0x5604c7a58650_0 .net "op2", 31 0, L_0x5604c7a7db90;  alias, 1 drivers
v0x5604c7a58730_0 .net "opcode", 5 0, L_0x5604c7a7ddf0;  1 drivers
v0x5604c7a58810_0 .var "result", 31 0;
v0x5604c7a588f0_0 .net "shamt", 4 0, L_0x5604c7a7eaf0;  1 drivers
v0x5604c7a589d0_0 .net/s "sign_op1", 31 0, L_0x5604c7a7da40;  alias, 1 drivers
v0x5604c7a58a90_0 .net/s "sign_op2", 31 0, L_0x5604c7a7db90;  alias, 1 drivers
v0x5604c7a58b60_0 .net "simmediatedata", 31 0, L_0x5604c7a7e730;  1 drivers
v0x5604c7a58c20_0 .net "simmediatedatas", 31 0, L_0x5604c7a7e730;  alias, 1 drivers
v0x5604c7a58d10_0 .net "uimmediatedata", 31 0, L_0x5604c7a7e9b0;  1 drivers
v0x5604c7a58dd0_0 .net "unsign_op1", 31 0, L_0x5604c7a7da40;  alias, 1 drivers
v0x5604c7a58e90_0 .net "unsign_op2", 31 0, L_0x5604c7a7db90;  alias, 1 drivers
v0x5604c7a58fa0_0 .var "unsigned_result", 31 0;
E_0x5604c7962730/0 .event anyedge, v0x5604c7a58730_0, v0x5604c7a57fa0_0, v0x5604c7a58650_0, v0x5604c7a588f0_0;
E_0x5604c7962730/1 .event anyedge, v0x5604c7a58570_0, v0x5604c7a58490_0, v0x5604c7a57e00_0, v0x5604c7a58b60_0;
E_0x5604c7962730/2 .event anyedge, v0x5604c7a58d10_0, v0x5604c7a58fa0_0;
E_0x5604c7962730 .event/or E_0x5604c7962730/0, E_0x5604c7962730/1, E_0x5604c7962730/2;
L_0x5604c7a7ddf0 .part v0x5604c7a65770_0, 26, 6;
L_0x5604c7a7de90 .part v0x5604c7a65770_0, 0, 6;
L_0x5604c7a7df30 .part v0x5604c7a65770_0, 15, 1;
LS_0x5604c7a7dfd0_0_0 .concat [ 1 1 1 1], L_0x5604c7a7df30, L_0x5604c7a7df30, L_0x5604c7a7df30, L_0x5604c7a7df30;
LS_0x5604c7a7dfd0_0_4 .concat [ 1 1 1 1], L_0x5604c7a7df30, L_0x5604c7a7df30, L_0x5604c7a7df30, L_0x5604c7a7df30;
LS_0x5604c7a7dfd0_0_8 .concat [ 1 1 1 1], L_0x5604c7a7df30, L_0x5604c7a7df30, L_0x5604c7a7df30, L_0x5604c7a7df30;
LS_0x5604c7a7dfd0_0_12 .concat [ 1 1 1 1], L_0x5604c7a7df30, L_0x5604c7a7df30, L_0x5604c7a7df30, L_0x5604c7a7df30;
L_0x5604c7a7dfd0 .concat [ 4 4 4 4], LS_0x5604c7a7dfd0_0_0, LS_0x5604c7a7dfd0_0_4, LS_0x5604c7a7dfd0_0_8, LS_0x5604c7a7dfd0_0_12;
L_0x5604c7a7e3a0 .part v0x5604c7a65770_0, 0, 16;
L_0x5604c7a7e650 .concat [ 16 0 0 0], L_0x5604c7a7e3a0;
L_0x5604c7a7e730 .concat [ 16 16 0 0], L_0x5604c7a7e650, L_0x5604c7a7dfd0;
L_0x5604c7a7e8c0 .part v0x5604c7a65770_0, 0, 16;
L_0x5604c7a7e9b0 .concat [ 16 16 0 0], L_0x5604c7a7e8c0, L_0x7f0f2ec47ac8;
L_0x5604c7a7eaf0 .part v0x5604c7a65770_0, 6, 5;
L_0x5604c7a7ebf0 .part v0x5604c7a65770_0, 16, 5;
S_0x5604c7a591d0 .scope module, "cpu_pc" "pc" 8 235, 9 1 0, S_0x5604c7a57280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x5604c7a59380_0 .net "clk", 0 0, v0x5604c7a65080_0;  alias, 1 drivers
v0x5604c7a59440_0 .var "curr_addr", 31 0;
v0x5604c7a59520_0 .net "enable", 0 0, L_0x5604c7a80240;  alias, 1 drivers
v0x5604c7a595c0_0 .net "next_addr", 31 0, v0x5604c7a63fe0_0;  1 drivers
v0x5604c7a596a0_0 .net "reset", 0 0, v0x5604c7a65900_0;  alias, 1 drivers
S_0x5604c7a59850 .scope module, "hi" "hl_reg" 8 185, 10 1 0, S_0x5604c7a57280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5604c7a59a60_0 .net "clk", 0 0, v0x5604c7a65080_0;  alias, 1 drivers
v0x5604c7a59b30_0 .var "data", 31 0;
v0x5604c7a59bf0_0 .net "data_in", 31 0, v0x5604c7a58110_0;  alias, 1 drivers
v0x5604c7a59cf0_0 .net "data_out", 31 0, v0x5604c7a59b30_0;  alias, 1 drivers
v0x5604c7a59db0_0 .net "enable", 0 0, L_0x5604c7a7ed00;  alias, 1 drivers
v0x5604c7a59ec0_0 .net "reset", 0 0, v0x5604c7a65900_0;  alias, 1 drivers
S_0x5604c7a5a010 .scope module, "lo" "hl_reg" 8 177, 10 1 0, S_0x5604c7a57280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5604c7a5a270_0 .net "clk", 0 0, v0x5604c7a65080_0;  alias, 1 drivers
v0x5604c7a5a380_0 .var "data", 31 0;
v0x5604c7a5a460_0 .net "data_in", 31 0, v0x5604c7a582d0_0;  alias, 1 drivers
v0x5604c7a5a530_0 .net "data_out", 31 0, v0x5604c7a5a380_0;  alias, 1 drivers
v0x5604c7a5a5f0_0 .net "enable", 0 0, L_0x5604c7a7ed00;  alias, 1 drivers
v0x5604c7a5a6e0_0 .net "reset", 0 0, v0x5604c7a65900_0;  alias, 1 drivers
S_0x5604c7a5a850 .scope module, "register" "regfile" 8 124, 11 1 0, S_0x5604c7a57280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x5604c7a7c790 .functor BUFZ 32, L_0x5604c7a7d3a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5604c7a7d800 .functor BUFZ 32, L_0x5604c7a7d620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5604c7a5b6e0_2 .array/port v0x5604c7a5b6e0, 2;
L_0x5604c7a7d910 .functor BUFZ 32, v0x5604c7a5b6e0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5604c7a5ab90_0 .net *"_ivl_0", 31 0, L_0x5604c7a7d3a0;  1 drivers
v0x5604c7a5ac90_0 .net *"_ivl_10", 6 0, L_0x5604c7a7d6c0;  1 drivers
L_0x7f0f2ec47a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5ad70_0 .net *"_ivl_13", 1 0, L_0x7f0f2ec47a80;  1 drivers
v0x5604c7a5ae30_0 .net *"_ivl_2", 6 0, L_0x5604c7a7d440;  1 drivers
L_0x7f0f2ec47a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5604c7a5af10_0 .net *"_ivl_5", 1 0, L_0x7f0f2ec47a38;  1 drivers
v0x5604c7a5b040_0 .net *"_ivl_8", 31 0, L_0x5604c7a7d620;  1 drivers
v0x5604c7a5b120_0 .net "r_clk", 0 0, v0x5604c7a65080_0;  alias, 1 drivers
v0x5604c7a5b1c0_0 .net "r_clk_enable", 0 0, v0x5604c7a65120_0;  alias, 1 drivers
v0x5604c7a5b280_0 .net "read_data1", 31 0, L_0x5604c7a7c790;  alias, 1 drivers
v0x5604c7a5b360_0 .net "read_data2", 31 0, L_0x5604c7a7d800;  alias, 1 drivers
v0x5604c7a5b440_0 .net "read_reg1", 4 0, L_0x5604c7a7b9e0;  alias, 1 drivers
v0x5604c7a5b520_0 .net "read_reg2", 4 0, L_0x5604c7a7bc40;  alias, 1 drivers
v0x5604c7a5b600_0 .net "register_v0", 31 0, L_0x5604c7a7d910;  alias, 1 drivers
v0x5604c7a5b6e0 .array "registers", 0 31, 31 0;
v0x5604c7a5bcb0_0 .net "reset", 0 0, v0x5604c7a65900_0;  alias, 1 drivers
v0x5604c7a5bd50_0 .net "write_control", 0 0, L_0x5604c7a7c4a0;  alias, 1 drivers
v0x5604c7a5be10_0 .net "write_data", 31 0, L_0x5604c7a7d000;  alias, 1 drivers
v0x5604c7a5c000_0 .net "write_reg", 4 0, L_0x5604c7a7c310;  alias, 1 drivers
L_0x5604c7a7d3a0 .array/port v0x5604c7a5b6e0, L_0x5604c7a7d440;
L_0x5604c7a7d440 .concat [ 5 2 0 0], L_0x5604c7a7b9e0, L_0x7f0f2ec47a38;
L_0x5604c7a7d620 .array/port v0x5604c7a5b6e0, L_0x5604c7a7d6c0;
L_0x5604c7a7d6c0 .concat [ 5 2 0 0], L_0x5604c7a7bc40, L_0x7f0f2ec47a80;
    .scope S_0x5604c7a1ebb0;
T_0 ;
    %wait E_0x5604c7991680;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604c7a54420_0, 0, 1;
    %load/vec4 v0x5604c7a54be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x5604c7a544e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x5604c7a54f40_0;
    %ix/getv 4, v0x5604c7a54da0_0;
    %shiftl 4;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x5604c7a54f40_0;
    %ix/getv 4, v0x5604c7a54da0_0;
    %shiftr 4;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x5604c7a54f40_0;
    %ix/getv 4, v0x5604c7a54da0_0;
    %shiftr/s 4;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x5604c7a54f40_0;
    %load/vec4 v0x5604c7a55220_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x5604c7a54f40_0;
    %load/vec4 v0x5604c7a55220_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x5604c7a54f40_0;
    %load/vec4 v0x5604c7a55220_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x5604c7a54e80_0;
    %pad/s 64;
    %load/vec4 v0x5604c7a54f40_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5604c7a54940_0, 0, 64;
    %load/vec4 v0x5604c7a54940_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5604c7a545c0_0, 0, 32;
    %load/vec4 v0x5604c7a54940_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5604c7a54780_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x5604c7a55220_0;
    %pad/u 64;
    %load/vec4 v0x5604c7a552e0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5604c7a54940_0, 0, 64;
    %load/vec4 v0x5604c7a54940_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5604c7a545c0_0, 0, 32;
    %load/vec4 v0x5604c7a54940_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5604c7a54780_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x5604c7a54e80_0;
    %load/vec4 v0x5604c7a54f40_0;
    %mod/s;
    %store/vec4 v0x5604c7a545c0_0, 0, 32;
    %load/vec4 v0x5604c7a54e80_0;
    %load/vec4 v0x5604c7a54f40_0;
    %div/s;
    %store/vec4 v0x5604c7a54780_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x5604c7a55220_0;
    %load/vec4 v0x5604c7a552e0_0;
    %mod;
    %store/vec4 v0x5604c7a545c0_0, 0, 32;
    %load/vec4 v0x5604c7a55220_0;
    %load/vec4 v0x5604c7a552e0_0;
    %div;
    %store/vec4 v0x5604c7a54780_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x5604c7a54a20_0;
    %store/vec4 v0x5604c7a545c0_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x5604c7a54a20_0;
    %store/vec4 v0x5604c7a54780_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x5604c7a54e80_0;
    %load/vec4 v0x5604c7a54f40_0;
    %add;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x5604c7a55220_0;
    %load/vec4 v0x5604c7a552e0_0;
    %add;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x5604c7a55220_0;
    %load/vec4 v0x5604c7a552e0_0;
    %sub;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x5604c7a55220_0;
    %load/vec4 v0x5604c7a552e0_0;
    %and;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x5604c7a55220_0;
    %load/vec4 v0x5604c7a552e0_0;
    %or;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x5604c7a55220_0;
    %load/vec4 v0x5604c7a552e0_0;
    %xor;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x5604c7a55220_0;
    %load/vec4 v0x5604c7a552e0_0;
    %or;
    %inv;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x5604c7a54e80_0;
    %load/vec4 v0x5604c7a54f40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x5604c7a55220_0;
    %load/vec4 v0x5604c7a552e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x5604c7a54340_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x5604c7a54e80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604c7a54420_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604c7a54420_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x5604c7a54e80_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604c7a54420_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604c7a54420_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x5604c7a54e80_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604c7a54420_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604c7a54420_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x5604c7a54e80_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604c7a54420_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604c7a54420_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x5604c7a54e80_0;
    %load/vec4 v0x5604c7a54f40_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604c7a54420_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604c7a54420_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x5604c7a54e80_0;
    %load/vec4 v0x5604c7a54b00_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604c7a54420_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604c7a54420_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x5604c7a54e80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604c7a54420_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604c7a54420_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x5604c7a54e80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604c7a54420_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604c7a54420_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x5604c7a54e80_0;
    %load/vec4 v0x5604c7a54fe0_0;
    %add;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x5604c7a55220_0;
    %load/vec4 v0x5604c7a54fe0_0;
    %add;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x5604c7a54e80_0;
    %load/vec4 v0x5604c7a54fe0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x5604c7a55220_0;
    %load/vec4 v0x5604c7a550a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x5604c7a55220_0;
    %load/vec4 v0x5604c7a55160_0;
    %and;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x5604c7a55220_0;
    %load/vec4 v0x5604c7a55160_0;
    %or;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x5604c7a55220_0;
    %load/vec4 v0x5604c7a55160_0;
    %xor;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x5604c7a55160_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5604c7a553f0_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x5604c7a54e80_0;
    %load/vec4 v0x5604c7a54fe0_0;
    %add;
    %store/vec4 v0x5604c7a54860_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x5604c7a54e80_0;
    %load/vec4 v0x5604c7a54fe0_0;
    %add;
    %store/vec4 v0x5604c7a54860_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x5604c7a54e80_0;
    %load/vec4 v0x5604c7a54fe0_0;
    %add;
    %store/vec4 v0x5604c7a54860_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x5604c7a54e80_0;
    %load/vec4 v0x5604c7a54fe0_0;
    %add;
    %store/vec4 v0x5604c7a54860_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x5604c7a54e80_0;
    %load/vec4 v0x5604c7a54fe0_0;
    %add;
    %store/vec4 v0x5604c7a54860_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x5604c7a54e80_0;
    %load/vec4 v0x5604c7a54fe0_0;
    %add;
    %store/vec4 v0x5604c7a54860_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x5604c7a54e80_0;
    %load/vec4 v0x5604c7a54fe0_0;
    %add;
    %store/vec4 v0x5604c7a54860_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x5604c7a54e80_0;
    %load/vec4 v0x5604c7a54fe0_0;
    %add;
    %store/vec4 v0x5604c7a54860_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5604c7a553f0_0;
    %store/vec4 v0x5604c7a54cc0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5604c7a313d0;
T_1 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5604c7a55cd0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5604c7a55ea0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5604c7a55f60_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x5604c7a55840_0, 0, 16;
    %load/vec4 v0x5604c7a55cd0_0;
    %load/vec4 v0x5604c7a55ea0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604c7a55f60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604c7a55840_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5604c7a55900_0, 0, 32;
    %vpi_call/w 3 33 "$display", "%b", v0x5604c7a55900_0 {0 0 0};
    %load/vec4 v0x5604c7a55900_0;
    %store/vec4 v0x5604c7a559e0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5604c7a55b70_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x5604c7a55c10_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 39 "$display", "%h", v0x5604c7a55db0_0 {0 0 0};
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x5604c7a56040_0, 0, 26;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x5604c7a556e0_0, 0, 6;
    %load/vec4 v0x5604c7a56040_0;
    %load/vec4 v0x5604c7a556e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5604c7a559e0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5604c7a55ea0_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5604c7a55f60_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 48 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 49 "$display", "unsigned of result = %d", v0x5604c7a55db0_0 {0 0 0};
    %load/vec4 v0x5604c7a55db0_0;
    %vpi_call/w 3 50 "$display", "signed of result = %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x5604c7a557a0_0;
    %load/vec4 v0x5604c7a55aa0_0;
    %vpi_call/w 3 51 "$display", "hi=%h, lo = %h", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 52 "$display", "b flag is %b", v0x5604c7a55620_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5604c7a5a850;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5604c7a5b6e0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x5604c7a5a850;
T_3 ;
    %wait E_0x5604c798e990;
    %load/vec4 v0x5604c7a5bcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5604c7a5b1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5604c7a5bd50_0;
    %load/vec4 v0x5604c7a5c000_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5604c7a5be10_0;
    %load/vec4 v0x5604c7a5c000_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5604c7a5b6e0, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5604c7a575a0;
T_4 ;
    %wait E_0x5604c7962730;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604c7a57ee0_0, 0, 1;
    %load/vec4 v0x5604c7a58730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x5604c7a57fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x5604c7a58a90_0;
    %ix/getv 4, v0x5604c7a588f0_0;
    %shiftl 4;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x5604c7a58a90_0;
    %ix/getv 4, v0x5604c7a588f0_0;
    %shiftr 4;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x5604c7a58a90_0;
    %ix/getv 4, v0x5604c7a588f0_0;
    %shiftr/s 4;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x5604c7a58a90_0;
    %load/vec4 v0x5604c7a58dd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x5604c7a58a90_0;
    %load/vec4 v0x5604c7a58dd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x5604c7a58a90_0;
    %load/vec4 v0x5604c7a58dd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x5604c7a589d0_0;
    %pad/s 64;
    %load/vec4 v0x5604c7a58a90_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5604c7a58490_0, 0, 64;
    %load/vec4 v0x5604c7a58490_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5604c7a58110_0, 0, 32;
    %load/vec4 v0x5604c7a58490_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5604c7a582d0_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x5604c7a58dd0_0;
    %pad/u 64;
    %load/vec4 v0x5604c7a58e90_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5604c7a58490_0, 0, 64;
    %load/vec4 v0x5604c7a58490_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5604c7a58110_0, 0, 32;
    %load/vec4 v0x5604c7a58490_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5604c7a582d0_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x5604c7a589d0_0;
    %load/vec4 v0x5604c7a58a90_0;
    %mod/s;
    %store/vec4 v0x5604c7a58110_0, 0, 32;
    %load/vec4 v0x5604c7a589d0_0;
    %load/vec4 v0x5604c7a58a90_0;
    %div/s;
    %store/vec4 v0x5604c7a582d0_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x5604c7a58dd0_0;
    %load/vec4 v0x5604c7a58e90_0;
    %mod;
    %store/vec4 v0x5604c7a58110_0, 0, 32;
    %load/vec4 v0x5604c7a58dd0_0;
    %load/vec4 v0x5604c7a58e90_0;
    %div;
    %store/vec4 v0x5604c7a582d0_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x5604c7a58570_0;
    %store/vec4 v0x5604c7a58110_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x5604c7a58570_0;
    %store/vec4 v0x5604c7a582d0_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x5604c7a589d0_0;
    %load/vec4 v0x5604c7a58a90_0;
    %add;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x5604c7a58dd0_0;
    %load/vec4 v0x5604c7a58e90_0;
    %add;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x5604c7a58dd0_0;
    %load/vec4 v0x5604c7a58e90_0;
    %sub;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x5604c7a58dd0_0;
    %load/vec4 v0x5604c7a58e90_0;
    %and;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x5604c7a58dd0_0;
    %load/vec4 v0x5604c7a58e90_0;
    %or;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x5604c7a58dd0_0;
    %load/vec4 v0x5604c7a58e90_0;
    %xor;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x5604c7a58dd0_0;
    %load/vec4 v0x5604c7a58e90_0;
    %or;
    %inv;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x5604c7a589d0_0;
    %load/vec4 v0x5604c7a58a90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x5604c7a58dd0_0;
    %load/vec4 v0x5604c7a58e90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x5604c7a57e00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x5604c7a589d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604c7a57ee0_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604c7a57ee0_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x5604c7a589d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604c7a57ee0_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604c7a57ee0_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x5604c7a589d0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604c7a57ee0_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604c7a57ee0_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x5604c7a589d0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604c7a57ee0_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604c7a57ee0_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x5604c7a589d0_0;
    %load/vec4 v0x5604c7a58a90_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604c7a57ee0_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604c7a57ee0_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x5604c7a589d0_0;
    %load/vec4 v0x5604c7a58650_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604c7a57ee0_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604c7a57ee0_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x5604c7a589d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604c7a57ee0_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604c7a57ee0_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x5604c7a589d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604c7a57ee0_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604c7a57ee0_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x5604c7a589d0_0;
    %load/vec4 v0x5604c7a58b60_0;
    %add;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x5604c7a58dd0_0;
    %load/vec4 v0x5604c7a58b60_0;
    %add;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x5604c7a589d0_0;
    %load/vec4 v0x5604c7a58b60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x5604c7a58dd0_0;
    %load/vec4 v0x5604c7a58c20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x5604c7a58dd0_0;
    %load/vec4 v0x5604c7a58d10_0;
    %and;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x5604c7a58dd0_0;
    %load/vec4 v0x5604c7a58d10_0;
    %or;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x5604c7a58dd0_0;
    %load/vec4 v0x5604c7a58d10_0;
    %xor;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x5604c7a58d10_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5604c7a58fa0_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x5604c7a589d0_0;
    %load/vec4 v0x5604c7a58b60_0;
    %add;
    %store/vec4 v0x5604c7a583b0_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x5604c7a589d0_0;
    %load/vec4 v0x5604c7a58b60_0;
    %add;
    %store/vec4 v0x5604c7a583b0_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x5604c7a589d0_0;
    %load/vec4 v0x5604c7a58b60_0;
    %add;
    %store/vec4 v0x5604c7a583b0_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x5604c7a589d0_0;
    %load/vec4 v0x5604c7a58b60_0;
    %add;
    %store/vec4 v0x5604c7a583b0_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x5604c7a589d0_0;
    %load/vec4 v0x5604c7a58b60_0;
    %add;
    %store/vec4 v0x5604c7a583b0_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x5604c7a589d0_0;
    %load/vec4 v0x5604c7a58b60_0;
    %add;
    %store/vec4 v0x5604c7a583b0_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x5604c7a589d0_0;
    %load/vec4 v0x5604c7a58b60_0;
    %add;
    %store/vec4 v0x5604c7a583b0_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x5604c7a589d0_0;
    %load/vec4 v0x5604c7a58b60_0;
    %add;
    %store/vec4 v0x5604c7a583b0_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x5604c7a58fa0_0;
    %store/vec4 v0x5604c7a58810_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5604c7a5a010;
T_5 ;
    %wait E_0x5604c798e990;
    %load/vec4 v0x5604c7a5a6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5604c7a5a380_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5604c7a5a5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5604c7a5a460_0;
    %assign/vec4 v0x5604c7a5a380_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5604c7a59850;
T_6 ;
    %wait E_0x5604c798e990;
    %load/vec4 v0x5604c7a59ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5604c7a59b30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5604c7a59db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5604c7a59bf0_0;
    %assign/vec4 v0x5604c7a59b30_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5604c7a591d0;
T_7 ;
    %wait E_0x5604c798e990;
    %load/vec4 v0x5604c7a596a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5604c7a59440_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5604c7a59520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5604c7a595c0_0;
    %assign/vec4 v0x5604c7a59440_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5604c7a57280;
T_8 ;
    %wait E_0x5604c798e990;
    %vpi_call/w 8 115 "$display", "reset=%h", v0x5604c7a64a40_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x5604c7a62bd0_0, v0x5604c7a61ad0_0, v0x5604c7a64620_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x5604c7a64310_0, v0x5604c7a644b0_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x5604c7a64240_0, v0x5604c7a643e0_0 {0 0 0};
    %vpi_call/w 8 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x5604c7a646e0_0, v0x5604c7a64b70_0, v0x5604c7a648a0_0 {0 0 0};
    %vpi_call/w 8 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x5604c7a63f20_0, v0x5604c7a64ce0_0, v0x5604c7a64c40_0, v0x5604c7a63030_0, v0x5604c7a628a0_0 {0 0 0};
    %vpi_call/w 8 121 "$display", "pc=%h", v0x5604c7a621f0_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x5604c7a57280;
T_9 ;
    %wait E_0x5604c79905d0;
    %load/vec4 v0x5604c7a61dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5604c7a622e0_0;
    %load/vec4 v0x5604c7a61f30_0;
    %add;
    %store/vec4 v0x5604c7a63fe0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5604c7a62c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5604c7a622e0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5604c7a62bd0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5604c7a63fe0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5604c7a62d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x5604c7a64240_0;
    %store/vec4 v0x5604c7a63fe0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5604c7a622e0_0;
    %store/vec4 v0x5604c7a63fe0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5604c7a57280;
T_10 ;
    %wait E_0x5604c798e990;
    %load/vec4 v0x5604c7a64a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604c7a62150_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5604c7a621f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5604c7a62150_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5604c7a1e780;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604c7a65080_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5604c7a65080_0;
    %inv;
    %store/vec4 v0x5604c7a65080_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x5604c7a1e780;
T_12 ;
    %fork t_1, S_0x5604c7a31000;
    %jmp t_0;
    .scope S_0x5604c7a31000;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604c7a65900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5604c7a65120_0, 0, 1;
    %wait E_0x5604c798e990;
    %delay 2, 0;
    %wait E_0x5604c798e990;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5604c7a65900_0, 0, 1;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5604c7a56f50_0, 0, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5604c7a57030_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5604c7a57110_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5604c7a56d40_0, 0, 16;
    %load/vec4 v0x5604c7a56f50_0;
    %load/vec4 v0x5604c7a57030_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604c7a57110_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604c7a56d40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5604c7a56e70_0, 0, 32;
    %load/vec4 v0x5604c7a56e70_0;
    %store/vec4 v0x5604c7a65770_0, 0, 32;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x5604c7a56ba0_0, 0, 32;
    %load/vec4 v0x5604c7a65610_0;
    %load/vec4 v0x5604c7a56ba0_0;
    %cmp/e;
    %jmp/0xz  T_12.0, 4;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 7 85 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5604c7a56ba0_0, v0x5604c7a65610_0 {0 0 0};
T_12.1 ;
    %wait E_0x5604c798e990;
    %delay 2, 0;
    %load/vec4 v0x5604c7a56ba0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5604c7a56ba0_0, 0, 32;
    %load/vec4 v0x5604c7a65610_0;
    %load/vec4 v0x5604c7a56ba0_0;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 90 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5604c7a56ba0_0, v0x5604c7a65610_0 {0 0 0};
T_12.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5604c7a56c60_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5604c7a653a0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_12.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.5, 5;
    %jmp/1 T_12.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5604c7a56f50_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5604c7a57030_0, 0, 5;
    %load/vec4 v0x5604c7a56c60_0;
    %store/vec4 v0x5604c7a57110_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5604c7a56d40_0, 0, 16;
    %load/vec4 v0x5604c7a56f50_0;
    %load/vec4 v0x5604c7a57030_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604c7a57110_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604c7a56d40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5604c7a56e70_0, 0, 32;
    %load/vec4 v0x5604c7a56e70_0;
    %store/vec4 v0x5604c7a65770_0, 0, 32;
    %wait E_0x5604c798e990;
    %delay 2, 0;
    %load/vec4 v0x5604c7a65470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 7 107 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.7 ;
    %load/vec4 v0x5604c7a652b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 7 108 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.9 ;
    %load/vec4 v0x5604c7a56ba0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5604c7a56ba0_0, 0, 32;
    %load/vec4 v0x5604c7a65610_0;
    %load/vec4 v0x5604c7a56ba0_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 7 110 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5604c7a56ba0_0, v0x5604c7a65610_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x5604c7a56c60_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5604c7a56c60_0, 0, 5;
    %jmp T_12.4;
T_12.5 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5604c7a56c60_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_12.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.13, 5;
    %jmp/1 T_12.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x5604c7a56f50_0, 0, 6;
    %load/vec4 v0x5604c7a56c60_0;
    %subi 1, 0, 5;
    %store/vec4 v0x5604c7a57030_0, 0, 5;
    %load/vec4 v0x5604c7a56c60_0;
    %store/vec4 v0x5604c7a57110_0, 0, 5;
    %load/vec4 v0x5604c7a56c60_0;
    %pad/u 16;
    %muli 15, 0, 16;
    %store/vec4 v0x5604c7a56d40_0, 0, 16;
    %load/vec4 v0x5604c7a56f50_0;
    %load/vec4 v0x5604c7a57030_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604c7a57110_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604c7a56d40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5604c7a56e70_0, 0, 32;
    %load/vec4 v0x5604c7a56e70_0;
    %store/vec4 v0x5604c7a65770_0, 0, 32;
    %wait E_0x5604c798e990;
    %delay 2, 0;
    %load/vec4 v0x5604c7a56ba0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5604c7a56ba0_0, 0, 32;
    %load/vec4 v0x5604c7a65610_0;
    %load/vec4 v0x5604c7a56ba0_0;
    %cmp/e;
    %jmp/0xz  T_12.14, 4;
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 7 129 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5604c7a56ba0_0, v0x5604c7a65610_0 {0 0 0};
T_12.15 ;
    %load/vec4 v0x5604c7a56c60_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5604c7a56c60_0, 0, 5;
    %jmp T_12.12;
T_12.13 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5604c7a56c60_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5604c7a653a0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
T_12.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.17, 5;
    %jmp/1 T_12.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5604c7a56f50_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5604c7a57030_0, 0, 5;
    %load/vec4 v0x5604c7a56c60_0;
    %store/vec4 v0x5604c7a57110_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5604c7a56d40_0, 0, 16;
    %load/vec4 v0x5604c7a56f50_0;
    %load/vec4 v0x5604c7a57030_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604c7a57110_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604c7a56d40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5604c7a56e70_0, 0, 32;
    %load/vec4 v0x5604c7a56e70_0;
    %store/vec4 v0x5604c7a65770_0, 0, 32;
    %wait E_0x5604c798e990;
    %delay 2, 0;
    %load/vec4 v0x5604c7a65470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %jmp T_12.19;
T_12.18 ;
    %vpi_call/w 7 149 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.19 ;
    %load/vec4 v0x5604c7a652b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.20, 8;
    %jmp T_12.21;
T_12.20 ;
    %vpi_call/w 7 150 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.21 ;
    %load/vec4 v0x5604c7a56ba0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5604c7a56ba0_0, 0, 32;
    %load/vec4 v0x5604c7a65610_0;
    %load/vec4 v0x5604c7a56ba0_0;
    %cmp/e;
    %jmp/0xz  T_12.22, 4;
    %jmp T_12.23;
T_12.22 ;
    %vpi_call/w 7 152 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5604c7a56ba0_0, v0x5604c7a65610_0 {0 0 0};
T_12.23 ;
    %load/vec4 v0x5604c7a56c60_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5604c7a56c60_0, 0, 5;
    %load/vec4 v0x5604c7a653a0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x5604c7a653a0_0, 0, 32;
    %jmp T_12.16;
T_12.17 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5604c7a56c60_0, 0, 5;
    %pushi/vec4 29, 0, 32;
T_12.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.25, 5;
    %jmp/1 T_12.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x5604c7a56f50_0, 0, 6;
    %load/vec4 v0x5604c7a56c60_0;
    %subi 1, 0, 5;
    %store/vec4 v0x5604c7a57030_0, 0, 5;
    %load/vec4 v0x5604c7a56c60_0;
    %store/vec4 v0x5604c7a57110_0, 0, 5;
    %load/vec4 v0x5604c7a56c60_0;
    %pad/u 16;
    %muli 15, 0, 16;
    %store/vec4 v0x5604c7a56d40_0, 0, 16;
    %load/vec4 v0x5604c7a56f50_0;
    %load/vec4 v0x5604c7a57030_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604c7a57110_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5604c7a56d40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5604c7a56e70_0, 0, 32;
    %load/vec4 v0x5604c7a56e70_0;
    %store/vec4 v0x5604c7a65770_0, 0, 32;
    %wait E_0x5604c798e990;
    %delay 2, 0;
    %load/vec4 v0x5604c7a56d40_0;
    %pad/u 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5604c7a569c0_0, 0, 18;
    %load/vec4 v0x5604c7a569c0_0;
    %parti/s 1, 17, 6;
    %flag_set/vec4 8;
    %jmp/0 T_12.26, 8;
    %pushi/vec4 16383, 0, 14;
    %jmp/1 T_12.27, 8;
T_12.26 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_12.27, 8;
 ; End of false expr.
    %blend;
T_12.27;
    %load/vec4 v0x5604c7a569c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5604c7a56ac0_0, 0, 32;
    %load/vec4 v0x5604c7a56ba0_0;
    %addi 4, 0, 32;
    %load/vec4 v0x5604c7a56ac0_0;
    %add;
    %store/vec4 v0x5604c7a56ba0_0, 0, 32;
    %load/vec4 v0x5604c7a65610_0;
    %load/vec4 v0x5604c7a56ba0_0;
    %cmp/e;
    %jmp/0xz  T_12.28, 4;
    %jmp T_12.29;
T_12.28 ;
    %vpi_call/w 7 174 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x5604c7a56ba0_0, v0x5604c7a65610_0 {0 0 0};
T_12.29 ;
    %load/vec4 v0x5604c7a56c60_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5604c7a56c60_0, 0, 5;
    %jmp T_12.24;
T_12.25 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5604c7a1e780;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/bne_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
