// Seed: 1012049397
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  id_5(
      .id_0(1'd0), .id_1(1), .id_2(1 + 1'b0)
  ); id_6 :
  assert property (@(posedge 1 ** 1'b0) id_3)
  else $display(id_4);
  wire id_7;
  assign id_4 = ~1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_10 = id_10;
  assign id_4 = 1;
  module_0(
      id_2, id_6, id_10, id_10
  );
  wire id_11, id_12;
endmodule
