--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml cpu_16bit_top.twx cpu_16bit_top.ncd -o cpu_16bit_top.twr
cpu_16bit_top.pcf -ucf cpu_16bit_top.ucf

Design file:              cpu_16bit_top.ncd
Physical constraint file: cpu_16bit_top.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ps2_clk     |    0.554(R)|    0.970(R)|clk50_BUFGP       |   0.000|
ps2_data    |    0.819(R)|    0.759(R)|clk50_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clk11 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
en_1        |   11.668(R)|clk11_BUFGP       |   0.000|
oe_1        |   12.603(R)|clk11_BUFGP       |   0.000|
oe_2        |   10.106(R)|clk11_BUFGP       |   0.000|
rdn         |   10.357(R)|clk11_BUFGP       |   0.000|
we_1        |   11.954(R)|clk11_BUFGP       |   0.000|
we_2        |    9.909(R)|clk11_BUFGP       |   0.000|
wrn         |   11.857(R)|clk11_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock clk50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
data_1<0>   |   12.850(R)|clk50_BUFGP       |   0.000|
data_1<1>   |   11.859(R)|clk50_BUFGP       |   0.000|
data_1<2>   |   10.140(R)|clk50_BUFGP       |   0.000|
data_1<3>   |   10.158(R)|clk50_BUFGP       |   0.000|
data_1<4>   |    9.983(R)|clk50_BUFGP       |   0.000|
data_1<5>   |   11.063(R)|clk50_BUFGP       |   0.000|
data_1<6>   |    9.960(R)|clk50_BUFGP       |   0.000|
led<0>      |    7.095(R)|clk50_BUFGP       |   0.000|
led<1>      |    7.179(R)|clk50_BUFGP       |   0.000|
led<2>      |    7.364(R)|clk50_BUFGP       |   0.000|
led<3>      |    7.821(R)|clk50_BUFGP       |   0.000|
led<4>      |    7.731(R)|clk50_BUFGP       |   0.000|
led<5>      |    7.383(R)|clk50_BUFGP       |   0.000|
led<6>      |    7.492(R)|clk50_BUFGP       |   0.000|
led<8>      |    7.440(R)|clk50_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk11
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk11          |    4.626|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    9.376|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
data_ready     |data_1<1>      |    7.864|
tbre           |data_1<0>      |    9.882|
tsre           |data_1<0>      |   10.826|
---------------+---------------+---------+


Analysis completed Tue Dec 05 17:46:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



