(pcb "/Users/ben/Library/Mobile Documents/com~apple~CloudDocs/PCBs/Computer/ALU/ALU.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9-0-10_14)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  131064 -93980  31496 -93980  31496 -34036  131064 -34036
            131064 -93980)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (place C10 103632 -38608 front 270 (PN 100nF))
      (place C9 66548 -57404 front 180 (PN 100nF))
      (place C8 55880 -57404 front 180 (PN 100nF))
      (place C7 93472 -43180 front 0 (PN 100nF))
      (place C6 77216 -43180 front 180 (PN 100nF))
      (place C5 82804 -43180 front 0 (PN 100nF))
      (place C4 101600 -85344 front 90 (PN 100nF))
      (place C3 101600 -75184 front 90 (PN 100nF))
      (place C2 40640 -41656 front 0 (PN 100nF))
      (place C1 67056 -36068 front 180 (PN 100nF))
    )
    (component "Package_DIP:DIP-14_W7.62mm"
      (place U13 106680 -44704 front 90 (PN 74LS04))
      (place U11 71120 -46228 front 0 (PN 74LS08))
      (place U7 60452 -39116 front 0 (PN 74LS02))
    )
    (component "Package_DIP:DIP-16_W7.62mm"
      (place U12 49784 -60452 front 0 (PN 74LS157))
      (place U10 49784 -36576 front 0 (PN 74LS157))
      (place U8 60452 -60452 front 0 (PN 74LS157))
      (place U4 100076 -64008 front 180 (PN 74LS283))
      (place U3 89408 -64008 front 180 (PN 74LS283))
    )
    (component "Package_DIP:DIP-14_W7.62mm::1"
      (place U6 105664 -76200 front 90 (PN 74LS08))
      (place U5 82296 -76200 front 90 (PN 74LS08))
      (place U2 82296 -86868 front 90 (PN 74LS86))
      (place U1 105664 -86868 front 90 (PN 74LS86))
    )
    (component LED_THT:LED_D3.0mm_Clear
      (place D10 114300 -52832 front 0 (PN LED))
      (place D9 109220 -52832 front 0 (PN LED))
      (place D8 74676 -85852 front 0 (PN LED))
      (place D7 69596 -85852 front 0 (PN LED))
      (place D6 64516 -85852 front 0 (PN LED))
      (place D5 59436 -85852 front 0 (PN LED))
      (place D4 54356 -85852 front 0 (PN LED))
      (place D3 49276 -85852 front 0 (PN LED))
      (place D2 44196 -85852 front 0 (PN LED))
      (place D1 39116 -85852 front 0 (PN LED))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Horizontal
      (place J4 72405 -38100 front 90 (PN Conn_01x08))
      (place J3 90155 -89916 front 270 (PN Conn_01x08))
    )
    (component "Package_DIP:DIP-20_W7.62mm"
      (place U9 46736 -67564 front 180 (PN 74LS245))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN1 39116 -90932 front 0 (PN 1k))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R2 109220 -60452 front 0 (PN 1k))
      (place R1 109220 -56896 front 0 (PN 1k))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x16_P2.54mm_Horizontal
      (place J2 127000 -44958 front 0 (PN Conn_01x16))
      (place J1 35560 -83058 front 180 (PN Conn_01x16))
    )
  )
  (library
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (outline (path signal 100  350 950  350 -950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  6050 1200  -1050 1200))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image LED_THT:LED_D3.0mm_Clear
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x08_P2.54mm_Horizontal
      (outline (path signal 100  2135 1270  4040 1270))
      (outline (path signal 100  4040 1270  4040 -19050))
      (outline (path signal 100  4040 -19050  1500 -19050))
      (outline (path signal 100  1500 -19050  1500 635))
      (outline (path signal 100  1500 635  2135 1270))
      (outline (path signal 100  -320 320  1500 320))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -320  1500 -320))
      (outline (path signal 100  4040 320  10040 320))
      (outline (path signal 100  10040 320  10040 -320))
      (outline (path signal 100  4040 -320  10040 -320))
      (outline (path signal 100  -320 -2220  1500 -2220))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2860  1500 -2860))
      (outline (path signal 100  4040 -2220  10040 -2220))
      (outline (path signal 100  10040 -2220  10040 -2860))
      (outline (path signal 100  4040 -2860  10040 -2860))
      (outline (path signal 100  -320 -4760  1500 -4760))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -5400  1500 -5400))
      (outline (path signal 100  4040 -4760  10040 -4760))
      (outline (path signal 100  10040 -4760  10040 -5400))
      (outline (path signal 100  4040 -5400  10040 -5400))
      (outline (path signal 100  -320 -7300  1500 -7300))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7940  1500 -7940))
      (outline (path signal 100  4040 -7300  10040 -7300))
      (outline (path signal 100  10040 -7300  10040 -7940))
      (outline (path signal 100  4040 -7940  10040 -7940))
      (outline (path signal 100  -320 -9840  1500 -9840))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -10480  1500 -10480))
      (outline (path signal 100  4040 -9840  10040 -9840))
      (outline (path signal 100  10040 -9840  10040 -10480))
      (outline (path signal 100  4040 -10480  10040 -10480))
      (outline (path signal 100  -320 -12380  1500 -12380))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -13020  1500 -13020))
      (outline (path signal 100  4040 -12380  10040 -12380))
      (outline (path signal 100  10040 -12380  10040 -13020))
      (outline (path signal 100  4040 -13020  10040 -13020))
      (outline (path signal 100  -320 -14920  1500 -14920))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  -320 -15560  1500 -15560))
      (outline (path signal 100  4040 -14920  10040 -14920))
      (outline (path signal 100  10040 -14920  10040 -15560))
      (outline (path signal 100  4040 -15560  10040 -15560))
      (outline (path signal 100  -320 -17460  1500 -17460))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -18100  1500 -18100))
      (outline (path signal 100  4040 -17460  10040 -17460))
      (outline (path signal 100  10040 -17460  10040 -18100))
      (outline (path signal 100  4040 -18100  10040 -18100))
      (outline (path signal 120  1440 1330  1440 -19110))
      (outline (path signal 120  1440 -19110  4100 -19110))
      (outline (path signal 120  4100 -19110  4100 1330))
      (outline (path signal 120  4100 1330  1440 1330))
      (outline (path signal 120  4100 380  10100 380))
      (outline (path signal 120  10100 380  10100 -380))
      (outline (path signal 120  10100 -380  4100 -380))
      (outline (path signal 120  4100 320  10100 320))
      (outline (path signal 120  4100 200  10100 200))
      (outline (path signal 120  4100 80  10100 80))
      (outline (path signal 120  4100 -40  10100 -40))
      (outline (path signal 120  4100 -160  10100 -160))
      (outline (path signal 120  4100 -280  10100 -280))
      (outline (path signal 120  1110 380  1440 380))
      (outline (path signal 120  1110 -380  1440 -380))
      (outline (path signal 120  1440 -1270  4100 -1270))
      (outline (path signal 120  4100 -2160  10100 -2160))
      (outline (path signal 120  10100 -2160  10100 -2920))
      (outline (path signal 120  10100 -2920  4100 -2920))
      (outline (path signal 120  1042.93 -2160  1440 -2160))
      (outline (path signal 120  1042.93 -2920  1440 -2920))
      (outline (path signal 120  1440 -3810  4100 -3810))
      (outline (path signal 120  4100 -4700  10100 -4700))
      (outline (path signal 120  10100 -4700  10100 -5460))
      (outline (path signal 120  10100 -5460  4100 -5460))
      (outline (path signal 120  1042.93 -4700  1440 -4700))
      (outline (path signal 120  1042.93 -5460  1440 -5460))
      (outline (path signal 120  1440 -6350  4100 -6350))
      (outline (path signal 120  4100 -7240  10100 -7240))
      (outline (path signal 120  10100 -7240  10100 -8000))
      (outline (path signal 120  10100 -8000  4100 -8000))
      (outline (path signal 120  1042.93 -7240  1440 -7240))
      (outline (path signal 120  1042.93 -8000  1440 -8000))
      (outline (path signal 120  1440 -8890  4100 -8890))
      (outline (path signal 120  4100 -9780  10100 -9780))
      (outline (path signal 120  10100 -9780  10100 -10540))
      (outline (path signal 120  10100 -10540  4100 -10540))
      (outline (path signal 120  1042.93 -9780  1440 -9780))
      (outline (path signal 120  1042.93 -10540  1440 -10540))
      (outline (path signal 120  1440 -11430  4100 -11430))
      (outline (path signal 120  4100 -12320  10100 -12320))
      (outline (path signal 120  10100 -12320  10100 -13080))
      (outline (path signal 120  10100 -13080  4100 -13080))
      (outline (path signal 120  1042.93 -12320  1440 -12320))
      (outline (path signal 120  1042.93 -13080  1440 -13080))
      (outline (path signal 120  1440 -13970  4100 -13970))
      (outline (path signal 120  4100 -14860  10100 -14860))
      (outline (path signal 120  10100 -14860  10100 -15620))
      (outline (path signal 120  10100 -15620  4100 -15620))
      (outline (path signal 120  1042.93 -14860  1440 -14860))
      (outline (path signal 120  1042.93 -15620  1440 -15620))
      (outline (path signal 120  1440 -16510  4100 -16510))
      (outline (path signal 120  4100 -17400  10100 -17400))
      (outline (path signal 120  10100 -17400  10100 -18160))
      (outline (path signal 120  10100 -18160  4100 -18160))
      (outline (path signal 120  1042.93 -17400  1440 -17400))
      (outline (path signal 120  1042.93 -18160  1440 -18160))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 50  -1800 -19550  10550 -19550))
      (outline (path signal 50  10550 -19550  10550 1800))
      (outline (path signal 50  10550 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x16_P2.54mm_Horizontal
      (outline (path signal 100  2135 1270  4040 1270))
      (outline (path signal 100  4040 1270  4040 -39370))
      (outline (path signal 100  4040 -39370  1500 -39370))
      (outline (path signal 100  1500 -39370  1500 635))
      (outline (path signal 100  1500 635  2135 1270))
      (outline (path signal 100  -320 320  1500 320))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -320  1500 -320))
      (outline (path signal 100  4040 320  10040 320))
      (outline (path signal 100  10040 320  10040 -320))
      (outline (path signal 100  4040 -320  10040 -320))
      (outline (path signal 100  -320 -2220  1500 -2220))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2860  1500 -2860))
      (outline (path signal 100  4040 -2220  10040 -2220))
      (outline (path signal 100  10040 -2220  10040 -2860))
      (outline (path signal 100  4040 -2860  10040 -2860))
      (outline (path signal 100  -320 -4760  1500 -4760))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -5400  1500 -5400))
      (outline (path signal 100  4040 -4760  10040 -4760))
      (outline (path signal 100  10040 -4760  10040 -5400))
      (outline (path signal 100  4040 -5400  10040 -5400))
      (outline (path signal 100  -320 -7300  1500 -7300))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7940  1500 -7940))
      (outline (path signal 100  4040 -7300  10040 -7300))
      (outline (path signal 100  10040 -7300  10040 -7940))
      (outline (path signal 100  4040 -7940  10040 -7940))
      (outline (path signal 100  -320 -9840  1500 -9840))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -10480  1500 -10480))
      (outline (path signal 100  4040 -9840  10040 -9840))
      (outline (path signal 100  10040 -9840  10040 -10480))
      (outline (path signal 100  4040 -10480  10040 -10480))
      (outline (path signal 100  -320 -12380  1500 -12380))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -13020  1500 -13020))
      (outline (path signal 100  4040 -12380  10040 -12380))
      (outline (path signal 100  10040 -12380  10040 -13020))
      (outline (path signal 100  4040 -13020  10040 -13020))
      (outline (path signal 100  -320 -14920  1500 -14920))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  -320 -15560  1500 -15560))
      (outline (path signal 100  4040 -14920  10040 -14920))
      (outline (path signal 100  10040 -14920  10040 -15560))
      (outline (path signal 100  4040 -15560  10040 -15560))
      (outline (path signal 100  -320 -17460  1500 -17460))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -18100  1500 -18100))
      (outline (path signal 100  4040 -17460  10040 -17460))
      (outline (path signal 100  10040 -17460  10040 -18100))
      (outline (path signal 100  4040 -18100  10040 -18100))
      (outline (path signal 100  -320 -20000  1500 -20000))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  -320 -20640  1500 -20640))
      (outline (path signal 100  4040 -20000  10040 -20000))
      (outline (path signal 100  10040 -20000  10040 -20640))
      (outline (path signal 100  4040 -20640  10040 -20640))
      (outline (path signal 100  -320 -22540  1500 -22540))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  -320 -23180  1500 -23180))
      (outline (path signal 100  4040 -22540  10040 -22540))
      (outline (path signal 100  10040 -22540  10040 -23180))
      (outline (path signal 100  4040 -23180  10040 -23180))
      (outline (path signal 100  -320 -25080  1500 -25080))
      (outline (path signal 100  -320 -25080  -320 -25720))
      (outline (path signal 100  -320 -25720  1500 -25720))
      (outline (path signal 100  4040 -25080  10040 -25080))
      (outline (path signal 100  10040 -25080  10040 -25720))
      (outline (path signal 100  4040 -25720  10040 -25720))
      (outline (path signal 100  -320 -27620  1500 -27620))
      (outline (path signal 100  -320 -27620  -320 -28260))
      (outline (path signal 100  -320 -28260  1500 -28260))
      (outline (path signal 100  4040 -27620  10040 -27620))
      (outline (path signal 100  10040 -27620  10040 -28260))
      (outline (path signal 100  4040 -28260  10040 -28260))
      (outline (path signal 100  -320 -30160  1500 -30160))
      (outline (path signal 100  -320 -30160  -320 -30800))
      (outline (path signal 100  -320 -30800  1500 -30800))
      (outline (path signal 100  4040 -30160  10040 -30160))
      (outline (path signal 100  10040 -30160  10040 -30800))
      (outline (path signal 100  4040 -30800  10040 -30800))
      (outline (path signal 100  -320 -32700  1500 -32700))
      (outline (path signal 100  -320 -32700  -320 -33340))
      (outline (path signal 100  -320 -33340  1500 -33340))
      (outline (path signal 100  4040 -32700  10040 -32700))
      (outline (path signal 100  10040 -32700  10040 -33340))
      (outline (path signal 100  4040 -33340  10040 -33340))
      (outline (path signal 100  -320 -35240  1500 -35240))
      (outline (path signal 100  -320 -35240  -320 -35880))
      (outline (path signal 100  -320 -35880  1500 -35880))
      (outline (path signal 100  4040 -35240  10040 -35240))
      (outline (path signal 100  10040 -35240  10040 -35880))
      (outline (path signal 100  4040 -35880  10040 -35880))
      (outline (path signal 100  -320 -37780  1500 -37780))
      (outline (path signal 100  -320 -37780  -320 -38420))
      (outline (path signal 100  -320 -38420  1500 -38420))
      (outline (path signal 100  4040 -37780  10040 -37780))
      (outline (path signal 100  10040 -37780  10040 -38420))
      (outline (path signal 100  4040 -38420  10040 -38420))
      (outline (path signal 120  1440 1330  1440 -39430))
      (outline (path signal 120  1440 -39430  4100 -39430))
      (outline (path signal 120  4100 -39430  4100 1330))
      (outline (path signal 120  4100 1330  1440 1330))
      (outline (path signal 120  4100 380  10100 380))
      (outline (path signal 120  10100 380  10100 -380))
      (outline (path signal 120  10100 -380  4100 -380))
      (outline (path signal 120  4100 320  10100 320))
      (outline (path signal 120  4100 200  10100 200))
      (outline (path signal 120  4100 80  10100 80))
      (outline (path signal 120  4100 -40  10100 -40))
      (outline (path signal 120  4100 -160  10100 -160))
      (outline (path signal 120  4100 -280  10100 -280))
      (outline (path signal 120  1110 380  1440 380))
      (outline (path signal 120  1110 -380  1440 -380))
      (outline (path signal 120  1440 -1270  4100 -1270))
      (outline (path signal 120  4100 -2160  10100 -2160))
      (outline (path signal 120  10100 -2160  10100 -2920))
      (outline (path signal 120  10100 -2920  4100 -2920))
      (outline (path signal 120  1042.93 -2160  1440 -2160))
      (outline (path signal 120  1042.93 -2920  1440 -2920))
      (outline (path signal 120  1440 -3810  4100 -3810))
      (outline (path signal 120  4100 -4700  10100 -4700))
      (outline (path signal 120  10100 -4700  10100 -5460))
      (outline (path signal 120  10100 -5460  4100 -5460))
      (outline (path signal 120  1042.93 -4700  1440 -4700))
      (outline (path signal 120  1042.93 -5460  1440 -5460))
      (outline (path signal 120  1440 -6350  4100 -6350))
      (outline (path signal 120  4100 -7240  10100 -7240))
      (outline (path signal 120  10100 -7240  10100 -8000))
      (outline (path signal 120  10100 -8000  4100 -8000))
      (outline (path signal 120  1042.93 -7240  1440 -7240))
      (outline (path signal 120  1042.93 -8000  1440 -8000))
      (outline (path signal 120  1440 -8890  4100 -8890))
      (outline (path signal 120  4100 -9780  10100 -9780))
      (outline (path signal 120  10100 -9780  10100 -10540))
      (outline (path signal 120  10100 -10540  4100 -10540))
      (outline (path signal 120  1042.93 -9780  1440 -9780))
      (outline (path signal 120  1042.93 -10540  1440 -10540))
      (outline (path signal 120  1440 -11430  4100 -11430))
      (outline (path signal 120  4100 -12320  10100 -12320))
      (outline (path signal 120  10100 -12320  10100 -13080))
      (outline (path signal 120  10100 -13080  4100 -13080))
      (outline (path signal 120  1042.93 -12320  1440 -12320))
      (outline (path signal 120  1042.93 -13080  1440 -13080))
      (outline (path signal 120  1440 -13970  4100 -13970))
      (outline (path signal 120  4100 -14860  10100 -14860))
      (outline (path signal 120  10100 -14860  10100 -15620))
      (outline (path signal 120  10100 -15620  4100 -15620))
      (outline (path signal 120  1042.93 -14860  1440 -14860))
      (outline (path signal 120  1042.93 -15620  1440 -15620))
      (outline (path signal 120  1440 -16510  4100 -16510))
      (outline (path signal 120  4100 -17400  10100 -17400))
      (outline (path signal 120  10100 -17400  10100 -18160))
      (outline (path signal 120  10100 -18160  4100 -18160))
      (outline (path signal 120  1042.93 -17400  1440 -17400))
      (outline (path signal 120  1042.93 -18160  1440 -18160))
      (outline (path signal 120  1440 -19050  4100 -19050))
      (outline (path signal 120  4100 -19940  10100 -19940))
      (outline (path signal 120  10100 -19940  10100 -20700))
      (outline (path signal 120  10100 -20700  4100 -20700))
      (outline (path signal 120  1042.93 -19940  1440 -19940))
      (outline (path signal 120  1042.93 -20700  1440 -20700))
      (outline (path signal 120  1440 -21590  4100 -21590))
      (outline (path signal 120  4100 -22480  10100 -22480))
      (outline (path signal 120  10100 -22480  10100 -23240))
      (outline (path signal 120  10100 -23240  4100 -23240))
      (outline (path signal 120  1042.93 -22480  1440 -22480))
      (outline (path signal 120  1042.93 -23240  1440 -23240))
      (outline (path signal 120  1440 -24130  4100 -24130))
      (outline (path signal 120  4100 -25020  10100 -25020))
      (outline (path signal 120  10100 -25020  10100 -25780))
      (outline (path signal 120  10100 -25780  4100 -25780))
      (outline (path signal 120  1042.93 -25020  1440 -25020))
      (outline (path signal 120  1042.93 -25780  1440 -25780))
      (outline (path signal 120  1440 -26670  4100 -26670))
      (outline (path signal 120  4100 -27560  10100 -27560))
      (outline (path signal 120  10100 -27560  10100 -28320))
      (outline (path signal 120  10100 -28320  4100 -28320))
      (outline (path signal 120  1042.93 -27560  1440 -27560))
      (outline (path signal 120  1042.93 -28320  1440 -28320))
      (outline (path signal 120  1440 -29210  4100 -29210))
      (outline (path signal 120  4100 -30100  10100 -30100))
      (outline (path signal 120  10100 -30100  10100 -30860))
      (outline (path signal 120  10100 -30860  4100 -30860))
      (outline (path signal 120  1042.93 -30100  1440 -30100))
      (outline (path signal 120  1042.93 -30860  1440 -30860))
      (outline (path signal 120  1440 -31750  4100 -31750))
      (outline (path signal 120  4100 -32640  10100 -32640))
      (outline (path signal 120  10100 -32640  10100 -33400))
      (outline (path signal 120  10100 -33400  4100 -33400))
      (outline (path signal 120  1042.93 -32640  1440 -32640))
      (outline (path signal 120  1042.93 -33400  1440 -33400))
      (outline (path signal 120  1440 -34290  4100 -34290))
      (outline (path signal 120  4100 -35180  10100 -35180))
      (outline (path signal 120  10100 -35180  10100 -35940))
      (outline (path signal 120  10100 -35940  4100 -35940))
      (outline (path signal 120  1042.93 -35180  1440 -35180))
      (outline (path signal 120  1042.93 -35940  1440 -35940))
      (outline (path signal 120  1440 -36830  4100 -36830))
      (outline (path signal 120  4100 -37720  10100 -37720))
      (outline (path signal 120  10100 -37720  10100 -38480))
      (outline (path signal 120  10100 -38480  4100 -38480))
      (outline (path signal 120  1042.93 -37720  1440 -37720))
      (outline (path signal 120  1042.93 -38480  1440 -38480))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 50  -1800 1800  -1800 -39900))
      (outline (path signal 50  -1800 -39900  10550 -39900))
      (outline (path signal 50  10550 -39900  10550 1800))
      (outline (path signal 50  10550 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(D1-Pad2)"
      (pins U12-4 D1-2 U9-2)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 RN1-2)
    )
    (net "Net-(D2-Pad2)"
      (pins U12-7 D2-2 U9-3)
    )
    (net "Net-(D2-Pad1)"
      (pins D2-1 RN1-3)
    )
    (net "Net-(D3-Pad2)"
      (pins U12-9 D3-2 U9-4)
    )
    (net "Net-(D3-Pad1)"
      (pins D3-1 RN1-4)
    )
    (net "Net-(D4-Pad2)"
      (pins U12-12 D4-2 U9-5)
    )
    (net "Net-(D4-Pad1)"
      (pins D4-1 RN1-5)
    )
    (net "Net-(D5-Pad2)"
      (pins U7-8 U10-4 D5-2 U9-6)
    )
    (net "Net-(D5-Pad1)"
      (pins D5-1 RN1-6)
    )
    (net "Net-(D6-Pad2)"
      (pins U7-9 U10-7 D6-2 U9-7)
    )
    (net "Net-(D6-Pad1)"
      (pins D6-1 RN1-7)
    )
    (net "Net-(D7-Pad2)"
      (pins U7-11 U10-9 D7-2 U9-8)
    )
    (net "Net-(D7-Pad1)"
      (pins D7-1 RN1-8)
    )
    (net "Net-(D8-Pad2)"
      (pins U7-12 U10-12 D8-2 U9-9)
    )
    (net "Net-(D8-Pad1)"
      (pins D8-1 RN1-9)
    )
    (net CF
      (pins U12-3 D9-2 U4-9)
    )
    (net "Net-(D9-Pad1)"
      (pins D9-1 R1-1)
    )
    (net ZF
      (pins U11-8 U12-6 D10-2)
    )
    (net "Net-(D10-Pad1)"
      (pins D10-1 R2-1)
    )
    (net BUS7
      (pins U9-11 J2-1 J1-16)
    )
    (net BUS6
      (pins U9-12 J2-2 J1-15)
    )
    (net BUS5
      (pins U9-13 J2-3 J1-14)
    )
    (net BUS4
      (pins U9-14 J2-4 J1-13)
    )
    (net BUS3
      (pins U9-15 J2-5 J1-12)
    )
    (net BUS2
      (pins U9-16 J2-6 J1-11)
    )
    (net BUS1
      (pins U9-17 J2-7 J1-10)
    )
    (net BUS0
      (pins U9-18 J2-8 J1-9)
    )
    (net SIG1
      (pins U10-1 U8-1 J2-9 J1-8)
    )
    (net SIG0
      (pins U3-7 U2-13 U2-5 U2-10 U2-2 U1-13 U1-5 U1-10 U1-2 J2-10 J1-7)
    )
    (net SIG_IN
      (pins U12-1 J2-11 J1-6)
    )
    (net SIG_OUT
      (pins U13-1 J2-12 J1-5)
    )
    (net CLOCK
      (pins J2-13 J1-4)
    )
    (net RESET
      (pins J2-14 J1-3)
    )
    (net VCC
      (pins C10-1 C9-1 C8-1 U13-14 U11-14 U7-14 U12-16 U10-16 U8-16 U6-14 U5-14 C7-1
        C6-1 C5-1 C4-1 C3-1 C2-1 C1-1 U9-20 U9-1 U4-16 U3-16 U2-14 U1-14 J2-15 J1-2)
    )
    (net GND
      (pins C10-2 C9-2 C8-2 U13-7 U11-7 U7-7 U12-8 U12-15 U12-13 U12-10 U10-8 U10-15
        U8-8 U8-15 U6-7 U5-7 C7-2 C6-2 C5-2 C4-2 C3-2 C2-2 C1-2 U9-10 U4-8 U3-8 U2-7
        U1-7 RN1-1 R2-2 R1-2 J2-16 J1-1)
    )
    (net B7
      (pins U5-13 J3-8 U2-12)
    )
    (net B6
      (pins U5-10 J3-7 U2-9)
    )
    (net B5
      (pins U5-5 J3-6 U2-4)
    )
    (net B4
      (pins U5-2 J3-5 U2-1)
    )
    (net B3
      (pins U6-13 J3-4 U1-12)
    )
    (net B2
      (pins U6-10 J3-3 U1-9)
    )
    (net B1
      (pins U6-5 J3-2 U1-4)
    )
    (net B0
      (pins U6-2 J3-1 U1-1)
    )
    (net A0
      (pins U6-1 J4-8 U3-5)
    )
    (net A1
      (pins U6-4 J4-7 U3-3)
    )
    (net A2
      (pins U6-9 J4-6 U3-14)
    )
    (net A3
      (pins U6-12 J4-5 U3-12)
    )
    (net A4
      (pins U5-1 J4-4 U4-5)
    )
    (net A5
      (pins U5-4 J4-3 U4-3)
    )
    (net A6
      (pins U5-9 J4-2 U4-14)
    )
    (net A7
      (pins U5-12 J4-1 U4-12)
    )
    (net "Net-(U1-Pad6)"
      (pins U3-2 U1-6)
    )
    (net "Net-(U1-Pad11)"
      (pins U3-11 U1-11)
    )
    (net "Net-(U1-Pad3)"
      (pins U3-6 U1-3)
    )
    (net "Net-(U1-Pad8)"
      (pins U3-15 U1-8)
    )
    (net "Net-(U2-Pad6)"
      (pins U4-2 U2-6)
    )
    (net "Net-(U2-Pad11)"
      (pins U4-11 U2-11)
    )
    (net "Net-(U2-Pad3)"
      (pins U4-6 U2-3)
    )
    (net "Net-(U2-Pad8)"
      (pins U4-15 U2-8)
    )
    (net "Net-(U3-Pad9)"
      (pins U4-7 U3-9)
    )
    (net "Net-(U6-Pad11)"
      (pins U8-13 U6-11)
    )
    (net "Net-(U6-Pad3)"
      (pins U8-3 U6-3)
    )
    (net "Net-(U3-Pad13)"
      (pins U8-11 U3-13)
    )
    (net "Net-(U3-Pad4)"
      (pins U8-2 U3-4)
    )
    (net "Net-(U3-Pad10)"
      (pins U8-14 U3-10)
    )
    (net "Net-(U3-Pad1)"
      (pins U8-5 U3-1)
    )
    (net "Net-(U10-Pad11)"
      (pins U10-11 U4-13)
    )
    (net "Net-(U10-Pad2)"
      (pins U10-2 U4-4)
    )
    (net "Net-(U10-Pad14)"
      (pins U10-14 U4-10)
    )
    (net "Net-(U10-Pad5)"
      (pins U10-5 U4-1)
    )
    (net "Net-(U10-Pad6)"
      (pins U10-6 U5-6)
    )
    (net "Net-(U10-Pad13)"
      (pins U10-13 U5-11)
    )
    (net "Net-(U10-Pad3)"
      (pins U10-3 U5-3)
    )
    (net "Net-(U10-Pad10)"
      (pins U10-10 U5-8)
    )
    (net "Net-(U6-Pad6)"
      (pins U8-6 U6-6)
    )
    (net "Net-(U6-Pad8)"
      (pins U8-10 U6-8)
    )
    (net "Net-(U11-Pad3)"
      (pins U11-3 U11-9)
    )
    (net "Net-(U12-Pad14)"
      (pins U7-6 U12-14 U8-12)
    )
    (net "Net-(U12-Pad11)"
      (pins U7-5 U12-11 U8-9)
    )
    (net "Net-(U11-Pad2)"
      (pins U11-2 U7-4)
    )
    (net "Net-(U12-Pad5)"
      (pins U7-3 U12-5 U8-7)
    )
    (net "Net-(U11-Pad5)"
      (pins U11-5 U7-13)
    )
    (net "Net-(U12-Pad2)"
      (pins U7-2 U12-2 U8-4)
    )
    (net "Net-(U11-Pad4)"
      (pins U11-4 U7-10)
    )
    (net "Net-(U11-Pad1)"
      (pins U11-1 U7-1)
    )
    (net "Net-(U13-Pad2)"
      (pins U13-2 U9-19)
    )
    (net "Net-(U11-Pad10)"
      (pins U11-6 U11-10)
    )
    (class kicad_default "" A0 A1 A2 A3 A4 A5 A6 A7 B0 B1 B2 B3 B4 B5 B6 B7
      BUS0 BUS1 BUS2 BUS3 BUS4 BUS5 BUS6 BUS7 CF CLOCK GND "Net-(D1-Pad1)"
      "Net-(D1-Pad2)" "Net-(D10-Pad1)" "Net-(D2-Pad1)" "Net-(D2-Pad2)" "Net-(D3-Pad1)"
      "Net-(D3-Pad2)" "Net-(D4-Pad1)" "Net-(D4-Pad2)" "Net-(D5-Pad1)" "Net-(D5-Pad2)"
      "Net-(D6-Pad1)" "Net-(D6-Pad2)" "Net-(D7-Pad1)" "Net-(D7-Pad2)" "Net-(D8-Pad1)"
      "Net-(D8-Pad2)" "Net-(D9-Pad1)" "Net-(U1-Pad11)" "Net-(U1-Pad3)" "Net-(U1-Pad6)"
      "Net-(U1-Pad8)" "Net-(U10-Pad10)" "Net-(U10-Pad11)" "Net-(U10-Pad13)"
      "Net-(U10-Pad14)" "Net-(U10-Pad2)" "Net-(U10-Pad3)" "Net-(U10-Pad5)"
      "Net-(U10-Pad6)" "Net-(U11-Pad1)" "Net-(U11-Pad10)" "Net-(U11-Pad2)"
      "Net-(U11-Pad3)" "Net-(U11-Pad4)" "Net-(U11-Pad5)" "Net-(U12-Pad11)"
      "Net-(U12-Pad14)" "Net-(U12-Pad2)" "Net-(U12-Pad5)" "Net-(U13-Pad2)"
      "Net-(U2-Pad11)" "Net-(U2-Pad3)" "Net-(U2-Pad6)" "Net-(U2-Pad8)" "Net-(U3-Pad1)"
      "Net-(U3-Pad10)" "Net-(U3-Pad13)" "Net-(U3-Pad4)" "Net-(U3-Pad9)" "Net-(U6-Pad11)"
      "Net-(U6-Pad3)" "Net-(U6-Pad6)" "Net-(U6-Pad8)" RESET SIG0 SIG1 SIG_IN
      SIG_OUT VCC ZF
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
