CommitId: 5874daf1e07ea14a45c15a6f7b6593b63d41229b
Fixed FIFO read/write during one clock cycle.
--- a/const_encoder/rtl/fifo.v
+++ b/const_encoder/rtl/fifo.v
@@ -106,11 +120,10 @@ always @(posedge clk or posedge reset) begin
   else begin
 
     // TODO: fix this to allow read/write at one clock cycle
-    if(dp_we_i) begin
+    if(dp_we_i & ~ dp_re_i) begin
       fill_ctr <= fill_ctr + 1;
     end
-
-    if(dp_re_i) begin
+    else if(dp_re_i & ~ dp_we_i) begin
       fill_ctr <= fill_ctr - 1;
     end
   end
ParseResult:
INS HdlStmIf@@ to body

UPD HdlStmIf@@ to 
    MOV HdlStmBlock@@SEQ to 
    HdlStmBlock: SEQ
        list: body
            HdlStmAssign
                HdlOp: ADD
                    list: ops
                        HdlValueId: fill_ctr
                        HdlValueInt: 1
                HdlValueId: fill_ctr
    MOV HdlValueId@@dp_we_i to 
    HdlValueId: dp_we_i
    DEL list@@elifs from 

UPD HdlStmIf@@ to 
    MOV HdlStmBlock@@SEQ to 
    HdlStmBlock: SEQ
        list: body
            HdlStmAssign
                HdlOp: SUB
                    list: ops
                        HdlValueId: fill_ctr
                        HdlValueInt: 1
                HdlValueId: fill_ctr
    MOV HdlValueId@@dp_re_i to 
    HdlValueId: dp_re_i
    DEL list@@elifs from 

DEL HdlStmIf@@ from body

DEL HdlStmIf@@ from body


