---
type: note
---
09/28/2022 17:56

Tags: #Digital_Logic 

A full adder is constructed from two [[Half Adder]]s and an OR gate:
![[Full Adder.png]]

Truth table:
$$\begin{array}{ccc|cc}
X&Y&Z&C&S \\
\hline
0&0&0&0&0 \\
0&0&1&0&1 \\ 
0&1&0&0&1 \\
0&1&1&1&0 \\
1&0&0&0&1 \\
1&0&1&1&0 \\
1&1&0&1&0 \\
1&1&1&1&1
\end{array}$$
