{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741957144622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741957144623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 14 09:59:04 2025 " "Processing started: Fri Mar 14 09:59:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741957144623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957144623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off naurosync -c naurosync " "Command: quartus_map --read_settings_files=on --write_settings_files=off naurosync -c naurosync" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957144623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741957145016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741957145016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/divisorclock.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/divisorclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClock " "Found entity 1: divisorClock" {  } { { "../divisorClock.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/divisorClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741957154920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957154920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/displaymem.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/displaymem.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayMem " "Found entity 1: displayMem" {  } { { "../displayMem.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/displayMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741957154944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957154944 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "binaryTObcd.v(17) " "Verilog HDL information at binaryTObcd.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "../binaryTObcd.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/binaryTObcd.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741957154950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/binarytobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/binarytobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryTObcd " "Found entity 1: binaryTObcd" {  } { { "../binaryTObcd.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/binaryTObcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741957154952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957154952 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "unidade_controle.v(95) " "Verilog HDL information at unidade_controle.v(95): always construct contains both blocking and non-blocking assignments" {  } { { "../unidade_controle.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/unidade_controle.v" 95 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741957154955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "../unidade_controle.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/unidade_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741957154955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957154955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/tb1.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/tb1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb1 " "Found entity 1: tb1" {  } { { "../tb1.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/tb1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741957154959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957154959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/somador.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "../somador.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741957154962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957154962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/registrador_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/registrador_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_4 " "Found entity 1: registrador_4" {  } { { "../registrador_4.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/registrador_4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741957154966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957154966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/registrador_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/registrador_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_1 " "Found entity 1: registrador_1" {  } { { "../registrador_1.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/registrador_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741957154968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957154968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/neurosync.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/neurosync.v" { { "Info" "ISGN_ENTITY_NAME" "1 neurosync " "Found entity 1: neurosync" {  } { { "../neurosync.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/neurosync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741957154970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957154970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/memorialeds0.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/memorialeds0.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaLEDs0 " "Found entity 1: memoriaLEDs0" {  } { { "../memoriaLEDs0.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/memoriaLEDs0.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741957154972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957154972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/memoriafacil.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/memoriafacil.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaFacil " "Found entity 1: memoriaFacil" {  } { { "../memoriaFacil.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/memoriaFacil.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741957154974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957154974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "../hexa7seg.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/hexa7seg.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741957154976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957154976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/full_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/full_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_edge_detector " "Found entity 1: full_edge_detector" {  } { { "../full_edge_detector.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/full_edge_detector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741957154977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957154977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/fluxo_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/fluxo_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "../fluxo_dados.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741957154979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957154979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "../edge_detector.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/edge_detector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741957154980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957154980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/decodificadoracertos.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/decodificadoracertos.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificadorAcertos " "Found entity 1: decodificadorAcertos" {  } { { "../decodificadorAcertos.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/decodificadorAcertos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741957154982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957154982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/contador_m.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/contador_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "../contador_m.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/contador_m.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741957154984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957154984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/contador_163.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/contador_163.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "../contador_163.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/contador_163.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741957154985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957154985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/comparador_85.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/comparador_85.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "../comparador_85.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/comparador_85.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741957154987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957154987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/bigand.v 1 1 " "Found 1 design units, including 1 entities, in source file /engenharia_de_computacao_poli_usp/5_periodo_(2025_1)/lab_dig_1/projeto/bigand.v" { { "Info" "ISGN_ENTITY_NAME" "1 bigAND " "Found entity 1: bigAND" {  } { { "../bigAND.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/bigAND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741957154988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957154988 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zeraN fluxo_dados.v(276) " "Verilog HDL Implicit Net warning at fluxo_dados.v(276): created implicit net for \"zeraN\"" {  } { { "../fluxo_dados.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957154989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "registraN fluxo_dados.v(277) " "Verilog HDL Implicit Net warning at fluxo_dados.v(277): created implicit net for \"registraN\"" {  } { { "../fluxo_dados.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 277 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957154989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "acertoAnterior fluxo_dados.v(338) " "Verilog HDL Implicit Net warning at fluxo_dados.v(338): created implicit net for \"acertoAnterior\"" {  } { { "../fluxo_dados.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 338 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957154989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "neurosync " "Elaborating entity \"neurosync\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741957155162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:UC " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:UC\"" {  } { { "../neurosync.v" "UC" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/neurosync.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957155230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados fluxo_dados:FD " "Elaborating entity \"fluxo_dados\" for hierarchy \"fluxo_dados:FD\"" {  } { { "../neurosync.v" "FD" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/neurosync.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957155234 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "acertoAnterior fluxo_dados.v(338) " "Verilog HDL or VHDL warning at fluxo_dados.v(338): object \"acertoAnterior\" assigned a value but never read" {  } { { "../fluxo_dados.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 338 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741957155236 "|neurosync|fluxo_dados:FD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 fluxo_dados.v(338) " "Verilog HDL assignment warning at fluxo_dados.v(338): truncated value with size 4 to match size of target (1)" {  } { { "../fluxo_dados.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741957155237 "|neurosync|fluxo_dados:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorClock fluxo_dados:FD\|divisorClock:divisorClock " "Elaborating entity \"divisorClock\" for hierarchy \"fluxo_dados:FD\|divisorClock:divisorClock\"" {  } { { "../fluxo_dados.v" "divisorClock" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957155237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divisorClock.v(18) " "Verilog HDL assignment warning at divisorClock.v(18): truncated value with size 32 to match size of target (10)" {  } { { "../divisorClock.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/divisorClock.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741957155254 "|neurosync|fluxo_dados:FD|divisorClock:divisorClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:FD\|contador_m:contadorTimeout " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:FD\|contador_m:contadorTimeout\"" {  } { { "../fluxo_dados.v" "contadorTimeout" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957155450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador fluxo_dados:FD\|somador:subtratorTimer7Seg " "Elaborating entity \"somador\" for hierarchy \"fluxo_dados:FD\|somador:subtratorTimer7Seg\"" {  } { { "../fluxo_dados.v" "subtratorTimer7Seg" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957155454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryTObcd fluxo_dados:FD\|binaryTObcd:binaryTObcd " "Elaborating entity \"binaryTObcd\" for hierarchy \"fluxo_dados:FD\|binaryTObcd:binaryTObcd\"" {  } { { "../fluxo_dados.v" "binaryTObcd" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957155460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayMem fluxo_dados:FD\|displayMem:displayMem " "Elaborating entity \"displayMem\" for hierarchy \"fluxo_dados:FD\|displayMem:displayMem\"" {  } { { "../fluxo_dados.v" "displayMem" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957155477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:FD\|contador_m:contadorLedsON " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:FD\|contador_m:contadorLedsON\"" {  } { { "../fluxo_dados.v" "contadorLedsON" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957155482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m fluxo_dados:FD\|contador_m:contadorPiscadas " "Elaborating entity \"contador_m\" for hierarchy \"fluxo_dados:FD\|contador_m:contadorPiscadas\"" {  } { { "../fluxo_dados.v" "contadorPiscadas" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957155486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 fluxo_dados:FD\|contador_163:contadorS " "Elaborating entity \"contador_163\" for hierarchy \"fluxo_dados:FD\|contador_163:contadorS\"" {  } { { "../fluxo_dados.v" "contadorS" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957155490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificadorAcertos fluxo_dados:FD\|decodificadorAcertos:decodificadorAcertos " "Elaborating entity \"decodificadorAcertos\" for hierarchy \"fluxo_dados:FD\|decodificadorAcertos:decodificadorAcertos\"" {  } { { "../fluxo_dados.v" "decodificadorAcertos" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957155494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 fluxo_dados:FD\|comparador_85:comparador_jogadaAtual_acertoAnterior " "Elaborating entity \"comparador_85\" for hierarchy \"fluxo_dados:FD\|comparador_85:comparador_jogadaAtual_acertoAnterior\"" {  } { { "../fluxo_dados.v" "comparador_jogadaAtual_acertoAnterior" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957155496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaLEDs0 fluxo_dados:FD\|memoriaLEDs0:memoria_0 " "Elaborating entity \"memoriaLEDs0\" for hierarchy \"fluxo_dados:FD\|memoriaLEDs0:memoria_0\"" {  } { { "../fluxo_dados.v" "memoria_0" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957155502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaFacil fluxo_dados:FD\|memoriaFacil:memoria_1 " "Elaborating entity \"memoriaFacil\" for hierarchy \"fluxo_dados:FD\|memoriaFacil:memoria_1\"" {  } { { "../fluxo_dados.v" "memoria_1" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957155505 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "memoriaFacil.v(8) " "Verilog HDL Case Statement information at memoriaFacil.v(8): all case item expressions in this case statement are onehot" {  } { { "../memoriaFacil.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/memoriaFacil.v" 8 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1741957155506 "|neurosync|fluxo_dados:FD|memoriaFacil:memoria_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_4 fluxo_dados:FD\|registrador_4:registrador " "Elaborating entity \"registrador_4\" for hierarchy \"fluxo_dados:FD\|registrador_4:registrador\"" {  } { { "../fluxo_dados.v" "registrador" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957155508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bigAND fluxo_dados:FD\|bigAND:expectedANDbotoes " "Elaborating entity \"bigAND\" for hierarchy \"fluxo_dados:FD\|bigAND:expectedANDbotoes\"" {  } { { "../fluxo_dados.v" "expectedANDbotoes" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957155510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_1 fluxo_dados:FD\|registrador_1:registradorTimeout " "Elaborating entity \"registrador_1\" for hierarchy \"fluxo_dados:FD\|registrador_1:registradorTimeout\"" {  } { { "../fluxo_dados.v" "registradorTimeout" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957155512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector fluxo_dados:FD\|edge_detector:detectorJogada " "Elaborating entity \"edge_detector\" for hierarchy \"fluxo_dados:FD\|edge_detector:detectorJogada\"" {  } { { "../fluxo_dados.v" "detectorJogada" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957155515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg fluxo_dados:FD\|hexa7seg:hex3_converter " "Elaborating entity \"hexa7seg\" for hierarchy \"fluxo_dados:FD\|hexa7seg:hex3_converter\"" {  } { { "../fluxo_dados.v" "hex3_converter" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/fluxo_dados.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957155517 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fluxo_dados:FD\|decodificadorAcertos:decodificadorAcertos\|acertosLeds\[0\] " "Converted tri-state buffer \"fluxo_dados:FD\|decodificadorAcertos:decodificadorAcertos\|acertosLeds\[0\]\" feeding internal logic into a wire" {  } { { "../decodificadorAcertos.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/decodificadorAcertos.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741957156695 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fluxo_dados:FD\|decodificadorAcertos:decodificadorAcertos\|acertosLeds\[1\] " "Converted tri-state buffer \"fluxo_dados:FD\|decodificadorAcertos:decodificadorAcertos\|acertosLeds\[1\]\" feeding internal logic into a wire" {  } { { "../decodificadorAcertos.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/decodificadorAcertos.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741957156695 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1741957156695 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "../neurosync.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/neurosync.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741957158028 "|neurosync|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "../neurosync.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/neurosync.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741957158028 "|neurosync|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "../neurosync.v" "" { Text "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/neurosync.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741957158028 "|neurosync|HEX1[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741957158028 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741957158202 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741957158832 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/Quartus/output_files/naurosync.map.smsg " "Generated suppressed messages file C:/Engenharia_de_Computacao_Poli_USP/5_Periodo_(2025_1)/Lab_Dig_1/Projeto/Quartus/output_files/naurosync.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957159247 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741957159764 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741957159764 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "301 " "Implemented 301 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741957160499 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741957160499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741957160499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741957160499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741957160523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 14 09:59:20 2025 " "Processing ended: Fri Mar 14 09:59:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741957160523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741957160523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741957160523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741957160523 ""}
