Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Aug 27 19:29:35 2020
| Host         : Mateusz-HP running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file design_ocr_wrapper_timing_summary_routed.rpt -rpx design_ocr_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_ocr_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/FSM_sequential_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.253       -4.130                     70                65197        0.014        0.000                      0                65197        5.020        0.000                       0                 29408  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.253       -4.130                     70                65197        0.014        0.000                      0                65197        5.020        0.000                       0                 29408  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           70  Failing Endpoints,  Worst Slack       -0.253ns,  Total Violation       -4.130ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.253ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[10][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.895ns  (logic 7.033ns (59.125%)  route 4.862ns (40.875%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 14.648 - 12.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.719     3.013    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X81Y90         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[10][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_fdre_C_Q)         0.456     3.469 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[10][6]/Q
                         net (fo=24, routed)          1.378     4.847    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/y1_reg[10][6]
    SLICE_X60Y86         LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2_i_39__0/O
                         net (fo=1, routed)           0.000     4.971    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2_i_39__0_n_0
    SLICE_X60Y86         MUXF7 (Prop_muxf7_I1_O)      0.245     5.216 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2_i_11__0/O
                         net (fo=1, routed)           1.493     6.708    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2_i_11__0_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_B[6]_P[14])
                                                      3.830    10.538 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2/P[14]
                         net (fo=2, routed)           0.925    11.463    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2_n_91
    SLICE_X38Y81         LUT2 (Prop_lut2_I0_O)        0.124    11.587 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[4][3]_i_15/O
                         net (fo=1, routed)           0.000    11.587    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[4][3]_i_15_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.100 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.100    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][3]_i_7_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.423 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][7]_i_7/O[1]
                         net (fo=16, routed)          1.067    13.490    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][7]_i_7_n_6
    SLICE_X39Y78         LUT6 (Prop_lut6_I1_O)        0.306    13.796 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[9][7]_i_4/O
                         net (fo=1, routed)           0.000    13.796    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[9][7]_i_4_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.346 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.346    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][7]_i_1_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.460 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.460    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][11]_i_1_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.574 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.574    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][15]_i_1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.908 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][17]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.908    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][17]_i_2_n_6
    SLICE_X39Y81         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.469    14.648    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/s00_axi_aclk
    SLICE_X39Y81         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][17]/C
                         clock pessimism              0.129    14.777    
                         clock uncertainty           -0.183    14.593    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)        0.062    14.655    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][17]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                 -0.253    

Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[10][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[1][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.844ns  (logic 7.039ns (59.432%)  route 4.805ns (40.568%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 14.650 - 12.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.719     3.013    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X81Y90         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[10][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_fdre_C_Q)         0.456     3.469 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[10][6]/Q
                         net (fo=24, routed)          1.378     4.847    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/y1_reg[10][6]
    SLICE_X60Y86         LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2_i_39__0/O
                         net (fo=1, routed)           0.000     4.971    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2_i_39__0_n_0
    SLICE_X60Y86         MUXF7 (Prop_muxf7_I1_O)      0.245     5.216 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2_i_11__0/O
                         net (fo=1, routed)           1.493     6.708    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2_i_11__0_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_B[6]_P[14])
                                                      3.830    10.538 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2/P[14]
                         net (fo=2, routed)           0.925    11.463    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2_n_91
    SLICE_X38Y81         LUT2 (Prop_lut2_I0_O)        0.124    11.587 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[4][3]_i_15/O
                         net (fo=1, routed)           0.000    11.587    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[4][3]_i_15_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.100 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.100    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][3]_i_7_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.217 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.217    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][7]_i_7_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.334 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.334    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][11]_i_7_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.657 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][15]_i_7/O[1]
                         net (fo=16, routed)          1.010    13.667    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][15]_i_7_n_6
    SLICE_X44Y82         LUT6 (Prop_lut6_I1_O)        0.306    13.973 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[1][15]_i_4/O
                         net (fo=1, routed)           0.000    13.973    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[1][15]_i_4_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.523 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.523    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[1][15]_i_1_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.857 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[1][17]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.857    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[1][17]_i_2_n_6
    SLICE_X44Y83         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[1][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.471    14.650    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/s00_axi_aclk
    SLICE_X44Y83         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[1][17]/C
                         clock pessimism              0.129    14.779    
                         clock uncertainty           -0.183    14.595    
    SLICE_X44Y83         FDRE (Setup_fdre_C_D)        0.062    14.657    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[1][17]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -14.857    
  -------------------------------------------------------------------
                         slack                                 -0.199    

Slack (VIOLATED) :        -0.178ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[11][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[1][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.007ns  (logic 7.009ns (58.372%)  route 4.998ns (41.628%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 14.720 - 12.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.704     2.998    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X56Y83         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[11][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.456     3.454 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[11][12]/Q
                         net (fo=24, routed)          1.931     5.385    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/y1_reg[11][12]
    SLICE_X99Y87         LUT6 (Prop_lut6_I3_O)        0.124     5.509 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1_i_27/O
                         net (fo=1, routed)           0.000     5.509    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1_i_27_n_0
    SLICE_X99Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     5.726 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1_i_5/O
                         net (fo=1, routed)           0.710     6.436    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1_i_5_n_0
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_B[12]_P[14])
                                                      3.831    10.267 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1/P[14]
                         net (fo=2, routed)           1.390    11.657    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1_n_91
    SLICE_X82Y89         LUT2 (Prop_lut2_I0_O)        0.124    11.781 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt[5][3]_i_10/O
                         net (fo=1, routed)           0.000    11.781    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt[5][3]_i_10_n_0
    SLICE_X82Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.294 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.294    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][3]_i_6_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.411 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.411    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][7]_i_6_n_0
    SLICE_X82Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.734 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][11]_i_6/O[1]
                         net (fo=8, routed)           0.967    13.701    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_2_in[9]
    SLICE_X65Y91         LUT6 (Prop_lut6_I3_O)        0.306    14.007 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt[1][11]_i_4/O
                         net (fo=1, routed)           0.000    14.007    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt[1][11]_i_4_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.557 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.557    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[1][11]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.671 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[1][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.671    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[1][15]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.005 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[1][17]_i_2/O[1]
                         net (fo=1, routed)           0.000    15.005    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[1][17]_i_2_n_6
    SLICE_X65Y93         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[1][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.541    14.720    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/s00_axi_aclk
    SLICE_X65Y93         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[1][17]/C
                         clock pessimism              0.229    14.949    
                         clock uncertainty           -0.183    14.766    
    SLICE_X65Y93         FDRE (Setup_fdre_C_D)        0.062    14.828    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[1][17]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -15.005    
  -------------------------------------------------------------------
                         slack                                 -0.178    

Slack (VIOLATED) :        -0.176ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[13][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.208ns  (logic 6.793ns (55.646%)  route 5.415ns (44.354%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.026ns = ( 15.026 - 12.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.708     3.002    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X65Y84         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     3.458 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[5][0]/Q
                         net (fo=24, routed)          2.184     5.642    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/y1_reg[5][0]
    SLICE_X88Y105        LUT6 (Prop_lut6_I1_O)        0.124     5.766 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__1_i_50__6/O
                         net (fo=1, routed)           0.000     5.766    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__1_i_50__6_n_0
    SLICE_X88Y105        MUXF7 (Prop_muxf7_I0_O)      0.212     5.978 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__1_i_17__10/O
                         net (fo=1, routed)           0.857     6.835    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__1_i_17__10_n_0
    DSP48_X3Y45          DSP48E1 (Prop_dsp48e1_B[0]_P[23])
                                                      3.831    10.666 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__1/P[23]
                         net (fo=2, routed)           1.309    11.976    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__1_n_82
    SLICE_X94Y118        LUT2 (Prop_lut2_I0_O)        0.124    12.100 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt[5][11]_i_13__19/O
                         net (fo=1, routed)           0.000    12.100    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt[5][11]_i_13__19_n_0
    SLICE_X94Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.633 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[5][11]_i_10__6/CO[3]
                         net (fo=1, routed)           0.000    12.633    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[5][11]_i_10__6_n_0
    SLICE_X94Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.956 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[5][15]_i_10__6/O[1]
                         net (fo=8, routed)           1.064    14.020    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_2_in[13]
    SLICE_X106Y117       LUT6 (Prop_lut6_I3_O)        0.306    14.326 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt[13][15]_i_8__4/O
                         net (fo=1, routed)           0.000    14.326    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt[13][15]_i_8__4_n_0
    SLICE_X106Y117       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.876 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[13][15]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    14.876    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[13][15]_i_1__4_n_0
    SLICE_X106Y118       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.210 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[13][17]_i_2__3/O[1]
                         net (fo=1, routed)           0.000    15.210    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[13][17]_i_2__3_n_6
    SLICE_X106Y118       FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[13][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.847    15.026    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/s00_axi_aclk
    SLICE_X106Y118       FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[13][17]/C
                         clock pessimism              0.129    15.155    
                         clock uncertainty           -0.183    14.972    
    SLICE_X106Y118       FDRE (Setup_fdre_C_D)        0.062    15.034    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[13][17]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -15.210    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.142ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[10][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.784ns  (logic 6.922ns (58.740%)  route 4.862ns (41.260%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 14.648 - 12.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.719     3.013    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X81Y90         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[10][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_fdre_C_Q)         0.456     3.469 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[10][6]/Q
                         net (fo=24, routed)          1.378     4.847    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/y1_reg[10][6]
    SLICE_X60Y86         LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2_i_39__0/O
                         net (fo=1, routed)           0.000     4.971    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2_i_39__0_n_0
    SLICE_X60Y86         MUXF7 (Prop_muxf7_I1_O)      0.245     5.216 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2_i_11__0/O
                         net (fo=1, routed)           1.493     6.708    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2_i_11__0_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_B[6]_P[14])
                                                      3.830    10.538 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2/P[14]
                         net (fo=2, routed)           0.925    11.463    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2_n_91
    SLICE_X38Y81         LUT2 (Prop_lut2_I0_O)        0.124    11.587 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[4][3]_i_15/O
                         net (fo=1, routed)           0.000    11.587    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[4][3]_i_15_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.100 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.100    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][3]_i_7_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.423 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][7]_i_7/O[1]
                         net (fo=16, routed)          1.067    13.490    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][7]_i_7_n_6
    SLICE_X39Y78         LUT6 (Prop_lut6_I1_O)        0.306    13.796 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[9][7]_i_4/O
                         net (fo=1, routed)           0.000    13.796    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[9][7]_i_4_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.346 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.346    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][7]_i_1_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.460 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.460    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][11]_i_1_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.574 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.574    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][15]_i_1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.797 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][17]_i_2/O[0]
                         net (fo=1, routed)           0.000    14.797    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][17]_i_2_n_7
    SLICE_X39Y81         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.469    14.648    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/s00_axi_aclk
    SLICE_X39Y81         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][16]/C
                         clock pessimism              0.129    14.777    
                         clock uncertainty           -0.183    14.593    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)        0.062    14.655    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][16]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -14.797    
  -------------------------------------------------------------------
                         slack                                 -0.142    

Slack (VIOLATED) :        -0.140ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[10][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.781ns  (logic 6.919ns (58.730%)  route 4.862ns (41.270%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 14.647 - 12.000 ) 
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.719     3.013    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X81Y90         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[10][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_fdre_C_Q)         0.456     3.469 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[10][6]/Q
                         net (fo=24, routed)          1.378     4.847    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/y1_reg[10][6]
    SLICE_X60Y86         LUT6 (Prop_lut6_I3_O)        0.124     4.971 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2_i_39__0/O
                         net (fo=1, routed)           0.000     4.971    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2_i_39__0_n_0
    SLICE_X60Y86         MUXF7 (Prop_muxf7_I1_O)      0.245     5.216 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2_i_11__0/O
                         net (fo=1, routed)           1.493     6.708    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2_i_11__0_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_B[6]_P[14])
                                                      3.830    10.538 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2/P[14]
                         net (fo=2, routed)           0.925    11.463    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__2_n_91
    SLICE_X38Y81         LUT2 (Prop_lut2_I0_O)        0.124    11.587 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[4][3]_i_15/O
                         net (fo=1, routed)           0.000    11.587    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[4][3]_i_15_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.100 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][3]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.100    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][3]_i_7_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.423 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][7]_i_7/O[1]
                         net (fo=16, routed)          1.067    13.490    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][7]_i_7_n_6
    SLICE_X39Y78         LUT6 (Prop_lut6_I1_O)        0.306    13.796 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[9][7]_i_4/O
                         net (fo=1, routed)           0.000    13.796    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[9][7]_i_4_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.346 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.346    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][7]_i_1_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.460 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.460    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][11]_i_1_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.794 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][15]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.794    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][15]_i_1_n_6
    SLICE_X39Y80         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.468    14.647    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/s00_axi_aclk
    SLICE_X39Y80         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][13]/C
                         clock pessimism              0.129    14.776    
                         clock uncertainty           -0.183    14.592    
    SLICE_X39Y80         FDRE (Setup_fdre_C_D)        0.062    14.654    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[9][13]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -14.794    
  -------------------------------------------------------------------
                         slack                                 -0.140    

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[10][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[8][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.946ns  (logic 7.033ns (58.874%)  route 4.913ns (41.126%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 14.717 - 12.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.721     3.015    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X81Y94         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[10][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[10][14]/Q
                         net (fo=24, routed)          1.745     5.216    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/y1_reg[10][14]
    SLICE_X45Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.340 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__0_i_23/O
                         net (fo=1, routed)           0.000     5.340    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__0_i_23_n_0
    SLICE_X45Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     5.557 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__0_i_3/O
                         net (fo=1, routed)           0.853     6.410    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__0_i_3_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[14]_P[14])
                                                      3.831    10.241 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__0/P[14]
                         net (fo=2, routed)           1.483    11.724    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__0_n_91
    SLICE_X55Y97         LUT2 (Prop_lut2_I0_O)        0.124    11.848 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt[4][3]_i_11/O
                         net (fo=1, routed)           0.000    11.848    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt[4][3]_i_11_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.380 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[4][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.380    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[4][3]_i_6_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.494 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[4][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.494    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[4][7]_i_6_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.608 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[4][11]_i_6/CO[3]
                         net (fo=1, routed)           0.001    12.609    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[4][11]_i_6_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.943 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[4][15]_i_6/O[1]
                         net (fo=8, routed)           0.831    13.774    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_4_in[13]
    SLICE_X56Y96         LUT5 (Prop_lut5_I0_O)        0.303    14.077 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt[8][15]_i_4/O
                         net (fo=1, routed)           0.000    14.077    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt[8][15]_i_4_n_0
    SLICE_X56Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.627 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[8][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.627    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[8][15]_i_1_n_0
    SLICE_X56Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.961 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[8][17]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.961    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[8][17]_i_2_n_6
    SLICE_X56Y97         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[8][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.538    14.717    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/s00_axi_aclk
    SLICE_X56Y97         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[8][17]/C
                         clock pessimism              0.229    14.946    
                         clock uncertainty           -0.183    14.763    
    SLICE_X56Y97         FDRE (Setup_fdre_C_D)        0.062    14.825    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[8][17]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -14.961    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[3][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.781ns  (logic 7.030ns (59.670%)  route 4.751ns (40.330%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 14.650 - 12.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.716     3.010    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X81Y86         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.419     3.429 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[1][4]/Q
                         net (fo=24, routed)          1.798     5.227    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/y1_reg[1][4]
    SLICE_X41Y81         LUT6 (Prop_lut6_I5_O)        0.297     5.524 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__1_i_42__0/O
                         net (fo=1, routed)           0.000     5.524    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__1_i_42__0_n_0
    SLICE_X41Y81         MUXF7 (Prop_muxf7_I0_O)      0.212     5.736 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__1_i_13__0/O
                         net (fo=1, routed)           0.705     6.441    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__1_i_13__0_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_B[4]_P[14])
                                                      3.831    10.272 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__1/P[14]
                         net (fo=2, routed)           1.037    11.309    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__1_n_91
    SLICE_X31Y80         LUT2 (Prop_lut2_I0_O)        0.124    11.433 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[5][3]_i_10/O
                         net (fo=1, routed)           0.000    11.433    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[5][3]_i_10_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.965 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[5][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.965    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[5][3]_i_6_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.187 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[5][7]_i_6/O[0]
                         net (fo=8, routed)           1.212    13.398    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_2_in[4]
    SLICE_X47Y80         LUT6 (Prop_lut6_I3_O)        0.299    13.697 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[3][7]_i_5/O
                         net (fo=1, routed)           0.000    13.697    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[3][7]_i_5_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.229 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[3][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.229    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[3][7]_i_1_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.343 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[3][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.343    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[3][11]_i_1_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.457 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[3][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.457    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[3][15]_i_1_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.791 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[3][17]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.791    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[3][17]_i_2_n_6
    SLICE_X47Y83         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.471    14.650    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/s00_axi_aclk
    SLICE_X47Y83         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[3][17]/C
                         clock pessimism              0.129    14.779    
                         clock uncertainty           -0.183    14.595    
    SLICE_X47Y83         FDRE (Setup_fdre_C_D)        0.062    14.657    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[3][17]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -14.791    
  -------------------------------------------------------------------
                         slack                                 -0.134    

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[14][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.782ns  (logic 7.006ns (59.466%)  route 4.776ns (40.534%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 14.655 - 12.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.712     3.006    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X57Y93         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.456     3.462 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[0][4]/Q
                         net (fo=24, routed)          1.476     4.938    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/y1_reg[0][16][4]
    SLICE_X55Y83         LUT6 (Prop_lut6_I0_O)        0.124     5.062 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__0_i_43__0/O
                         net (fo=1, routed)           0.000     5.062    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__0_i_43__0_n_0
    SLICE_X55Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     5.279 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__0_i_13__0/O
                         net (fo=1, routed)           1.501     6.780    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__0_i_13__0_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_B[4]_P[14])
                                                      3.831    10.611 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__0/P[14]
                         net (fo=2, routed)           0.778    11.389    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_1_out__0_n_91
    SLICE_X36Y77         LUT2 (Prop_lut2_I0_O)        0.124    11.513 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[4][3]_i_11/O
                         net (fo=1, routed)           0.000    11.513    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[4][3]_i_11_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.026 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.026    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][3]_i_6_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.349 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[4][7]_i_6/O[1]
                         net (fo=8, routed)           1.020    13.370    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/p_4_in[5]
    SLICE_X39Y85         LUT5 (Prop_lut5_I0_O)        0.306    13.676 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[14][7]_i_4__0/O
                         net (fo=1, routed)           0.000    13.676    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt[14][7]_i_4__0_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.226 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[14][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.226    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[14][7]_i_1_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.340 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[14][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.340    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[14][11]_i_1_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.454 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[14][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.454    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[14][15]_i_1_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.788 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[14][17]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.788    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[14][17]_i_2_n_6
    SLICE_X39Y88         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[14][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.476    14.655    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/s00_axi_aclk
    SLICE_X39Y88         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[14][17]/C
                         clock pessimism              0.129    14.784    
                         clock uncertainty           -0.183    14.600    
    SLICE_X39Y88         FDRE (Setup_fdre_C_D)        0.062    14.662    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/w_nxt_reg[14][17]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -14.788    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.200ns  (logic 6.765ns (55.452%)  route 5.435ns (44.548%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns = ( 15.025 - 12.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.708     3.002    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X65Y84         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.456     3.458 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[5][0]/Q
                         net (fo=24, routed)          2.184     5.642    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/y1_reg[5][0]
    SLICE_X88Y105        LUT6 (Prop_lut6_I1_O)        0.124     5.766 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__1_i_50__6/O
                         net (fo=1, routed)           0.000     5.766    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__1_i_50__6_n_0
    SLICE_X88Y105        MUXF7 (Prop_muxf7_I0_O)      0.212     5.978 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__1_i_17__10/O
                         net (fo=1, routed)           0.857     6.835    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__1_i_17__10_n_0
    DSP48_X3Y45          DSP48E1 (Prop_dsp48e1_B[0]_P[23])
                                                      3.831    10.666 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__1/P[23]
                         net (fo=2, routed)           1.309    11.976    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__1_n_82
    SLICE_X94Y118        LUT2 (Prop_lut2_I0_O)        0.124    12.100 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt[5][11]_i_13__19/O
                         net (fo=1, routed)           0.000    12.100    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt[5][11]_i_13__19_n_0
    SLICE_X94Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.633 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[5][11]_i_10__6/CO[3]
                         net (fo=1, routed)           0.000    12.633    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[5][11]_i_10__6_n_0
    SLICE_X94Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.956 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[5][15]_i_10__6/O[1]
                         net (fo=8, routed)           1.084    14.040    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_2_in[13]
    SLICE_X108Y118       LUT6 (Prop_lut6_I3_O)        0.306    14.346 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt[5][15]_i_8__28/O
                         net (fo=1, routed)           0.000    14.346    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt[5][15]_i_8__28_n_0
    SLICE_X108Y118       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.879 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[5][15]_i_1__16/CO[3]
                         net (fo=1, routed)           0.000    14.879    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[5][15]_i_1__16_n_0
    SLICE_X108Y119       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.202 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[5][17]_i_2__8/O[1]
                         net (fo=1, routed)           0.000    15.202    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[5][17]_i_2__8_n_6
    SLICE_X108Y119       FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       1.846    15.025    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/s00_axi_aclk
    SLICE_X108Y119       FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[5][17]/C
                         clock pessimism              0.129    15.154    
                         clock uncertainty           -0.183    14.971    
    SLICE_X108Y119       FDRE (Setup_fdre_C_D)        0.109    15.080    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[5][17]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                 -0.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_15/w_nxt_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_15/w_reg[3][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.525%)  route 0.207ns (59.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.626     0.962    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_15/s00_axi_aclk
    SLICE_X51Y119        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_15/w_nxt_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y119        FDRE (Prop_fdre_C_Q)         0.141     1.103 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_15/w_nxt_reg[3][11]/Q
                         net (fo=1, routed)           0.207     1.310    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_15/w_nxt_reg[3]__0[11]
    SLICE_X48Y120        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_15/w_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.899     1.265    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_15/s00_axi_aclk
    SLICE_X48Y120        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_15/w_reg[3][11]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X48Y120        FDRE (Hold_fdre_C_D)         0.070     1.296    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_15/w_reg[3][11]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/temp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/sum_nxt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.334ns (80.521%)  route 0.081ns (19.479%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.583     0.919    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/s00_axi_aclk
    SLICE_X55Y49         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/temp_reg[15]/Q
                         net (fo=2, routed)           0.080     1.140    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/temp_reg_n_0_[15]
    SLICE_X54Y49         LUT2 (Prop_lut2_I1_O)        0.049     1.189 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/sum_nxt[12]_i_2__4/O
                         net (fo=1, routed)           0.000     1.189    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/sum_nxt[12]_i_2__4_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.280 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/sum_nxt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.280    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/sum_nxt_reg[12]_i_1__1_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.333 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/sum_nxt_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.333    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/sum_nxt_reg[16]_i_1__1_n_7
    SLICE_X54Y50         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/sum_nxt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.846     1.212    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/s00_axi_aclk
    SLICE_X54Y50         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/sum_nxt_reg[16]/C
                         clock pessimism             -0.030     1.182    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.316    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/sum_nxt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_nxt_reg[12][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_reg[12][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.008%)  route 0.211ns (59.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.635     0.971    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/s00_axi_aclk
    SLICE_X51Y147        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_nxt_reg[12][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y147        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_nxt_reg[12][4]/Q
                         net (fo=1, routed)           0.211     1.323    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_nxt_reg[12]__0[4]
    SLICE_X49Y148        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.911     1.277    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/s00_axi_aclk
    SLICE_X49Y148        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_reg[12][4]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X49Y148        FDRE (Hold_fdre_C_D)         0.066     1.304    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_10/w_reg[12][4]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/sum_nxt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/sum_nxt_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.371ns (72.917%)  route 0.138ns (27.083%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.609     0.945    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/s00_axi_aclk
    SLICE_X100Y99        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/sum_nxt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDRE (Prop_fdre_C_Q)         0.164     1.109 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/sum_nxt_reg[31]/Q
                         net (fo=1, routed)           0.137     1.246    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/sum_nxt_reg_n_0_[31]
    SLICE_X100Y99        LUT3 (Prop_lut3_I1_O)        0.045     1.291 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/sum_nxt[28]_i_6__10/O
                         net (fo=1, routed)           0.000     1.291    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/sum_nxt[28]_i_6__10_n_0
    SLICE_X100Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.400 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/sum_nxt_reg[28]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.400    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/sum_nxt_reg[28]_i_1__10_n_0
    SLICE_X100Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.453 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/sum_nxt_reg[32]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     1.453    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/sum_nxt_reg[32]_i_1__10_n_7
    SLICE_X100Y100       FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/sum_nxt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.965     1.331    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/s00_axi_aclk
    SLICE_X100Y100       FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/sum_nxt_reg[32]/C
                         clock pessimism             -0.035     1.296    
    SLICE_X100Y100       FDRE (Hold_fdre_C_D)         0.134     1.430    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/sum_nxt_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_9/w_nxt_reg[5][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_9/w_reg[5][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.465%)  route 0.216ns (60.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.553     0.889    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_9/s00_axi_aclk
    SLICE_X49Y60         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_9/w_nxt_reg[5][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_9/w_nxt_reg[5][16]/Q
                         net (fo=1, routed)           0.216     1.246    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_9/w_nxt_reg[5]__0[16]
    SLICE_X53Y60         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_9/w_reg[5][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.818     1.184    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_9/s00_axi_aclk
    SLICE_X53Y60         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_9/w_reg[5][16]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X53Y60         FDRE (Hold_fdre_C_D)         0.070     1.219    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_9/w_reg[5][16]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.546     0.882    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X37Y71         FDRE                                         r  design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.254     1.276    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X50Y72         SRL16E                                       r  design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.807     1.173    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X50Y72         SRL16E                                       r  design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.247    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_nxt_reg[15][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_reg[15][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.198%)  route 0.228ns (61.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.629     0.965    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/s00_axi_aclk
    SLICE_X52Y133        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_nxt_reg[15][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y133        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_nxt_reg[15][15]/Q
                         net (fo=1, routed)           0.228     1.334    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_nxt_reg[15]__0[15]
    SLICE_X49Y135        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_reg[15][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.905     1.271    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/s00_axi_aclk
    SLICE_X49Y135        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_reg[15][15]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X49Y135        FDRE (Hold_fdre_C_D)         0.072     1.304    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_reg[15][15]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/temp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/sum_nxt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.347ns (81.113%)  route 0.081ns (18.887%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.583     0.919    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/s00_axi_aclk
    SLICE_X55Y49         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/temp_reg[15]/Q
                         net (fo=2, routed)           0.080     1.140    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/temp_reg_n_0_[15]
    SLICE_X54Y49         LUT2 (Prop_lut2_I1_O)        0.049     1.189 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/sum_nxt[12]_i_2__4/O
                         net (fo=1, routed)           0.000     1.189    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/sum_nxt[12]_i_2__4_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.280 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/sum_nxt_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.280    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/sum_nxt_reg[12]_i_1__1_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.346 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/sum_nxt_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.346    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/sum_nxt_reg[16]_i_1__1_n_5
    SLICE_X54Y50         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/sum_nxt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.846     1.212    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/s00_axi_aclk
    SLICE_X54Y50         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/sum_nxt_reg[18]/C
                         clock pessimism             -0.030     1.182    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.316    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/sum_nxt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_15/komparator_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_15/A[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.733%)  route 0.203ns (55.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.624     0.960    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_15/s00_axi_aclk
    SLICE_X50Y121        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_15/komparator_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_fdre_C_Q)         0.164     1.124 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_15/komparator_reg[5]/Q
                         net (fo=1, routed)           0.203     1.327    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_15/komparator_reg_n_0_[5]
    SLICE_X45Y121        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_15/A[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.898     1.264    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_15/s00_axi_aclk
    SLICE_X45Y121        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_15/A[3]/C
                         clock pessimism             -0.039     1.225    
    SLICE_X45Y121        FDRE (Hold_fdre_C_D)         0.070     1.295    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_15/A[3]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_9/w_nxt_reg[15][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_9/w_reg[15][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.149%)  route 0.202ns (58.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.586     0.922    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_9/s00_axi_aclk
    SLICE_X61Y48         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_9/w_nxt_reg[15][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_9/w_nxt_reg[15][2]/Q
                         net (fo=1, routed)           0.202     1.264    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_9/w_nxt_reg[15]__0[2]
    SLICE_X61Y51         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_9/w_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29568, routed)       0.849     1.215    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_9/s00_axi_aclk
    SLICE_X61Y51         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_9/w_reg[15][2]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.047     1.232    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_9/w_reg[15][2]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         12.000      9.845      BUFGCTRL_X0Y16  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         12.000      9.846      DSP48_X4Y31     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_6/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         12.000      9.846      DSP48_X3Y31     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         12.000      9.846      DSP48_X4Y39     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         12.000      9.846      DSP48_X2Y27     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         12.000      9.846      DSP48_X4Y49     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         12.000      9.846      DSP48_X2Y28     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         12.000      9.846      DSP48_X4Y38     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         12.000      9.846      DSP48_X2Y26     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/temp1/CLK
Min Period        n/a     FDRE/C       n/a            1.000         12.000      11.000     SLICE_X2Y49     design_ocr_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y67    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y67    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y67    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y67    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X30Y63    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y57    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y57    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y65    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y67    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y67    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y65    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y65    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y65    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X26Y65    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y71    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y71    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y71    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y71    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         6.000       5.020      SLICE_X46Y68    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         6.000       5.020      SLICE_X46Y68    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK



