IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.15        Core1: 177.79        
Core2: 26.96        Core3: 159.68        
Core4: 24.87        Core5: 176.41        
Core6: 27.92        Core7: 129.16        
Core8: 13.99        Core9: 101.54        
Core10: 30.46        Core11: 208.46        
Core12: 28.68        Core13: 215.82        
Core14: 19.64        Core15: 213.49        
Core16: 28.47        Core17: 213.11        
Core18: 29.42        Core19: 134.25        
Core20: 28.91        Core21: 118.63        
Core22: 28.58        Core23: 130.04        
Core24: 32.18        Core25: 117.15        
Core26: 32.19        Core27: 203.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.21
Socket1: 172.21
DDR read Latency(ns)
Socket0: 38818.99
Socket1: 299.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.71        Core1: 177.67        
Core2: 34.47        Core3: 159.96        
Core4: 28.02        Core5: 175.19        
Core6: 13.29        Core7: 125.36        
Core8: 18.95        Core9: 93.58        
Core10: 22.59        Core11: 201.08        
Core12: 27.33        Core13: 214.91        
Core14: 25.60        Core15: 211.29        
Core16: 28.88        Core17: 213.07        
Core18: 29.54        Core19: 133.40        
Core20: 29.42        Core21: 116.06        
Core22: 28.88        Core23: 128.07        
Core24: 32.10        Core25: 120.07        
Core26: 32.00        Core27: 200.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.20
Socket1: 170.30
DDR read Latency(ns)
Socket0: 38541.14
Socket1: 306.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.52        Core1: 178.99        
Core2: 31.94        Core3: 162.18        
Core4: 32.43        Core5: 176.99        
Core6: 17.00        Core7: 125.74        
Core8: 13.83        Core9: 99.38        
Core10: 22.58        Core11: 205.95        
Core12: 23.17        Core13: 214.82        
Core14: 26.29        Core15: 212.57        
Core16: 29.93        Core17: 216.38        
Core18: 29.70        Core19: 129.31        
Core20: 29.60        Core21: 117.85        
Core22: 27.75        Core23: 134.00        
Core24: 27.12        Core25: 119.31        
Core26: 29.49        Core27: 201.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.63
Socket1: 172.12
DDR read Latency(ns)
Socket0: 37665.50
Socket1: 307.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.17        Core1: 175.73        
Core2: 32.08        Core3: 160.36        
Core4: 29.60        Core5: 175.11        
Core6: 13.94        Core7: 128.31        
Core8: 16.45        Core9: 98.08        
Core10: 28.33        Core11: 205.65        
Core12: 30.64        Core13: 214.26        
Core14: 28.96        Core15: 212.71        
Core16: 28.32        Core17: 213.74        
Core18: 34.26        Core19: 133.75        
Core20: 29.57        Core21: 117.03        
Core22: 30.89        Core23: 127.52        
Core24: 31.79        Core25: 119.95        
Core26: 31.64        Core27: 201.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.36
Socket1: 171.28
DDR read Latency(ns)
Socket0: 40439.16
Socket1: 308.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.39        Core1: 176.17        
Core2: 36.72        Core3: 157.89        
Core4: 28.76        Core5: 174.91        
Core6: 20.24        Core7: 126.81        
Core8: 31.96        Core9: 90.97        
Core10: 28.18        Core11: 205.71        
Core12: 35.08        Core13: 214.11        
Core14: 29.16        Core15: 211.81        
Core16: 26.09        Core17: 214.74        
Core18: 26.54        Core19: 131.60        
Core20: 28.40        Core21: 117.68        
Core22: 28.84        Core23: 123.65        
Core24: 32.23        Core25: 114.17        
Core26: 30.89        Core27: 196.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.15
Socket1: 169.48
DDR read Latency(ns)
Socket0: 39096.70
Socket1: 306.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.68        Core1: 177.22        
Core2: 32.20        Core3: 159.89        
Core4: 30.69        Core5: 171.89        
Core6: 13.66        Core7: 127.82        
Core8: 25.78        Core9: 93.96        
Core10: 28.70        Core11: 207.78        
Core12: 24.95        Core13: 214.83        
Core14: 24.46        Core15: 211.24        
Core16: 30.25        Core17: 212.64        
Core18: 32.04        Core19: 131.10        
Core20: 29.50        Core21: 113.68        
Core22: 28.35        Core23: 132.03        
Core24: 32.51        Core25: 112.51        
Core26: 30.20        Core27: 202.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.04
Socket1: 170.41
DDR read Latency(ns)
Socket0: 39914.66
Socket1: 304.51
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.92        Core1: 162.38        
Core2: 31.62        Core3: 160.49        
Core4: 28.56        Core5: 166.31        
Core6: 25.90        Core7: 117.49        
Core8: 24.54        Core9: 106.47        
Core10: 26.76        Core11: 211.04        
Core12: 27.52        Core13: 204.88        
Core14: 26.52        Core15: 206.97        
Core16: 26.25        Core17: 193.53        
Core18: 28.10        Core19: 115.37        
Core20: 33.97        Core21: 98.41        
Core22: 28.91        Core23: 104.96        
Core24: 25.44        Core25: 98.03        
Core26: 12.72        Core27: 208.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.18
Socket1: 160.01
DDR read Latency(ns)
Socket0: 28953.74
Socket1: 299.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.34        Core1: 168.17        
Core2: 31.59        Core3: 170.73        
Core4: 33.99        Core5: 171.88        
Core6: 20.93        Core7: 119.79        
Core8: 34.72        Core9: 112.74        
Core10: 27.17        Core11: 215.35        
Core12: 29.68        Core13: 206.82        
Core14: 29.02        Core15: 210.52        
Core16: 27.08        Core17: 195.77        
Core18: 28.29        Core19: 129.19        
Core20: 30.97        Core21: 105.68        
Core22: 37.22        Core23: 109.81        
Core24: 29.17        Core25: 107.34        
Core26: 33.91        Core27: 212.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.57
Socket1: 166.58
DDR read Latency(ns)
Socket0: 32928.82
Socket1: 304.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.05        Core1: 166.34        
Core2: 28.26        Core3: 166.01        
Core4: 24.40        Core5: 166.24        
Core6: 18.32        Core7: 118.18        
Core8: 24.93        Core9: 112.45        
Core10: 27.31        Core11: 213.97        
Core12: 27.40        Core13: 206.70        
Core14: 26.72        Core15: 208.26        
Core16: 21.00        Core17: 197.81        
Core18: 28.87        Core19: 125.22        
Core20: 31.47        Core21: 102.48        
Core22: 31.08        Core23: 109.94        
Core24: 32.86        Core25: 106.40        
Core26: 31.73        Core27: 211.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.99
Socket1: 165.12
DDR read Latency(ns)
Socket0: 32199.08
Socket1: 310.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.34        Core1: 165.72        
Core2: 28.54        Core3: 169.05        
Core4: 23.76        Core5: 166.04        
Core6: 37.13        Core7: 122.95        
Core8: 27.07        Core9: 110.00        
Core10: 27.73        Core11: 214.09        
Core12: 27.51        Core13: 207.92        
Core14: 26.88        Core15: 208.69        
Core16: 27.35        Core17: 196.01        
Core18: 28.73        Core19: 130.26        
Core20: 30.04        Core21: 103.23        
Core22: 28.82        Core23: 107.35        
Core24: 34.29        Core25: 105.64        
Core26: 12.28        Core27: 211.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.61
Socket1: 165.45
DDR read Latency(ns)
Socket0: 32535.64
Socket1: 305.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.34        Core1: 167.65        
Core2: 26.76        Core3: 169.77        
Core4: 29.13        Core5: 168.48        
Core6: 24.92        Core7: 122.26        
Core8: 30.41        Core9: 110.14        
Core10: 28.84        Core11: 214.55        
Core12: 27.87        Core13: 208.89        
Core14: 28.26        Core15: 210.23        
Core16: 28.84        Core17: 200.34        
Core18: 30.19        Core19: 122.53        
Core20: 33.21        Core21: 105.71        
Core22: 31.57        Core23: 111.42        
Core24: 13.49        Core25: 106.10        
Core26: 16.92        Core27: 211.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.36
Socket1: 166.60
DDR read Latency(ns)
Socket0: 33359.05
Socket1: 306.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.52        Core1: 170.76        
Core2: 25.72        Core3: 169.90        
Core4: 24.24        Core5: 168.75        
Core6: 32.95        Core7: 120.58        
Core8: 27.26        Core9: 113.28        
Core10: 27.31        Core11: 215.27        
Core12: 26.46        Core13: 205.82        
Core14: 27.77        Core15: 209.90        
Core16: 28.15        Core17: 194.61        
Core18: 31.34        Core19: 135.02        
Core20: 34.15        Core21: 111.25        
Core22: 28.91        Core23: 120.32        
Core24: 16.68        Core25: 103.30        
Core26: 21.98        Core27: 212.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.99
Socket1: 168.04
DDR read Latency(ns)
Socket0: 33568.37
Socket1: 305.33
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.85        Core1: 142.90        
Core2: 24.95        Core3: 143.23        
Core4: 32.64        Core5: 142.83        
Core6: 27.88        Core7: 95.25        
Core8: 32.63        Core9: 107.05        
Core10: 32.12        Core11: 187.26        
Core12: 37.15        Core13: 231.95        
Core14: 31.14        Core15: 173.67        
Core16: 31.88        Core17: 184.90        
Core18: 23.58        Core19: 101.02        
Core20: 33.25        Core21: 96.83        
Core22: 35.28        Core23: 89.42        
Core24: 16.84        Core25: 86.45        
Core26: 29.16        Core27: 219.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.31
Socket1: 144.00
DDR read Latency(ns)
Socket0: 32710.70
Socket1: 281.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.89        Core1: 140.47        
Core2: 31.70        Core3: 144.17        
Core4: 28.61        Core5: 135.71        
Core6: 32.71        Core7: 94.07        
Core8: 38.96        Core9: 112.07        
Core10: 37.16        Core11: 179.60        
Core12: 44.09        Core13: 234.64        
Core14: 31.22        Core15: 161.88        
Core16: 32.63        Core17: 178.84        
Core18: 33.59        Core19: 96.95        
Core20: 34.86        Core21: 89.37        
Core22: 30.32        Core23: 90.74        
Core24: 19.64        Core25: 80.88        
Core26: 29.11        Core27: 232.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.13
Socket1: 139.75
DDR read Latency(ns)
Socket0: 34713.11
Socket1: 280.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.97        Core1: 137.06        
Core2: 30.49        Core3: 140.50        
Core4: 28.03        Core5: 134.38        
Core6: 30.33        Core7: 94.78        
Core8: 28.32        Core9: 98.63        
Core10: 29.54        Core11: 178.01        
Core12: 31.22        Core13: 232.40        
Core14: 37.70        Core15: 160.83        
Core16: 33.43        Core17: 178.23        
Core18: 31.06        Core19: 96.15        
Core20: 37.65        Core21: 91.70        
Core22: 36.70        Core23: 85.91        
Core24: 36.70        Core25: 79.48        
Core26: 32.73        Core27: 229.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.14
Socket1: 137.95
DDR read Latency(ns)
Socket0: 33985.22
Socket1: 280.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.81        Core1: 144.09        
Core2: 34.47        Core3: 147.27        
Core4: 27.15        Core5: 140.94        
Core6: 29.94        Core7: 98.82        
Core8: 29.65        Core9: 101.67        
Core10: 34.91        Core11: 188.36        
Core12: 34.87        Core13: 230.21        
Core14: 33.93        Core15: 170.45        
Core16: 33.52        Core17: 185.63        
Core18: 34.48        Core19: 101.32        
Core20: 36.44        Core21: 97.67        
Core22: 38.71        Core23: 94.35        
Core24: 34.26        Core25: 85.10        
Core26: 15.95        Core27: 218.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.88
Socket1: 144.77
DDR read Latency(ns)
Socket0: 35263.37
Socket1: 287.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.85        Core1: 137.12        
Core2: 35.39        Core3: 144.51        
Core4: 14.84        Core5: 138.51        
Core6: 34.01        Core7: 95.36        
Core8: 20.79        Core9: 99.78        
Core10: 30.64        Core11: 181.22        
Core12: 29.88        Core13: 232.88        
Core14: 23.50        Core15: 164.00        
Core16: 30.03        Core17: 179.82        
Core18: 34.24        Core19: 95.10        
Core20: 34.44        Core21: 90.49        
Core22: 38.56        Core23: 90.61        
Core24: 33.76        Core25: 82.49        
Core26: 28.77        Core27: 224.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.18
Socket1: 140.09
DDR read Latency(ns)
Socket0: 32903.73
Socket1: 281.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.87        Core1: 138.85        
Core2: 38.48        Core3: 143.75        
Core4: 28.72        Core5: 135.30        
Core6: 14.69        Core7: 94.14        
Core8: 33.92        Core9: 115.31        
Core10: 27.68        Core11: 181.35        
Core12: 31.34        Core13: 234.45        
Core14: 19.10        Core15: 162.78        
Core16: 30.66        Core17: 178.51        
Core18: 32.07        Core19: 96.37        
Core20: 31.37        Core21: 95.57        
Core22: 33.35        Core23: 87.26        
Core24: 30.73        Core25: 81.10        
Core26: 29.61        Core27: 232.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.50
Socket1: 140.01
DDR read Latency(ns)
Socket0: 33310.13
Socket1: 281.35
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.93        Core1: 171.28        
Core2: 28.67        Core3: 175.16        
Core4: 30.43        Core5: 167.35        
Core6: 13.62        Core7: 132.26        
Core8: 25.89        Core9: 105.04        
Core10: 17.63        Core11: 197.72        
Core12: 23.31        Core13: 205.84        
Core14: 29.97        Core15: 210.90        
Core16: 29.73        Core17: 218.04        
Core18: 30.29        Core19: 129.33        
Core20: 23.34        Core21: 109.30        
Core22: 27.54        Core23: 120.18        
Core24: 22.15        Core25: 106.19        
Core26: 29.06        Core27: 201.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.08
Socket1: 168.45
DDR read Latency(ns)
Socket0: 35254.25
Socket1: 301.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.87        Core1: 169.60        
Core2: 31.55        Core3: 175.70        
Core4: 29.63        Core5: 166.91        
Core6: 17.12        Core7: 131.90        
Core8: 22.59        Core9: 103.35        
Core10: 22.14        Core11: 201.12        
Core12: 13.00        Core13: 211.21        
Core14: 23.63        Core15: 211.82        
Core16: 23.54        Core17: 218.52        
Core18: 24.40        Core19: 124.00        
Core20: 26.42        Core21: 108.00        
Core22: 32.39        Core23: 125.50        
Core24: 31.11        Core25: 111.01        
Core26: 28.80        Core27: 200.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.95
Socket1: 169.30
DDR read Latency(ns)
Socket0: 38108.60
Socket1: 307.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.46        Core1: 174.98        
Core2: 29.08        Core3: 174.73        
Core4: 28.99        Core5: 168.95        
Core6: 21.09        Core7: 129.79        
Core8: 11.88        Core9: 106.80        
Core10: 13.48        Core11: 199.96        
Core12: 16.94        Core13: 206.23        
Core14: 30.09        Core15: 211.57        
Core16: 22.46        Core17: 219.12        
Core18: 24.87        Core19: 132.05        
Core20: 25.13        Core21: 110.46        
Core22: 34.72        Core23: 128.40        
Core24: 29.49        Core25: 110.20        
Core26: 27.31        Core27: 202.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.62
Socket1: 170.44
DDR read Latency(ns)
Socket0: 37670.19
Socket1: 304.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.16        Core1: 168.77        
Core2: 30.07        Core3: 173.66        
Core4: 28.42        Core5: 166.90        
Core6: 29.02        Core7: 127.44        
Core8: 34.87        Core9: 101.94        
Core10: 13.05        Core11: 199.01        
Core12: 20.21        Core13: 204.58        
Core14: 20.64        Core15: 210.70        
Core16: 23.77        Core17: 217.85        
Core18: 20.82        Core19: 123.55        
Core20: 27.77        Core21: 106.63        
Core22: 35.27        Core23: 123.36        
Core24: 30.37        Core25: 104.46        
Core26: 26.41        Core27: 197.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.16
Socket1: 167.00
DDR read Latency(ns)
Socket0: 37785.56
Socket1: 308.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.29        Core1: 171.65        
Core2: 30.92        Core3: 176.76        
Core4: 29.16        Core5: 167.80        
Core6: 28.66        Core7: 132.51        
Core8: 28.72        Core9: 105.97        
Core10: 16.02        Core11: 198.71        
Core12: 26.04        Core13: 205.59        
Core14: 23.35        Core15: 211.44        
Core16: 25.74        Core17: 218.67        
Core18: 35.09        Core19: 129.15        
Core20: 27.66        Core21: 107.86        
Core22: 34.72        Core23: 122.45        
Core24: 34.22        Core25: 108.25        
Core26: 35.21        Core27: 202.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.59
Socket1: 169.11
DDR read Latency(ns)
Socket0: 40034.82
Socket1: 308.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.99        Core1: 171.50        
Core2: 32.41        Core3: 177.14        
Core4: 30.89        Core5: 167.27        
Core6: 28.45        Core7: 129.05        
Core8: 13.96        Core9: 105.33        
Core10: 30.54        Core11: 198.31        
Core12: 27.19        Core13: 209.07        
Core14: 24.30        Core15: 211.93        
Core16: 31.69        Core17: 218.67        
Core18: 25.79        Core19: 130.42        
Core20: 28.08        Core21: 108.61        
Core22: 32.43        Core23: 122.76        
Core24: 33.05        Core25: 106.94        
Core26: 27.27        Core27: 205.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.86
Socket1: 169.22
DDR read Latency(ns)
Socket0: 38927.22
Socket1: 307.20
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.96        Core1: 158.88        
Core2: 26.66        Core3: 155.00        
Core4: 27.52        Core5: 163.01        
Core6: 28.46        Core7: 113.00        
Core8: 31.48        Core9: 107.65        
Core10: 33.45        Core11: 204.54        
Core12: 30.04        Core13: 192.87        
Core14: 30.84        Core15: 218.58        
Core16: 26.26        Core17: 207.52        
Core18: 22.05        Core19: 111.71        
Core20: 31.95        Core21: 105.30        
Core22: 27.17        Core23: 109.68        
Core24: 25.29        Core25: 105.39        
Core26: 13.07        Core27: 189.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.04
Socket1: 159.34
DDR read Latency(ns)
Socket0: 36855.84
Socket1: 304.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.04        Core1: 157.71        
Core2: 38.44        Core3: 156.94        
Core4: 39.00        Core5: 162.49        
Core6: 40.73        Core7: 112.63        
Core8: 37.81        Core9: 112.84        
Core10: 34.09        Core11: 206.56        
Core12: 33.96        Core13: 197.20        
Core14: 30.22        Core15: 216.36        
Core16: 30.39        Core17: 209.10        
Core18: 31.48        Core19: 111.72        
Core20: 29.18        Core21: 109.94        
Core22: 29.52        Core23: 114.42        
Core24: 27.90        Core25: 101.32        
Core26: 32.57        Core27: 195.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.50
Socket1: 160.83
DDR read Latency(ns)
Socket0: 40983.34
Socket1: 302.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.17        Core1: 155.65        
Core2: 28.36        Core3: 150.37        
Core4: 29.78        Core5: 158.69        
Core6: 30.48        Core7: 117.18        
Core8: 30.00        Core9: 117.88        
Core10: 30.76        Core11: 200.92        
Core12: 30.34        Core13: 188.55        
Core14: 30.87        Core15: 217.70        
Core16: 31.39        Core17: 203.80        
Core18: 30.95        Core19: 107.68        
Core20: 19.47        Core21: 101.54        
Core22: 27.23        Core23: 107.56        
Core24: 22.78        Core25: 100.54        
Core26: 14.25        Core27: 180.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.54
Socket1: 155.79
DDR read Latency(ns)
Socket0: 37408.83
Socket1: 303.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.12        Core1: 156.65        
Core2: 31.44        Core3: 154.24        
Core4: 26.00        Core5: 162.75        
Core6: 32.17        Core7: 114.25        
Core8: 27.38        Core9: 115.74        
Core10: 31.66        Core11: 204.02        
Core12: 28.40        Core13: 192.62        
Core14: 29.91        Core15: 216.93        
Core16: 15.61        Core17: 207.20        
Core18: 32.20        Core19: 110.61        
Core20: 28.98        Core21: 108.90        
Core22: 31.47        Core23: 110.50        
Core24: 25.82        Core25: 103.46        
Core26: 17.91        Core27: 189.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.47
Socket1: 159.35
DDR read Latency(ns)
Socket0: 38273.48
Socket1: 302.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.24        Core1: 157.82        
Core2: 32.62        Core3: 153.89        
Core4: 33.44        Core5: 159.20        
Core6: 26.96        Core7: 109.22        
Core8: 34.08        Core9: 114.87        
Core10: 33.25        Core11: 201.24        
Core12: 33.69        Core13: 188.65        
Core14: 24.75        Core15: 217.07        
Core16: 22.37        Core17: 205.07        
Core18: 29.51        Core19: 108.31        
Core20: 29.38        Core21: 102.09        
Core22: 15.31        Core23: 109.45        
Core24: 29.75        Core25: 99.59        
Core26: 24.72        Core27: 187.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.29
Socket1: 156.23
DDR read Latency(ns)
Socket0: 40165.75
Socket1: 305.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.16        Core1: 159.17        
Core2: 29.23        Core3: 154.56        
Core4: 29.38        Core5: 161.99        
Core6: 31.20        Core7: 116.93        
Core8: 38.11        Core9: 118.63        
Core10: 30.59        Core11: 203.94        
Core12: 13.85        Core13: 189.94        
Core14: 26.99        Core15: 216.04        
Core16: 30.08        Core17: 207.52        
Core18: 26.14        Core19: 112.13        
Core20: 30.23        Core21: 105.28        
Core22: 18.52        Core23: 108.45        
Core24: 29.75        Core25: 100.41        
Core26: 24.47        Core27: 194.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.03
Socket1: 159.22
DDR read Latency(ns)
Socket0: 39620.99
Socket1: 302.60
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.36        Core1: 132.11        
Core2: 31.40        Core3: 125.22        
Core4: 28.93        Core5: 122.48        
Core6: 25.33        Core7: 84.90        
Core8: 32.27        Core9: 103.93        
Core10: 31.00        Core11: 165.71        
Core12: 30.13        Core13: 168.42        
Core14: 36.27        Core15: 196.03        
Core16: 30.75        Core17: 190.27        
Core18: 32.20        Core19: 80.50        
Core20: 28.73        Core21: 83.02        
Core22: 16.03        Core23: 84.93        
Core24: 20.05        Core25: 65.56        
Core26: 28.72        Core27: 217.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.24
Socket1: 127.80
DDR read Latency(ns)
Socket0: 27355.13
Socket1: 263.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.31        Core1: 132.38        
Core2: 30.60        Core3: 123.53        
Core4: 25.87        Core5: 121.06        
Core6: 29.76        Core7: 78.41        
Core8: 31.98        Core9: 99.71        
Core10: 30.28        Core11: 165.32        
Core12: 30.37        Core13: 166.03        
Core14: 32.26        Core15: 196.92        
Core16: 34.65        Core17: 180.25        
Core18: 31.78        Core19: 80.17        
Core20: 32.85        Core21: 79.02        
Core22: 21.88        Core23: 83.04        
Core24: 25.69        Core25: 64.22        
Core26: 15.17        Core27: 210.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.68
Socket1: 125.16
DDR read Latency(ns)
Socket0: 26980.96
Socket1: 265.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.19        Core1: 143.56        
Core2: 29.02        Core3: 143.57        
Core4: 30.54        Core5: 135.85        
Core6: 34.47        Core7: 97.22        
Core8: 40.52        Core9: 110.49        
Core10: 31.66        Core11: 183.33        
Core12: 29.88        Core13: 180.97        
Core14: 22.31        Core15: 203.17        
Core16: 30.91        Core17: 196.06        
Core18: 32.11        Core19: 92.59        
Core20: 31.66        Core21: 91.19        
Core22: 38.57        Core23: 93.56        
Core24: 29.77        Core25: 79.72        
Core26: 27.84        Core27: 210.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.76
Socket1: 141.20
DDR read Latency(ns)
Socket0: 30653.05
Socket1: 285.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.09        Core1: 136.71        
Core2: 35.97        Core3: 130.32        
Core4: 26.01        Core5: 130.62        
Core6: 30.39        Core7: 86.56        
Core8: 32.07        Core9: 104.24        
Core10: 29.76        Core11: 169.30        
Core12: 33.09        Core13: 171.22        
Core14: 36.51        Core15: 192.72        
Core16: 31.54        Core17: 192.55        
Core18: 32.74        Core19: 84.05        
Core20: 33.32        Core21: 85.24        
Core22: 34.17        Core23: 85.83        
Core24: 14.76        Core25: 67.05        
Core26: 24.55        Core27: 221.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.62
Socket1: 131.23
DDR read Latency(ns)
Socket0: 29574.47
Socket1: 268.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.49        Core1: 137.46        
Core2: 29.82        Core3: 130.51        
Core4: 15.33        Core5: 127.28        
Core6: 26.21        Core7: 87.04        
Core8: 27.71        Core9: 83.66        
Core10: 31.34        Core11: 166.94        
Core12: 27.36        Core13: 170.47        
Core14: 31.24        Core15: 195.36        
Core16: 30.59        Core17: 193.42        
Core18: 31.08        Core19: 84.77        
Core20: 33.81        Core21: 86.75        
Core22: 33.10        Core23: 91.17        
Core24: 21.10        Core25: 69.93        
Core26: 29.65        Core27: 220.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.23
Socket1: 132.03
DDR read Latency(ns)
Socket0: 29335.80
Socket1: 271.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.41        Core1: 133.13        
Core2: 15.46        Core3: 127.95        
Core4: 17.27        Core5: 122.37        
Core6: 27.15        Core7: 82.70        
Core8: 30.62        Core9: 101.32        
Core10: 32.29        Core11: 166.67        
Core12: 29.27        Core13: 167.18        
Core14: 26.49        Core15: 198.79        
Core16: 35.45        Core17: 190.76        
Core18: 36.88        Core19: 79.37        
Core20: 29.31        Core21: 80.75        
Core22: 32.95        Core23: 85.91        
Core24: 31.02        Core25: 65.32        
Core26: 33.00        Core27: 219.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.97
Socket1: 127.65
DDR read Latency(ns)
Socket0: 27880.65
Socket1: 265.94
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.39        Core1: 139.26        
Core2: 27.18        Core3: 141.68        
Core4: 26.49        Core5: 139.28        
Core6: 31.99        Core7: 95.85        
Core8: 29.65        Core9: 82.72        
Core10: 31.53        Core11: 190.93        
Core12: 28.42        Core13: 192.75        
Core14: 25.54        Core15: 179.11        
Core16: 27.60        Core17: 208.92        
Core18: 31.77        Core19: 92.26        
Core20: 22.51        Core21: 117.62        
Core22: 34.65        Core23: 94.82        
Core24: 29.32        Core25: 88.99        
Core26: 14.20        Core27: 196.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.61
Socket1: 145.35
DDR read Latency(ns)
Socket0: 30484.56
Socket1: 292.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.25        Core1: 139.75        
Core2: 13.27        Core3: 138.24        
Core4: 27.84        Core5: 138.10        
Core6: 26.42        Core7: 98.24        
Core8: 33.23        Core9: 81.74        
Core10: 32.45        Core11: 192.80        
Core12: 30.49        Core13: 192.81        
Core14: 25.20        Core15: 179.84        
Core16: 22.54        Core17: 205.80        
Core18: 26.70        Core19: 91.00        
Core20: 31.63        Core21: 113.61        
Core22: 27.98        Core23: 92.52        
Core24: 17.70        Core25: 83.30        
Core26: 26.19        Core27: 193.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.14
Socket1: 143.47
DDR read Latency(ns)
Socket0: 32410.26
Socket1: 297.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.59        Core1: 137.57        
Core2: 28.69        Core3: 139.24        
Core4: 24.91        Core5: 135.71        
Core6: 20.12        Core7: 98.27        
Core8: 34.12        Core9: 87.53        
Core10: 31.50        Core11: 197.78        
Core12: 28.86        Core13: 191.92        
Core14: 25.61        Core15: 178.74        
Core16: 25.01        Core17: 205.44        
Core18: 20.96        Core19: 86.78        
Core20: 26.76        Core21: 115.09        
Core22: 24.50        Core23: 95.04        
Core24: 25.09        Core25: 83.93        
Core26: 15.25        Core27: 192.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.16
Socket1: 143.06
DDR read Latency(ns)
Socket0: 28730.60
Socket1: 296.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.24        Core1: 139.81        
Core2: 39.06        Core3: 139.18        
Core4: 39.86        Core5: 139.52        
Core6: 39.02        Core7: 99.54        
Core8: 35.46        Core9: 81.78        
Core10: 33.56        Core11: 193.82        
Core12: 32.84        Core13: 192.62        
Core14: 32.38        Core15: 181.26        
Core16: 28.67        Core17: 207.63        
Core18: 32.05        Core19: 92.68        
Core20: 29.72        Core21: 117.31        
Core22: 27.96        Core23: 95.00        
Core24: 34.61        Core25: 89.75        
Core26: 27.93        Core27: 194.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.85
Socket1: 145.76
DDR read Latency(ns)
Socket0: 33767.48
Socket1: 299.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.93        Core1: 130.94        
Core2: 31.35        Core3: 128.94        
Core4: 14.06        Core5: 131.98        
Core6: 29.01        Core7: 91.79        
Core8: 26.12        Core9: 75.86        
Core10: 30.60        Core11: 192.98        
Core12: 29.86        Core13: 185.40        
Core14: 33.53        Core15: 173.80        
Core16: 32.86        Core17: 201.21        
Core18: 38.96        Core19: 84.55        
Core20: 31.46        Core21: 108.54        
Core22: 29.90        Core23: 86.24        
Core24: 25.77        Core25: 79.76        
Core26: 38.22        Core27: 186.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.40
Socket1: 136.37
DDR read Latency(ns)
Socket0: 31525.39
Socket1: 291.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.90        Core1: 135.28        
Core2: 25.12        Core3: 135.59        
Core4: 26.32        Core5: 135.54        
Core6: 35.40        Core7: 97.79        
Core8: 33.55        Core9: 81.21        
Core10: 28.13        Core11: 193.46        
Core12: 32.55        Core13: 190.21        
Core14: 30.67        Core15: 176.86        
Core16: 31.28        Core17: 206.31        
Core18: 33.54        Core19: 88.77        
Core20: 39.81        Core21: 113.87        
Core22: 37.24        Core23: 91.91        
Core24: 21.13        Core25: 85.16        
Core26: 28.11        Core27: 193.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.58
Socket1: 142.03
DDR read Latency(ns)
Socket0: 32152.95
Socket1: 296.82
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.37        Core1: 160.31        
Core2: 27.84        Core3: 173.84        
Core4: 34.12        Core5: 167.82        
Core6: 24.84        Core7: 118.54        
Core8: 26.82        Core9: 104.79        
Core10: 28.48        Core11: 190.77        
Core12: 28.67        Core13: 212.29        
Core14: 28.30        Core15: 195.10        
Core16: 31.09        Core17: 213.53        
Core18: 33.52        Core19: 108.67        
Core20: 20.66        Core21: 91.94        
Core22: 22.07        Core23: 114.23        
Core24: 36.82        Core25: 112.87        
Core26: 36.25        Core27: 205.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.33
Socket1: 160.98
DDR read Latency(ns)
Socket0: 36311.08
Socket1: 300.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.85        Core1: 140.38        
Core2: 13.73        Core3: 146.91        
Core4: 29.57        Core5: 142.20        
Core6: 31.26        Core7: 95.51        
Core8: 21.50        Core9: 86.44        
Core10: 30.70        Core11: 163.88        
Core12: 30.26        Core13: 212.36        
Core14: 31.17        Core15: 174.95        
Core16: 27.25        Core17: 200.41        
Core18: 35.28        Core19: 92.37        
Core20: 15.08        Core21: 71.26        
Core22: 21.54        Core23: 90.86        
Core24: 22.49        Core25: 93.34        
Core26: 25.43        Core27: 196.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.07
Socket1: 139.34
DDR read Latency(ns)
Socket0: 31665.61
Socket1: 282.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.28        Core1: 152.94        
Core2: 20.36        Core3: 158.44        
Core4: 26.19        Core5: 152.15        
Core6: 27.28        Core7: 107.20        
Core8: 22.19        Core9: 97.42        
Core10: 31.51        Core11: 168.79        
Core12: 29.70        Core13: 202.53        
Core14: 26.24        Core15: 185.05        
Core16: 27.66        Core17: 212.77        
Core18: 26.56        Core19: 100.60        
Core20: 30.72        Core21: 80.97        
Core22: 32.81        Core23: 98.59        
Core24: 32.10        Core25: 100.15        
Core26: 14.54        Core27: 196.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.05
Socket1: 148.31
DDR read Latency(ns)
Socket0: 33969.10
Socket1: 297.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.47        Core1: 146.41        
Core2: 31.65        Core3: 156.46        
Core4: 13.61        Core5: 151.27        
Core6: 21.72        Core7: 100.06        
Core8: 24.17        Core9: 95.64        
Core10: 22.39        Core11: 171.73        
Core12: 30.46        Core13: 203.27        
Core14: 30.79        Core15: 181.66        
Core16: 27.54        Core17: 218.70        
Core18: 30.87        Core19: 100.39        
Core20: 32.60        Core21: 80.79        
Core22: 29.29        Core23: 99.64        
Core24: 31.46        Core25: 102.46        
Core26: 21.59        Core27: 197.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.52
Socket1: 148.11
DDR read Latency(ns)
Socket0: 32419.71
Socket1: 299.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.73        Core1: 139.96        
Core2: 31.39        Core3: 146.67        
Core4: 18.58        Core5: 143.46        
Core6: 23.90        Core7: 97.29        
Core8: 25.37        Core9: 87.41        
Core10: 25.84        Core11: 158.87        
Core12: 22.99        Core13: 211.03        
Core14: 32.53        Core15: 169.31        
Core16: 30.86        Core17: 202.44        
Core18: 32.14        Core19: 94.67        
Core20: 33.00        Core21: 71.63        
Core22: 34.45        Core23: 91.56        
Core24: 31.57        Core25: 93.04        
Core26: 14.81        Core27: 190.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.16
Socket1: 138.68
DDR read Latency(ns)
Socket0: 31729.31
Socket1: 286.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.32        Core1: 131.36        
Core2: 30.15        Core3: 137.13        
Core4: 27.42        Core5: 133.12        
Core6: 33.76        Core7: 86.76        
Core8: 29.53        Core9: 79.91        
Core10: 35.16        Core11: 144.80        
Core12: 37.77        Core13: 205.22        
Core14: 39.72        Core15: 168.99        
Core16: 34.31        Core17: 192.07        
Core18: 33.07        Core19: 81.83        
Core20: 39.21        Core21: 64.10        
Core22: 34.30        Core23: 79.11        
Core24: 32.64        Core25: 83.18        
Core26: 19.77        Core27: 192.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.02
Socket1: 127.89
DDR read Latency(ns)
Socket0: 31185.45
Socket1: 269.91
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.66        Core1: 140.05        
Core2: 33.09        Core3: 136.47        
Core4: 32.18        Core5: 137.64        
Core6: 28.43        Core7: 95.58        
Core8: 31.27        Core9: 109.14        
Core10: 33.71        Core11: 182.89        
Core12: 32.44        Core13: 225.42        
Core14: 33.88        Core15: 169.28        
Core16: 27.04        Core17: 229.77        
Core18: 13.60        Core19: 81.26        
Core20: 20.29        Core21: 93.37        
Core22: 24.69        Core23: 101.84        
Core24: 27.17        Core25: 78.96        
Core26: 26.15        Core27: 151.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.24
Socket1: 139.04
DDR read Latency(ns)
Socket0: 29349.68
Socket1: 277.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.27        Core1: 134.52        
Core2: 32.16        Core3: 134.48        
Core4: 32.27        Core5: 133.71        
Core6: 32.87        Core7: 94.64        
Core8: 28.96        Core9: 111.23        
Core10: 34.08        Core11: 180.03        
Core12: 35.22        Core13: 224.89        
Core14: 37.20        Core15: 167.84        
Core16: 37.06        Core17: 231.35        
Core18: 17.97        Core19: 85.52        
Core20: 29.14        Core21: 90.97        
Core22: 28.68        Core23: 96.81        
Core24: 29.40        Core25: 73.98        
Core26: 26.34        Core27: 152.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.18
Socket1: 136.65
DDR read Latency(ns)
Socket0: 31136.61
Socket1: 279.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.56        Core1: 141.82        
Core2: 31.59        Core3: 139.72        
Core4: 32.09        Core5: 137.23        
Core6: 31.39        Core7: 96.96        
Core8: 33.81        Core9: 112.74        
Core10: 37.17        Core11: 182.08        
Core12: 24.09        Core13: 225.81        
Core14: 31.01        Core15: 168.28        
Core16: 28.49        Core17: 228.59        
Core18: 26.91        Core19: 83.08        
Core20: 15.38        Core21: 93.06        
Core22: 26.56        Core23: 102.04        
Core24: 32.90        Core25: 80.02        
Core26: 27.72        Core27: 148.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.08
Socket1: 139.41
DDR read Latency(ns)
Socket0: 30027.88
Socket1: 283.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.21        Core1: 136.10        
Core2: 31.82        Core3: 135.87        
Core4: 33.92        Core5: 134.09        
Core6: 30.49        Core7: 93.12        
Core8: 29.18        Core9: 113.62        
Core10: 33.51        Core11: 180.85        
Core12: 37.69        Core13: 229.69        
Core14: 33.29        Core15: 167.96        
Core16: 36.17        Core17: 231.92        
Core18: 29.76        Core19: 83.67        
Core20: 15.69        Core21: 88.16        
Core22: 23.69        Core23: 101.27        
Core24: 29.78        Core25: 76.24        
Core26: 26.59        Core27: 149.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.88
Socket1: 136.96
DDR read Latency(ns)
Socket0: 30268.63
Socket1: 279.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.14        Core1: 136.67        
Core2: 31.68        Core3: 134.73        
Core4: 31.53        Core5: 132.32        
Core6: 32.67        Core7: 94.20        
Core8: 29.15        Core9: 108.61        
Core10: 33.68        Core11: 178.12        
Core12: 33.60        Core13: 227.33        
Core14: 32.72        Core15: 165.12        
Core16: 33.73        Core17: 232.01        
Core18: 14.05        Core19: 83.32        
Core20: 17.87        Core21: 86.77        
Core22: 28.49        Core23: 92.63        
Core24: 22.80        Core25: 72.99        
Core26: 25.09        Core27: 146.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.20
Socket1: 134.66
DDR read Latency(ns)
Socket0: 29888.81
Socket1: 277.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.15        Core1: 135.85        
Core2: 30.01        Core3: 131.47        
Core4: 28.55        Core5: 133.28        
Core6: 30.63        Core7: 91.09        
Core8: 30.48        Core9: 110.09        
Core10: 30.93        Core11: 177.51        
Core12: 36.32        Core13: 225.50        
Core14: 34.95        Core15: 165.42        
Core16: 29.49        Core17: 232.42        
Core18: 18.29        Core19: 81.19        
Core20: 27.14        Core21: 88.83        
Core22: 29.48        Core23: 91.31        
Core24: 15.80        Core25: 74.76        
Core26: 28.36        Core27: 143.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.65
Socket1: 134.12
DDR read Latency(ns)
Socket0: 28566.76
Socket1: 275.06
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.27        Core1: 132.03        
Core2: 34.35        Core3: 150.62        
Core4: 32.33        Core5: 151.36        
Core6: 29.12        Core7: 102.17        
Core8: 25.06        Core9: 102.92        
Core10: 29.62        Core11: 232.51        
Core12: 32.75        Core13: 184.47        
Core14: 22.24        Core15: 189.08        
Core16: 34.02        Core17: 196.23        
Core18: 32.64        Core19: 110.27        
Core20: 15.20        Core21: 93.75        
Core22: 26.89        Core23: 105.77        
Core24: 28.12        Core25: 89.06        
Core26: 30.95        Core27: 178.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.25
Socket1: 147.53
DDR read Latency(ns)
Socket0: 32614.20
Socket1: 296.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.83        Core1: 132.53        
Core2: 33.36        Core3: 151.15        
Core4: 29.68        Core5: 151.45        
Core6: 30.81        Core7: 98.66        
Core8: 29.77        Core9: 101.78        
Core10: 30.99        Core11: 234.72        
Core12: 38.91        Core13: 184.08        
Core14: 34.49        Core15: 189.03        
Core16: 33.88        Core17: 197.58        
Core18: 29.37        Core19: 108.67        
Core20: 15.73        Core21: 93.83        
Core22: 24.40        Core23: 105.24        
Core24: 24.53        Core25: 93.38        
Core26: 31.01        Core27: 178.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.37
Socket1: 147.48
DDR read Latency(ns)
Socket0: 34288.57
Socket1: 296.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.61        Core1: 131.44        
Core2: 31.98        Core3: 150.92        
Core4: 35.49        Core5: 152.01        
Core6: 35.58        Core7: 102.64        
Core8: 36.97        Core9: 104.38        
Core10: 29.12        Core11: 234.41        
Core12: 33.84        Core13: 183.31        
Core14: 36.89        Core15: 189.00        
Core16: 38.98        Core17: 194.96        
Core18: 31.85        Core19: 107.91        
Core20: 23.30        Core21: 98.25        
Core22: 26.61        Core23: 104.67        
Core24: 26.05        Core25: 91.73        
Core26: 33.70        Core27: 178.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.41
Socket1: 147.79
DDR read Latency(ns)
Socket0: 32869.14
Socket1: 300.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.27        Core1: 130.33        
Core2: 33.93        Core3: 148.30        
Core4: 34.61        Core5: 149.48        
Core6: 26.60        Core7: 99.41        
Core8: 32.11        Core9: 112.16        
Core10: 34.54        Core11: 233.08        
Core12: 36.91        Core13: 182.45        
Core14: 32.76        Core15: 187.83        
Core16: 32.12        Core17: 194.80        
Core18: 24.83        Core19: 108.64        
Core20: 37.21        Core21: 93.64        
Core22: 25.76        Core23: 104.87        
Core24: 26.17        Core25: 91.97        
Core26: 14.24        Core27: 176.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.49
Socket1: 146.07
DDR read Latency(ns)
Socket0: 34195.30
Socket1: 299.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.74        Core1: 132.90        
Core2: 30.33        Core3: 149.66        
Core4: 25.58        Core5: 150.71        
Core6: 28.01        Core7: 101.10        
Core8: 29.23        Core9: 113.49        
Core10: 30.73        Core11: 233.94        
Core12: 36.69        Core13: 183.48        
Core14: 38.22        Core15: 188.13        
Core16: 33.49        Core17: 194.36        
Core18: 29.08        Core19: 107.71        
Core20: 33.10        Core21: 93.12        
Core22: 33.93        Core23: 101.13        
Core24: 14.13        Core25: 89.88        
Core26: 19.43        Core27: 177.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.29
Socket1: 146.21
DDR read Latency(ns)
Socket0: 32301.75
Socket1: 295.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.76        Core1: 131.80        
Core2: 33.24        Core3: 149.31        
Core4: 29.41        Core5: 152.13        
Core6: 33.88        Core7: 104.03        
Core8: 22.94        Core9: 111.89        
Core10: 28.63        Core11: 233.62        
Core12: 31.25        Core13: 182.15        
Core14: 27.56        Core15: 188.41        
Core16: 37.12        Core17: 195.47        
Core18: 36.14        Core19: 107.97        
Core20: 29.98        Core21: 94.61        
Core22: 33.60        Core23: 103.82        
Core24: 14.77        Core25: 90.41        
Core26: 25.14        Core27: 178.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.05
Socket1: 147.00
DDR read Latency(ns)
Socket0: 32542.60
Socket1: 299.62
