uvmf:
  interfaces:
    "memaccess_in":
      clock: "clock"
      reset: "reset"
      reset_assertion_level: "False"
      veloce_ready: "False"
      
      # Transaction Variables
      transaction_vars:
        - name: "M_Data"
          type: "logic [15:0]" 
          isrand: "False"
          iscompare: "True"

        - name: "M_Addr"
          type: "logic [15:0]"
          isrand: "False"
          iscompare: "True"

        - name: "M_Control"
          type: "bit" 
          isrand: "False"
          iscompare: "True"

        - name: "mem_state"
          type: "logic [1:0]" 
          isrand: "False"
          iscompare: "True"

        - name: "DMem_dout"
          type: "logic [15:0]" 
          isrand: "False"
          iscompare: "True"

      # Ports
      ports:
        - name: "M_Data"
          width: "16"
          dir: "input"
          reset_value: "'b0" 

        - name: "M_Addr"
          width: "16"
          dir: "input"
          reset_value: "'b0" 

        - name: "M_Control"
          width: "1"
          dir: "input"
          reset_value: "'b0" 

        - name: "mem_state"
          width: "2"
          dir: "input"
          reset_value: "'b0" 

        - name: "DMem_dout"
          width: "16"
          dir: "output"
          reset_value: "'bz" 
