Completed tasks for the project:

- FIR filter, level 1 requirements (4p)
- Optimized processor interconnect, FIR filter (2p)
- Reduced processor wordlenght (32 -> 16 bit), FIR filter (1p)
- FPGA power measurement, FIR filter (16 bit) (1p)
<br>

Authors:

Lasse Rapo, Y58553703 <br>
Santeri Hyv√§rinen, Y52974849
