{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# FPGA Development Flow and optimizations"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "##### Sections\n",
    "- [oneAPI with Intel® FPGAs](#oneAPI-with-Intel®-FPGAs)\n",
    "- [Stage 1: Emulation](#Stage-1:-Emulation)\n",
    "- [Stage 2: Optimization Report Generation](#Stage-2:-Optimization-Report-Generation)\n",
    "- [Stage 3: Optimizing the previous code](#Stage-3:-Optimizing-the-previous-code)\n",
    "- [References to Learn More](#References-to-Learn-More)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***\n",
    "# oneAPI with Intel® FPGAs\n",
    "\n",
    "The development flow for Intel FPGAs with oneAPI includes multiple stages. The purpose of these stages is to:\n",
    "* Ensure functionality of your code (you get the correct answers from your computation)\n",
    "* Ensure the custom hardware built to implement your code has optimal performance\n",
    "\n",
    "Without having to endure the lengthy compile to a full FPGA executable each time.\n",
    "\n",
    "The detailed flow is shown in the diagram below.\n",
    "\n",
    "In this lab, we will practice the first 2 stages of the flow - emulating your code to make sure your code is functional, and generating an optimization report to see how optimized the hardware image generated from your code is. (A subsequent lab will give you practice working with the optimization report.)\n",
    "\n",
    "<img src=\"assets/fpga_flow.png\">"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***\n",
    "# Stage 1: Emulation\n",
    "\n",
    "The first stage developing code for FPGAs with oneAPI is __emulation__. The purpose of emulation is to make sure that your code is __functional__, or in other words, that you __get the correct answers from your computations__.\n",
    "\n",
    "The compile time for this stage will be very quick, usually seconds.\n",
    "\n",
    "This quick compile time allows you to iterate through this stage many times, until your code is functionally correct.\n",
    "\n",
    "__Now, let's give it a try!__\n",
    "\n",
    "The code below just adds two vectors. Please have a quick look to get an overview of what it is doing.\n",
    "\n",
    "We will continue using this simple piece of code to learn about the development flow for FPGAs with oneAPI and howto apply optimizations.\n",
    "\n",
    "__After you are finished examining the code, click ▶ to save the code to a file.__"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing lab/loop.cpp\n"
     ]
    }
   ],
   "source": [
    "%%writefile lab/loop.cpp\n",
    "//==============================================================\n",
    "// Copyright (c) Intel Corporation\n",
    "//\n",
    "// SPDX-License-Identifier: Apache-2.0\n",
    "// =============================================================\n",
    "#include <CL/sycl.hpp>\n",
    "#include <iomanip>\n",
    "#include <iostream>\n",
    "#include <vector>\n",
    "\n",
    "// dpc_common.hpp can be found in the dev-utilities include folder.\n",
    "// e.g., $ONEAPI_ROOT/dev-utilities/latest/include/dpc_common.hpp\n",
    "#include \"dpc_common.hpp\"\n",
    "\n",
    "// Header locations and some DPC++ extensions changed between beta09 and beta10\n",
    "// Temporarily modify the code sample to accept either version\n",
    "#define BETA09 20200827\n",
    "#if __SYCL_COMPILER_VERSION <= BETA09\n",
    "  #include <CL/sycl/intel/fpga_extensions.hpp>\n",
    "  namespace INTEL = sycl::intel;  // Namespace alias for backward compatibility\n",
    "#else\n",
    "  #include <CL/sycl/INTEL/fpga_extensions.hpp>\n",
    "#endif\n",
    "\n",
    "using namespace sycl;\n",
    "\n",
    "// This function instantiates the vector add kernel, which contains\n",
    "// a loop that adds up the two summand arrays and stores the result\n",
    "// into sum. \n",
    "void VecAdd(const std::vector<float> &summands1,\n",
    "            const std::vector<float> &summands2, std::vector<float> &sum,\n",
    "            size_t array_size) {\n",
    "\n",
    "\n",
    "#if defined(FPGA_EMULATOR)\n",
    "  INTEL::fpga_emulator_selector device_selector;\n",
    "#else\n",
    "  INTEL::fpga_selector device_selector;\n",
    "#endif\n",
    "\n",
    "  try {\n",
    "    queue q(device_selector, dpc_common::exception_handler,\n",
    "            property::queue::enable_profiling{});\n",
    "\n",
    "    buffer buffer_summands1(summands1);\n",
    "    buffer buffer_summands2(summands2);\n",
    "    // Use verbose SYCL 1.2 syntax for the output buffer.\n",
    "    // (This will become unnecessary in a future compiler version.)\n",
    "    buffer<float, 1> buffer_sum(sum.data(), array_size);\n",
    "\n",
    "    event e = q.submit([&](handler &h) {\n",
    "      auto acc_summands1 = buffer_summands1.get_access<access::mode::read>(h);\n",
    "      auto acc_summands2 = buffer_summands2.get_access<access::mode::read>(h);\n",
    "      auto acc_sum = buffer_sum.get_access<access::mode::discard_write>(h);\n",
    "\n",
    "      h.single_task([=]() {\n",
    "        for (size_t i = 0; i < array_size; i++) {\n",
    "          acc_sum[i] = acc_summands1[i] + acc_summands2[i];\n",
    "        }\n",
    "      });\n",
    "    });\n",
    "\n",
    "    double start = e.get_profiling_info<info::event_profiling::command_start>();\n",
    "    double end = e.get_profiling_info<info::event_profiling::command_end>();\n",
    "    // convert from nanoseconds to ms\n",
    "    double kernel_time = (double)(end - start) * 1e-6;\n",
    "\n",
    "    std::cout << \" kernel time : \" << kernel_time << \" ms\\n\";\n",
    "    std::cout << \"Throughput for kernel \" << \": \";\n",
    "    std::cout << std::fixed << std::setprecision(3)\n",
    "              << ((double)array_size / kernel_time) / 1e6f << \" GFlops\\n\";\n",
    "\n",
    "  } catch (sycl::exception const &e) {\n",
    "    // Catches exceptions in the host code\n",
    "    std::cout << \"Caught a SYCL host exception:\\n\" << e.what() << \"\\n\";\n",
    "\n",
    "    // Most likely the runtime couldn't find FPGA hardware!\n",
    "    if (e.get_cl_code() == CL_DEVICE_NOT_FOUND) {\n",
    "      std::cout << \"If you are targeting an FPGA, please ensure that your \"\n",
    "                   \"system has a correctly configured FPGA board.\\n\";\n",
    "      std::cout << \"If you are targeting the FPGA emulator, compile with \"\n",
    "                   \"-DFPGA_EMULATOR.\\n\";\n",
    "    }\n",
    "    std::terminate();\n",
    "  }\n",
    "}\n",
    "\n",
    "int main(int argc, char *argv[]) {\n",
    "  size_t array_size = 1 << 26;\n",
    "\n",
    "  if (argc > 1) {\n",
    "    std::string option(argv[1]);\n",
    "    if (option == \"-h\" || option == \"--help\") {\n",
    "      std::cout << \"Usage: \\n<executable> <data size>\\n\\nFAILED\\n\";\n",
    "      return 1;\n",
    "    } else {\n",
    "      array_size = std::stoi(option);\n",
    "    }\n",
    "  }\n",
    "\n",
    "  std::vector<float> summands1(array_size);\n",
    "  std::vector<float> summands2(array_size);\n",
    "\n",
    "  std::vector<float> sum(array_size);\n",
    "\n",
    "  // Initialize the two summand arrays (arrays to be added to each other) to\n",
    "  // 1:N and N:1, so that the sum of all elements is N + 1\n",
    "  for (size_t i = 0; i < array_size; i++) {\n",
    "    summands1[i] = static_cast<float>(i + 1);\n",
    "    summands2[i] = static_cast<float>(array_size - i);\n",
    "  }\n",
    "\n",
    "  std::cout << \"Input Array Size:  \" << array_size << \"\\n\";\n",
    "\n",
    "  // Instantiate VecAdd kernel that contains a loop that adds up the two summand arrays.\n",
    "  VecAdd(summands1, summands2, sum, array_size);\n",
    "\n",
    "  // Verify that the output data is the same for every unroll factor\n",
    "  for (size_t i = 0; i < array_size; i++) {\n",
    "    if (sum[i] != summands1[i] + summands2[i]) {\n",
    "      std::cout << \"FAILED: The results are incorrect\\n\";\n",
    "      return 1;\n",
    "    }\n",
    "  }\n",
    "  std::cout << \"PASSED: The results are correct\\n\";\n",
    "  return 0;\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "__Now, you will compile the code to target the FPGA emulator.__\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! echo \"##\" $(whoami) is compiling a simple FPGA code with a loop\n",
    "! dpcpp -fintelfpga lab/loop.cpp -DFPGA_EMULATOR -o bin/loop.emu\n",
    "! bin/loop.emu"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***\n",
    "## Stage 2: Optimization Report Generation\n",
    "\n",
    "In this next section of the lab, you will compile the kernel using different command line options with Intel's oneAPI DPC++ compiler in order to create an optimization report. You will also be using the Jupyter Lab interface to browse and open a file, so that will be explained to you.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "__Let's compile the code and generate an optimization report.__\n",
    "\n",
    "The commands you need to do this are shown below. (We are using the two-step method since there is a current issue showing the source code in the report with the one-step method.)\n",
    "\n",
    "```\n",
    "dpcpp -fintelfpga lab/loop.cpp -c -o bin/loop.o\n",
    "dpcpp -fintelfpga bin/loop.o -fsycl-link -Xshardware -o bin/loop.a\n",
    "```\n",
    "\n",
    "__This compilation may take approximately 2 minutes.__"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! rm -rf bin/loop.a\n",
    "! echo \"##\" $(whoami) is working on generating the report for loop.cpp lab step 2\n",
    "! dpcpp -fintelfpga lab/loop.cpp -c -o bin/loop.o\n",
    "! dpcpp -fintelfpga bin/loop.o -fsycl-link -Xshardware -o bin/loop.a\n",
    "! echo \"Compilation done.\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "You may wonder if these two previous dpcpp calls can be summarized into a single one. The answer is yes, and it would be:\n",
    "```\n",
    "dpcpp -fintelfpga lab/loop.cpp -fsycl-link -Xshardware -o bin/loop.a\n",
    "```\n",
    "But then you may get a warning saying:\n",
    "```\n",
    "aoc: Warning: Cannot find dependency file \"/home/u32284/tmp/loop.d\" for source file \"/home/u32284/tmp/loop-172fb0.spv\". Source code will not be available in the HLD Reports. Ensure you ran dpcpp with the -fintelfpga flag.\n",
    "```\n",
    "Which means that you won't see the `source code` in the resulting reports. Try at your own risk."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "jupyter": {
     "source_hidden": true
    }
   },
   "outputs": [],
   "source": [
    "! echo \"##\" $(whoami) is working on generating the report for loop.cpp lab step 2\n",
    "! dpcpp -fintelfpga lab/loop.cpp -fsycl-link -Xshardware -o bin/loop.a\n",
    "! echo \"The compile is finished.\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "__When you see the \"Compilation done.\" message above, an optimization report file will have been generated for our example. You will see a warning if you compile more than once. The warning can be ignored.__\n",
    "\n",
    "Now, let's examine the generated report file.\n",
    "\n",
    "Within the Jupyter Lab environment, it’s easy to navigate to the generated optimization report through the file browser on the leftmost panel. Browse to the directory `bin/loop.prj/reports/` (Double click on directories to open.)\n",
    "\n",
    "__Double-click on report.html.__ The report will open up as another tab beside the notebook tab in Jupyter Lab, as shown below.\n",
    "\n",
    "__You will need to click on \"Trust HTML\" for the report to display correctly.__\n",
    "\n",
    "<img src=\"assets/FPGA-report.png\">\n",
    "\n",
    "You've now learned how to use the first two stages of the FPGA development flow with oneAPI! You will spend most of your development time in these two stages. In the next sections of the lab, you will learn different optimization techniques."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***\n",
    "## Stage 3: Optimizing the code for FPGA\n",
    "\n",
    "As you may have noticed, the `Initiation Interval` is too high (`II=286`) and as a result the FPGA device would be running at 240Mz which is not ideal. To overcome those kind of issues, in this exercise we will exemplarily apply three optimizations:\n",
    "\n",
    "1. Give a hint to the compiler promising that the vectors `acc_sum`, `acc_summands1` and `acc_summands2` do not share elements (they are non-overlapping regions of memory) and therefore they do not result in loop-carried dependencies.\n",
    "2. Unroll the loop to have more pipelines processing elements of the arrays per clock cycle\n",
    "3. Replicate the kernel to better utilize the FPGA HW resources and also enabling more operations per sencod. For the sake of expediency, we will replicate the kernel but changing the unroll factor for each replica. Replication is implemented in modern C++ using templated functions and classes.\n",
    "\n",
    "In the following code, some changes are needed:\n",
    "\n",
    "1. Inspect the code cell below and make the following modifications.\n",
    "  1. STEP A: Insert in the q.single_task the intel::kernel_args_restrict C++ attribute (as in Slide 16 in 10-FPGA-Optimizations)\n",
    "  2. STEP B: Insert in the q.single_task the pragma unroll using the template argument unroll_factor (as in Slide 13) \n",
    "  3. STEP C: Add in the main() function a fith invocation to VecAdd now using unroll_factor=16 and sum_unrollx16\n",
    "2. When the modifications are complete, click run ▶ to save the code to a file.\n",
    "3. Run ▶ the cell in the __Build and check the report of the modified code__ section below the code snippet to compile and execute the code in the saved file.\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing lab/loop_unroll.cpp\n"
     ]
    }
   ],
   "source": [
    "%%writefile lab/loop_unroll.cpp\n",
    "//==============================================================\n",
    "// Copyright (c) Intel Corporation\n",
    "//\n",
    "// SPDX-License-Identifier: Apache-2.0\n",
    "// =============================================================\n",
    "#include <CL/sycl.hpp>\n",
    "#include <iomanip>\n",
    "#include <iostream>\n",
    "#include <vector>\n",
    "\n",
    "// dpc_common.hpp can be found in the dev-utilities include folder.\n",
    "// e.g., $ONEAPI_ROOT/dev-utilities//include/dpc_common.hpp\n",
    "#include \"dpc_common.hpp\"\n",
    "\n",
    "// Header locations and some DPC++ extensions changed between beta09 and beta10\n",
    "// Temporarily modify the code sample to accept either version\n",
    "#define BETA09 20200827\n",
    "#if __SYCL_COMPILER_VERSION <= BETA09\n",
    "  #include <CL/sycl/intel/fpga_extensions.hpp>\n",
    "  namespace INTEL = sycl::intel;  // Namespace alias for backward compatibility\n",
    "#else\n",
    "  #include <CL/sycl/INTEL/fpga_extensions.hpp>\n",
    "#endif\n",
    "\n",
    "using namespace sycl;\n",
    "\n",
    "template <int unroll_factor> class VAdd;\n",
    "\n",
    "// This function instantiates the vector add kernel, which contains\n",
    "// a loop that adds up the two summand arrays and stores the result\n",
    "// into sum. This loop will be unrolled by the specified unroll_factor.\n",
    "template <int unroll_factor>\n",
    "void VecAdd(const std::vector<float> &summands1,\n",
    "            const std::vector<float> &summands2, std::vector<float> &sum,\n",
    "            size_t array_size) {\n",
    "\n",
    "\n",
    "#if defined(FPGA_EMULATOR)\n",
    "  INTEL::fpga_emulator_selector device_selector;\n",
    "#else\n",
    "  INTEL::fpga_selector device_selector;\n",
    "#endif\n",
    "\n",
    "  try {\n",
    "    queue q(device_selector, dpc_common::exception_handler,\n",
    "            property::queue::enable_profiling{});\n",
    "\n",
    "    buffer buffer_summands1(summands1);\n",
    "    buffer buffer_summands2(summands2);\n",
    "    // Use verbose SYCL 1.2 syntax for the output buffer.\n",
    "    // (This will become unnecessary in a future compiler version.)\n",
    "    buffer<float, 1> buffer_sum(sum.data(), array_size);\n",
    "\n",
    "    event e = q.submit([&](handler &h) {\n",
    "      auto acc_summands1 = buffer_summands1.get_access<access::mode::read>(h);\n",
    "      auto acc_summands2 = buffer_summands2.get_access<access::mode::read>(h);\n",
    "      auto acc_sum = buffer_sum.get_access<access::mode::discard_write>(h);\n",
    "\n",
    "//This template argument to single_task allows for the correct name_mangling for all the kernels\n",
    "      h.single_task<VAdd<unroll_factor>>([=]()\n",
    "//STEP A: Insert here the intel::kernel_args_restrict C++ attribute (as in Slide 16 in 10-FPGA-Optimizations)\n",
    "                                         {\n",
    "        // Unroll the loop fully or partially, depending on unroll_factor\n",
    "//STEP B: Insert here the pragma unroll using the template argument unroll_factor (as in Slide 13)\n",
    "        for (size_t i = 0; i < array_size; i++) {\n",
    "          acc_sum[i] = acc_summands1[i] + acc_summands2[i];\n",
    "        }\n",
    "      });\n",
    "    });\n",
    "\n",
    "    double start = e.get_profiling_info<info::event_profiling::command_start>();\n",
    "    double end = e.get_profiling_info<info::event_profiling::command_end>();\n",
    "    // convert from nanoseconds to ms\n",
    "    double kernel_time = (double)(end - start) * 1e-6;\n",
    "\n",
    "    std::cout << \"unroll_factor \" << unroll_factor\n",
    "              << \" kernel time : \" << kernel_time << \" ms\\n\";\n",
    "    std::cout << \"Throughput for kernel with unroll_factor \" << unroll_factor\n",
    "              << \": \";\n",
    "    std::cout << std::fixed << std::setprecision(3)\n",
    "              << ((double)array_size / kernel_time) / 1e6f << \" GFlops\\n\";\n",
    "\n",
    "  } catch (sycl::exception const &e) {\n",
    "    // Catches exceptions in the host code\n",
    "    std::cout << \"Caught a SYCL host exception:\\n\" << e.what() << \"\\n\";\n",
    "\n",
    "    // Most likely the runtime couldn't find FPGA hardware!\n",
    "    if (e.get_cl_code() == CL_DEVICE_NOT_FOUND) {\n",
    "      std::cout << \"If you are targeting an FPGA, please ensure that your \"\n",
    "                   \"system has a correctly configured FPGA board.\\n\";\n",
    "      std::cout << \"If you are targeting the FPGA emulator, compile with \"\n",
    "                   \"-DFPGA_EMULATOR.\\n\";\n",
    "    }\n",
    "    std::terminate();\n",
    "  }\n",
    "}\n",
    "\n",
    "int main(int argc, char *argv[]) {\n",
    "  size_t array_size = 1 << 26;\n",
    "\n",
    "  if (argc > 1) {\n",
    "    std::string option(argv[1]);\n",
    "    if (option == \"-h\" || option == \"--help\") {\n",
    "      std::cout << \"Usage: \\n<executable> <data size>\\n\\nFAILED\\n\";\n",
    "      return 1;\n",
    "    } else {\n",
    "      array_size = std::stoi(option);\n",
    "    }\n",
    "  }\n",
    "\n",
    "  std::vector<float> summands1(array_size);\n",
    "  std::vector<float> summands2(array_size);\n",
    "\n",
    "  std::vector<float> sum_unrollx1(array_size);\n",
    "  std::vector<float> sum_unrollx2(array_size);\n",
    "  std::vector<float> sum_unrollx4(array_size);\n",
    "  std::vector<float> sum_unrollx8(array_size);\n",
    "  std::vector<float> sum_unrollx16(array_size);\n",
    "\n",
    "  // Initialize the two summand arrays (arrays to be added to each other) to\n",
    "  // 1:N and N:1, so that the sum of all elements is N + 1\n",
    "  for (size_t i = 0; i < array_size; i++) {\n",
    "    summands1[i] = static_cast<float>(i + 1);\n",
    "    summands2[i] = static_cast<float>(array_size - i);\n",
    "  }\n",
    "\n",
    "  std::cout << \"Input Array Size:  \" << array_size << \"\\n\";\n",
    "\n",
    "  // Instantiate VecAdd kernel with different unroll factors: 1, 2, 4, 8, 16\n",
    "  // The VecAdd kernel contains a loop that adds up the two summand arrays.\n",
    "  // This loop will be unrolled by the specified unroll factor.\n",
    "  // The sum array is expected to be identical, regardless of the unroll factor.\n",
    "  VecAdd<1>(summands1, summands2, sum_unrollx1, array_size);\n",
    "  VecAdd<2>(summands1, summands2, sum_unrollx2, array_size);\n",
    "  VecAdd<4>(summands1, summands2, sum_unrollx4, array_size);\n",
    "  VecAdd<8>(summands1, summands2, sum_unrollx8, array_size);\n",
    "\n",
    "//STEP C: Add a fith invocation to VecAdd now using unroll_factor=16 and sum_unrollx16\n",
    "\n",
    "  // Verify that the output data is the same for every unroll factor\n",
    "  for (size_t i = 0; i < array_size; i++) {\n",
    "    if (sum_unrollx1[i] != summands1[i] + summands2[i] ||\n",
    "        sum_unrollx1[i] != sum_unrollx2[i] ||\n",
    "        sum_unrollx1[i] != sum_unrollx4[i] ||\n",
    "        sum_unrollx1[i] != sum_unrollx8[i] ||\n",
    "        sum_unrollx1[i] != sum_unrollx16[i]) {\n",
    "      std::cout << \"FAILED: The results are incorrect\\n\";\n",
    "      return 1;\n",
    "    }\n",
    "  }\n",
    "  std::cout << \"PASSED: The results are correct\\n\";\n",
    "  return 0;\n",
    "}\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Build and check the report of the modified code\n",
    "\n",
    "Select the cell below and click Run ▶ to compile and generate the report for the code that you modified above:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! rm -rf lab/loop_unroll.a\n",
    "! echo \"##\" $(whoami) is working on optimizing with loop unrolling\n",
    "! dpcpp -fintelfpga lab/loop_unroll.cpp -c -o lab/loop_unroll.o\n",
    "! dpcpp -fintelfpga lab/loop_unroll.o -fsycl-link -Xshardware -o lab/loop_unroll.a\n",
    "! echo \"The compile is finished.\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Browse to the directory `lab`/loop_unroll.prj/reports/ (Double click on directories to open them.)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Solution (Don't peak unless you have to)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {
    "jupyter": {
     "source_hidden": true
    }
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing solutions/loop_unroll.cpp\n"
     ]
    }
   ],
   "source": [
    "%%writefile solutions/loop_unroll.cpp\n",
    "//==============================================================\n",
    "// Copyright (c) Intel Corporation\n",
    "//\n",
    "// SPDX-License-Identifier: Apache-2.0\n",
    "// =============================================================\n",
    "#include <CL/sycl.hpp>\n",
    "#include <iomanip>\n",
    "#include <iostream>\n",
    "#include <vector>\n",
    "\n",
    "// dpc_common.hpp can be found in the dev-utilities include folder.\n",
    "// e.g., $ONEAPI_ROOT/dev-utilities//include/dpc_common.hpp\n",
    "#include \"dpc_common.hpp\"\n",
    "\n",
    "// Header locations and some DPC++ extensions changed between beta09 and beta10\n",
    "// Temporarily modify the code sample to accept either version\n",
    "#define BETA09 20200827\n",
    "#if __SYCL_COMPILER_VERSION <= BETA09\n",
    "  #include <CL/sycl/intel/fpga_extensions.hpp>\n",
    "  namespace INTEL = sycl::intel;  // Namespace alias for backward compatibility\n",
    "#else\n",
    "  #include <CL/sycl/INTEL/fpga_extensions.hpp>\n",
    "#endif\n",
    "\n",
    "using namespace sycl;\n",
    "\n",
    "template <int unroll_factor> class VAdd;\n",
    "\n",
    "// This function instantiates the vector add kernel, which contains\n",
    "// a loop that adds up the two summand arrays and stores the result\n",
    "// into sum. This loop will be unrolled by the specified unroll_factor.\n",
    "template <int unroll_factor>\n",
    "void VecAdd(const std::vector<float> &summands1,\n",
    "            const std::vector<float> &summands2, std::vector<float> &sum,\n",
    "            size_t array_size) {\n",
    "\n",
    "\n",
    "#if defined(FPGA_EMULATOR)\n",
    "  INTEL::fpga_emulator_selector device_selector;\n",
    "#else\n",
    "  INTEL::fpga_selector device_selector;\n",
    "#endif\n",
    "\n",
    "  try {\n",
    "    queue q(device_selector, dpc_common::exception_handler,\n",
    "            property::queue::enable_profiling{});\n",
    "\n",
    "    buffer buffer_summands1(summands1);\n",
    "    buffer buffer_summands2(summands2);\n",
    "    // Use verbose SYCL 1.2 syntax for the output buffer.\n",
    "    // (This will become unnecessary in a future compiler version.)\n",
    "    buffer<float, 1> buffer_sum(sum.data(), array_size);\n",
    "\n",
    "    event e = q.submit([&](handler &h) {\n",
    "      auto acc_summands1 = buffer_summands1.get_access<access::mode::read>(h);\n",
    "      auto acc_summands2 = buffer_summands2.get_access<access::mode::read>(h);\n",
    "      auto acc_sum = buffer_sum.get_access<access::mode::discard_write>(h);\n",
    "\n",
    "      h.single_task<VAdd<unroll_factor>>([=]()\n",
    "                                         [[intel::kernel_args_restrict]] {\n",
    "        // Unroll the loop fully or partially, depending on unroll_factor\n",
    "        #pragma unroll unroll_factor\n",
    "        for (size_t i = 0; i < array_size; i++) {\n",
    "          acc_sum[i] = acc_summands1[i] + acc_summands2[i];\n",
    "        }\n",
    "      });\n",
    "    });\n",
    "\n",
    "    double start = e.get_profiling_info<info::event_profiling::command_start>();\n",
    "    double end = e.get_profiling_info<info::event_profiling::command_end>();\n",
    "    // convert from nanoseconds to ms\n",
    "    double kernel_time = (double)(end - start) * 1e-6;\n",
    "\n",
    "    std::cout << \"unroll_factor \" << unroll_factor\n",
    "              << \" kernel time : \" << kernel_time << \" ms\\n\";\n",
    "    std::cout << \"Throughput for kernel with unroll_factor \" << unroll_factor\n",
    "              << \": \";\n",
    "    std::cout << std::fixed << std::setprecision(3)\n",
    "              << ((double)array_size / kernel_time) / 1e6f << \" GFlops\\n\";\n",
    "\n",
    "  } catch (sycl::exception const &e) {\n",
    "    // Catches exceptions in the host code\n",
    "    std::cout << \"Caught a SYCL host exception:\\n\" << e.what() << \"\\n\";\n",
    "\n",
    "    // Most likely the runtime couldn't find FPGA hardware!\n",
    "    if (e.get_cl_code() == CL_DEVICE_NOT_FOUND) {\n",
    "      std::cout << \"If you are targeting an FPGA, please ensure that your \"\n",
    "                   \"system has a correctly configured FPGA board.\\n\";\n",
    "      std::cout << \"If you are targeting the FPGA emulator, compile with \"\n",
    "                   \"-DFPGA_EMULATOR.\\n\";\n",
    "    }\n",
    "    std::terminate();\n",
    "  }\n",
    "}\n",
    "\n",
    "int main(int argc, char *argv[]) {\n",
    "  size_t array_size = 1 << 26;\n",
    "\n",
    "  if (argc > 1) {\n",
    "    std::string option(argv[1]);\n",
    "    if (option == \"-h\" || option == \"--help\") {\n",
    "      std::cout << \"Usage: \\n<executable> <data size>\\n\\nFAILED\\n\";\n",
    "      return 1;\n",
    "    } else {\n",
    "      array_size = std::stoi(option);\n",
    "    }\n",
    "  }\n",
    "\n",
    "  std::vector<float> summands1(array_size);\n",
    "  std::vector<float> summands2(array_size);\n",
    "\n",
    "  std::vector<float> sum_unrollx1(array_size);\n",
    "  std::vector<float> sum_unrollx2(array_size);\n",
    "  std::vector<float> sum_unrollx4(array_size);\n",
    "  std::vector<float> sum_unrollx8(array_size);\n",
    "  std::vector<float> sum_unrollx16(array_size);\n",
    "\n",
    "  // Initialize the two summand arrays (arrays to be added to each other) to\n",
    "  // 1:N and N:1, so that the sum of all elements is N + 1\n",
    "  for (size_t i = 0; i < array_size; i++) {\n",
    "    summands1[i] = static_cast<float>(i + 1);\n",
    "    summands2[i] = static_cast<float>(array_size - i);\n",
    "  }\n",
    "\n",
    "  std::cout << \"Input Array Size:  \" << array_size << \"\\n\";\n",
    "\n",
    "  // Instantiate VecAdd kernel with different unroll factors: 1, 2, 4, 8, 16\n",
    "  // The VecAdd kernel contains a loop that adds up the two summand arrays.\n",
    "  // This loop will be unrolled by the specified unroll factor.\n",
    "  // The sum array is expected to be identical, regardless of the unroll factor.\n",
    "  VecAdd<1>(summands1, summands2, sum_unrollx1, array_size);\n",
    "  VecAdd<2>(summands1, summands2, sum_unrollx2, array_size);\n",
    "  VecAdd<4>(summands1, summands2, sum_unrollx4, array_size);\n",
    "  VecAdd<8>(summands1, summands2, sum_unrollx8, array_size);\n",
    "  VecAdd<16>(summands1, summands2, sum_unrollx16, array_size);\n",
    "\n",
    "  // Verify that the output data is the same for every unroll factor\n",
    "  for (size_t i = 0; i < array_size; i++) {\n",
    "    if (sum_unrollx1[i] != summands1[i] + summands2[i] ||\n",
    "        sum_unrollx1[i] != sum_unrollx2[i] ||\n",
    "        sum_unrollx1[i] != sum_unrollx4[i] ||\n",
    "        sum_unrollx1[i] != sum_unrollx8[i] ||\n",
    "        sum_unrollx1[i] != sum_unrollx16[i]) {\n",
    "      std::cout << \"FAILED: The results are incorrect\\n\";\n",
    "      return 1;\n",
    "    }\n",
    "  }\n",
    "  std::cout << \"PASSED: The results are correct\\n\";\n",
    "  return 0;\n",
    "}\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Generate the report:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! rm -rf solutions/loop_unroll.a\n",
    "! echo \"##\" $(whoami) is working on optimizing with loop unrolling\n",
    "! dpcpp -fintelfpga solutions/loop_unroll.cpp -c -o solutions/loop_unroll.o\n",
    "! dpcpp -fintelfpga solutions/loop_unroll.o -fsycl-link -Xshardware -o solutions/loop_unroll.a\n",
    "! echo \"The compile is finished.\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Browse to the directory `solutions`/loop_unroll.prj/reports/ (Double click on diretories to push down into them.)\n",
    "\n",
    "The report should now look like:\n",
    "\n",
    "<img src=\"assets/FPGA-unroll-report.png\">\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Feel free to compile it as we did in the first hands-on session and you can expect a similar output running on an Intel Arria10 FPGA that is available in DevCloud:\n",
    "```\n",
    "Input Array Size:  67108864\n",
    "unroll_factor 1 kernel time : 242.849 ms\n",
    "Throughput for kernel with unroll_factor 1: 0.276 GFlops\n",
    "unroll_factor 2 kernel time : 122.319 ms\n",
    "Throughput for kernel with unroll_factor 2: 0.549 GFlops\n",
    "unroll_factor 4 kernel time : 63.950 ms\n",
    "Throughput for kernel with unroll_factor 4: 1.049 GFlops\n",
    "unroll_factor 8 kernel time : 39.567 ms\n",
    "Throughput for kernel with unroll_factor 8: 1.696 GFlops\n",
    "unroll_factor 16 kernel time : 37.500 ms\n",
    "Throughput for kernel with unroll_factor 16: 1.790 GFlops\n",
    "PASSED: The results are correct\n",
    "```\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***\n",
    "## References to Learn More\n",
    "\n",
    "Please refer to the following resources to learn more. This is a great thing to do if you have extra time during the lab!\n",
    "\n",
    "#### FPGA Specific Documentation\n",
    "\n",
    "* [Website hub for using FPGAs with oneAPI](https://software.intel.com/content/www/us/en/develop/tools/oneapi/components/fpga.html)\n",
    "* [Intel® oneAPI Programming Guide](https://software.intel.com/content/www/us/en/develop/download/intel-oneapi-programming-guide.html)\n",
    "* [Intel® oneAPI DPC++ FPGA Optimization Guide](https://software.intel.com/content/www/us/en/develop/download/oneapi-fpga-optimization-guide.html)\n",
    "* [oneAPI Samples on GitHub](https://github.com/oneapi-src/oneAPI-samples)\n",
    "\n",
    "#### Intel® oneAPI Toolkit documentation\n",
    "* [Intel® oneAPI main page](https://software.intel.com/oneapi \"oneAPI main page\")\n",
    "* [Intel® DevCloud Signup](https://software.intel.com/en-us/devcloud/oneapi \"Intel DevCloud\")  Sign up here if you do not have an account.\n",
    "* [Intel® DevCloud Connect](https://devcloud.intel.com/datacenter/connect)  Login to the DevCloud here.\n",
    "* [oneAPI Specification elements](https://www.oneapi.com/spec/)\n",
    "* [DPC++ reference](https://docs.oneapi.com/versions/latest/dpcpp/)\n",
    "\n",
    "#### SYCL \n",
    "* [SYCL* Specification (for version 1.2.1)](https://www.khronos.org/registry/SYCL/specs/sycl-1.2.1.pdf)\n",
    "\n",
    "#### Modern C++\n",
    "* [CPPReference](https://en.cppreference.com/w/)\n",
    "* [CPlusPlus](http://www.cplusplus.com/)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3.7 (Intel® oneAPI)",
   "language": "python",
   "name": "c009-intel_distribution_of_python_3_oneapi-beta05-python"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.7"
  },
  "toc": {
   "base_numbering": 1,
   "nav_menu": {},
   "number_sections": true,
   "sideBar": true,
   "skip_h1_title": false,
   "title_cell": "Table of Contents",
   "title_sidebar": "Contents",
   "toc_cell": false,
   "toc_position": {
    "height": "525.6px",
    "left": "28px",
    "top": "137.8px",
    "width": "301.109px"
   },
   "toc_section_display": true,
   "toc_window_display": true
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
