static unsigned int F_1 ( unsigned int V_1 )\r\n{\r\nunsigned int V_2 ;\r\nV_2 = F_2 () ;\r\nF_3 ( V_2 | V_1 ) ;\r\nreturn V_2 ;\r\n}\r\nstatic void F_4 ( unsigned int V_3 , unsigned int V_4 )\r\n{\r\nunsigned int V_5 ;\r\nV_5 = F_1 ( V_6 ) ;\r\nF_5 () ;\r\nF_6 ( V_4 ) ;\r\nF_5 () ;\r\nF_7 ( V_7 , V_8 | V_3 ) ;\r\nF_5 () ;\r\nF_3 ( V_5 ) ;\r\nF_5 () ;\r\n}\r\nstatic unsigned int F_8 ( unsigned int V_3 )\r\n{\r\nunsigned int V_4 ;\r\nunsigned int V_5 ;\r\nV_5 = F_1 ( V_6 ) ;\r\nF_5 () ;\r\nF_7 ( V_9 , V_8 | V_3 ) ;\r\nF_5 () ;\r\nV_4 = F_9 () ;\r\nF_5 () ;\r\nF_3 ( V_5 ) ;\r\nF_5 () ;\r\nreturn V_4 ;\r\n}\r\nstatic void F_10 ( unsigned int V_3 , unsigned int V_4 )\r\n{\r\nunsigned int V_5 ;\r\nV_5 = F_1 ( V_6 ) ;\r\nF_5 () ;\r\nF_11 ( V_4 ) ;\r\nF_5 () ;\r\nF_7 ( V_10 , V_8 | V_3 ) ;\r\nF_5 () ;\r\nF_3 ( V_5 ) ;\r\nF_5 () ;\r\n}\r\nstatic unsigned int F_12 ( unsigned int V_3 )\r\n{\r\nunsigned int V_4 ;\r\nunsigned int V_5 ;\r\nV_5 = F_1 ( V_6 ) ;\r\nF_5 () ;\r\nF_7 ( V_11 , V_8 | V_3 ) ;\r\nF_5 () ;\r\nV_4 = F_13 () ;\r\nF_5 () ;\r\nF_3 ( V_5 ) ;\r\nF_5 () ;\r\nreturn V_4 ;\r\n}\r\nvoid F_14 ( void )\r\n{\r\nunsigned int V_12 ;\r\nswitch ( F_15 () ) {\r\ncase V_13 :\r\ncase V_14 :\r\ncase V_15 :\r\ncase V_16 :\r\ncase V_17 :\r\ncase V_18 :\r\ncase V_19 :\r\ncase V_20 :\r\ncase V_21 :\r\nV_12 = F_16 () ;\r\nif ( V_12 & ( 1 << 24 ) ) {\r\nF_17 ( L_1 , 0x1c000000 ,\r\n& F_8 , & F_4 ) ;\r\n}\r\nif ( V_12 & ( 1 << 23 ) )\r\nF_17 ( L_2 , 0x1c100000 ,\r\n& F_12 , & F_10 ) ;\r\n}\r\n}
