[01/15 04:42:21      0s] 
[01/15 04:42:21      0s] Cadence Innovus(TM) Implementation System.
[01/15 04:42:21      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/15 04:42:21      0s] 
[01/15 04:42:21      0s] Version:	v21.19-s058_1, built Thu Apr 4 09:59:17 PDT 2024
[01/15 04:42:21      0s] Options:	-stylus 
[01/15 04:42:21      0s] Date:		Thu Jan 15 04:42:21 2026
[01/15 04:42:21      0s] Host:		il2225ht25_shitongg (x86_64 w/Linux 5.15.0-164-generic) (12cores*48cpus*Intel(R) Xeon(R) CPU E7-8857 v2 @ 3.00GHz 30720KB)
[01/15 04:42:21      0s] OS:		Rocky Linux 8.10 (Green Obsidian)
[01/15 04:42:21      0s] 
[01/15 04:42:21      0s] License:
[01/15 04:42:21      0s] 		[04:42:21.443756] Configured Lic search path (21.01-s002): 27020@lic04.ug.kth.se:27020@lic05.ug.kth.se:3000@lic08.ug.kth.se:29000@lic06.ug.kth.se
[01/15 04:42:21      0s] 
[01/15 04:42:21      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[01/15 04:42:21      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[01/15 04:42:21      0s] **WARN: (IMPSYT-1507):	The display is invalid and will start in no window mode
[01/15 04:42:32     10s] 
[01/15 04:42:32     10s] 
[01/15 04:42:39     16s] Reset Parastics called with the command setExtractRCMode -reset[01/15 04:42:40     18s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
@(#)CDS: Innovus v21.19-s058_1 (64bit) 04/04/2024 09:59 (Linux 3.10.0-693.el7.x86_64)
[01/15 04:42:42     20s] @(#)CDS: NanoRoute 21.19-s058_1 NR231113-0413/21_19-UB (database version 18.20.605) {superthreading v2.17}
[01/15 04:42:42     20s] @(#)CDS: AAE 21.19-s004 (64bit) 04/04/2024 (Linux 3.10.0-693.el7.x86_64)
[01/15 04:42:42     20s] @(#)CDS: CTE 21.19-s010_1 () Mar 27 2024 01:55:37 ( )
[01/15 04:42:42     20s] @(#)CDS: SYNTECH 21.19-s002_1 () Sep  6 2023 22:17:00 ( )
[01/15 04:42:42     20s] @(#)CDS: CPE v21.19-s026
[01/15 04:42:42     20s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[01/15 04:42:42     20s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[01/15 04:42:42     20s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/15 04:42:42     20s] @(#)CDS: RCDB 11.15.0
[01/15 04:42:42     20s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[01/15 04:42:42     20s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[01/15 04:42:42     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1430685_il2225ht25_shitongg_shitongg_Lgf7xz.

[01/15 04:42:42     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1430685_il2225ht25_shitongg_shitongg_Lgf7xz.
[01/15 04:42:42     20s] 
[01/15 04:42:42     20s] Change the soft stacksize limit to 0.2%RAM (6192 mbytes). Set global soft_stack_size_limit to change the value.
[01/15 04:42:44     21s] 
[01/15 04:42:44     21s] **INFO:  MMMC transition support version v31-84 
[01/15 04:42:44     21s] 
[01/15 04:42:44     22s] @innovus 1> read_db ../db/flat/drra_wrapper.dat
[01/15 04:43:05     22s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
#% Begin load design ... (date=01/15 04:43:05, mem=850.8M)
[01/15 04:43:05     22s] Set Default Net Delay as 1000 ps.
[01/15 04:43:05     22s] Set Default Net Load as 0.5 pF. 
[01/15 04:43:05     22s] Set Default Input Pin Transition as 0.1 ps.
[01/15 04:43:05     22s] Set Using Default Delay Limit as 1000.
[01/15 04:43:05     22s] **WARN: (IMPUDM-33):	Global variable "timing_enable_separate_device_slew_effect_sensitivities" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[01/15 04:43:05     22s] **WARN: (IMPUDM-33):	Global variable "timing_enable_separate_device_slew_effect_sensitivities" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[01/15 04:43:05     22s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[01/15 04:43:05     22s] **WARN: (IMPUDM-33):	Global variable "timing_enable_separate_device_slew_effect_sensitivities" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[01/15 04:43:05     22s] Set Default Input Pin Transition as 0.1 ps.
[01/15 04:43:05     22s] Loading design 'drra_wrapper' saved by 'Innovus' '21.19-s058_1' on 'Thu Jan 15 04:18:47 2026'.
[01/15 04:43:06     23s] Reading LIBSET_WC timing library '/opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz' ...
[01/15 04:44:25    143s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_TAPZBX8_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/15 04:44:25    143s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_TAPX8_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/15 04:44:25    143s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_NOM1COLCAPPX1_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/15 04:44:25    143s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_NOM1COLCAPNX1_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/15 04:44:25    143s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX8_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/15 04:44:25    143s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX64_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/15 04:44:25    143s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX5_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/15 04:44:25    143s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX4_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/15 04:44:25    143s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX3_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/15 04:44:25    143s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX32_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/15 04:44:25    143s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX2_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/15 04:44:25    143s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX1_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/15 04:44:25    143s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX16_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/15 04:44:25    143s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_FILLX128_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/15 04:44:25    143s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_CONCAVEPRX9_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/15 04:44:25    143s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_CONCAVEPRX11_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/15 04:44:25    143s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_CONCAVEPLX9_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/15 04:44:25    143s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_CONCAVEPLX11_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/15 04:44:25    143s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_CONCAVENRX9_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/15 04:44:25    143s] **WARN: (TECHLIB-302):	No function defined for cell 'SC8T_CONCAVENRX11_CSC28L'. The cell will only be used for analysis. (File /opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C_ccs.lib.gz)
[01/15 04:44:25    143s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[01/15 04:44:26    144s] Read 959 cells in library 'GF22FDX_SC8T_104CPP_BASE_CSC28L_SSG_0P72V_0P00V_0P00V_0P00V_125C' 
[01/15 04:44:26    144s] Reading LIBSET_BC timing library '/opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_FFG_0P72V_0P00V_0P00V_0P00V_M40C_ccs.lib.gz' ...
[01/15 04:45:48    268s] Read 959 cells in library 'GF22FDX_SC8T_104CPP_BASE_CSC28L_FFG_0P72V_0P00V_0P00V_0P00V_M40C' 
[01/15 04:45:49    269s] Ending "PreSetAnalysisView" (total cpu=0:04:06, real=0:02:43, peak res=1906.1M, current mem=922.3M)
[01/15 04:45:49    269s] *** Loading design ... ***
[01/15 04:45:49    269s] 
[01/15 04:45:49    269s] Loading LEF file /home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/lef/22FDSOI_10M_2Mx_4Cx_2Bx_2Jx_LB_104cpp_tech.lef ...
[01/15 04:45:49    269s] 
[01/15 04:45:49    269s] Loading LEF file /home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef ...
[01/15 04:45:49    269s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC8T_104CPP_BASE_CSC_SOURCE' and 'SC8T_104CPP_BASE_CSC_SOURCE' is already defined. It will be overwritten by the new definition in LEF file '/home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef'.
[01/15 04:45:49    269s] If it's defined multiple times for the same pair of types, only the last one
[01/15 04:45:49    269s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/15 04:45:49    269s] definitions to avoid this warning message.
[01/15 04:45:49    269s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC8T_104CPP_BASE_CSC_DRAIN' and 'SC8T_104CPP_BASE_CSC_SOURCE' is already defined. It will be overwritten by the new definition in LEF file '/home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef'.
[01/15 04:45:49    269s] If it's defined multiple times for the same pair of types, only the last one
[01/15 04:45:49    269s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/15 04:45:49    269s] definitions to avoid this warning message.
[01/15 04:45:49    269s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC8T_104CPP_BASE_CSC_DRAIN' and 'SC8T_104CPP_BASE_CSC_DRAIN' is already defined. It will be overwritten by the new definition in LEF file '/home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef'.
[01/15 04:45:49    269s] If it's defined multiple times for the same pair of types, only the last one
[01/15 04:45:49    269s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/15 04:45:49    269s] definitions to avoid this warning message.
[01/15 04:45:49    269s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC8T_104CPP_BASE_CSC_SOURCE2CPP' and 'SC8T_104CPP_BASE_CSC_SOURCE2CPP' is already defined. It will be overwritten by the new definition in LEF file '/home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef'.
[01/15 04:45:49    269s] If it's defined multiple times for the same pair of types, only the last one
[01/15 04:45:49    269s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/15 04:45:49    269s] definitions to avoid this warning message.
[01/15 04:45:49    269s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC8T_104CPP_BASE_CSC_SOURCE' and 'SC8T_104CPP_BASE_CSC_SOURCE2CPP' is already defined. It will be overwritten by the new definition in LEF file '/home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef'.
[01/15 04:45:49    269s] If it's defined multiple times for the same pair of types, only the last one
[01/15 04:45:49    269s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/15 04:45:49    269s] definitions to avoid this warning message.
[01/15 04:45:49    269s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC8T_104CPP_BASE_CSC_SOURCE2CPP' and 'SC8T_104CPP_BASE_CSC_DRAIN' is already defined. It will be overwritten by the new definition in LEF file '/home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/lef/GF22FDX_SC8T_104CPP_BASE_CSC28L.lef'.
[01/15 04:45:49    269s] If it's defined multiple times for the same pair of types, only the last one
[01/15 04:45:49    269s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/15 04:45:49    269s] definitions to avoid this warning message.
[01/15 04:45:49    269s] Set DBUPerIGU to M1 pitch 104.
[01/15 04:45:49    269s] [04:45:49.138819] Periodic Lic check successful
[01/15 04:45:49    269s] [04:45:49.138842] Feature usage summary:
[01/15 04:45:49    269s] [04:45:49.138843] Innovus_Impl_System
[01/15 04:45:49    269s] [04:45:49.138843] Innovus_20nm_Opt
[01/15 04:45:49    269s] 
[01/15 04:45:49    269s] This command "read_db ../db/flat/drra_wrapper.dat" required an extra checkout of license invs_20nm.
[01/15 04:45:49    269s] Additional license(s) checked out: 1 'Innovus_20nm_Opt' license(s)
[01/15 04:45:49    269s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR3X8_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-201' for more detail.
[01/15 04:45:49    269s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR3X4_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-201' for more detail.
[01/15 04:45:49    269s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR3X2_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-201' for more detail.
[01/15 04:45:49    269s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR3X1_MR_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-201' for more detail.
[01/15 04:45:49    269s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR3X1_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-201' for more detail.
[01/15 04:45:49    269s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR2X8_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-201' for more detail.
[01/15 04:45:49    269s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR2X4_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-201' for more detail.
[01/15 04:45:49    269s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR2X2_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-201' for more detail.
[01/15 04:45:49    269s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR2X1_MR_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-201' for more detail.
[01/15 04:45:49    269s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR2X1_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-201' for more detail.
[01/15 04:45:49    269s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XOR2X0P5_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-201' for more detail.
[01/15 04:45:49    269s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR3X8_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-201' for more detail.
[01/15 04:45:49    269s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR3X4_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-201' for more detail.
[01/15 04:45:49    269s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR3X2_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-201' for more detail.
[01/15 04:45:49    269s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR3X1_MR_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-201' for more detail.
[01/15 04:45:49    269s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR3X1_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-201' for more detail.
[01/15 04:45:49    269s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR2X8_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-201' for more detail.
[01/15 04:45:49    269s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR2X4_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-201' for more detail.
[01/15 04:45:49    269s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR2X2_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-201' for more detail.
[01/15 04:45:49    269s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'SC8T_XNR2X1_MR_CSC28L' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-201' for more detail.
[01/15 04:45:49    269s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[01/15 04:45:49    269s] To increase the message display limit, refer to the product command reference manual.
[01/15 04:45:49    269s] **WARN: (IMPLF-200):	Pin 'A' in macro 'SC8T_ANTENNAX11_CSC28L' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/15 04:45:49    269s] Type 'man IMPLF-200' for more detail.
[01/15 04:45:49    269s] 
[01/15 04:45:49    269s] ##  Check design process and node:  
[01/15 04:45:49    269s] ##  Both design process and tech node are not set.
[01/15 04:45:49    269s] 
[01/15 04:45:49    269s] Loading view definition file from /home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/viewDefinition.tcl
[01/15 04:45:49    269s] % Begin Load netlist data ... (date=01/15 04:45:49, mem=932.6M)
[01/15 04:45:49    269s] *** Begin netlist parsing (mem=1563.4M) ***
[01/15 04:45:49    269s] Created 959 new cells from 2 timing libraries.
[01/15 04:45:49    269s] Reading netlist ...
[01/15 04:45:49    269s] Backslashed names will retain backslash and a trailing blank character.
[01/15 04:45:49    269s] Reading verilogBinary netlist '/home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/vbin/drra_wrapper.v.bin'
[01/15 04:45:52    272s] 
[01/15 04:45:52    272s] *** Memory Usage v#1 (Current mem = 1802.398M, initial mem = 494.961M) ***
[01/15 04:45:52    272s] *** End netlist parsing (cpu=0:00:02.7, real=0:00:03.0, mem=1802.4M) ***
[01/15 04:45:52    272s] % End Load netlist data ... (date=01/15 04:45:52, total cpu=0:00:02.8, real=0:00:03.0, peak res=1313.7M, current mem=1310.1M)
[01/15 04:45:52    272s] Top level cell is drra_wrapper.
[01/15 04:45:53    273s] Hooked 1918 DB cells to tlib cells.
[01/15 04:45:53    273s] Ending "BindLib:" (total cpu=0:00:00.8, real=0:00:01.0, peak res=1392.1M, current mem=1392.1M)
[01/15 04:45:53    273s] 16 empty module found.
[01/15 04:45:53    273s] Starting recursive module instantiation check.
[01/15 04:45:53    273s] No recursion found.
[01/15 04:45:53    273s] Building hierarchical netlist for Cell drra_wrapper ...
[01/15 04:45:54    277s] *** Netlist is unique.
[01/15 04:45:54    277s] Setting Std. cell height to 640 DBU (smallest netlist inst).
[01/15 04:45:54    277s] ** info: there are 5967 modules.
[01/15 04:45:54    277s] ** info: there are 783322 stdCell insts.
[01/15 04:45:54    277s] 
[01/15 04:45:54    277s] *** Memory Usage v#1 (Current mem = 2583.312M, initial mem = 494.961M) ***
[01/15 04:45:55    277s] *info: set bottom ioPad orient R0
[01/15 04:45:55    278s] 
[01/15 04:45:55    278s] Honor LEF defined pitches for advanced node
[01/15 04:45:55    278s] Start create_tracks
[01/15 04:45:56    278s] Loading preference file /home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/gui.pref.tcl ...
[01/15 04:45:56    278s] *** Loading preference file /home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/gui.pref.tcl ... ***
[01/15 04:45:56    279s] Slack adjustment of -0 applied on <default> path group
[01/15 04:45:56    279s] Effort level <high> specified for reg2reg path_group
[01/15 04:45:56    279s] Slack adjustment of -0 applied on reg2reg path_group
[01/15 04:45:56    279s] add_rings command will ignore shorts while creating rings.
[01/15 04:45:56    279s] add_rings command will disallow rings to go over rows.
[01/15 04:45:56    279s] add_rings command will consider rows while creating rings.
[01/15 04:45:56    279s] The ring targets are set to core/block ring wires.
[01/15 04:45:56    279s] add_stripes will allow jog to connect padcore ring and block ring.
[01/15 04:45:56    279s] 
[01/15 04:45:56    279s] Stripes will not extend to closest target.
[01/15 04:45:56    279s] When breaking rings, the power planner will consider the existence of blocks.
[01/15 04:45:56    279s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/15 04:45:56    279s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/15 04:45:56    279s] Stripes will not be created over regions without power planning wires.
[01/15 04:45:56    279s] Offset for stripe breaking is set to 0.
[01/15 04:45:56    279s] Stripes will stop at the boundary of the specified area.
[01/15 04:45:56    279s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/15 04:45:56    279s] Change floorplan default-technical-site to 'SC8T_104CPP_CMOS22FDX'.
[01/15 04:45:56    279s] 
[01/15 04:45:56    279s] Loading LEF file /home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/drra_wrapper.lef.info.gz ...
[01/15 04:45:57    279s] Extraction setup Delayed 
[01/15 04:45:57    279s] *Info: initialize multi-corner CTS.
[01/15 04:45:57    279s] Reading LIBSET_TC timing library '/opt/pdk/gfip/22FDX-EXT/GF22FDX_SC8T_104CPP_BASE_CSC28L_FDK_RELV06R60/model/timing/ccs/GF22FDX_SC8T_104CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C_ccs.lib.gz' ...
[01/15 04:47:16    399s] Read 959 cells in library 'GF22FDX_SC8T_104CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C' 
[01/15 04:47:18    401s] Ending "SetAnalysisView" (total cpu=0:02:01, real=0:01:21, peak res=2870.3M, current mem=1917.1M)
[01/15 04:47:18    401s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/15 04:47:18    401s] 
[01/15 04:47:18    401s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[01/15 04:47:18    401s] Summary for sequential cells identification: 
[01/15 04:47:18    401s]   Identified SBFF number: 75
[01/15 04:47:18    401s]   Identified MBFF number: 0
[01/15 04:47:18    401s]   Identified SB Latch number: 0
[01/15 04:47:18    401s]   Identified MB Latch number: 0
[01/15 04:47:18    401s]   Not identified SBFF number: 0
[01/15 04:47:18    401s]   Not identified MBFF number: 0
[01/15 04:47:18    401s]   Not identified SB Latch number: 0
[01/15 04:47:18    401s]   Not identified MB Latch number: 0
[01/15 04:47:18    401s]   Number of sequential cells which are not FFs: 26
[01/15 04:47:18    401s] Total number of combinational cells: 808
[01/15 04:47:18    401s] Total number of sequential cells: 101
[01/15 04:47:18    401s] Total number of tristate cells: 4
[01/15 04:47:18    401s] Total number of level shifter cells: 0
[01/15 04:47:18    401s] Total number of power gating cells: 0
[01/15 04:47:18    401s] Total number of isolation cells: 0
[01/15 04:47:18    401s] Total number of power switch cells: 0
[01/15 04:47:18    401s] Total number of pulse generator cells: 0
[01/15 04:47:18    401s] Total number of always on buffers: 0
[01/15 04:47:18    401s] Total number of retention cells: 0
[01/15 04:47:18    401s] Total number of physical cells: [01/15 04:47:18    401s] 
[01/15 04:47:18    401s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
46
[01/15 04:47:18    401s] List of usable buffers: SC8T_BUFX0P5_A_CSC28L SC8T_BUFX0P5_CSC28L SC8T_BUFX10_CSC28L SC8T_BUFX12_CSC28L SC8T_BUFX16_CSC28L SC8T_BUFX1P5_CSC28L SC8T_BUFX1_A_CSC28L SC8T_BUFX1_MR_CSC28L SC8T_BUFX1_CSC28L SC8T_BUFX20_CSC28L SC8T_BUFX24_CSC28L SC8T_BUFX2_CSC28L SC8T_BUFX3_CSC28L SC8T_BUFX4_MR_CSC28L SC8T_BUFX4_CSC28L SC8T_BUFX6_CSC28L SC8T_BUFX8_CSC28L SC8T_CKBUFX10_CSC28L SC8T_CKBUFX12_CSC28L SC8T_CKBUFX16_CSC28L SC8T_CKBUFX1_MR_CSC28L SC8T_CKBUFX1_CSC28L SC8T_CKBUFX20_CSC28L SC8T_CKBUFX24_CSC28L SC8T_CKBUFX2_CSC28L SC8T_CKBUFX4_CSC28L SC8T_CKBUFX6_CSC28L SC8T_CKBUFX8_CSC28L
[01/15 04:47:18    401s] Total number of usable buffers: 28
[01/15 04:47:18    401s] List of unusable buffers:
[01/15 04:47:18    401s] Total number of unusable buffers: 0
[01/15 04:47:18    401s] List of usable inverters: SC8T_INVX0P5_CSC28L SC8T_INVX10_CSC28L SC8T_INVX12_CSC28L SC8T_INVX16_CSC28L SC8T_INVX1P5_CSC28L SC8T_INVX1_3CPP_CSC28L SC8T_INVX1_MR_CSC28L SC8T_INVX1_CSC28L SC8T_INVX20_CSC28L SC8T_INVX24_CSC28L SC8T_INVX2_CSC28L SC8T_INVX3_CSC28L SC8T_INVX4_CSC28L SC8T_INVX6_CSC28L SC8T_INVX8_CSC28L SC8T_CKINVX10_CSC28L SC8T_CKINVX12_CSC28L SC8T_CKINVX16_CSC28L SC8T_CKINVX1_MR_CSC28L SC8T_CKINVX1_CSC28L SC8T_CKINVX20_CSC28L SC8T_CKINVX24_CSC28L SC8T_CKINVX2_CSC28L SC8T_CKINVX4_CSC28L SC8T_CKINVX6_CSC28L SC8T_CKINVX8_CSC28L
[01/15 04:47:18    401s] Total number of usable inverters: 26
[01/15 04:47:18    401s] List of unusable inverters:
[01/15 04:47:18    401s] Total number of unusable inverters: 0
[01/15 04:47:18    401s] List of identified usable delay cells: SC8T_DLY100X1_CSC28L SC8T_DLY40X1_CSC28L SC8T_DLY60X1_CSC28L SC8T_DLY80X1_CSC28L
[01/15 04:47:18    401s] Total number of identified usable delay cells: 4
[01/15 04:47:18    401s] List of identified unusable delay cells:
[01/15 04:47:18    401s] Total number of identified unusable delay cells: 0
[01/15 04:47:18    401s] 
[01/15 04:47:18    401s] TimeStamp Deleting Cell Server Begin ...
[01/15 04:47:18    401s] 
[01/15 04:47:18    401s] TimeStamp Deleting Cell Server End ...
[01/15 04:47:18    401s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2417.0M, current mem=2417.0M)
[01/15 04:47:18    401s] 
[01/15 04:47:18    401s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[01/15 04:47:18    401s] Summary for sequential cells identification: 
[01/15 04:47:18    401s]   Identified SBFF number: 75
[01/15 04:47:18    401s]   Identified MBFF number: 0
[01/15 04:47:18    401s]   Identified SB Latch number: 0
[01/15 04:47:18    401s]   Identified MB Latch number: 0
[01/15 04:47:18    401s]   Not identified SBFF number: 0
[01/15 04:47:18    401s]   Not identified MBFF number: 0
[01/15 04:47:18    401s]   Not identified SB Latch number: 0
[01/15 04:47:18    401s]   Not identified MB Latch number: 0
[01/15 04:47:18    401s]   Number of sequential cells which are not FFs: 26
[01/15 04:47:18    401s] 
[01/15 04:47:18    401s] Trim Metal Layers:
[01/15 04:47:18    401s]  Visiting view : AVF_RCWORST
[01/15 04:47:18    401s]    : PowerDomain = none : Weighted F : unweighted  = 11.10 (1.000) with rcCorner = 0
[01/15 04:47:18    401s]    : PowerDomain = none : Weighted F : unweighted  = 7.90 (1.000) with rcCorner = -1
[01/15 04:47:18    401s]  Visiting view : AVF_RCBEST
[01/15 04:47:18    401s]    : PowerDomain = none : Weighted F : unweighted  = 8.00 (1.000) with rcCorner = 1
[01/15 04:47:18    401s]    : PowerDomain = none : Weighted F : unweighted  = 5.60 (1.000) with rcCorner = -1
[01/15 04:47:18    401s]  Visiting view : AVF_RCTYP
[01/15 04:47:18    401s]    : PowerDomain = none : Weighted F : unweighted  = 7.30 (1.000) with rcCorner = 2
[01/15 04:47:18    401s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[01/15 04:47:18    401s] 
[01/15 04:47:18    401s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[01/15 04:47:18    401s] 
[01/15 04:47:18    401s] TimeStamp Deleting Cell Server Begin ...
[01/15 04:47:18    401s] 
[01/15 04:47:18    401s] TimeStamp Deleting Cell Server End ...
[01/15 04:47:19    402s] Reading floorplan file - /home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/drra_wrapper.fp.gz (mem = 3125.8M).
[01/15 04:47:19    402s] % Begin Load floorplan data ... (date=01/15 04:47:19, mem=2419.0M)
[01/15 04:47:19    402s] *info: reset 836404 existing net BottomPreferredLayer and AvoidDetour
[01/15 04:47:20    402s] Deleting old partition specification.
[01/15 04:47:20    402s] Set FPlanBox to (0 0 912184 644000)
[01/15 04:47:20    402s] 
[01/15 04:47:20    402s] Honor LEF defined pitches for advanced node
[01/15 04:47:20    402s] Start create_tracks
[01/15 04:47:20    402s]  ... processed partition successfully.
[01/15 04:47:20    402s] Reading binary special route file /home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/drra_wrapper.fp.spr.gz (Created by Innovus v21.19-s058_1 on Thu Jan 15 04:18:24 2026, version: 1)
[01/15 04:47:20    402s] Convert 0 swires and 0 svias from compressed groups
[01/15 04:47:20    402s] 51 swires and 38 svias were compressed
[01/15 04:47:20    402s] 51 swires and 38 svias were decompressed from small or sparse groups
[01/15 04:47:20    403s] Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2422.3M, current mem=2422.3M)
[01/15 04:47:20    403s] There are 1004 nets with weight being set
[01/15 04:47:20    403s] There are 3104 nets with bottomPreferredRoutingLayer being set
[01/15 04:47:20    403s] There are 1006 nets with avoidDetour being set
[01/15 04:47:21    403s] Extracting standard cell pins and blockage ...... 
[01/15 04:47:21    403s] Pin and blockage extraction finished
[01/15 04:47:21    403s] Delete all existing relative floorplan constraints.
[01/15 04:47:21    404s] % End Load floorplan data ... (date=01/15 04:47:21, total cpu=0:00:01.5, real=0:00:02.0, peak res=2422.3M, current mem=2422.3M)
[01/15 04:47:21    404s] Reading congestion map file /home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/drra_wrapper.route.congmap.gz ...
[01/15 04:47:21    404s] % Begin Load SymbolTable ... (date=01/15 04:47:21, mem=2422.3M)
[01/15 04:47:21    404s] Suppress "**WARN ..." messages.
[01/15 04:47:21    404s] routingBox: (0 0) (912184 644000)
[01/15 04:47:21    404s] coreBox:    (10088 10000) (902096 634000)
[01/15 04:47:21    404s] Un-suppress "**WARN ..." messages.
[01/15 04:47:23    406s] % End Load SymbolTable ... (date=01/15 04:47:23, total cpu=0:00:02.6, real=0:00:02.0, peak res=2510.1M, current mem=2510.1M)
[01/15 04:47:23    406s] Loading place ...
[01/15 04:47:23    406s] % Begin Load placement data ... (date=01/15 04:47:23, mem=2509.2M)
[01/15 04:47:23    406s] Reading placement file - /home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/drra_wrapper.place.gz.
[01/15 04:47:23    406s] ** Reading stdCellPlacement_binary (Created by Innovus v21.19-s058_1 on Thu Jan 15 04:18:19 2026, version# 2) ...
[01/15 04:47:25    408s] Read Views for adaptive view pruning ...
[01/15 04:47:25    408s] Read 0 views from Binary DB for adaptive view pruning
[01/15 04:47:25    408s] *** Completed restorePlace (cpu=0:00:01.8 real=0:00:02.0 mem=3210.1M) ***
[01/15 04:47:25    408s] Total net length = 8.343e+06 (4.043e+06 4.299e+06) (ext = 1.724e+06)
[01/15 04:47:25    408s] % End Load placement data ... (date=01/15 04:47:25, total cpu=0:00:02.0, real=0:00:02.0, peak res=2582.6M, current mem=2582.6M)
[01/15 04:47:25    408s] % Begin Load routing data ... (date=01/15 04:47:25, mem=2583.0M)
[01/15 04:47:25    408s] Reading routing file - /home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/drra_wrapper.route.gz.
[01/15 04:47:26    408s] Reading Innovus routing data (Created by Innovus v21.19-s058_1 on Thu Jan 15 04:18:19 2026 Format: 20.1) ...
[01/15 04:47:36    418s] *** Total 804461 nets are successfully restored.
[01/15 04:47:36    418s] *** Completed restoreRoute (cpu=0:00:09.9 real=0:00:11.0 mem=4678.1M) ***
[01/15 04:47:36    418s] % End Load routing data ... (date=01/15 04:47:36, total cpu=0:00:10.0, real=0:00:11.0, peak res=4058.9M, current mem=4058.9M)
[01/15 04:47:36    418s] Loading Drc markers ...
[01/15 04:47:36    418s] ... 1878 markers are loaded ...
[01/15 04:47:36    418s] ... 103 geometry drc markers are loaded ...
[01/15 04:47:36    418s] ... 1768 antenna drc markers are loaded ...
[01/15 04:47:36    418s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[01/15 04:47:36    418s] Reading property file /home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/drra_wrapper.prop
[01/15 04:47:36    419s] *** Completed restoreProperty (cpu=0:00:00.4 real=0:00:00.0 mem=4684.1M) ***
[01/15 04:47:37    419s] Reading dirtyarea snapshot file /home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/drra_wrapper.db.da.gz (Create by Innovus v21.19-s058_1 on Thu Jan 15 04:18:41 2026, version: 6).
[01/15 04:47:41    423s] add_rings command will ignore shorts while creating rings.
[01/15 04:47:41    423s] add_rings command will disallow rings to go over rows.
[01/15 04:47:41    423s] add_rings command will consider rows while creating rings.
[01/15 04:47:41    423s] The ring targets are set to core/block ring wires.
[01/15 04:47:41    423s] add_stripes will allow jog to connect padcore ring and block ring.
[01/15 04:47:41    423s] 
[01/15 04:47:41    423s] Stripes will not extend to closest target.
[01/15 04:47:41    423s] When breaking rings, the power planner will consider the existence of blocks.
[01/15 04:47:41    423s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/15 04:47:41    423s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/15 04:47:41    423s] Stripes will not be created over regions without power planning wires.
[01/15 04:47:41    423s] Offset for stripe breaking is set to 0.
[01/15 04:47:41    423s] Stripes will stop at the boundary of the specified area.
[01/15 04:47:41    423s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/15 04:47:41    423s] Change floorplan default-technical-site to 'SC8T_104CPP_CMOS22FDX'.
[01/15 04:47:41    423s] Loading preRoute extraction data from directory '/home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/extraction/' ...
[01/15 04:47:41    423s] Restore PreRoute RC Grid meta data successful.
[01/15 04:47:41    423s] Extraction setup Started 
[01/15 04:47:41    423s] 
[01/15 04:47:41    423s] Trim Metal Layers:
[01/15 04:47:41    423s] Initializing multi-corner RC extraction with 3 active RC Corners ...
[01/15 04:47:41    423s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[01/15 04:47:41    423s] __QRC_SADV_USE_LE__ is set 0
[01/15 04:47:42    424s] Metal Layer Id 1 is M1 
[01/15 04:47:42    424s] Metal Layer Id 2 is M2 
[01/15 04:47:42    424s] Metal Layer Id 3 is C1 
[01/15 04:47:42    424s] Metal Layer Id 4 is C2 
[01/15 04:47:42    424s] Metal Layer Id 5 is C3 
[01/15 04:47:42    424s] Metal Layer Id 6 is C4 
[01/15 04:47:42    424s] Metal Layer Id 7 is BA 
[01/15 04:47:42    424s] Metal Layer Id 8 is BB 
[01/15 04:47:42    424s] Metal Layer Id 9 is JA 
[01/15 04:47:42    424s] Metal Layer Id 10 is JB 
[01/15 04:47:42    424s] Metal Layer Id 11 is LB 
[01/15 04:47:42    424s] Via Layer Id 33 is CA 
[01/15 04:47:42    424s] Via Layer Id 34 is V1 
[01/15 04:47:42    424s] Via Layer Id 35 is AY 
[01/15 04:47:42    424s] Via Layer Id 36 is A1 
[01/15 04:47:42    424s] Via Layer Id 37 is A2 
[01/15 04:47:42    424s] Via Layer Id 38 is A3 
[01/15 04:47:42    424s] Via Layer Id 39 is WT 
[01/15 04:47:42    424s] Via Layer Id 40 is WA 
[01/15 04:47:42    424s] Via Layer Id 41 is YR 
[01/15 04:47:42    424s] Via Layer Id 42 is XD 
[01/15 04:47:42    424s] Via Layer Id 43 is VV 
[01/15 04:47:42    424s] 
[01/15 04:47:42    424s] Trim Metal Layers:
[01/15 04:47:42    424s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer m1 
[01/15 04:47:42    424s] Generating auto layer map file.
[01/15 04:47:42    424s]  lef via Layer Id 1 mapped to tech Id 6 of Layer v1 
[01/15 04:47:42    424s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer m2 
[01/15 04:47:42    424s]  lef via Layer Id 2 mapped to tech Id 8 of Layer ay 
[01/15 04:47:42    424s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer c1 
[01/15 04:47:42    424s]  lef via Layer Id 3 mapped to tech Id 10 of Layer a1 
[01/15 04:47:42    424s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer c2 
[01/15 04:47:42    424s]  lef via Layer Id 4 mapped to tech Id 12 of Layer a2 
[01/15 04:47:42    424s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer c3 
[01/15 04:47:42    424s]  lef via Layer Id 5 mapped to tech Id 14 of Layer a3 
[01/15 04:47:42    424s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer c4 
[01/15 04:47:42    424s]  lef via Layer Id 6 mapped to tech Id 16 of Layer wt 
[01/15 04:47:42    424s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer ba 
[01/15 04:47:42    424s]  lef via Layer Id 7 mapped to tech Id 18 of Layer wa 
[01/15 04:47:42    424s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer bb 
[01/15 04:47:42    424s]  lef via Layer Id 8 mapped to tech Id 20 of Layer yr 
[01/15 04:47:42    424s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer ja 
[01/15 04:47:42    424s]  lef via Layer Id 9 mapped to tech Id 22 of Layer xd 
[01/15 04:47:42    424s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer jb 
[01/15 04:47:42    424s]  lef via Layer Id 10 mapped to tech Id 24 of Layer vv 
[01/15 04:47:42    424s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer lb 
[01/15 04:47:42    424s] Metal Layer Id 1 mapped to 5 
[01/15 04:47:42    424s] Via Layer Id 1 mapped to 6 
[01/15 04:47:42    424s] Metal Layer Id 2 mapped to 7 
[01/15 04:47:42    424s] Via Layer Id 2 mapped to 8 
[01/15 04:47:42    424s] Metal Layer Id 3 mapped to 9 
[01/15 04:47:42    424s] Via Layer Id 3 mapped to 10 
[01/15 04:47:42    424s] Metal Layer Id 4 mapped to 11 
[01/15 04:47:42    424s] Via Layer Id 4 mapped to 12 
[01/15 04:47:42    424s] Metal Layer Id 5 mapped to 13 
[01/15 04:47:42    424s] Via Layer Id 5 mapped to 14 
[01/15 04:47:42    424s] Metal Layer Id 6 mapped to 15 
[01/15 04:47:42    424s] Via Layer Id 6 mapped to 16 
[01/15 04:47:42    424s] Metal Layer Id 7 mapped to 17 
[01/15 04:47:42    424s] Via Layer Id 7 mapped to 18 
[01/15 04:47:42    424s] Metal Layer Id 8 mapped to 19 
[01/15 04:47:42    424s] Via Layer Id 8 mapped to 20 
[01/15 04:47:42    424s] Metal Layer Id 9 mapped to 21 
[01/15 04:47:42    424s] Via Layer Id 9 mapped to 22 
[01/15 04:47:42    424s] Metal Layer Id 10 mapped to 23 
[01/15 04:47:42    424s] Via Layer Id 10 mapped to 24 
[01/15 04:47:42    424s] Metal Layer Id 11 mapped to 25 
[01/15 04:47:43    425s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[01/15 04:47:43    425s] eee: Reading patterns meta data.
[01/15 04:47:43    425s] Restore PreRoute Pattern Extraction data failed due to mismatch in Via count..
[01/15 04:47:43    425s] eee: PatternAvail:0, PreRoutePatternReadFailed:3
[01/15 04:47:43    425s] Restore PreRoute Pattern Extraction data failed.
[01/15 04:47:43    425s] Importing multi-corner technology file(s) for preRoute extraction...
[01/15 04:47:43    425s] /home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/mmmc/rc_worst/qrcTechFile
[01/15 04:47:44    426s] Metal Layer Id 1 is M1 
[01/15 04:47:44    426s] Metal Layer Id 2 is M2 
[01/15 04:47:44    426s] Metal Layer Id 3 is C1 
[01/15 04:47:44    426s] Metal Layer Id 4 is C2 
[01/15 04:47:44    426s] Metal Layer Id 5 is C3 
[01/15 04:47:44    426s] Metal Layer Id 6 is C4 
[01/15 04:47:44    426s] Metal Layer Id 7 is BA 
[01/15 04:47:44    426s] Metal Layer Id 8 is BB 
[01/15 04:47:44    426s] Metal Layer Id 9 is JA 
[01/15 04:47:44    426s] Metal Layer Id 10 is JB 
[01/15 04:47:44    426s] Metal Layer Id 11 is LB 
[01/15 04:47:44    426s] Via Layer Id 33 is CA 
[01/15 04:47:44    426s] Via Layer Id 34 is V1 
[01/15 04:47:44    426s] Via Layer Id 35 is AY 
[01/15 04:47:44    426s] Via Layer Id 36 is A1 
[01/15 04:47:44    426s] Via Layer Id 37 is A2 
[01/15 04:47:44    426s] Via Layer Id 38 is A3 
[01/15 04:47:44    426s] Via Layer Id 39 is WT 
[01/15 04:47:44    426s] Via Layer Id 40 is WA 
[01/15 04:47:44    426s] Via Layer Id 41 is YR 
[01/15 04:47:44    426s] Via Layer Id 42 is XD 
[01/15 04:47:44    426s] Via Layer Id 43 is VV 
[01/15 04:47:44    426s] 
[01/15 04:47:44    426s] Trim Metal Layers:
[01/15 04:47:44    426s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer m1 
[01/15 04:47:44    426s] Generating auto layer map file.
[01/15 04:47:44    426s]  lef via Layer Id 1 mapped to tech Id 6 of Layer v1 
[01/15 04:47:44    426s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer m2 
[01/15 04:47:44    426s]  lef via Layer Id 2 mapped to tech Id 8 of Layer ay 
[01/15 04:47:44    426s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer c1 
[01/15 04:47:44    426s]  lef via Layer Id 3 mapped to tech Id 10 of Layer a1 
[01/15 04:47:44    426s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer c2 
[01/15 04:47:44    426s]  lef via Layer Id 4 mapped to tech Id 12 of Layer a2 
[01/15 04:47:44    426s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer c3 
[01/15 04:47:44    426s]  lef via Layer Id 5 mapped to tech Id 14 of Layer a3 
[01/15 04:47:44    426s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer c4 
[01/15 04:47:44    426s]  lef via Layer Id 6 mapped to tech Id 16 of Layer wt 
[01/15 04:47:44    426s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer ba 
[01/15 04:47:44    426s]  lef via Layer Id 7 mapped to tech Id 18 of Layer wa 
[01/15 04:47:44    426s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer bb 
[01/15 04:47:44    426s]  lef via Layer Id 8 mapped to tech Id 20 of Layer yr 
[01/15 04:47:44    426s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer ja 
[01/15 04:47:44    426s]  lef via Layer Id 9 mapped to tech Id 22 of Layer xd 
[01/15 04:47:44    426s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer jb 
[01/15 04:47:44    426s]  lef via Layer Id 10 mapped to tech Id 24 of Layer vv 
[01/15 04:47:44    426s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer lb 
[01/15 04:47:44    426s] Metal Layer Id 1 mapped to 5 
[01/15 04:47:44    426s] Via Layer Id 1 mapped to 6 
[01/15 04:47:44    426s] Metal Layer Id 2 mapped to 7 
[01/15 04:47:44    426s] Via Layer Id 2 mapped to 8 
[01/15 04:47:44    426s] Metal Layer Id 3 mapped to 9 
[01/15 04:47:44    426s] Via Layer Id 3 mapped to 10 
[01/15 04:47:44    426s] Metal Layer Id 4 mapped to 11 
[01/15 04:47:44    426s] Via Layer Id 4 mapped to 12 
[01/15 04:47:44    426s] Metal Layer Id 5 mapped to 13 
[01/15 04:47:44    426s] Via Layer Id 5 mapped to 14 
[01/15 04:47:44    426s] Metal Layer Id 6 mapped to 15 
[01/15 04:47:44    426s] Via Layer Id 6 mapped to 16 
[01/15 04:47:44    426s] Metal Layer Id 7 mapped to 17 
[01/15 04:47:44    426s] Via Layer Id 7 mapped to 18 
[01/15 04:47:44    426s] Metal Layer Id 8 mapped to 19 
[01/15 04:47:44    426s] Via Layer Id 8 mapped to 20 
[01/15 04:47:44    426s] Metal Layer Id 9 mapped to 21 
[01/15 04:47:44    426s] Via Layer Id 9 mapped to 22 
[01/15 04:47:44    426s] Metal Layer Id 10 mapped to 23 
[01/15 04:47:44    426s] Via Layer Id 10 mapped to 24 
[01/15 04:47:44    426s] Metal Layer Id 11 mapped to 25 
[01/15 04:47:49    431s] /home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/mmmc/rc_best/qrcTechFile
[01/15 04:47:51    432s] Metal Layer Id 1 is M1 
[01/15 04:47:51    432s] Metal Layer Id 2 is M2 
[01/15 04:47:51    432s] Metal Layer Id 3 is C1 
[01/15 04:47:51    432s] Metal Layer Id 4 is C2 
[01/15 04:47:51    432s] Metal Layer Id 5 is C3 
[01/15 04:47:51    432s] Metal Layer Id 6 is C4 
[01/15 04:47:51    432s] Metal Layer Id 7 is BA 
[01/15 04:47:51    432s] Metal Layer Id 8 is BB 
[01/15 04:47:51    432s] Metal Layer Id 9 is JA 
[01/15 04:47:51    432s] Metal Layer Id 10 is JB 
[01/15 04:47:51    432s] Metal Layer Id 11 is LB 
[01/15 04:47:51    432s] Via Layer Id 33 is CA 
[01/15 04:47:51    432s] Via Layer Id 34 is V1 
[01/15 04:47:51    432s] Via Layer Id 35 is AY 
[01/15 04:47:51    432s] Via Layer Id 36 is A1 
[01/15 04:47:51    432s] Via Layer Id 37 is A2 
[01/15 04:47:51    432s] Via Layer Id 38 is A3 
[01/15 04:47:51    432s] Via Layer Id 39 is WT 
[01/15 04:47:51    432s] Via Layer Id 40 is WA 
[01/15 04:47:51    432s] Via Layer Id 41 is YR 
[01/15 04:47:51    432s] Via Layer Id 42 is XD 
[01/15 04:47:51    432s] Via Layer Id 43 is VV 
[01/15 04:47:51    432s] 
[01/15 04:47:51    432s] Trim Metal Layers:
[01/15 04:47:51    432s] G[01/15 04:47:51    432s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer m1 
enerating auto layer map file.
[01/15 04:47:51    432s]  lef via Layer Id 1 mapped to tech Id 6 of Layer v1 
[01/15 04:47:51    432s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer m2 
[01/15 04:47:51    432s]  lef via Layer Id 2 mapped to tech Id 8 of Layer ay 
[01/15 04:47:51    432s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer c1 
[01/15 04:47:51    432s]  lef via Layer Id 3 mapped to tech Id 10 of Layer a1 
[01/15 04:47:51    432s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer c2 
[01/15 04:47:51    432s]  lef via Layer Id 4 mapped to tech Id 12 of Layer a2 
[01/15 04:47:51    432s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer c3 
[01/15 04:47:51    432s]  lef via Layer Id 5 mapped to tech Id 14 of Layer a3 
[01/15 04:47:51    432s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer c4 
[01/15 04:47:51    432s]  lef via Layer Id 6 mapped to tech Id 16 of Layer wt 
[01/15 04:47:51    432s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer ba 
[01/15 04:47:51    432s]  lef via Layer Id 7 mapped to tech Id 18 of Layer wa 
[01/15 04:47:51    432s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer bb 
[01/15 04:47:51    432s]  lef via Layer Id 8 mapped to tech Id 20 of Layer yr 
[01/15 04:47:51    432s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer ja 
[01/15 04:47:51    432s]  lef via Layer Id 9 mapped to tech Id 22 of Layer xd 
[01/15 04:47:51    432s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer jb 
[01/15 04:47:51    432s]  lef via Layer Id 10 mapped to tech Id 24 of Layer vv 
[01/15 04:47:51    432s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer lb 
[01/15 04:47:51    432s] Metal Layer Id 1 mapped to 5 
[01/15 04:47:51    432s] Via Layer Id 1 mapped to 6 
[01/15 04:47:51    432s] Metal Layer Id 2 mapped to 7 
[01/15 04:47:51    432s] Via Layer Id 2 mapped to 8 
[01/15 04:47:51    432s] Metal Layer Id 3 mapped to 9 
[01/15 04:47:51    432s] Via Layer Id 3 mapped to 10 
[01/15 04:47:51    432s] Metal Layer Id 4 mapped to 11 
[01/15 04:47:51    432s] Via Layer Id 4 mapped to 12 
[01/15 04:47:51    432s] Metal Layer Id 5 mapped to 13 
[01/15 04:47:51    432s] Via Layer Id 5 mapped to 14 
[01/15 04:47:51    432s] Metal Layer Id 6 mapped to 15 
[01/15 04:47:51    432s] Via Layer Id 6 mapped to 16 
[01/15 04:47:51    432s] Metal Layer Id 7 mapped to 17 
[01/15 04:47:51    432s] Via Layer Id 7 mapped to 18 
[01/15 04:47:51    432s] Metal Layer Id 8 mapped to 19 
[01/15 04:47:51    432s] Via Layer Id 8 mapped to 20 
[01/15 04:47:51    432s] Metal Layer Id 9 mapped to 21 
[01/15 04:47:51    432s] Via Layer Id 9 mapped to 22 
[01/15 04:47:51    432s] Metal Layer Id 10 mapped to 23 
[01/15 04:47:51    432s] Via Layer Id 10 mapped to 24 
[01/15 04:47:51    432s] Metal Layer Id 11 mapped to 25 
[01/15 04:47:55    437s] /home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/mmmc/rc_typ/qrcTechFile
[01/15 04:47:57    438s] Metal Layer Id 1 is M1 
[01/15 04:47:57    438s] Metal Layer Id 2 is M2 
[01/15 04:47:57    438s] Metal Layer Id 3 is C1 
[01/15 04:47:57    438s] Metal Layer Id 4 is C2 
[01/15 04:47:57    438s] Metal Layer Id 5 is C3 
[01/15 04:47:57    438s] Metal Layer Id 6 is C4 
[01/15 04:47:57    438s] Metal Layer Id 7 is BA 
[01/15 04:47:57    438s] Metal Layer Id 8 is BB 
[01/15 04:47:57    438s] Metal Layer Id 9 is JA 
[01/15 04:47:57    438s] Metal Layer Id 10 is JB 
[01/15 04:47:57    438s] Metal Layer Id 11 is LB 
[01/15 04:47:57    438s] Via Layer Id 33 is CA 
[01/15 04:47:57    438s] Via Layer Id 34 is V1 
[01/15 04:47:57    438s] Via Layer Id 35 is AY 
[01/15 04:47:57    438s] Via Layer Id 36 is A1 
[01/15 04:47:57    438s] Via Layer Id 37 is A2 
[01/15 04:47:57    438s] Via Layer Id 38 is A3 
[01/15 04:47:57    438s] Via Layer Id 39 is WT 
[01/15 04:47:57    438s] Via Layer Id 40 is WA 
[01/15 04:47:57    438s] Via Layer Id 41 is YR 
[01/15 04:47:57    438s] Via Layer Id 42 is XD 
[01/15 04:47:57    438s] Via Layer Id 43 is VV 
[01/15 04:47:57    438s] 
[01/15 04:47:57    438s] Trim Metal Layers:
[01/15 04:47:57    438s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer m1 
[01/15 04:47:57    438s] Generating auto layer map file.
[01/15 04:47:57    438s]  lef via Layer Id 1 mapped to tech Id 6 of Layer v1 
[01/15 04:47:57    438s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer m2 
[01/15 04:47:57    438s]  lef via Layer Id 2 mapped to tech Id 8 of Layer ay 
[01/15 04:47:57    438s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer c1 
[01/15 04:47:57    438s]  lef via Layer Id 3 mapped to tech Id 10 of Layer a1 
[01/15 04:47:57    438s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer c2 
[01/15 04:47:57    438s]  lef via Layer Id 4 mapped to tech Id 12 of Layer a2 
[01/15 04:47:57    438s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer c3 
[01/15 04:47:57    438s]  lef via Layer Id 5 mapped to tech Id 14 of Layer a3 
[01/15 04:47:57    438s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer c4 
[01/15 04:47:57    438s]  lef via Layer Id 6 mapped to tech Id 16 of Layer wt 
[01/15 04:47:57    438s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer ba 
[01/15 04:47:57    438s]  lef via Layer Id 7 mapped to tech Id 18 of Layer wa 
[01/15 04:47:57    438s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer bb 
[01/15 04:47:57    438s]  lef via Layer Id 8 mapped to tech Id 20 of Layer yr 
[01/15 04:47:57    438s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer ja 
[01/15 04:47:57    438s]  lef via Layer Id 9 mapped to tech Id 22 of Layer xd 
[01/15 04:47:57    438s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer jb 
[01/15 04:47:57    438s]  lef via Layer Id 10 mapped to tech Id 24 of Layer vv 
[01/15 04:47:57    438s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer lb 
[01/15 04:47:57    438s] Metal Layer Id 1 mapped to 5 
[01/15 04:47:57    438s] Via Layer Id 1 mapped to 6 
[01/15 04:47:57    438s] Metal Layer Id 2 mapped to 7 
[01/15 04:47:57    438s] Via Layer Id 2 mapped to 8 
[01/15 04:47:57    438s] Metal Layer Id 3 mapped to 9 
[01/15 04:47:57    438s] Via Layer Id 3 mapped to 10 
[01/15 04:47:57    438s] Metal Layer Id 4 mapped to 11 
[01/15 04:47:57    438s] Via Layer Id 4 mapped to 12 
[01/15 04:47:57    438s] Metal Layer Id 5 mapped to 13 
[01/15 04:47:57    438s] Via Layer Id 5 mapped to 14 
[01/15 04:47:57    438s] Metal Layer Id 6 mapped to 15 
[01/15 04:47:57    438s] Via Layer Id 6 mapped to 16 
[01/15 04:47:57    438s] Metal Layer Id 7 mapped to 17 
[01/15 04:47:57    438s] Via Layer Id 7 mapped to 18 
[01/15 04:47:57    438s] Metal Layer Id 8 mapped to 19 
[01/15 04:47:57    438s] Via Layer Id 8 mapped to 20 
[01/15 04:47:57    438s] Metal Layer Id 9 mapped to 21 
[01/15 04:47:57    438s] Via Layer Id 9 mapped to 22 
[01/15 04:47:57    438s] Metal Layer Id 10 mapped to 23 
[01/15 04:47:57    438s] Via Layer Id 10 mapped to 24 
[01/15 04:47:57    438s] Metal Layer Id 11 mapped to 25 
[01/15 04:48:01    443s] Completed (cpu: 0:00:20.1 real: 0:00:20.0)
[01/15 04:48:01    443s] Set Shrink Factor to 1.00000
[01/15 04:48:01    443s] Summary of Active RC-Corners : 
[01/15 04:48:01    443s]  
[01/15 04:48:01    443s]  Analysis View: AVF_RCWORST
[01/15 04:48:01    443s]     RC-Corner Name        : rc_worst
[01/15 04:48:01    443s]     RC-Corner Index       : 0
[01/15 04:48:01    443s]     RC-Corner Temperature : 25 Celsius
[01/15 04:48:01    443s]     RC-Corner Cap Table   : ''
[01/15 04:48:01    443s]     RC-Corner PreRoute Res Factor         : 1
[01/15 04:48:01    443s]     RC-Corner PreRoute Cap Factor         : 1
[01/15 04:48:01    443s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/15 04:48:01    443s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/15 04:48:01    443s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/15 04:48:01    443s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/15 04:48:01    443s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/15 04:48:01    443s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/15 04:48:01    443s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/15 04:48:01    443s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/15 04:48:01    443s]     RC-Corner Technology file: '/home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/mmmc/rc_worst/qrcTechFile'
[01/15 04:48:01    443s]  
[01/15 04:48:01    443s]  Analysis View: AVF_RCBEST
[01/15 04:48:01    443s]     RC-Corner Name        : rc_best
[01/15 04:48:01    443s]     RC-Corner Index       : 1
[01/15 04:48:01    443s]     RC-Corner Temperature : 25 Celsius
[01/15 04:48:01    443s]     RC-Corner Cap Table   : ''
[01/15 04:48:01    443s]     RC-Corner PreRoute Res Factor         : 1
[01/15 04:48:01    443s]     RC-Corner PreRoute Cap Factor         : 1
[01/15 04:48:01    443s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/15 04:48:01    443s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/15 04:48:01    443s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/15 04:48:01    443s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/15 04:48:01    443s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/15 04:48:01    443s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/15 04:48:01    443s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/15 04:48:01    443s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/15 04:48:01    443s]     RC-Corner Technology file: '/home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/mmmc/rc_best/qrcTechFile'
[01/15 04:48:01    443s]  
[01/15 04:48:01    443s]  Analysis View: AVF_RCTYP
[01/15 04:48:01    443s]     RC-Corner Name        : rc_typ
[01/15 04:48:01    443s]     RC-Corner Index       : 2
[01/15 04:48:01    443s]     RC-Corner Temperature : 25 Celsius
[01/15 04:48:01    443s]     RC-Corner Cap Table   : ''
[01/15 04:48:01    443s]     RC-Corner PreRoute Res Factor         : 1
[01/15 04:48:01    443s]     RC-Corner PreRoute Cap Factor         : 1
[01/15 04:48:01    443s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/15 04:48:01    443s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/15 04:48:01    443s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/15 04:48:01    443s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/15 04:48:01    443s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/15 04:48:01    443s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} [01/15 04:48:01    443s] Technology file '/home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/mmmc/rc_worst/qrcTechFile' associated with first view 'AVF_RCWORST' will be used as the primary corner for the multi-corner extraction.
	[Derived from postRoute_cap (effortLevel low)]
[01/15 04:48:01    443s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/15 04:48:01    443s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[01/15 04:48:01    443s]     RC-Corner Technology file: '/home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/mmmc/rc_typ/qrcTechFile'
[01/15 04:48:01    443s] 
[01/15 04:48:01    443s] Trim Metal Layers:
[01/15 04:48:04    446s] LayerId::1 widthSet size::1
[01/15 04:48:04    446s] LayerId::2 widthSet size::1
[01/15 04:48:04    446s] LayerId::3 widthSet size::1
[01/15 04:48:04    446s] LayerId::4 widthSet size::1
[01/15 04:48:04    446s] LayerId::5 widthSet size::1
[01/15 04:48:04    446s] LayerId::6 widthSet size::1
[01/15 04:48:04    446s] LayerId::7 widthSet size::1
[01/15 04:48:04    446s] LayerId::8 widthSet size::1
[01/15 04:48:04    446s] LayerId::9 widthSet size::1
[01/15 04:48:04    446s] LayerId::10 widthSet size::1
[01/15 04:48:04    446s] LayerId::11 widthSet size::1
[01/15 04:48:04    446s] Checksum of RCGrid density data read::(132 132) passed::1
[01/15 04:48:04    446s] Restore PreRoute RC Grid data successful.
[01/15 04:48:04    446s] eee: pegSigSF::1.070000
[01/15 04:48:04    446s] Restored RC grid for preRoute extraction.
[01/15 04:48:04    446s] Initializing multi-corner resistance tables ...
[01/15 04:48:04    446s] ReadRoutingBlockageFactor status::1
[01/15 04:48:04    446s] Restore PreRoute Blockage data successful.
[01/15 04:48:04    446s] eee: Reading Grid unit RC.
[01/15 04:48:04    446s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::rc_worst
[01/15 04:48:04    446s] RCCorner in design data Name::rc_worst Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/mmmc/rc_worst/qrcTechFile 25.000000 1.000000 1.000000 
[01/15 04:48:04    446s] RCCorner in saved data Name::rc_worst Tech::/opt/pdk/gf22/V1.0_4.1/PEX/QRC/10M_2Mx_4Cx_2Bx_2Jx_LBthick/FuncRCmaxDP/qrcTechFile 25.000000 1.000000 1.000000 
[01/15 04:48:04    446s] Unit RC read checksum: 646272, count: 646272, status: 1
[01/15 04:48:05    446s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::rc_best
[01/15 04:48:05    446s] RCCorner in design data Name::rc_best Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/mmmc/rc_best/qrcTechFile 25.000000 1.000000 1.000000 
[01/15 04:48:05    446s] RCCorner in saved data Name::rc_worst Tech::/opt/pdk/gf22/V1.0_4.1/PEX/QRC/10M_2Mx_4Cx_2Bx_2Jx_LBthick/FuncRCmaxDP/qrcTechFile 25.000000 1.000000 1.000000 
[01/15 04:48:05    446s] RCCorner in design data Name::rc_best Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/mmmc/rc_best/qrcTechFile 25.000000 1.000000 1.000000 
[01/15 04:48:05    446s] RCCorner in saved data Name::rc_best Tech::/opt/pdk/gf22/V1.0_4.1/PEX/QRC/10M_2Mx_4Cx_2Bx_2Jx_LBthick/FuncRCminDP/qrcTechFile 25.000000 1.000000 1.000000 
[01/15 04:48:05    446s] Unit RC read checksum: 646272, count: 646272, status: 1
[01/15 04:48:05    446s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::rc_typ
[01/15 04:48:05    446s] RCCorner in design data Name::rc_typ Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/mmmc/rc_typ/qrcTechFile 25.000000 1.000000 1.000000 
[01/15 04:48:05    446s] RCCorner in saved data Name::rc_worst Tech::/opt/pdk/gf22/V1.0_4.1/PEX/QRC/10M_2Mx_4Cx_2Bx_2Jx_LBthick/FuncRCmaxDP/qrcTechFile 25.000000 1.000000 1.000000 
[01/15 04:48:05    446s] RCCorner in design data Name::rc_typ Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/mmmc/rc_typ/qrcTechFile 25.000000 1.000000 1.000000 
[01/15 04:48:05    446s] RCCorner in saved data Name::rc_best Tech::/opt/pdk/gf22/V1.0_4.1/PEX/QRC/10M_2Mx_4Cx_2Bx_2Jx_LBthick/FuncRCminDP/qrcTechFile 25.000000 1.000000 1.000000 
[01/15 04:48:05    446s] RCCorner in design data Name::rc_typ Tech::/home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/libs/mmmc/rc_typ/qrcTechFile 25.000000 1.000000 1.000000 
[01/15 04:48:05    446s] RCCorner in saved data Name::rc_typ Tech::/opt/pdk/gf22/V1.0_4.1/PEX/QRC/10M_2Mx_4Cx_2Bx_2Jx_LBthick/nominal/qrcTechFile 25.000000 1.000000 1.000000 
[01/15 04:48:05    446s] Unit RC read checksum: 646272, count: 646272, status: 1
[01/15 04:48:05    446s] Number of RC corner to be extracted::0
[01/15 04:48:05    446s] eee: l::1 avDens::0.002025 usedTrk::1738.512500 availTrk::858580.253062 sigTrk::1738.512500
[01/15 04:48:05    446s] eee: l::2 avDens::0.167638 usedTrk::190056.808162 availTrk::1133736.024957 sigTrk::190056.808162
[01/15 04:48:05    446s] eee: l::3 avDens::0.358685 usedTrk::354641.881672 availTrk::988728.888889 sigTrk::354641.881672
[01/15 04:48:05    446s] eee: l::4 avDens::0.293999 usedTrk::290225.036070 availTrk::987164.444445 sigTrk::290225.690916
[01/15 04:48:05    446s] eee: l::5 avDens::0.319084 usedTrk::311290.009957 availTrk::975573.333333 sigTrk::311434.037392
[01/15 04:48:05    446s] eee: l::6 avDens::0.236165 usedTrk::222536.610992 availTrk::942293.333333 sigTrk::222573.192260
[01/15 04:48:05    446s] eee: l::7 avDens::0.287993 usedTrk::118771.059523 availTrk::412408.888889 sigTrk::118781.829516
[01/15 04:48:05    446s] eee: l::8 avDens::0.107569 usedTrk::40052.162489 availTrk::372337.777778 sigTrk::40052.162489
[01/15 04:48:05    446s] eee: l::9 avDens::0.073092 usedTrk::1245.353282 availTrk::17038.222222 sigTrk::1245.353282
[01/15 04:48:05    446s] eee: l::10 avDens::0.180806 usedTrk::2292.463274 availTrk::12679.111111 sigTrk::2352.290000
[01/15 04:48:05    446s] eee: l::11 avDens::0.471786 usedTrk::292.717186 availTrk::620.444444 sigTrk::297.530625
[01/15 04:48:05    446s] {RT rc_worst 0 11 11 {7 0} {9 0} {10 0} 3}
[01/15 04:48:06    447s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.414365 uaWl=0.980912 uaWlH=0.664492 aWlH=0.017860 lMod=0 pMax=0.921900 pMod=77 wcR=0.665400 newSi=0.001800 wHLS=1.703762 siPrev=0 viaL=0.000000 crit=0.026841 shortMod=0.134205 fMod=0.006710 
[01/15 04:48:06    447s] Restore PreRoute all RC Grid data successful.[01/15 04:48:06    447s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[01/15 04:48:06    447s] Start generating vias ..
#create default rule from bind_ndr_rule rule=0x7fe8227b8e20 0x7fe715e7cab0
[01/15 04:48:12    453s] #WARNING (NRFL-374)  spacing table is not monotonically increasing. Layer M2 spacing table entry 0.060000 is less than the previous entry 0.080000.
[01/15 04:48:12    453s] #WARNING (NRFL-374)  spacing table is not monotonically increasing. Layer M2 spacing table entry 0.064000 is less than the previous entry 0.080000.
[01/15 04:48:12    453s] #WARNING (NRFL-374)  spacing table is not monotonically increasing. Layer M2 spacing table entry 0.060000 is less than the previous entry 0.080000.
[01/15 04:48:12    453s] #WARNING (NRFL-374)  spacing table is not monotonically increasing. Layer M2 spacing table entry 0.068000 is less than the previous entry 0.080000.
[01/15 04:48:12    453s] #WARNING (NRFL-374)  spacing table is not monotonically increasing. Layer M2 spacing table entry 0.068000 is less than the previous entry 0.080000.
[01/15 04:48:12    453s] #WARNING (NRFL-374)  spacing table is not monotonically increasing. Layer M2 spacing table entry 0.074000 is less than the previous entry 0.080000.
[01/15 04:48:13    453s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1953475765 routing_via=1
[01/15 04:48:13    453s] Extracting standard cell pins and blockage ...... 
[01/15 04:48:13    453s] Pin and blockage extraction finished
[01/15 04:48:13    453s] Via generation completed successfully.
[01/15 04:48:13    453s] __QRC_SADV_USE_LE__ is set 0
[01/15 04:48:14    454s] Metal Layer Id 1 is M1 
[01/15 04:48:14    454s] Metal Layer Id 2 is M2 
[01/15 04:48:14    454s] Metal Layer Id 3 is C1 
[01/15 04:48:14    454s] Metal Layer Id 4 is C2 
[01/15 04:48:14    454s] Metal Layer Id 5 is C3 
[01/15 04:48:14    454s] Metal Layer Id 6 is C4 
[01/15 04:48:14    454s] Metal Layer Id 7 is BA 
[01/15 04:48:14    454s] Metal Layer Id 8 is BB 
[01/15 04:48:14    454s] Metal Layer Id 9 is JA 
[01/15 04:48:14    454s] Metal Layer Id 10 is JB 
[01/15 04:48:14    454s] Metal Layer Id 11 is LB 
[01/15 04:48:14    454s] Via Layer Id 33 is CA 
[01/15 04:48:14    454s] Via Layer Id 34 is V1 
[01/15 04:48:14    454s] Via Layer Id 35 is AY 
[01/15 04:48:14    454s] Via Layer Id 36 is A1 
[01/15 04:48:14    454s] Via Layer Id 37 is A2 
[01/15 04:48:14    454s] Via Layer Id 38 is A3 
[01/15 04:48:14    454s] Via Layer Id 39 is WT 
[01/15 04:48:14    454s] Via Layer Id 40 is WA 
[01/15 04:48:14    454s] Via Layer Id 41 is YR 
[01/15 04:48:14    454s] Via Layer Id 42 is XD 
[01/15 04:48:14    454s] Via Layer Id 43 is VV 
[01/15 04:48:14    455s] 
[01/15 04:48:14    455s] Trim Metal Layers:
[01/15 04:48:14    455s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer m1 
[01/15 04:48:14    455s]  lef via Layer Id 1 mapped to tech Id 6 of Layer v1 
[01/15 04:48:14    455s] Generating auto layer map file.
[01/15 04:48:14    455s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer m2 
[01/15 04:48:14    455s]  lef via Layer Id 2 mapped to tech Id 8 of Layer ay 
[01/15 04:48:14    455s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer c1 
[01/15 04:48:14    455s]  lef via Layer Id 3 mapped to tech Id 10 of Layer a1 
[01/15 04:48:14    455s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer c2 
[01/15 04:48:14    455s]  lef via Layer Id 4 mapped to tech Id 12 of Layer a2 
[01/15 04:48:14    455s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer c3 
[01/15 04:48:14    455s]  lef via Layer Id 5 mapped to tech Id 14 of Layer a3 
[01/15 04:48:14    455s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer c4 
[01/15 04:48:14    455s]  lef via Layer Id 6 mapped to tech Id 16 of Layer wt 
[01/15 04:48:14    455s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer ba 
[01/15 04:48:14    455s]  lef via Layer Id 7 mapped to tech Id 18 of Layer wa 
[01/15 04:48:14    455s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer bb 
[01/15 04:48:14    455s]  lef via Layer Id 8 mapped to tech Id 20 of Layer yr 
[01/15 04:48:14    455s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer ja 
[01/15 04:48:14    455s]  lef via Layer Id 9 mapped to tech Id 22 of Layer xd 
[01/15 04:48:14    455s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer jb 
[01/15 04:48:14    455s]  lef via Layer Id 10 mapped to tech Id 24 of Layer vv 
[01/15 04:48:14    455s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer lb 
[01/15 04:48:14    455s] Metal Layer Id 1 mapped to 5 
[01/15 04:48:14    455s] Via Layer Id 1 mapped to 6 
[01/15 04:48:14    455s] Metal Layer Id 2 mapped to 7 
[01/15 04:48:14    455s] Via Layer Id 2 mapped to 8 
[01/15 04:48:14    455s] Metal Layer Id 3 mapped to 9 
[01/15 04:48:14    455s] Via Layer Id 3 mapped to 10 
[01/15 04:48:14    455s] Metal Layer Id 4 mapped to 11 
[01/15 04:48:14    455s] Via Layer Id 4 mapped to 12 
[01/15 04:48:14    455s] Metal Layer Id 5 mapped to 13 
[01/15 04:48:14    455s] Via Layer Id 5 mapped to 14 
[01/15 04:48:14    455s] Metal Layer Id 6 mapped to 15 
[01/15 04:48:14    455s] Via Layer Id 6 mapped to 16 
[01/15 04:48:14    455s] Metal Layer Id 7 mapped to 17 
[01/15 04:48:14    455s] Via Layer Id 7 mapped to 18 
[01/15 04:48:14    455s] Metal Layer Id 8 mapped to 19 
[01/15 04:48:14    455s] Via Layer Id 8 mapped to 20 
[01/15 04:48:14    455s] Metal Layer Id 9 mapped to 21 
[01/15 04:48:14    455s] Via Layer Id 9 mapped to 22 
[01/15 04:48:14    455s] Metal Layer Id 10 mapped to 23 
[01/15 04:48:14    455s] Via Layer Id 10 mapped to 24 
[01/15 04:48:14    455s] Metal Layer Id 11 mapped to 25 
[01/15 04:48:14    455s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[01/15 04:48:14    455s] eee: Reading patterns meta data.
[01/15 04:48:14    455s] eee: PatternAvail:0, PreRoutePatternReadFailed:3
[01/15 04:48:14    455s] Restore PreRoute Pattern Extraction data failed.
[01/15 04:48:14    455s] Initializing preRoute extraction patterns for new vias... [01/15 04:48:15    456s] Metal Layer Id 1 is M1 
[01/15 04:48:15    456s] Metal Layer Id 2 is M2 
[01/15 04:48:15    456s] Metal Layer Id 3 is C1 
[01/15 04:48:15    456s] Metal Layer Id 4 is C2 
[01/15 04:48:15    456s] Metal Layer Id 5 is C3 
[01/15 04:48:15    456s] Metal Layer Id 6 is C4 
[01/15 04:48:15    456s] Metal Layer Id 7 is BA 
[01/15 04:48:15    456s] Metal Layer Id 8 is BB 
[01/15 04:48:15    456s] Metal Layer Id 9 is JA 
[01/15 04:48:15    456s] Metal Layer Id 10 is JB 
[01/15 04:48:15    456s] Metal Layer Id 11 is LB 
[01/15 04:48:15    456s] Via Layer Id 33 is CA 
[01/15 04:48:15    456s] Via Layer Id 34 is V1 
[01/15 04:48:15    456s] Via Layer Id 35 is AY 
[01/15 04:48:15    456s] Via Layer Id 36 is A1 
[01/15 04:48:15    456s] Via Layer Id 37 is A2 
[01/15 04:48:15    456s] Via Layer Id 38 is A3 
[01/15 04:48:15    456s] Via Layer Id 39 is WT 
[01/15 04:48:15    456s] Via Layer Id 40 is WA 
[01/15 04:48:15    456s] Via Layer Id 41 is YR 
[01/15 04:48:15    456s] Via Layer Id 42 is XD 
[01/15 04:48:15    456s] Via Layer Id 43 is VV 
[01/15 04:48:15    456s] 
[01/15 04:48:15    456s] Trim Metal Layers:
[01/15 04:48:15    456s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer m1 
Generating auto layer map file.
[01/15 04:48:15    456s]  lef via Layer Id 1 mapped to tech Id 6 of Layer v1 
[01/15 04:48:15    456s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer m2 
[01/15 04:48:15    456s]  lef via Layer Id 2 mapped to tech Id 8 of Layer ay 
[01/15 04:48:15    456s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer c1 
[01/15 04:48:15    456s]  lef via Layer Id 3 mapped to tech Id 10 of Layer a1 
[01/15 04:48:15    456s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer c2 
[01/15 04:48:15    456s]  lef via Layer Id 4 mapped to tech Id 12 of Layer a2 
[01/15 04:48:15    456s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer c3 
[01/15 04:48:15    456s]  lef via Layer Id 5 mapped to tech Id 14 of Layer a3 
[01/15 04:48:15    456s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer c4 
[01/15 04:48:15    456s]  lef via Layer Id 6 mapped to tech Id 16 of Layer wt 
[01/15 04:48:15    456s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer ba 
[01/15 04:48:15    456s]  lef via Layer Id 7 mapped to tech Id 18 of Layer wa 
[01/15 04:48:15    456s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer bb 
[01/15 04:48:15    456s]  lef via Layer Id 8 mapped to tech Id 20 of Layer yr 
[01/15 04:48:15    456s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer ja 
[01/15 04:48:15    456s]  lef via Layer Id 9 mapped to tech Id 22 of Layer xd 
[01/15 04:48:15    456s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer jb 
[01/15 04:48:15    456s]  lef via Layer Id 10 mapped to tech Id 24 of Layer vv 
[01/15 04:48:15    456s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer lb 
[01/15 04:48:15    456s] Metal Layer Id 1 mapped to 5 
[01/15 04:48:15    456s] Via Layer Id 1 mapped to 6 
[01/15 04:48:15    456s] Metal Layer Id 2 mapped to 7 
[01/15 04:48:15    456s] Via Layer Id 2 mapped to 8 
[01/15 04:48:15    456s] Metal Layer Id 3 mapped to 9 
[01/15 04:48:15    456s] Via Layer Id 3 mapped to 10 
[01/15 04:48:15    456s] Metal Layer Id 4 mapped to 11 
[01/15 04:48:15    456s] Via Layer Id 4 mapped to 12 
[01/15 04:48:15    456s] Metal Layer Id 5 mapped to 13 
[01/15 04:48:15    456s] Via Layer Id 5 mapped to 14 
[01/15 04:48:15    456s] Metal Layer Id 6 mapped to 15 
[01/15 04:48:15    456s] Via Layer Id 6 mapped to 16 
[01/15 04:48:15    456s] Metal Layer Id 7 mapped to 17 
[01/15 04:48:15    456s] Via Layer Id 7 mapped to 18 
[01/15 04:48:15    456s] Metal Layer Id 8 mapped to 19 
[01/15 04:48:15    456s] Via Layer Id 8 mapped to 20 
[01/15 04:48:15    456s] Metal Layer Id 9 mapped to 21 
[01/15 04:48:15    456s] Via Layer Id 9 mapped to 22 
[01/15 04:48:15    456s] Metal Layer Id 10 mapped to 23 
[01/15 04:48:15    456s] Via Layer Id 10 mapped to 24 
[01/15 04:48:15    456s] Metal Layer Id 11 mapped to 25 
[01/15 04:48:17    457s] Metal Layer Id 1 is M1 
[01/15 04:48:17    457s] Metal Layer Id 2 is M2 
[01/15 04:48:17    457s] Metal Layer Id 3 is C1 
[01/15 04:48:17    457s] Metal Layer Id 4 is C2 
[01/15 04:48:17    457s] Metal Layer Id 5 is C3 
[01/15 04:48:17    457s] Metal Layer Id 6 is C4 
[01/15 04:48:17    457s] Metal Layer Id 7 is BA 
[01/15 04:48:17    457s] Metal Layer Id 8 is BB 
[01/15 04:48:17    457s] Metal Layer Id 9 is JA 
[01/15 04:48:17    457s] Metal Layer Id 10 is JB 
[01/15 04:48:17    457s] Metal Layer Id 11 is LB 
[01/15 04:48:17    457s] Via Layer Id 33 is CA 
[01/15 04:48:17    457s] Via Layer Id 34 is V1 
[01/15 04:48:17    457s] Via Layer Id 35 is AY 
[01/15 04:48:17    457s] Via Layer Id 36 is A1 
[01/15 04:48:17    457s] Via Layer Id 37 is A2 
[01/15 04:48:17    457s] Via Layer Id 38 is A3 
[01/15 04:48:17    457s] Via Layer Id 39 is WT 
[01/15 04:48:17    457s] Via Layer Id 40 is WA 
[01/15 04:48:17    457s] Via Layer Id 41 is YR 
[01/15 04:48:17    457s] Via Layer Id 42 is XD 
[01/15 04:48:17    457s] Via Layer Id 43 is VV 
[01/15 04:48:17    457s] 
[01/15 04:48:17    457s] Trim Metal Layers:
[01/15 04:48:17    457s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer m1 
[01/15 04:48:17    457s] Generating auto layer map file.
[01/15 04:48:17    457s]  lef via Layer Id 1 mapped to tech Id 6 of Layer v1 
[01/15 04:48:17    457s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer m2 
[01/15 04:48:17    457s]  lef via Layer Id 2 mapped to tech Id 8 of Layer ay 
[01/15 04:48:17    457s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer c1 
[01/15 04:48:17    457s]  lef via Layer Id 3 mapped to tech Id 10 of Layer a1 
[01/15 04:48:17    457s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer c2 
[01/15 04:48:17    457s]  lef via Layer Id 4 mapped to tech Id 12 of Layer a2 
[01/15 04:48:17    457s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer c3 
[01/15 04:48:17    457s]  lef via Layer Id 5 mapped to tech Id 14 of Layer a3 
[01/15 04:48:17    457s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer c4 
[01/15 04:48:17    457s]  lef via Layer Id 6 mapped to tech Id 16 of Layer wt 
[01/15 04:48:17    457s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer ba 
[01/15 04:48:17    457s]  lef via Layer Id 7 mapped to tech Id 18 of Layer wa 
[01/15 04:48:17    457s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer bb 
[01/15 04:48:17    457s]  lef via Layer Id 8 mapped to tech Id 20 of Layer yr 
[01/15 04:48:17    457s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer ja 
[01/15 04:48:17    457s]  lef via Layer Id 9 mapped to tech Id 22 of Layer xd 
[01/15 04:48:17    457s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer jb 
[01/15 04:48:17    457s]  lef via Layer Id 10 mapped to tech Id 24 of Layer vv 
[01/15 04:48:17    457s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer lb 
[01/15 04:48:17    457s] Metal Layer Id 1 mapped to 5 
[01/15 04:48:17    457s] Via Layer Id 1 mapped to 6 
[01/15 04:48:17    457s] Metal Layer Id 2 mapped to 7 
[01/15 04:48:17    457s] Via Layer Id 2 mapped to 8 
[01/15 04:48:17    457s] Metal Layer Id 3 mapped to 9 
[01/15 04:48:17    457s] Via Layer Id 3 mapped to 10 
[01/15 04:48:17    457s] Metal Layer Id 4 mapped to 11 
[01/15 04:48:17    457s] Via Layer Id 4 mapped to 12 
[01/15 04:48:17    457s] Metal Layer Id 5 mapped to 13 
[01/15 04:48:17    457s] Via Layer Id 5 mapped to 14 
[01/15 04:48:17    457s] Metal Layer Id 6 mapped to 15 
[01/15 04:48:17    457s] Via Layer Id 6 mapped to 16 
[01/15 04:48:17    457s] Metal Layer Id 7 mapped to 17 
[01/15 04:48:17    457s] Via Layer Id 7 mapped to 18 
[01/15 04:48:17    457s] Metal Layer Id 8 mapped to 19 
[01/15 04:48:17    457s] Via Layer Id 8 mapped to 20 
[01/15 04:48:17    457s] Metal Layer Id 9 mapped to 21 
[01/15 04:48:17    457s] Via Layer Id 9 mapped to 22 
[01/15 04:48:17    457s] Metal Layer Id 10 mapped to 23 
[01/15 04:48:17    457s] Via Layer Id 10 mapped to 24 
[01/15 04:48:17    457s] Metal Layer Id 11 mapped to 25 
[01/15 04:48:18    459s] Metal Layer Id 1 is M1 
[01/15 04:48:18    459s] Metal Layer Id 2 is M2 
[01/15 04:48:18    459s] Metal Layer Id 3 is C1 
[01/15 04:48:18    459s] Metal Layer Id 4 is C2 
[01/15 04:48:18    459s] Metal Layer Id 5 is C3 
[01/15 04:48:18    459s] Metal Layer Id 6 is C4 
[01/15 04:48:18    459s] Metal Layer Id 7 is BA 
[01/15 04:48:18    459s] Metal Layer Id 8 is BB 
[01/15 04:48:18    459s] Metal Layer Id 9 is JA 
[01/15 04:48:18    459s] Metal Layer Id 10 is JB 
[01/15 04:48:18    459s] Metal Layer Id 11 is LB 
[01/15 04:48:18    459s] Via Layer Id 33 is CA 
[01/15 04:48:18    459s] Via Layer Id 34 is V1 
[01/15 04:48:18    459s] Via Layer Id 35 is AY 
[01/15 04:48:18    459s] Via Layer Id 36 is A1 
[01/15 04:48:18    459s] Via Layer Id 37 is A2 
[01/15 04:48:18    459s] Via Layer Id 38 is A3 
[01/15 04:48:18    459s] Via Layer Id 39 is WT 
[01/15 04:48:18    459s] Via Layer Id 40 is WA 
[01/15 04:48:18    459s] Via Layer Id 41 is YR 
[01/15 04:48:18    459s] Via Layer Id 42 is XD 
[01/15 04:48:18    459s] Via Layer Id 43 is VV 
[01/15 04:48:18    459s] 
[01/15 04:48:18    459s] Trim Metal Layers:
[01/15 04:48:18    459s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer m1 
[01/15 04:48:18    459s] Generating auto layer map file.
[01/15 04:48:18    459s]  lef via Layer Id 1 mapped to tech Id 6 of Layer v1 
[01/15 04:48:18    459s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer m2 
[01/15 04:48:18    459s]  lef via Layer Id 2 mapped to tech Id 8 of Layer ay 
[01/15 04:48:18    459s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer c1 
[01/15 04:48:18    459s]  lef via Layer Id 3 mapped to tech Id 10 of Layer a1 
[01/15 04:48:18    459s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer c2 
[01/15 04:48:18    459s]  lef via Layer Id 4 mapped to tech Id 12 of Layer a2 
[01/15 04:48:18    459s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer c3 
[01/15 04:48:18    459s]  lef via Layer Id 5 mapped to tech Id 14 of Layer a3 
[01/15 04:48:18    459s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer c4 
[01/15 04:48:18    459s]  lef via Layer Id 6 mapped to tech Id 16 of Layer wt 
[01/15 04:48:18    459s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer ba 
[01/15 04:48:18    459s]  lef via Layer Id 7 mapped to tech Id 18 of Layer wa 
[01/15 04:48:18    459s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer bb 
[01/15 04:48:18    459s]  lef via Layer Id 8 mapped to tech Id 20 of Layer yr 
[01/15 04:48:18    459s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer ja 
[01/15 04:48:18    459s]  lef via Layer Id 9 mapped to tech Id 22 of Layer xd 
[01/15 04:48:18    459s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer jb 
[01/15 04:48:18    459s]  lef via Layer Id 10 mapped to tech Id 24 of Layer vv 
[01/15 04:48:18    459s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer lb 
[01/15 04:48:18    459s] Metal Layer Id 1 mapped to 5 
[01/15 04:48:18    459s] Via Layer Id 1 mapped to 6 
[01/15 04:48:18    459s] Metal Layer Id 2 mapped to 7 
[01/15 04:48:18    459s] Via Layer Id 2 mapped to 8 
[01/15 04:48:18    459s] Metal Layer Id 3 mapped to 9 
[01/15 04:48:18    459s] Via Layer Id 3 mapped to 10 
[01/15 04:48:18    459s] Metal Layer Id 4 mapped to 11 
[01/15 04:48:18    459s] Via Layer Id 4 mapped to 12 
[01/15 04:48:18    459s] Metal Layer Id 5 mapped to 13 
[01/15 04:48:18    459s] Via Layer Id 5 mapped to 14 
[01/15 04:48:18    459s] Metal Layer Id 6 mapped to 15 
[01/15 04:48:18    459s] Via Layer Id 6 mapped to 16 
[01/15 04:48:18    459s] Metal Layer Id 7 mapped to 17 
[01/15 04:48:18    459s] Via Layer Id 7 mapped to 18 
[01/15 04:48:18    459s] Metal Layer Id 8 mapped to 19 
[01/15 04:48:18    459s] Via Layer Id 8 mapped to 20 
[01/15 04:48:18    459s] Metal Layer Id 9 mapped to 21 
[01/15 04:48:18    459s] Via Layer Id 9 mapped to 22 
[01/15 04:48:18    459s] Metal Layer Id 10 mapped to 23 
[01/15 04:48:18    459s] Via Layer Id 10 mapped to 24 
[01/15 04:48:18    459s] Metal Layer Id 11 mapped to 25 
[01/15 04:48:19    459s] Completed (cpu: 0:00:05.6 real: 0:00:06.0)
[01/15 04:48:19    459s] % Begin Load power constraints ... (date=01/15 04:48:19, mem=4398.6M)
[01/15 04:48:19    459s] source /home/shitongg/IL2225/SiLagoNN/phy/db/flat/drra_wrapper.dat/drra_wrapper_power_constraints.tcl
[01/15 04:48:19    459s] 'set_default_switching_activity' finished successfully.
[01/15 04:48:19    459s] % End Load power constraints ... (date=01/15 04:48:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=4399.5M, current mem=4399.5M)
[01/15 04:48:21    461s] % Begin load AAE data ... (date=01/15 04:48:21, mem=4430.4M)
[01/15 04:48:25    465s] AAE DB initialization (MEM=5404.84 CPU=0:00:03.3 REAL=0:00:03.0) 
[01/15 04:48:25    465s] % End load AAE data ... (date=01/15 04:48:25, total cpu=0:00:04.4, real=0:00:04.0, peak res=4683.6M, current mem=4683.6M)
[01/15 04:48:25    466s] Restoring CCOpt config...
[01/15 04:48:25    466s] 
[01/15 04:48:25    466s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[01/15 04:48:25    466s] Summary for sequential cells identification: 
[01/15 04:48:25    466s]   Identified SBFF number: 75
[01/15 04:48:25    466s]   Identified MBFF number: 0
[01/15 04:48:25    466s]   Identified SB Latch number: 0
[01/15 04:48:25    466s]   Identified MB Latch number: 0
[01/15 04:48:25    466s]   Not identified SBFF number: 0
[01/15 04:48:25    466s]   Not identified MBFF number: 0
[01/15 04:48:25    466s]   Not identified SB Latch number: 0
[01/15 04:48:25    466s]   Not identified MB Latch number: 0
[01/15 04:48:25    466s]   Number of sequential cells which are not FFs: 26
[01/15 04:48:25    466s]  Visiting view : AVF_RCWORST
[01/15 04:48:25    466s]    : PowerDomain = none : Weighted F : unweighted  = 10.60 (1.000) with rcCorner = 0
[01/15 04:48:25    466s]    : PowerDomain = none : Weighted F : unweighted  = 7.90 (1.000) with rcCorner = -1
[01/15 04:48:25    466s]  Visiting view : AVF_RCBEST
[01/15 04:48:25    466s]    : PowerDomain = none : Weighted F : unweighted  = 7.70 (1.000) with rcCorner = 1
[01/15 04:48:25    466s]    : PowerDomain = none : Weighted F : unweighted  = 5.60 (1.000) with rcCorner = -1
[01/15 04:48:25    466s]  Visiting view : AVF_RCTYP
[01/15 04:48:25    466s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 2
[01/15 04:48:25    466s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[01/15 04:48:25    466s] 
[01/15 04:48:25    466s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[01/15 04:48:25    466s]   Extracting original clock gating for clk...
[01/15 04:48:28    468s]     clock_tree clk contains 78175 sinks and 0 clock gates.
[01/15 04:48:28    468s]   Extracting original clock gating for clk done.
[01/15 04:48:28    469s]   The skew group clk/functional was created. It contains 78175 sinks and 1 sources.
[01/15 04:48:29    469s]   The skew group clk/functional was created. It contains 78175 sinks and 1 sources.
[01/15 04:48:29    469s] Restoring CCOpt config done.
[01/15 04:48:29    469s] 
[01/15 04:48:29    469s] TimeStamp Deleting Cell Server Begin ...
[01/15 04:48:29    469s] 
[01/15 04:48:29    469s] TimeStamp Deleting Cell Server End ...
[01/15 04:48:29    469s] 
[01/15 04:48:29    469s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[01/15 04:48:29    469s] Summary for sequential cells identification: 
[01/15 04:48:29    469s]   Identified SBFF number: 75
[01/15 04:48:29    469s]   Identified MBFF number: 0
[01/15 04:48:29    469s]   Identified SB Latch number: 0
[01/15 04:48:29    469s]   Identified MB Latch number: 0
[01/15 04:48:29    469s]   Not identified SBFF number: 0
[01/15 04:48:29    469s]   Not identified MBFF number: 0
[01/15 04:48:29    469s]   Not identified SB Latch number: 0
[01/15 04:48:29    469s]   Not identified MB Latch number: 0
[01/15 04:48:29    469s]   Number of sequential cells which are not FFs: 26
[01/15 04:48:29    469s] Total number of combinational cells: 808
[01/15 04:48:29    469s] Total number of sequential cells: 101
[01/15 04:48:29    469s] Total number of tristate cells: 4
[01/15 04:48:29    469s] Total number of level shifter cells: 0
[01/15 04:48:29    469s] Total number of power gating cells: 0
[01/15 04:48:29    469s] Total number of isolation cells: 0
[01/15 04:48:29    469s] Total number of power switch cells: 0
[01/15 04:48:29    469s] Total number of pulse generator cells: 0
[01/15 04:48:29    469s] Total number of always on buffers: 0
[01/15 04:48:29    469s] Total number of retention cells: 0
[01/15 04:48:29    469s] Total number of physical cells: 46
[01/15 04:48:29    469s] List of usable buffers: SC8T_BUFX0P5_A_CSC28L SC8T_BUFX0P5_CSC28L SC8T_BUFX10_CSC28L SC8T_BUFX12_CSC28L SC8T_BUFX16_CSC28L SC8T_BUFX1P5_CSC28L SC8T_BUFX1_A_CSC28L SC8T_BUFX1_MR_CSC28L SC8T_BUFX1_CSC28L SC8T_BUFX20_CSC28L SC8T_BUFX24_CSC28L SC8T_BUFX2_CSC28L SC8T_BUFX3_CSC28L SC8T_BUFX4_MR_CSC28L SC8T_BUFX4_CSC28L SC8T_BUFX6_CSC28L SC8T_BUFX8_CSC28L SC8T_CKBUFX10_CSC28L SC8T_CKBUFX12_CSC28L SC8T_CKBUFX16_CSC28L SC8T_CKBUFX1_MR_CSC28L SC8T_CKBUFX1_CSC28L SC8T_CKBUFX20_CSC28L SC8T_CKBUFX24_CSC28L SC8T_CKBUFX2_CSC28L SC8T_CKBUFX4_CSC28L[01/15 04:48:29    469s] 
[01/15 04:48:29    469s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
 SC8T_CKBUFX6_CSC28L SC8T_CKBUFX8_CSC28L
[01/15 04:48:29    469s] Total number of usable buffers: 28
[01/15 04:48:29    469s] List of unusable buffers:
[01/15 04:48:29    469s] Total number of unusable buffers: 0
[01/15 04:48:29    469s] List of usable inverters: SC8T_INVX0P5_CSC28L SC8T_INVX10_CSC28L SC8T_INVX12_CSC28L SC8T_INVX16_CSC28L SC8T_INVX1P5_CSC28L SC8T_INVX1_3CPP_CSC28L SC8T_INVX1_MR_CSC28L SC8T_INVX1_CSC28L SC8T_INVX20_CSC28L SC8T_INVX24_CSC28L SC8T_INVX2_CSC28L SC8T_INVX3_CSC28L SC8T_INVX4_CSC28L SC8T_INVX6_CSC28L SC8T_INVX8_CSC28L SC8T_CKINVX10_CSC28L SC8T_CKINVX12_CSC28L SC8T_CKINVX16_CSC28L SC8T_CKINVX1_MR_CSC28L SC8T_CKINVX1_CSC28L SC8T_CKINVX20_CSC28L SC8T_CKINVX24_CSC28L SC8T_CKINVX2_CSC28L SC8T_CKINVX4_CSC28L SC8T_CKINVX6_CSC28L SC8T_CKINVX8_CSC28L
[01/15 04:48:29    469s] Total number of usable inverters: 26
[01/15 04:48:29    469s] List of unusable inverters:
[01/15 04:48:29    469s] Total number of unusable inverters: 0
[01/15 04:48:29    469s] List of identified usable delay cells: SC8T_DLY100X1_CSC28L SC8T_DLY40X1_CSC28L SC8T_DLY60X1_CSC28L SC8T_DLY80X1_CSC28L
[01/15 04:48:29    469s] Total number of identified usable delay cells: 4
[01/15 04:48:29    469s] List of identified unusable delay cells:
[01/15 04:48:29    469s] Total number of identified unusable delay cells: 0
[01/15 04:48:29    469s] 
[01/15 04:48:29    469s] TimeStamp Deleting Cell Server Begin ...
[01/15 04:48:29    469s] 
[01/15 04:48:29    469s] TimeStamp Deleting Cell Server End ...
[01/15 04:48:29    469s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
[01/15 04:48:29    469s] timing_enable_separate_device_slew_effect_sensitivities
[01/15 04:48:29    470s] #% End load design ... (date=01/15 04:48:29, total cpu=0:07:28, real=0:05:24, peak res=4830.5M, current mem=4755.3M)
[01/15 04:48:29    470s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/15 04:48:30    471s] 
[01/15 04:48:30    471s] *** Summary of all messages that are not suppressed in this session:
[01/15 04:48:30    471s] Severity  ID               Count  Summary                                  
[01/15 04:48:30    471s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/15 04:48:30    471s] WARNING   IMPLF-201          944  Pin '%s' in macro '%s' has no ANTENNADIF...
[01/15 04:48:30    471s] WARNING   IMPLF-378            6  The spacing for cell edge type '%s' and ...
[01/15 04:48:30    471s] WARNING   IMPDBTCL-321         1  The attribute '%s' still works but will ...
[01/15 04:48:30    471s] WARNING   NRFL-374             6  %s spacing table is not monotonically in...
[01/15 04:48:30    471s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[01/15 04:48:30    471s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[01/15 04:48:30    471s] WARNING   TECHLIB-302        141  No function defined for cell '%s'. The c...
[01/15 04:48:30    471s] *** Message Summary: 1103 warning(s), 0 error(s)
[01/15 04:48:30    471s] 
[01/15 04:48:30    471s] 0
[01/15 04:48:30    471s] @innovus 2> report_power > ../rpt/flat/drra_wrapper_power.rpt

[01/15 04:51:39    472s] env CDS_WORKAREA is set to /home/shitongg/IL2225/SiLagoNN/phy/scr
[01/15 04:51:42    475s] 
[01/15 04:51:42    475s] Trim Metal Layers:
[01/15 04:51:45    478s] LayerId::1 widthSet size::1
[01/15 04:51:45    478s] LayerId::2 widthSet size::1
[01/15 04:51:45    478s] LayerId::3 widthSet size::1
[01/15 04:51:45    478s] LayerId::4 widthSet size::1
[01/15 04:51:45    478s] LayerId::5 widthSet size::1
[01/15 04:51:45    478s] LayerId::6 widthSet size::1
[01/15 04:51:45    478s] LayerId::7 widthSet size::1
[01/15 04:51:45    478s] LayerId::8 widthSet size::1
[01/15 04:51:45    478s] LayerId::9 widthSet size::1
[01/15 04:51:45    478s] LayerId::10 widthSet size::1
[01/15 04:51:45    478s] LayerId::11 widthSet size::1
[01/15 04:51:45    478s] eee: pegSigSF::1.070000
[01/15 04:51:47    480s] eee: l::1 avDens::0.006911 usedTrk::5990.489061 availTrk::866764.868447 sigTrk::5990.489061
[01/15 04:51:47    480s] eee: l::2 avDens::0.191697 usedTrk::217610.144816 availTrk::1135176.024957 sigTrk::217610.144816
[01/15 04:51:47    480s] eee: l::3 avDens::0.290158 usedTrk::288084.530433 availTrk::992853.333333 sigTrk::288084.530433
[01/15 04:51:47    480s] eee: l::4 avDens::0.317786 usedTrk::314905.050420 availTrk::990933.333333 sigTrk::314905.050420
[01/15 04:51:47    480s] eee: l::5 avDens::0.368594 usedTrk::362709.739020 availTrk::984035.555556 sigTrk::362709.739020
[01/15 04:51:47    480s] eee: l::6 avDens::0.280550 usedTrk::259931.624124 availTrk::926506.666667 sigTrk::259931.624124
[01/15 04:51:47    480s] eee: l::7 avDens::0.344894 usedTrk::140447.120524 availTrk::407217.777778 sigTrk::140447.160369
[01/15 04:51:47    480s] eee: l::8 avDens::0.116684 usedTrk::43358.825770 availTrk::371591.111111 sigTrk::43358.825770
[01/15 04:51:47    480s] eee: l::9 avDens::0.355762 usedTrk::16853.962809 availTrk::47374.222222 sigTrk::16856.107030
[01/15 04:51:47    480s] eee: l::10 avDens::0.244524 usedTrk::8297.719997 availTrk::33934.222222 sigTrk::8297.882029
[01/15 04:51:47    480s] eee: l::11 avDens::0.432820 usedTrk::168.511405 availTrk::389.333333 sigTrk::168.733749
[01/15 04:51:47    480s] {RT rc_worst 0 11 11 {7 0} {9 0} {10 0} 3}
[01/15 04:51:48    481s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.422001 uaWl=0.980912 uaWlH=0.664492 aWlH=0.017860 lMod=0 pMax=0.921900 pMod=77 wcR=0.665400 newSi=0.001800 wHLS=1.703762 siPrev=0 viaL=0.000000 crit=0.026841 shortMod=0.134205 fMod=0.006710 
[01/15 04:52:54    547s] Topological Sorting (REAL = 0:00:03.0, MEM = 6079.2M, InitMEM = 6073.2M)
[01/15 04:53:02    556s] Start AAE Lib Loading. (MEM=6117.75)
[01/15 04:53:03    556s] End AAE Lib Loading. (MEM=6166.45 CPU=0:00:00.1 Real=0:00:01.0)
[01/15 04:53:04    557s] End AAE Lib Interpolated Model. (MEM=6166.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/15 04:59:37    955s] End Timing Check Calculation. (CPU Time=0:00:07.1, Real Time=0:00:07.0)
[01/15 04:59:39    957s] *** CDM Built up (cpu=0:08:02  real=0:07:57  mem= 6907.3M) ***
[01/15 05:04:46   1266s] *



[01/15 05:04:46   1266s] Total Power
[01/15 05:04:46   1266s] -----------------------------------------------------------------------------------------
[01/15 05:04:46   1266s] Total Internal Power:       38.40795645 	   47.7331%
[01/15 05:04:46   1266s] Total Switching Power:      37.38675803 	   46.4639%
[01/15 05:04:46   1266s] Total Leakage Power:         4.66931405 	    5.8030%
[01/15 05:04:46   1266s] Total Power:                80.46402853
[01/15 05:04:46   1266s] -----------------------------------------------------------------------------------------
[01/15 05:04:51   1271s] 1
[01/15 05:04:51   1271s] @innovus 3> 

[01/15 05:04:51   1271s] @innovus 3> exit

[01/15 05:05:27   1271s] *** Memory Usage v#1 (Current mem = 7521.758M, initial mem = 494.961M) ***
[01/15 05:05:27   1271s] 
[01/15 05:05:27   1271s] *** Summary of all messages that are not suppressed in this session:
[01/15 05:05:27   1271s] Severity  ID               Count  Summary                                  
[01/15 05:05:27   1271s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/15 05:05:27   1271s] WARNING   IMPLF-201          944  Pin '%s' in macro '%s' has no ANTENNADIF...
[01/15 05:05:27   1271s] WARNING   IMPLF-378            6  The spacing for cell edge type '%s' and ...
[01/15 05:05:27   1271s] WARNING   IMPDBTCL-321         1  The attribute '%s' still works but will ...
[01/15 05:05:27   1271s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[01/15 05:05:27   1271s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[01/15 05:05:27   1271s] WARNING   NRFL-374             6  %s spacing table is not monotonically in...
[01/15 05:05:27   1271s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[01/15 05:05:27   1271s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[01/15 05:05:27   1271s] WARNING   TECHLIB-302        141  No function defined for cell '%s'. The c...
[01/15 05:05:27   1271s] *** Message Summary: 1105 warning(s), 0 error(s)
[01/15 05:05:27   1271s] 
[01/15 05:05:27   1271s] --- Ending "Innovus" (totcpu=0:21:12, real=0:23:06, mem=7521.8M) ---
