
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _125094_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.24    0.24 ^ input external delay
    65  115.46    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.24 ^ _125094_/RN (DFFR_X1)
                                  0.24   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _125094_/CK (DFFR_X1)
                          0.18    0.18   library removal time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)


Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CK (DFF_X1)
     2    2.56    0.01    0.08    0.08 v dqnr_doe$_DFFE_PP_/Q (DFF_X1)
                                         dc_diff_doe (net)
                  0.01    0.00    0.08 v rle.ddstrb$_DFF_P_/D (DFF_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rle.ddstrb$_DFF_P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.24    0.24 ^ input external delay
    65  115.46    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.24 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SN (DFFS_X1)
                                  0.24   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CK (DFFS_X1)
                          0.04    1.24   library recovery time
                                  1.24   data required time
-----------------------------------------------------------------------------
                                  1.24   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  1.00   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_6.dct_unit_2.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
    10   26.73    0.03    0.15    0.15 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.03    0.00    0.15 ^ _068764_/A (BUF_X1)
     5    6.98    0.02    0.04    0.19 ^ _068764_/Z (BUF_X1)
                                         _004529_ (net)
                  0.02    0.00    0.19 ^ _068765_/A (INV_X1)
     2    3.00    0.01    0.01    0.21 v _068765_/ZN (INV_X1)
                                         _004530_ (net)
                  0.01    0.00    0.21 v _068766_/A (BUF_X2)
    10   14.66    0.01    0.03    0.24 v _068766_/Z (BUF_X2)
                                         _004531_ (net)
                  0.01    0.00    0.24 v _068767_/A (BUF_X2)
    10   13.07    0.01    0.03    0.27 v _068767_/Z (BUF_X2)
                                         _004532_ (net)
                  0.01    0.00    0.27 v _068768_/A1 (NOR2_X1)
     5   12.59    0.07    0.08    0.35 ^ _068768_/ZN (NOR2_X1)
                                         _044583_ (net)
                  0.07    0.00    0.35 ^ _075654_/A (XNOR2_X1)
     1    1.70    0.02    0.05    0.40 ^ _075654_/ZN (XNOR2_X1)
                                         _006315_ (net)
                  0.02    0.00    0.40 ^ _075655_/A (INV_X1)
     1    3.06    0.01    0.01    0.42 v _075655_/ZN (INV_X1)
                                         _062176_ (net)
                  0.01    0.00    0.42 v _122758_/A (HA_X1)
     1    2.94    0.01    0.03    0.45 v _122758_/CO (HA_X1)
                                         _062177_ (net)
                  0.01    0.00    0.45 v _068776_/A (AOI21_X2)
     4   11.76    0.04    0.06    0.50 ^ _068776_/ZN (AOI21_X2)
                                         _044482_ (net)
                  0.04    0.00    0.50 ^ _117223_/B (FA_X1)
     1    2.66    0.02    0.10    0.61 v _117223_/S (FA_X1)
                                         _044484_ (net)
                  0.02    0.00    0.61 v _117225_/CI (FA_X1)
     1    1.70    0.01    0.11    0.72 ^ _117225_/S (FA_X1)
                                         _044490_ (net)
                  0.01    0.00    0.72 ^ _077255_/A (INV_X1)
     1    2.66    0.01    0.01    0.73 v _077255_/ZN (INV_X1)
                                         _044493_ (net)
                  0.01    0.00    0.73 v _117226_/CI (FA_X1)
     1    3.45    0.01    0.11    0.84 ^ _117226_/S (FA_X1)
                                         _044495_ (net)
                  0.01    0.00    0.84 ^ _122761_/B (HA_X1)
     1    0.97    0.02    0.04    0.88 ^ _122761_/S (HA_X1)
                                         _062185_ (net)
                  0.02    0.00    0.88 ^ _090862_/A (BUF_X1)
     4    7.55    0.02    0.04    0.92 ^ _090862_/Z (BUF_X1)
                                         _017058_ (net)
                  0.02    0.00    0.92 ^ _090875_/A (INV_X1)
     3    4.41    0.01    0.01    0.94 v _090875_/ZN (INV_X1)
                                         _017070_ (net)
                  0.01    0.00    0.94 v _104484_/A2 (NOR3_X1)
     1    1.68    0.03    0.04    0.98 ^ _104484_/ZN (NOR3_X1)
                                         _029393_ (net)
                  0.03    0.00    0.98 ^ _104485_/B2 (AOI21_X1)
     2    3.59    0.01    0.02    1.01 v _104485_/ZN (AOI21_X1)
                                         _029394_ (net)
                  0.01    0.00    1.01 v _104502_/B1 (OAI21_X1)
     2    5.36    0.04    0.05    1.05 ^ _104502_/ZN (OAI21_X1)
                                         _029409_ (net)
                  0.04    0.00    1.05 ^ _104532_/B1 (AOI21_X2)
     3    4.38    0.01    0.02    1.07 v _104532_/ZN (AOI21_X2)
                                         _029437_ (net)
                  0.01    0.00    1.07 v _104547_/A1 (OR2_X1)
     1    1.56    0.01    0.05    1.12 v _104547_/ZN (OR2_X1)
                                         _029450_ (net)
                  0.01    0.00    1.12 v _104558_/A1 (NAND3_X1)
     1    1.59    0.01    0.02    1.14 ^ _104558_/ZN (NAND3_X1)
                                         _029461_ (net)
                  0.01    0.00    1.14 ^ _104561_/A1 (NAND3_X1)
     1    1.53    0.01    0.02    1.15 v _104561_/ZN (NAND3_X1)
                                         _029464_ (net)
                  0.01    0.00    1.15 v _104563_/A1 (NAND2_X1)
     1    1.14    0.01    0.01    1.17 ^ _104563_/ZN (NAND2_X1)
                                         _002428_ (net)
                  0.01    0.00    1.17 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_2.macu.mult_res[18]$_DFFE_PP_/D (DFF_X1)
                                  1.17   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_2.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X1)
                         -0.03    1.17   library setup time
                                  1.17   data required time
-----------------------------------------------------------------------------
                                  1.17   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.24    0.24 ^ input external delay
    65  115.46    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.24 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SN (DFFS_X1)
                                  0.24   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CK (DFFS_X1)
                          0.04    1.24   library recovery time
                                  1.24   data required time
-----------------------------------------------------------------------------
                                  1.24   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  1.00   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_6.dct_unit_2.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
    10   26.73    0.03    0.15    0.15 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.03    0.00    0.15 ^ _068764_/A (BUF_X1)
     5    6.98    0.02    0.04    0.19 ^ _068764_/Z (BUF_X1)
                                         _004529_ (net)
                  0.02    0.00    0.19 ^ _068765_/A (INV_X1)
     2    3.00    0.01    0.01    0.21 v _068765_/ZN (INV_X1)
                                         _004530_ (net)
                  0.01    0.00    0.21 v _068766_/A (BUF_X2)
    10   14.66    0.01    0.03    0.24 v _068766_/Z (BUF_X2)
                                         _004531_ (net)
                  0.01    0.00    0.24 v _068767_/A (BUF_X2)
    10   13.07    0.01    0.03    0.27 v _068767_/Z (BUF_X2)
                                         _004532_ (net)
                  0.01    0.00    0.27 v _068768_/A1 (NOR2_X1)
     5   12.59    0.07    0.08    0.35 ^ _068768_/ZN (NOR2_X1)
                                         _044583_ (net)
                  0.07    0.00    0.35 ^ _075654_/A (XNOR2_X1)
     1    1.70    0.02    0.05    0.40 ^ _075654_/ZN (XNOR2_X1)
                                         _006315_ (net)
                  0.02    0.00    0.40 ^ _075655_/A (INV_X1)
     1    3.06    0.01    0.01    0.42 v _075655_/ZN (INV_X1)
                                         _062176_ (net)
                  0.01    0.00    0.42 v _122758_/A (HA_X1)
     1    2.94    0.01    0.03    0.45 v _122758_/CO (HA_X1)
                                         _062177_ (net)
                  0.01    0.00    0.45 v _068776_/A (AOI21_X2)
     4   11.76    0.04    0.06    0.50 ^ _068776_/ZN (AOI21_X2)
                                         _044482_ (net)
                  0.04    0.00    0.50 ^ _117223_/B (FA_X1)
     1    2.66    0.02    0.10    0.61 v _117223_/S (FA_X1)
                                         _044484_ (net)
                  0.02    0.00    0.61 v _117225_/CI (FA_X1)
     1    1.70    0.01    0.11    0.72 ^ _117225_/S (FA_X1)
                                         _044490_ (net)
                  0.01    0.00    0.72 ^ _077255_/A (INV_X1)
     1    2.66    0.01    0.01    0.73 v _077255_/ZN (INV_X1)
                                         _044493_ (net)
                  0.01    0.00    0.73 v _117226_/CI (FA_X1)
     1    3.45    0.01    0.11    0.84 ^ _117226_/S (FA_X1)
                                         _044495_ (net)
                  0.01    0.00    0.84 ^ _122761_/B (HA_X1)
     1    0.97    0.02    0.04    0.88 ^ _122761_/S (HA_X1)
                                         _062185_ (net)
                  0.02    0.00    0.88 ^ _090862_/A (BUF_X1)
     4    7.55    0.02    0.04    0.92 ^ _090862_/Z (BUF_X1)
                                         _017058_ (net)
                  0.02    0.00    0.92 ^ _090875_/A (INV_X1)
     3    4.41    0.01    0.01    0.94 v _090875_/ZN (INV_X1)
                                         _017070_ (net)
                  0.01    0.00    0.94 v _104484_/A2 (NOR3_X1)
     1    1.68    0.03    0.04    0.98 ^ _104484_/ZN (NOR3_X1)
                                         _029393_ (net)
                  0.03    0.00    0.98 ^ _104485_/B2 (AOI21_X1)
     2    3.59    0.01    0.02    1.01 v _104485_/ZN (AOI21_X1)
                                         _029394_ (net)
                  0.01    0.00    1.01 v _104502_/B1 (OAI21_X1)
     2    5.36    0.04    0.05    1.05 ^ _104502_/ZN (OAI21_X1)
                                         _029409_ (net)
                  0.04    0.00    1.05 ^ _104532_/B1 (AOI21_X2)
     3    4.38    0.01    0.02    1.07 v _104532_/ZN (AOI21_X2)
                                         _029437_ (net)
                  0.01    0.00    1.07 v _104547_/A1 (OR2_X1)
     1    1.56    0.01    0.05    1.12 v _104547_/ZN (OR2_X1)
                                         _029450_ (net)
                  0.01    0.00    1.12 v _104558_/A1 (NAND3_X1)
     1    1.59    0.01    0.02    1.14 ^ _104558_/ZN (NAND3_X1)
                                         _029461_ (net)
                  0.01    0.00    1.14 ^ _104561_/A1 (NAND3_X1)
     1    1.53    0.01    0.02    1.15 v _104561_/ZN (NAND3_X1)
                                         _029464_ (net)
                  0.01    0.00    1.15 v _104563_/A1 (NAND2_X1)
     1    1.14    0.01    0.01    1.17 ^ _104563_/ZN (NAND2_X1)
                                         _002428_ (net)
                  0.01    0.00    1.17 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_2.macu.mult_res[18]$_DFFE_PP_/D (DFF_X1)
                                  1.17   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ fdct_zigzag.dct_mod.dct_block_6.dct_unit_2.macu.mult_res[18]$_DFFE_PP_/CK (DFF_X1)
                         -0.03    1.17   library setup time
                                  1.17   data required time
-----------------------------------------------------------------------------
                                  1.17   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.39e-02   9.16e-03   3.47e-04   5.34e-02  15.3%
Combinational          1.63e-01   1.32e-01   1.62e-03   2.96e-01  84.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.07e-01   1.41e-01   1.96e-03   3.50e-01 100.0%
                          59.1%      40.3%       0.6%
