{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 4 -x 1160 -y 60 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 4 -x 1160 -y 80 -defaultsOSRD
preplace port sys_clock -pg 1 -lvl 0 -x 0 -y 700 -defaultsOSRD
preplace port ODATA0 -pg 1 -lvl 4 -x 1160 -y 330 -defaultsOSRD
preplace port ODATA1 -pg 1 -lvl 4 -x 1160 -y 350 -defaultsOSRD
preplace port RDY -pg 1 -lvl 4 -x 1160 -y 370 -defaultsOSRD
preplace port IDATA -pg 1 -lvl 0 -x 0 -y 490 -defaultsOSRD
preplace port DEBUG0 -pg 1 -lvl 4 -x 1160 -y 450 -defaultsOSRD
preplace port DEBUG1 -pg 1 -lvl 4 -x 1160 -y 0 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 230 -y 110 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 630 -y 280 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 230 -y 600 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 630 -y 570 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 2 -x 630 -y 690 -defaultsOSRD
preplace inst DD_AXI_PERIPH_wrapper_0 -pg 1 -lvl 3 -x 980 -y 350 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 30 0 460 30 830
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 700 430
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 470 500 850J
preplace netloc sys_clock_1 1 0 2 20J 710 480
preplace netloc Net 1 0 3 NJ 490 440J 40 820
preplace netloc clk_wiz_0_clk_out1 1 2 1 840 400n
preplace netloc clk_wiz_1_clk_out1 1 2 1 860 420n
preplace netloc DD_AXI_PERIPH_wrapper_0_ODATA0 1 3 1 1120J 330n
preplace netloc DD_AXI_PERIPH_wrapper_0_ODATA1 1 3 1 1130J 350n
preplace netloc DD_AXI_PERIPH_wrapper_0_RDY 1 3 1 1140J 370n
preplace netloc DD_AXI_PERIPH_wrapper_0_DEBUG0 1 3 1 1110 310n
preplace netloc DD_AXI_PERIPH_wrapper_0_DEBUG1 1 3 1 1100 0n
preplace netloc processing_system7_0_DDR 1 1 3 NJ 60 NJ 60 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 3 450J 50 NJ 50 1110J
preplace netloc S00_AXI_1 1 1 1 N 120
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 860 230n
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 860 250n
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 810 270n
preplace netloc axi_interconnect_0_M03_AXI 1 2 1 780 290n
preplace netloc axi_interconnect_0_M04_AXI 1 2 1 800 300n
preplace netloc axi_interconnect_0_M05_AXI 1 2 1 790 280n
levelinfo -pg 1 0 230 630 980 1160
pagesize -pg 1 -db -bbox -sgen -120 -20 1280 760
"
}
{
   "da_clkrst_cnt":"7",
   "da_ps7_cnt":"1"
}
