

================================================================
== Vitis HLS Report for 'pu_kernel_3_Pipeline_VITIS_LOOP_190_3'
================================================================
* Date:           Mon Sep  1 19:26:51 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.496 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_190_3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.25>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1"   --->   Operation 5 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %trunc_ln"   --->   Operation 6 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i30 0, i30 %j_1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc72.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = load i30 %j_1" [src/spmm_device_fpga.cpp:190->src/spmm_device_fpga.cpp:254]   --->   Operation 9 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.83ns)   --->   "%icmp_ln190 = icmp_eq  i30 %j, i30 %trunc_ln_read" [src/spmm_device_fpga.cpp:190->src/spmm_device_fpga.cpp:254]   --->   Operation 10 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.86ns)   --->   "%add_ln190 = add i30 %j, i30 1" [src/spmm_device_fpga.cpp:190->src/spmm_device_fpga.cpp:254]   --->   Operation 11 'add' 'add_ln190' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln190, void %for.inc72.split.i, void %for.inc75.i.loopexit.exitStub" [src/spmm_device_fpga.cpp:190->src/spmm_device_fpga.cpp:254]   --->   Operation 12 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln190 = zext i30 %j" [src/spmm_device_fpga.cpp:190->src/spmm_device_fpga.cpp:254]   --->   Operation 13 'zext' 'zext_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%resA_addr = getelementptr i32 %resA, i64 0, i64 %zext_ln190" [src/spmm_device_fpga.cpp:192->src/spmm_device_fpga.cpp:254]   --->   Operation 14 'getelementptr' 'resA_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.24ns)   --->   "%resA_load = load i16 %resA_addr" [src/spmm_device_fpga.cpp:192->src/spmm_device_fpga.cpp:254]   --->   Operation 15 'load' 'resA_load' <Predicate = (!icmp_ln190)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln190 = store i30 %add_ln190, i30 %j_1" [src/spmm_device_fpga.cpp:190->src/spmm_device_fpga.cpp:254]   --->   Operation 16 'store' 'store_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = (icmp_ln190)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln191 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_25" [src/spmm_device_fpga.cpp:191->src/spmm_device_fpga.cpp:254]   --->   Operation 17 'specpipeline' 'specpipeline_ln191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln190 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/spmm_device_fpga.cpp:190->src/spmm_device_fpga.cpp:254]   --->   Operation 18 'specloopname' 'specloopname_ln190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (1.24ns)   --->   "%resA_load = load i16 %resA_addr" [src/spmm_device_fpga.cpp:192->src/spmm_device_fpga.cpp:254]   --->   Operation 19 'load' 'resA_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%AU0_addr = getelementptr i32 %AU0, i64 0, i64 %zext_ln190" [src/spmm_device_fpga.cpp:192->src/spmm_device_fpga.cpp:254]   --->   Operation 20 'getelementptr' 'AU0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.24ns)   --->   "%store_ln192 = store i32 %resA_load, i16 %AU0_addr" [src/spmm_device_fpga.cpp:192->src/spmm_device_fpga.cpp:254]   --->   Operation 21 'store' 'store_ln192' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln190 = br void %for.inc72.i" [src/spmm_device_fpga.cpp:190->src/spmm_device_fpga.cpp:254]   --->   Operation 22 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ resA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ AU0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_1                (alloca       ) [ 010]
trunc_ln_read      (read         ) [ 000]
store_ln0          (store        ) [ 000]
br_ln0             (br           ) [ 000]
j                  (load         ) [ 000]
icmp_ln190         (icmp         ) [ 010]
add_ln190          (add          ) [ 000]
br_ln190           (br           ) [ 000]
zext_ln190         (zext         ) [ 011]
resA_addr          (getelementptr) [ 011]
store_ln190        (store        ) [ 000]
specpipeline_ln191 (specpipeline ) [ 000]
specloopname_ln190 (specloopname ) [ 000]
resA_load          (load         ) [ 000]
AU0_addr           (getelementptr) [ 000]
store_ln192        (store        ) [ 000]
br_ln190           (br           ) [ 000]
ret_ln0            (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="resA">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resA"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AU0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AU0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="j_1_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="trunc_ln_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="30" slack="0"/>
<pin id="32" dir="0" index="1" bw="30" slack="0"/>
<pin id="33" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="resA_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="30" slack="0"/>
<pin id="40" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="resA_addr/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="16" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="resA_load/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="AU0_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="30" slack="1"/>
<pin id="53" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AU0_addr/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="store_ln192_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln192/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln0_store_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="30" slack="0"/>
<pin id="66" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="j_load_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="30" slack="0"/>
<pin id="70" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="icmp_ln190_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="30" slack="0"/>
<pin id="73" dir="0" index="1" bw="30" slack="0"/>
<pin id="74" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln190/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="add_ln190_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="30" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln190/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="zext_ln190_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="30" slack="0"/>
<pin id="85" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln190/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln190_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="30" slack="0"/>
<pin id="90" dir="0" index="1" bw="30" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln190/1 "/>
</bind>
</comp>

<comp id="93" class="1005" name="j_1_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="30" slack="0"/>
<pin id="95" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="103" class="1005" name="zext_ln190_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="1"/>
<pin id="105" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln190 "/>
</bind>
</comp>

<comp id="108" class="1005" name="resA_addr_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="1"/>
<pin id="110" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="resA_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="6" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="34"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="14" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="43" pin="3"/><net_sink comp="56" pin=1"/></net>

<net id="62"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="75"><net_src comp="68" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="30" pin="2"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="68" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="86"><net_src comp="68" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="87"><net_src comp="83" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="92"><net_src comp="77" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="26" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="98"><net_src comp="93" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="99"><net_src comp="93" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="106"><net_src comp="83" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="111"><net_src comp="36" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="43" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AU0 | {2 }
 - Input state : 
	Port: pu_kernel.3_Pipeline_VITIS_LOOP_190_3 : trunc_ln | {1 }
	Port: pu_kernel.3_Pipeline_VITIS_LOOP_190_3 : resA | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j : 1
		icmp_ln190 : 2
		add_ln190 : 2
		br_ln190 : 3
		zext_ln190 : 2
		resA_addr : 3
		resA_load : 4
		store_ln190 : 3
	State 2
		store_ln192 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |      add_ln190_fu_77     |    0    |    37   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln190_fu_71     |    0    |    19   |
|----------|--------------------------|---------|---------|
|   read   | trunc_ln_read_read_fu_30 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln190_fu_83     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    56   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    j_1_reg_93    |   30   |
| resA_addr_reg_108|   16   |
|zext_ln190_reg_103|   64   |
+------------------+--------+
|       Total      |   110  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   56   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   110  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   110  |   65   |
+-----------+--------+--------+--------+
