================================================================================ 
Commit: f205dcfc431eb4a8b2db934aa69baf0a2120aea5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:45:28 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS ID minor version update to 2242.01
BIOS ID change from 2242.00 to 2242.01
Hsd-es-id: <No-HSD>
Original commit date: Tue Jun 12 11:41:03 2018 -0700
Change-Id: Ib6fa70d44b1e464df851976d034147d23f0687cb
Original commit hash: 3c76003379ae375b6bb935f61fef6140e7044339

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ea036e394940eb741e1ea73c233f4ccd7d8853cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:45:28 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "BIOS PCH Serial Io UART support Part 2 - Policy Changes"
This reverts commit f2a4607560f4e6e73260e668966419901ab9cf4c.
Hsd-es-id: N/A
Original commit date: Tue Jun 12 14:30:12 2018 +0800
Change-Id: Ia497dece9f75b6dc19f38f45d7409c9ad04faace
Original commit hash: 605723222cde871adbae323b6843f6ae7b2eb879

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Library/SerialPortLib/SerialPortLib.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeFspPkg/Upd/FsptUpd.dsc
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.c
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.h
IceLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.c
IceLakePlatSamplePkg/Features/I2c/I2cPlatformDxe/I2cPlatformDxe.c
IceLakePlatSamplePkg/Include/Library/I2cAccessLib.h
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/BaseDebugPortLibAll/BaseDebugPortLibAll.c
IceLakePlatSamplePkg/Library/BaseGpioExpanderLib/BaseGpioExpanderLib.c
IceLakePlatSamplePkg/Library/DxeHidI2cPlatformSupportLib/DxeHidI2cPlatformSupportLib.c
IceLakePlatSamplePkg/Library/PeiI2cAccessLib/PeiI2cAccessLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakePlatSamplePkg/Library/PssLib/PssLib.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/Setup/AcpiSetup.hfr
IceLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.hfr
IceLakePlatSamplePkg/Setup/PchSetup.uni
IceLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.S
IceLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.asm
IceLakeSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIo.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoAcpiDefinesIcl.h
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoI2c.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoSpi.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl
IceLakeSiliconPkg/Pch/I2cMaster/Dxe/I2cMasterDxe.c
IceLakeSiliconPkg/Pch/I2cMaster/Dxe/I2cMasterDxe.inf
IceLakeSiliconPkg/Pch/Include/ConfigBlock/SerialIoConfig.h
IceLakeSiliconPkg/Pch/Include/Library/PchSerialIoLib.h
IceLakeSiliconPkg/Pch/Include/Library/PchSerialIoUartLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/I2cMasterCommonLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/PeiI2cMasterLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/PeiSerialIoInitLib.h
IceLakeSiliconPkg/Pch/Include/Private/Library/SerialIoPrivateLib.h
IceLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
IceLakeSiliconPkg/Pch/Include/Register/PchRegsSerialIoUart.h
IceLakeSiliconPkg/Pch/Include/SerialIoDevices.h
IceLakeSiliconPkg/Pch/Library/BasePchSerialIoUartLibNull/BasePchSerialIoUartLibNull.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibCnl.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibIcl.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibInternal.h
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibSpiIcl.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibUartIcl.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PeiDxeSmmPchSerialIoLibCnl.inf
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PeiDxeSmmPchSerialIoLibIcl.inf
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartPrivateLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartPrivateLib.h
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.c
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.inf
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeI2cMasterCommonLib/I2cMasterCommonLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2c.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cIcl.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpi.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
IceLakeSiliconPkg/Pch/Library/Private/PeiI2cMasterLib/I2cMasterPei.c
IceLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiSerialIoInitLib/PeiSerialIoUartLib.c
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.inf
IceLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLibFsp.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.h
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIo.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgCommonLib.dsc
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

================================================================================ 
Commit: 974d3111fa1caea96586da1e843682cf4fb7c8ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:45:25 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Tue Jun 12 11:59:45 2018 -0700
Original commit date: Tue Jun 12 11:59:45 2018 -0700
Original commit hash: 4004d27b0a5fc77996b851751805312144ffede8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf

================================================================================ 
Commit: 5b2e938c22c3cceced21b783087ed9f0b4c84b30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:45:23 2018 -0700 
-------------------------------------------------------------------------------- 
[INT] [ICL] GPIO proper configuration review for ICL-N
GPIO native functionalities were fixed according to cspec.
Hsd-es-id: 1806166466
Original commit date: Tue Jun 5 18:12:50 2018 +0200
Change-Id: Idbccb98f18e61200a1eb3bcc8a240e0dc08dd991
Original commit hash: b071b673286c1110a5ddeabf4214ba92950f3890

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Private/GpioNativePads.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c

================================================================================ 
Commit: 9a2fdb31d60f42ad94409f5fae4de65335ae4329 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:45:20 2018 -0700 
-------------------------------------------------------------------------------- 
Integrate ICL B0 Patch 0x10
Update ICL B0 with Patch 0x10
Hsd-es-id: 2204098017
Original commit date: Mon Jun 11 13:46:37 2018 -0700
Change-Id: I056fa5c69289b08803f4a35ad8ee7896c2c70964
Original commit hash: 911a91ec6d49bf644ef346462b5696b6f8704283

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 7e7eb84f1186fef5b2186faf67c0ede03f4539dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:45:18 2018 -0700 
-------------------------------------------------------------------------------- 
USB dongle hotplug failed on Tapex card when Multiple Segment is enabled.
Add mulitple segment support in _L69 event
Hsd-es-id: 1506126220
Original commit date: Tue Jun 12 13:31:14 2018 +0800
Change-Id: I5925ee31131651214b61764e83e66c00d02836a1
Original commit hash: 1ff8834d76e4b11c82fc299445b3a812a8fbb6f4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Gpe.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl

================================================================================ 
Commit: 1720b2469686ce64d8cfe02d1988c8f7147af649 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:45:16 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jun 12 10:51:26 2018 +0000
Original commit date: Tue Jun 12 10:51:26 2018 +0000
Original commit hash: f8e949f3f7f146f1162cf2379a73c860b83f9e54

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 29fdcb2a528069eefd49fc767af58bee43294195 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:45:15 2018 -0700 
-------------------------------------------------------------------------------- 
Update ICL System Agent registers registers from h autogenerated from CRIFF.
Merge HostBridge/Mchbar headers into BIOS
Hsd-es-id: 2202005489
Original commit date: Mon Jun 11 16:09:07 2018 +0530
Change-Id: If451df979cab38861469b34f99f29b4ad6cc1231
Original commit hash: 0b8739daaa6cf43905adc939507b2733d8f9304f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/IntegratedDeviceDmaProtection.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureDebugInterfaceConfiguration.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/Setup/CpuSetup.c
IceLakePlatSamplePkg/Setup/SaSetup.c
IceLakePlatSamplePkg/Setup/Setup.c
IceLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
IceLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/MaiboxLibrary.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PerformanceStates.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/PowerLimits.c
IceLakeSiliconPkg/Library/BaseSimicsDetectLib/BaseSimicsDetectLib.c
IceLakeSiliconPkg/Library/PeiPostcodeToScratchpadRegLib/PeiPostcodeToScratchpadRegLib.c
IceLakeSiliconPkg/SystemAgent/Include/Register/Hostbridgecommon.h
IceLakeSiliconPkg/SystemAgent/Include/Register/Mchbarcommon.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
IceLakeSiliconPkg/SystemAgent/Include/SaRegs.h
IceLakeSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/MrcOemPlatform.c
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeLegacyRegionLib/DxeLegacyRegion.c
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeSmmSaPcieLib/DxeSmmSaPcieLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiGnaInitLib/PeiGnaInitLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/AdditionalDisableSteps.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiIpuInitLib/PeiIpuInitLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaDmiInitLib/PeiSaDmiInitLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/PegDisableSteps.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/PegLowLevel.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/PegPrivateLowLevel.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PciExpressInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiTcssInitLib/TcssInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.c
IceLakeSiliconPkg/SystemAgent/Library/Private/SaPeiPcieCommonLib/SaPeiPcieCommonLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/GraphicsInit.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

================================================================================ 
Commit: ee473fba3344be2e64f817513f544b46ec6110ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:45:09 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Tue Jun 12 00:09:26 2018 -0700
Original commit date: Tue Jun 12 00:09:26 2018 -0700
Original commit hash: 565ef6b6122a01d1e31d545aecec5d1b9468beab

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 6d5a1e2e36c7079c8e3dd69238b59a08a903225d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:45:08 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Tue Jun 12 00:03:47 2018 -0700
Original commit date: Tue Jun 12 00:03:47 2018 -0700
Original commit hash: d33b17fe7bcfc9f687c1d27262a0071a7a648bed

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 683fc5483ac40fee6460cfe8b042fad6d7f1a734 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:45:07 2018 -0700 
-------------------------------------------------------------------------------- 
VFS re-design
CSME no longer uses plain text paths to its components for MCHI messages.
Paths have been replaced with unique IDs.

Original commit date: Mon Apr 9 13:53:56 2018 +0200
Change-Id: I938c71ccd3d1add051f9be67faec751f3fe12601
Original commit hash: 62d51f91e6b911d0409e5a8aa79cc5ccfa1ec4d7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Me/HeciInit/Dxe/MeInit.c
IceLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
IceLakeSiliconPkg/Me/Include/MkhiMsgs.h
IceLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 9c0a13060a2c3090aa326ec687b656821e44fadd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:45:05 2018 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES]Clean up warnings in ACPI/ASL compilation - Take2
NHI is no longer required based on current HW design.
Hsd-es-id: 2202287259
Original commit date: Fri Jun 8 13:07:36 2018 +0800
Change-Id: Ic09169acffc59f0e92596d41dbc06ed8a1940a13
Original commit hash: 568e38c70c4273a287cfb377dfaa8d321d6ef590

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/ArNhi.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl

================================================================================ 
Commit: 326fff22998b6fc6a337d1ccbff43b290dbbeb41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:45:05 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/WifiConnectionManagerDxe: Enhanced user experience in creating admin password
* In admin password, the length should be 8 - 32, when user inputs more than 32 chars,
  will automatically popup another message box, this patch fixed this issue, another
  message box only pops up when user presses "Enter".
Hsd-es-id: <222971>
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Fri Jun 8 16:33:11 2018 +0800
Change-Id: Ie9676a6489d5f490e18dc4180929272a9f2fe8e6
Original commit hash: e3b93a3b9fab58de27bcd6d17a4e48adc28fd4bd

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsImpl.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c

================================================================================ 
Commit: 7ed4f7b69b487b5da4f9ecee13816bba5a1f5a0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:45:03 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Jun 11 23:50:17 2018 +0000
Original commit date: Mon Jun 11 23:50:17 2018 +0000
Original commit hash: 03f9cdd7604482227ef04f8b4813a4c3decc1617

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 74665c933457d0e3eb132320fb38a886d187747b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:45:03 2018 -0700 
-------------------------------------------------------------------------------- 
Adding ICL YN and UN interposer support.
Added support for ICL YN and UN interposer support AKA YN+1, ICL YN-1 & UN-1.
All changes are under internal Only tag.

Original commit date: Sat Jun 9 23:34:21 2018 -0700
Change-Id: Id332599f47dce830c0333310bdf23e254efd2eb0
Original commit hash: 1c8ea7163a5907967b4f0d0761541cdff69923f3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h
IceLakePlatSamplePkg/Include/PlatformBoardId.h
IceLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PlatformBoardId.h

================================================================================ 
Commit: 7856eaa1c9c0d7747b3cf73239168edf95114bd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:45:01 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL_R][2LM] Willard Device Additional PCIe Initializations.
1. Implementation of the additional initializations as per the lastet version
of Willard BWG document.
2. Added DevEn checks for Dev3 Func7.
3. Added the parsing of credit information in GetTwoLmModuleInfo.
4. Addition of MFVC WRR arbitration setup in BIOS menu.
Hsd-es-id: 1406901867
Original commit date: Thu May 3 14:44:28 2018 -0700
Change-Id: I1367b2a369e4f8c90acfe774a447410ccf0934e7
Original commit hash: 71ed029a396b847182a4cc054ad98cdb1ba5960c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: f82f9c40baeb0477fee5d0305051ba0c82f88b01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:45:00 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Jun 11 19:55:36 2018 +0000
Original commit date: Mon Jun 11 19:55:36 2018 +0000
Original commit hash: e56acd188e144abd3f280304fcba323da5b3da7d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b85c2596c8abe438ef02288e92e5d502eb8cd1f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:59 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL][B1] hangs/MRC fails  while running  at  QCLK is 3200 G2
Request:
Enable frequency 3200 Gear2 in LPDDR4
Changes:
- Add command voltage centering step before LCT.
- update LPDDR4 ODT default values .. (1DPC 1R, 1DPC 2R)
  from {{40, 80}, {80, 80}}, t0 {{40, 80}, {40, 80}}

Original commit date: Wed May 30 14:24:18 2018 +0300
Change-Id: Ia06fa18277babaf8153778912d76c39c3e84d4df
Original commit hash: 6cacd192a013fa72eb8ab07db60fa0d2f9091026

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcDebugHook.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c

================================================================================ 
Commit: 828af2bf77d6aa0d8a949fcf2bc39a30a1532e00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:58 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-Y/U] CAM1 Participant Performance Depth Limit has an extra line in the drop down menu called "100 Missing P-State in ppss table"
There was some confusion in 1st requirements received as description said: PPDL should to always return 100, instead of mentioning that PPDL need to return index 4 which has value 100. Correcting PPDL return value to refect right value.
Hsd-es-id: <2203801878>
Tracker-link: <https://hsdes.intel.com/appstore/article/#/2203801878>
Original commit date: Fri May 18 14:34:40 2018 -0700
Change-Id: I268646da38c9a58deda9a98b3292bc9501fb1bec
Original commit hash: 6a653c8b3e649ccd04ca02eed9f0f7194cca4dc5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/CameraParticipant.asl

================================================================================ 
Commit: 8f477b68b48dfa2e42fc4899df5a4fdac8cd01b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:54 2018 -0700 
-------------------------------------------------------------------------------- 
Board serial number value from PSS missing in SMBIOS type 1
Enable Serial Number detection for all ICL RVPs
Hsd-es-id: 1605275360
Original commit date: Mon Jun 11 17:08:56 2018 +0800
Change-Id: I2699e33f3374c9f01ebea271a7a5f63d304b8bfe
Original commit hash: 8430e5c26db93d9b9e1fc197c882553abcfa86e9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf

================================================================================ 
Commit: 7f69fde4b5dd28aaf6e4da76d4afac719b1699ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:53 2018 -0700 
-------------------------------------------------------------------------------- 
Supporting  ICL RVPCY from mainline
Disabled GBE from BIOS as GBE is not supported in ICL RVPCY
DIsabled EMMC controller for ICLRVPCY as a workaround , which need to be enabled
Hsd-es-id: NO HSD
Original commit date: Fri Jun 8 08:10:42 2018 +0530
Change-Id: If0184c2518d9b704c2a1f7cf66632020f2400557
Original commit hash: cfb27379b1b03e93c55e6c77aa2c8a0c75b33651

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c

================================================================================ 
Commit: a29456e205f32ddbdc15e1c0563f996b7a29cabf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:52 2018 -0700 
-------------------------------------------------------------------------------- 
Data lost in SMBUS(PEC enable will get error)
SMBUS clock abnormal, return boot option protocol should have 14 bytes data(13byte data+1byte PEC)
but not 13 bytes w/o PEC,it looks like master side stop to send SMBUS clock for PEC.
BIOS should not set AAC and PEC_EN at the same time.
BIOS will only set AAC for HW PEC.
Hsd-es-id: 1506077833
Original commit date: Mon Jun 11 09:48:26 2018 +0800
Change-Id: I841c737d665bbe1208322d607cd8cfbd5ea61bd5
Original commit hash: 9f8f46f79523bb85845945e216b316dfdd208423

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/BaseSmbusLib/BaseSmbusLib.c

================================================================================ 
Commit: 5ebf548aba6c70cfa43220a3ca1a7469e94ddfc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:51 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon Jun 11 00:14:04 2018 -0700
Original commit date: Mon Jun 11 00:14:04 2018 -0700
Original commit hash: 756eaff68db5d97cb06fbd8916cb6ba6d3757afe

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9861ce43c825dbbb64eae4620503b866f04b3bb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:50 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon Jun 11 00:08:51 2018 -0700
Original commit date: Mon Jun 11 00:08:51 2018 -0700
Original commit hash: 4cebce2c7ed63a2d29626661312bfaa66223d731

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2fe4cb4fb16bbfab8cf35d50a0fd458b7b463561 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:50 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Mon Jun 11 00:03:41 2018 -0700
Original commit date: Mon Jun 11 00:03:41 2018 -0700
Original commit hash: 834a002503789d8982c276273ff937c4461116c6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 807845f6131a39e6e727879c18ab8e2ca638514f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:48 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeFspPkg: Klocwork issues in FSP.
sizeof should be use on type and not on const values.
Modified the code to use macro directly without sizeof.
Hsd-es-id: 1506124311
Original commit date: Mon Jun 11 08:52:47 2018 +0800
Change-Id: Ia67c4103de2afb65466d3df5d3ae8b4fb90533c3
Original commit hash: 9e8621f6054bb575498ccaded921c65b4d64ef5f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: dabdb4fc6a823a41a6d5c9b89ba98f050a374795 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:47 2018 -0700 
-------------------------------------------------------------------------------- 
CryptoPkg CryptLib: Enable SHA384 SHA512 support in PeiCryptLib
Enable SHA384 SHA512 support in PeiCryptLib
Hsd-es-id: 1375647
Original commit date: Wed Jun 6 11:40:21 2018 +0800
Change-Id: Ib978987f5517d4f354f8b288bc5d7ed295d36ae3
Original commit hash: 93dd38d1008a302bc93b1ab67c4dd0a03acc7dae

-------------------------------------------------------------------------------- 
[Changed Files]
CryptoPkg/Library/BaseCryptLib/PeiCryptLib.inf

================================================================================ 
Commit: d77f4ddd5b691adcdcb4fca0039b5bf7f7ba6165 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:45 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sun Jun 10 00:10:52 2018 -0700
Original commit date: Sun Jun 10 00:10:52 2018 -0700
Original commit hash: 18e138068b5ad87f073f9051b3b25178c605dbb7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c04148c0c1d73250fb3bb4dfb091a1a17455ad38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:44 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sun Jun 10 00:03:27 2018 -0700
Original commit date: Sun Jun 10 00:03:27 2018 -0700
Original commit hash: e5c79cf13714e7285ff9b856df963d2a04fdd790

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 932e022513e2afebda32e3cf1c0f72d468b8e2ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:43 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Sat Jun 9 12:19:30 2018 -0700
Original commit date: Sat Jun 9 12:19:30 2018 -0700
Original commit hash: 4da28be015990dcf6f7246f2923615c7564e73be

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: ae4a0992e2f8d6413e4718b169d72a9955dc72fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:42 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL][TCSS] TbtWakeupSupport miss sync to NvsArea
Update configure block data to NVS area.
Hsd-es-id: 1505622844
Original commit date: Wed May 9 22:02:22 2018 +0800
Change-Id: I19ac003caf2bc319ef4bf76f9eb69f5f8d31998e
Original commit hash: 6a3efedd2e044960e2250d55eae97f234977ef54

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Tbt/ITbtInit/Dxe/ITbtDxe.c
IceLakeSiliconPkg/Tbt/ITbtInit/Smm/ITbtSmm.c

================================================================================ 
Commit: 486287a0cb5e36d7731dc2eeb25306c33d2d3a23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:41 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sat Jun 9 00:08:25 2018 -0700
Original commit date: Sat Jun 9 00:08:25 2018 -0700
Original commit hash: a5ee4cf24203e17eac87151265c086be817abced

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: bf936f2bce165a9a47539313714cfd9699f5d080 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:41 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sat Jun 9 00:03:53 2018 -0700
Original commit date: Sat Jun 9 00:03:53 2018 -0700
Original commit hash: de9177506caa8f51fa01c3010b9420e00a3b3b96

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 27e9f16402af2a1e28a375784dc6c511c14ea849 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:39 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL Alpha 2] TCC offset cannot be set from DPTF
Disabling TccOffsetLock by default so that TCC offset can be set from DPTF Esif shell.
Hsd-es-id: <2203955561>
Tracker-link: <https://hsdes.intel.com/appstore/article/#/2203955561>
Original commit date: Tue Jun 5 12:53:59 2018 -0700
Change-Id: Ib858444dfe0ca32d9a92096b5243e5e79f41790c
Original commit hash: 1749f27a7d7f2e1b921f6d06e4aa2b5b2879138e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: ffc4636536657dff619df747bc5abef38f0f538c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:38 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: DropShipRestricted Fix for PBA not launching
Fix for PBA not found on 1st boot after the platform is sealed
because AsfBootOptions is not yet populated when FVMAIN2 is
decompressed. Adds code to always decompress FVMAIN2 before
searching for PBA.
Hsd-es-id: 2203742170
Original commit date: Mon Jun 4 15:08:21 2018 -0700
Change-Id: Ifd1ca350db12ca02f8785452ab0649ee7b846732
Original commit hash: 8eae1f4e93a0f8cc991150345f93d0109a134c05

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/MultiFv/DecompressFvMain2Dxe/DecompressFvMain2Dxe.c
IceLakePlatSamplePkg/Features/MultiFv/DecompressFvMain2Dxe/DecompressFvMain2Dxe.inf

================================================================================ 
Commit: 579ff8ab7ff5b515f1d827ec6d5467db9187a1d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:37 2018 -0700 
-------------------------------------------------------------------------------- 
ICL-UN: Fix Incorrect definition of 0x8a14 HOST ID and define HOST ID for ICL UN (2+2)
Changes define for ICL U 4+3e to ICL UN and added define for ICL UN 2+2

Original commit date: Tue Jun 5 17:07:49 2018 -0700
Change-Id: Ic09562b062c091201a1ff19051abd3f14c2e547f
Original commit hash: af036a7031ea5decf7f709e089c2505ef3851bb9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
IceLakeSiliconPkg/SystemAgent/Include/SaAccess.h

================================================================================ 
Commit: e728d1651f1c9836fb5fdc875785d876ade4d065 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:36 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: [ICL] Add BIOS PEP constraint for Intel Display Audio / D3
Add a BIOS PEP constraint for Intel Display Audio / D3.
Hsd-es-id: 2202768763
Original commit date: Wed Jun 6 08:51:39 2018 -0700
Change-Id: Ib5aea26528f92bca462341fc5e8db88ccb81e581
Original commit hash: 03b9ad7616e56d9ddaa4c92956e1730454a754e4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.fdf
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaIntelDisplayAudio.asl

================================================================================ 
Commit: 652743ed7a3dca85ab3cf140bac8b48fbb38394e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:34 2018 -0700 
-------------------------------------------------------------------------------- 
Move Cpu Nvs protocol to private folder [allowed by removing BIOS Guard items]
Moved BIOS Guard items to own NVS area
Hsd-es-id: 1504580927
Original commit date: Fri Jun 1 17:03:15 2018 -0700
Change-Id: Ia2f29f3fd0a10c9012eb5da249e06b1d8c80c2f1
Original commit hash: 57a3a65dcddf6890dfc41466abbbd8691627c943

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/BiosGuardNvs.asl
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
IceLakeSiliconPkg/Cpu/BiosGuard/Smm/BiosGuardServices.c
IceLakeSiliconPkg/Cpu/BiosGuard/Smm/BiosGuardServices.h
IceLakeSiliconPkg/Cpu/BiosGuard/Smm/BiosGuardServices.inf
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
IceLakeSiliconPkg/Cpu/Include/BiosGuardNvsAreaDef.h
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
IceLakeSiliconPkg/Cpu/Include/Private/PowerMgmtNvsStruct.h
IceLakeSiliconPkg/Cpu/Include/Protocol/BiosGuardNvsArea.h
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 44f3b859535b7687948acce9fad582e7f1d7452f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:31 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg/CrashLog: Not able to decoded & analyze (BERT file) using crashlog script in RS4 OS - take 2
BIOS calculates the CrashLog size in PMC SSRAM incorrectly: The size field in CrashLog discovery buffer indicates the size in dwords rather than bytes.

Original commit date: Fri Jun 8 02:09:58 2018 +0800
Change-Id: I7ca4833ef900292e663732c07195b114345c0bfb
Original commit hash: cfa0282806c767d4b5b8f258dbce6b39c6327459

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
IceLakeSiliconPkg/Pch/Include/Library/PmcLib.h

================================================================================ 
Commit: a21b2e47c7fb859706e29287f5aa79a88bbb2dab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:30 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Fri Jun 8 12:17:46 2018 -0700
Original commit date: Fri Jun 8 12:17:46 2018 -0700
Original commit hash: 1caa7047989835008a535231d4de3e94931eef54

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
IceLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
IceLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

================================================================================ 
Commit: ce311487a41019f2250a8496d659143885205b60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:29 2018 -0700 
-------------------------------------------------------------------------------- 
Title: HSTI for VTIO
Impacted Platforms: ICL
Resolution:
  New VTIO HSTI tests implemented:
   HSTI IHV SMM (PCH) - Read EPMASK5 register (PCI BDF 0:31:1 offset 0x234).  Bits [29:26] must all be set to 1. Test Name: P2sb Remove Access EPMASK5 Mask Configuration Test
   HSTI IHV SMM (PCH) - Read EPMASK7 register (PCI BDF 0:31:1 offset 0x23C).  Bits [31:30] must all be set to 1. Test Name: P2sb Remove Access EPMASK7 Mask Configuration Test
   HSTI IHV SMM (PCH) - Read P2SB_CFG register (PCI BDF 0:31:1 offset 0xE0).  Bits 17 (MASKLOCK) must be set to 1. Test Name: P2SB Mask Lock Bit Test
   HSTI IHV DXE (PCH) - PCI root port config and ACS. For each PCIe root port, read ACSECH (ACS Extended Capability Header) register for the below cases. Test name: ACS Root Ports Configuration Test
    For each Root port Index verify:
     1. Bits [15:0] == 0xD  ; "Capability ID (CID): For systems that support ACS Extended Capability, BIOS should write a 000Dh to this register"
     2. Bits[19:16] == 1  ; "Capability Version (CV): For systems that support ACS Extended Capability, BIOS should write a 1h to this register"
Hsd-es-id: 2202030103
Original commit date: Fri Jun 1 16:54:54 2018 -0700
Change-Id: I94dbbe681322932d1f3aa422086027bebd8100b8
Original commit hash: 64ea4d05bc901ab088da604f07d06ec61e2ff4ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Include/HstiFeatureBit_1_1a.h
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureDebugInterfaceConfiguration.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePCHConfiguration.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/HstiIhvSmm.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/HstiIhvSmm.h
IceLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/HstiIhvSmm.inf
IceLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/SecurePchSmmConfiguration.c
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: aeb8017c5156792bdb9e8b331076073f6414d431 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:24 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg/Pch: Fix Enabling LPSS UART2 causing hang - No FSP serial log issue
Solution: Ensure proper pci configuration space read/write to enable
memory space.

Original commit date: Thu Jun 7 15:50:19 2018 +0530
Change-Id: I1283b824595bc6d66425d572fbd30c6d0852193f
Original commit hash: b749ade0d886c87c2df17947034a9f518a75e148

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.c

================================================================================ 
Commit: f5ea4adb2a27bae3df893423b0f3b3d0934b8325 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:23 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL][SIMICS] ICP-H SIMICS boot failed with BIOS 2222_01

Original commit date: Fri Jun 8 11:00:04 2018 +0530
Change-Id: I8da9e25e09e38b4e5ab81bec35390d032e857e40
Original commit hash: 313e03ea31177051043036dd665890a09df93996

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: f2472a8cfe78ec600214c263bf96453b7b1aea8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:22 2018 -0700 
-------------------------------------------------------------------------------- 
Include support for Legacy DP over TCSS1 port on ICL U DDR4 RVP
Implement GOP Config Driver support for HDMI Enabled ICL U/Y Board SKUs

Original commit date: Tue Jun 5 02:16:54 2018 +0530
Change-Id: I7c26af727433d29e1d67c33f2efe40581cecdf49
Original commit hash: fac22c567edac103601e41772bca8bd16ab5ba84

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Library/BaseFuncLib/Gop.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 1a65a91e15eed711128b286dc1de19a2c8866387 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:20 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Fri Jun 8 00:08:51 2018 -0700
Original commit date: Fri Jun 8 00:08:51 2018 -0700
Original commit hash: f00cc9c38fc50fa0b1e9e89e965240e7c2d6fbec

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f816cae22b43ec5b88e4fc401ac439f16a6a719b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:20 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Fri Jun 8 00:04:39 2018 -0700
Original commit date: Fri Jun 8 00:04:39 2018 -0700
Original commit hash: 7276063ebb85e698f1883404f4372773fa0375e9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 6ec3652608c869fc76abbcf90135df06914a592c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:17 2018 -0700 
-------------------------------------------------------------------------------- 
Fix the issue that SMRR lock bit is not set
BIT10 of SMRR_PHY_MASK and SMRR2_PHY_MASK MSR has to be set to lock SMRR.
This MSR is in core scope and so this lock bit needs to be set only for first thread in a core.
Hsd-es-id: 1504955635, 2202696455
Original commit date: Wed Jun 6 10:52:36 2018 -0700
Change-Id: I9ff1d3b6e24b3b2d757ae2c64671de2f4682792f
Original commit hash: 1b16ac32f5e0d372d65ec315bb6ae4a385340f21

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
IceLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
IceLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf

================================================================================ 
Commit: 3a440050d2cd3f3814a3f992f99c215129ada154 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:17 2018 -0700 
-------------------------------------------------------------------------------- 
DSM support for XDCI multiple controllers/connectors
Added DSM function to support multiple xDCI controllers and also WA for powerdown scale

Original commit date: Fri Mar 30 10:30:34 2018 -0700
Change-Id: I4450482ac3fe482d3e2680cebdfb2bf650c9ded1
Original commit hash: cb8efe040bb6bc4741e8d81b138f19cf7be3edfc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/EC/Asl/EC.ASL
IceLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/TcssXdci.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/TcssSsdt/XdciOp.asl
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInitLib.inf

================================================================================ 
Commit: 2c759eb46f88753f6728e811d2119b48876a96a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:15 2018 -0700 
-------------------------------------------------------------------------------- 
[CSLP][ICL-U Dell Centenario] Cannot override AC and DC LL in BIOS menu
The code flow should be load with defaults and then override with setup values.
Hsd-es-id: 1506105040
Original commit date: Tue Jun 5 11:57:12 2018 -0700
Change-Id: Ic1a185e4440a07f453a2ae28f9913715d9b1b66c
Original commit hash: 9f1fe567f243181d77f30f24a0bfc041b9d6d484

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: 412a5ab2edc6f74cc507af6c6c8cc5b01422eb07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:14 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Thu Jun 7 12:00:05 2018 -0700
Original commit date: Thu Jun 7 12:00:05 2018 -0700
Original commit hash: d5af460a6a5c7940a2629edc47eae2e465091aea

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 3deeff7d9fb872ebb99e483e4a52bc7c062a4bf0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:14 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Thu Jun 7 17:11:30 2018 +0000
Original commit date: Thu Jun 7 17:11:30 2018 +0000
Original commit hash: 5ceb2ccaadecb05e2e93bc40bf8a9dea527bf6a2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9e5bb5615baefe21062cdff5cf8b6194f61b28d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:13 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module: BIOS Menu SAGV Workpoints Frequency Selection
In BIOS menu under Intel Advanced Menu -> Memory Configuration -> [SA GV = Enabled, DDR Speed Control = Manual]
Need to enable frequencies higher than 3200 in SAGV Low and Mid points. (for ICL-U LPDDR4\LPDDR4x)
change:
1. frequencies 3467, 3733, 4000 and 4267 added.
2. Added missed LP4 RoCountTrainCh[0:3]Rank012Dev[2:3], RoCountTrainCh012Rank3Dev[2:3], RoCountTrainCh3Rank3Dev23 to Save/Restore table

Original commit date: Thu May 31 10:21:12 2018 +0300
Change-Id: I3d6e532e3064352d0f99a961b87f51ec9e57e4b5
Original commit hash: 3acf0014cd8f05fafc6bab43bdb1f21dbbd86d4a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: b92f527f6a4d1e359061bc834f4fe1efc7dbd41f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:10 2018 -0700 
-------------------------------------------------------------------------------- 
FSP notify phases need both 32 bit PEI and 64 bit DXE versions in FSP-S
Fix FspS3Notify coding style
Hsd-es-id: 1505008040
Original commit date: Thu Jun 7 14:52:01 2018 +0800
Change-Id: I53bd65a8f7a6e745234ee4af49f516004cefe91e
Original commit hash: cdddb7465346f7d726e3620606d7016a3fd9ed59

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspS3Notify.c

================================================================================ 
Commit: a6443a99cba5896c8f82f0d495bf96eec7072958 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:09 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeFspPkg: Wrong header caused by merging mistake.
Fixed FspSecCoreM.inf header format issue caused by
commit of removing stack swap code.
Hsd-es-id: 1504752730
Original commit date: Thu Jun 7 16:41:54 2018 +0800
Change-Id: Ifb1884e1ea4aef6cb96f95778af966ce884e6c26
Original commit hash: 3f572b74a738a98fe19fbd628c6172c976fe9de0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreM.inf

================================================================================ 
Commit: b7a73e6163e34f1b130c0ed7913ace23bd2cf63f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:08 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/Bluetooth: Fix a DIVIDE BY ZERO bug when log is turned on
stack_switch_to_sync_event () could be called before stack_init()
initializes the BLE stack, resulting mFreq (0) is used as divisor.
The patch fixes the issue by avoiding calling logd() when BLE stack,
mFreq in particularly is initialized.
Hsd-es-id: 222966
Original commit date: Thu Jun 7 10:37:33 2018 +0800
Change-Id: I0ef4c648ba1e14750d1826521cff78a0c7e3e02b
Original commit hash: 4cbd8bc5e2d017a30232cebf5a6d9069c7d5b743

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Bluetooth/BluetoothBusDxe/iLE/apps/src/uefi_app.c

================================================================================ 
Commit: 47341d8d3e97347ba5861848b5f5368f12a89b44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:07 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] BIOS Extension Loader refactor part 2
1. Remove global variables
2. Remove excessive includes
3. Rework Media/ASF/PCI Fru table creation
4. Remove excessive temporary data structures
5. Rewrite HeciAssetUpdateFwMsg and associated typedefs
6. Move functions into more suitable files

Original commit date: Fri May 11 13:17:27 2018 +0200
Change-Id: I51cae0355d7d12d8d96b71f14585ba9931523ad1
Original commit hash: 5fd22f562512619b785f3d346a8dd57c8f7073b6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.c
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.h
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.inf
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/Inventory.c
IceLakeSiliconPkg/Amt/BiosExtensionLoader/Dxe/Inventory.h
IceLakeSiliconPkg/Amt/Include/ConfigBlock/AmtConfig.h
IceLakeSiliconPkg/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
IceLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
IceLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: b4eb2f12b4d7d1bfb4566dd080266b272e1e2972 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:06 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Thu Jun 7 00:11:31 2018 -0700
Original commit date: Thu Jun 7 00:11:31 2018 -0700
Original commit hash: fb8a6e5611e2932717483e2a45f327164d7b6af0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: d402fd6894bd57ec2af8df9696d1de1d2e3c9170 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:05 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Thu Jun 7 00:03:28 2018 -0700
Original commit date: Thu Jun 7 00:03:28 2018 -0700
Original commit hash: ff3301425d91be4f48fbb369b5d1e95af318dab3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 6cf3949b1000a9a774e54b9dd3400adb1b53eab7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:05 2018 -0700 
-------------------------------------------------------------------------------- 
Fix side effect comes from 1d513d5901a2d75d74e7a435edcf41a6de56bc69
This change make system boots with full configuration when fastboot becomes enabled from disabled.
Hsd-es-id: None
Original commit date: Wed Jun 6 16:10:29 2018 +0800
Change-Id: I0c70e568f67f8bb745540a3d7e16253770a55e73
Original commit hash: c0a6bd950fdc4ff68b886640b360f56cf9b65201

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: db2900eb63ff322229c22bc1db3f193a2610b62a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:04 2018 -0700 
-------------------------------------------------------------------------------- 
Individual enable/ disable PTM in all Itbt Root port.
Setup Option created to control PTM for individual Itbt Root port.

Original commit date: Wed May 2 15:53:53 2018 +0530
Change-Id: Ibf7dafd224975a2b4c03acb6d4fd7dc83861229b
Original commit hash: f8208200d5b76599241a452678d4253cd1fa7ecb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
IceLakePlatSamplePkg/Setup/ItbtPcieSetupSinglePort.hfr
IceLakePlatSamplePkg/Setup/ItbtPcieStringPool.hfr
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakePlatSamplePkg/Setup/Setup.inf
IceLakePlatSamplePkg/Setup/SetupId.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/TcssPeiConfig.h
IceLakeSiliconPkg/SystemAgent/Include/Private/Library/SaPeiPcieCommonLib.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/Library/Private/SaPeiPcieCommonLib/SaPeiPcieCommonLib.c

================================================================================ 
Commit: ef3aa2d26e956572e39cbb97d424f0352d6703d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:01 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: [ICLY] USB Exposed port system test case failed. USB Type-C ACPI Validation test fails
Reconfig all USB XHCI ports which are needed to be exposed.
Hsd-es-id: 1605304946
Original commit date: Tue Jun 5 15:39:21 2018 +0800
Change-Id: Ie3af45dce2123806340db45d25454fd1654d60a4
Original commit hash: 9308db8b9c0833238f087d08176b7cf0410ddc5f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciIclYLpDdr4Rvp.asl

================================================================================ 
Commit: 1fd834966529dfe7f6f66c7b53b94ab6395c1d62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:44:00 2018 -0700 
-------------------------------------------------------------------------------- 
Remove FSP stack swap and use the same stack with boot loader
Run FSP on the bootloader temporary memory stack and set up a separate FSP stack only after permanent memory is available.
Adjust the temporary memory map to reduce the FSP reserved size and increate the UEFI wrapper reserved size.
PcdFspPermanentMemoryStackSize defines how much data to copy from the wrapper temporary memory stack to the newly created FSP permanent memory stack. If PcdFspHeapSizePercentage != 0, set up a separate FSP stack in permanent memory.

Original commit date: Thu May 31 19:51:43 2018 -0700
Change-Id: Iff6c8d1427aca3b4420792b95663e4ddf21866ca
Original commit hash: 629dc5e830356668befb4178717348d298f8ad5e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/Override/DoxygenFspOverride.h
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreM.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/Ia32/FspApiEntryM.nasm
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecMain.c
IceLakeFspPkg/Override/IntelFsp2Pkg/IntelFsp2Pkg.dec
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: a8ea0cd4eb06bf672b45f6dacf12d1ba3f8ee9bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:58 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/WifiConnectionManagerDxe: Add format check for WiFi admin password
* From the strength rule of admin password, it should be at least 8 chars and
  include lowercase, uppercase alphabetic, number and symbol. Current WiFi
  admin password only has length check. This patch is to add other rule check.
V2
* Fixed the issue password could pass check when it only contains 7 chars (should
  be 8 chars at least).
Hsd-es-id: <222962>
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Wed Jun 6 17:15:08 2018 +0800
Change-Id: Ie99119e2d11636b096363c449dfbd376ddf2528c
Original commit hash: 59997c855f25c8fbe46297f1fc48f7f53ef7ff40

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsService.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c

================================================================================ 
Commit: fd59c1218122127a26ce8ded5ca9b696db414738 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:57 2018 -0700 
-------------------------------------------------------------------------------- 
Update to not assume fixed number Hyper-thread threads per core.

Original commit date: Mon Jun 4 15:37:21 2018 -0700
Change-Id: I214c73682433198afdb7d0146c048ca6d44200c9
Original commit hash: 85cd113ffafd47510b63289da0824204e1efb3fc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakePlatSamplePkg/Setup/CpuSetup.c
IceLakeSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
IceLakeSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
IceLakeSiliconPkg/Cpu/Include/Private/Library/CpuCommonLib.h
IceLakeSiliconPkg/Cpu/Include/Protocol/CpuInfo.h
IceLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiSmbiosCpuLib/SmbiosType4.c
IceLakeSiliconPkg/SampleCode/Include/Library/ProcessorTraceMemoryAllocationLib.h
IceLakeSiliconPkg/SampleCode/Library/PeiProcessorTraceMemoryAllocationLib/PeiProcessorTraceMemoryAllocationLib.c
IceLakeSiliconPkg/SampleCode/Library/PeiProcessorTraceMemoryAllocationLib/PeiProcessorTraceMemoryAllocationLib.inf

================================================================================ 
Commit: 4e24c69102fa18acb4e3a57b90bb4b3ae26ce880 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:56 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Jun 6 19:07:41 2018 +0000
Original commit date: Wed Jun 6 19:07:41 2018 +0000
Original commit hash: f715d3d2174b39338de9955144266c9a06769b23

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0e679504fb49724867e377e125ad413c83bcc1b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:54 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] Update the new CPUID for ICL-H Rrefresh
Include the new IceLake DT/HALO CPUID for ICL-H R
CPUID_FULL_FAMILY_MODEL_ICELAKE_DT_HALO_R to 0x906F0

Original commit date: Wed Jun 6 09:01:40 2018 -0700
Change-Id: Ie3c33e30e4deb86d552d0622acae265f393489ca
Original commit hash: d5a6596077548ec03d27181cc0e459e42934c374

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/CpuRegs.h

================================================================================ 
Commit: 9a5d44d57412917f8576676319625e67d884de83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:54 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed Jun 6 18:47:28 2018 +0000
Original commit date: Wed Jun 6 18:47:28 2018 +0000
Original commit hash: e7edf33c588bdfdb7940ff84ee6c6f99f3e98463

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 511f848fe7b5115612acb60be0a8492a149a3587 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:53 2018 -0700 
-------------------------------------------------------------------------------- 
Package/Module: [ICL MRC] Enable MRC CMOS Debug mode to override memory frequency and configurations
Enabling CMOS location to allow memory configuration change on the existing system without reflashing BIOS.
Changes:
-Add Signature to indicate the memory config data in CMOS is valid.
-Add new High/Mid/Low SaGv Frequency and Gear configurations in CMOS
-Add "ForceSingleSubchannel" and "RmtPerTask" in the CMOS configuration
-Move "DisabledChannel" into the centralized MRC CMOS location, set default to 0xFF to enable all channel

Original commit date: Thu Apr 26 12:20:29 2018 -0700
Change-Id: I46f4dd225fe0c5d7dc7b47f2d22462fbe728e11d
Original commit hash: 82e2a7710081c99507eb4b68c8bf7168e6eb5298

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Cmos/Include/CmosMap.h
IceLakePlatSamplePkg/Features/Cmos/Library/PlatformCmosAccessLib/PlatformCmosAccessLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 8f63a7f0d5fd569c4e1bbee7ce63705f9bfddd66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:49 2018 -0700 
-------------------------------------------------------------------------------- 
Fix ICL build fail with EDK2 trunk
Fix ICL code build with command prep iclpo edk2master

Original commit date: Wed Jun 6 17:17:49 2018 +0800
Change-Id: I41c78a0de96c29869ac38e8283c8ac64f2063d31
Original commit hash: c4c5af23e0df0d723ca7beff0ac7a9439c768e8c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareDxe.h
IceLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareReportDxe.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareReportDxe.inf
IceLakePlatSamplePkg/Setup/PlatformSetup.c
IceLakePlatSamplePkg/Setup/Setup.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInitLib.inf

================================================================================ 
Commit: 18479ef7b8b00dcf2f7166ac4d8cec883e8495a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:47 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeFspPkg: Add Tag: FSPO-0010 for override files.
ClientSiliconPkg: Moved PeiCore in both IceLakeFspPkg and IceLakePlatSamplePkg to ClientSiliconPkg.
This is continuing to Commit 1dae25aedafc97bab8f0a0c9d2d39da810a7ed3e

Original commit date: Wed Jun 6 14:43:28 2018 +0800
Change-Id: I160a71818a0a985424865edf7e0d04fbe8c01533
Original commit hash: 579e203eac71863d8e61561fd7130e8ee3b39755

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Override/ClientSiliconPackageOverride.md
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/BootMode/BootMode.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/CpuIo/CpuIo.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Dependency/Dependency.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Dependency/Dependency.h
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Dispatcher/Dispatcher.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/FwVol/FwVol.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/FwVol/FwVol.h
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Hob/Hob.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Image/Image.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Memory/MemoryServices.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PciCfg2/PciCfg2.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PeiCoreExtra.uni
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PeiMain.h
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PeiMain.inf
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/PeiMain/PeiMain.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Ppi/Ppi.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/Security/Security.c
ClientSiliconPkg/Override/MdeModulePkg/Core/Pei/StatusCode/StatusCode.c
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/IceLakeFspPkg.fdf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspNotifyPhase/FspNotifyPhasePeim.c
IceLakeFspPkg/Override/IntelFsp2Pkg/Library/BaseFspPlatformLib/FspPlatformNotify.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/BootMode/BootMode.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/CpuIo/CpuIo.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Dependency/Dependency.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Dependency/Dependency.h
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Dispatcher/Dispatcher.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/FwVol/FwVol.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/FwVol/FwVol.h
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Hob/Hob.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Image/Image.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Memory/MemoryServices.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/PciCfg2/PciCfg2.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/PeiCore.uni
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/PeiCoreExtra.uni
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/PeiMain.h
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/PeiMain.inf
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/PeiMain/PeiMain.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Ppi/Ppi.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Reset/Reset.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Security/Security.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/StatusCode/StatusCode.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/BootMode/BootMode.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/CpuIo/CpuIo.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/Dependency/Dependency.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/Dependency/Dependency.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/Dispatcher/Dispatcher.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/FwVol/FwVol.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/FwVol/FwVol.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/Hob/Hob.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/Image/Image.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/Memory/MemoryServices.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/PciCfg2/PciCfg2.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/PeiCore.uni
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/PeiCoreExtra.uni
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/PeiMain.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/PeiMain.inf
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/PeiMain/PeiMain.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/Ppi/Ppi.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/Reset/Reset.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/Security/Security.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/StatusCode/StatusCode.c
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 2261c11ff4804105373ae08a6d598249c99124c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:44 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeFspPkg: Fix FSP GCC build failure
FSP-S overflow so enlarge it.
Hsd-es-id: 1505008040
Original commit date: Wed Jun 6 15:48:09 2018 +0800
Change-Id: I60c2759c79d45667a133b117635dcf36c6d74211
Original commit hash: bb5c4e9b9adeb1ace3d6234d228fb00a0f0e6fc2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.fdf

================================================================================ 
Commit: d8f0dcbd1db368cd7a838976bc5c284f47371b7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:44 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Wed Jun 6 00:14:50 2018 -0700
Original commit date: Wed Jun 6 00:14:50 2018 -0700
Original commit hash: cfad728fca32ca704cc5708275ea75d772b7e4ff

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 09b17d382cd981a5e1ae75d3347ca0385d20f259 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:43 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Wed Jun 6 00:10:27 2018 -0700
Original commit date: Wed Jun 6 00:10:27 2018 -0700
Original commit hash: e32e703c74daf64d7bc061ca611976cb379e13e9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 3aeb1a70f2b2e9093d9bacffba3193c89258e787 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:42 2018 -0700 
-------------------------------------------------------------------------------- 
SiPkg defaults for for Base Addresses PCDs are not functional
Clean up the PCD override in DSC file, and sync up the DEC default with policy default.
Hsd-es-id: 2201756820
Original commit date: Tue Jun 5 10:57:55 2018 +0800
Change-Id: Ida7e23f4f049563febe04b32005c7af154d203c3
Original commit hash: 0446d5e3192aef86f7568b26668e192d25608dd3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: e96439799195b37fbc489128e276a5191f1511ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:40 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeFspPkg: Fix CLANG build failure
This is side-effect of FSP_NEXT X64 Notify support.
BuildFv.sh missed X64 modules build parameter so added it.
Also enlarging FSP-S size for build failure.
Hsd-es-id: 1505008040
Original commit date: Wed Jun 6 08:19:23 2018 +0800
Change-Id: I9f3f5cff9b22e2af0a471779752e59b98f7e755b
Original commit hash: f2d9e86c24691705852066d420fa8bb050b4f673

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/BuildFv.sh
IceLakeFspPkg/FspInit/Pei/FspInit.c
IceLakeFspPkg/IceLakeFspPkg.fdf
IceLakePlatSamplePkg/prebuild.bat

================================================================================ 
Commit: d96cb3c728ef37b731941dce13061222761f80e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:39 2018 -0700 
-------------------------------------------------------------------------------- 
Removing trailing spaces

Original commit date: Tue Jun 5 15:30:04 2018 -0700
Change-Id: I92b723ee798cdbac6415568fcabc6daf63fd5441
Original commit hash: f867df38e6286208700de53e5b0513968f131a2e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInit.c
IceLakeFspPkg/FspInit/Pei/FspInit.inf
IceLakeFspPkg/FspInit/Pei/FspS3Notify.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspNotifyPhase/FspNotifyPhasePeim.c
IceLakeFspPkg/Override/IntelFsp2Pkg/Library/BaseFspCommonLib/BaseFspCommonLib.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/Library/BaseFspPlatformLib/FspPlatformMemory.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/BootMode/BootMode.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/CpuIo/CpuIo.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Dependency/Dependency.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Dependency/Dependency.h
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Dispatcher/Dispatcher.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/FwVol/FwVol.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/FwVol/FwVol.h
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Hob/Hob.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Image/Image.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Memory/MemoryServices.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/PciCfg2/PciCfg2.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/PeiCoreExtra.uni
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/PeiMain.h
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/PeiMain.inf
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/PeiMain/PeiMain.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Ppi/Ppi.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Security/Security.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/StatusCode/StatusCode.c

================================================================================ 
Commit: 11bdf5f384a6d85a0cc20a6b6b8c2f8c56bacfff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:38 2018 -0700 
-------------------------------------------------------------------------------- 
Clean up Digital Thermal Sensor code to not hard code Hyper threading count and clean up of DTS ASL.
Hsd-es-id: 2203965041
Original commit date: Mon May 21 23:38:08 2018 -0700
Change-Id: Ibb73ff35fa1b2319592060b0b9333986c9f60676
Original commit hash: 4fa78b18bf16c41dde93585aca75fa7f18a8ed71

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtRvp/THERMAL.ASL
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtSds/ThermalSds.ASL
IceLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakePlatSamplePkg/Include/Protocol/PlatformNvsArea.h
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
IceLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
IceLakeSiliconPkg/Cpu/Include/Private/PowerMgmtNvsStruct.h
IceLakeSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c

================================================================================ 
Commit: ad6b41e85e29fc951d08024d8ee9123c5428a1d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:34 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS ID minor version update to 2232_01
BIOS ID change from 2232.00 to 2232.01
Hsd-es-id: <NO-HSD>
Tracker-link: <N/A>
Original commit date: Tue Jun 5 10:40:51 2018 -0700
Change-Id: Id73e863675b71d0ef0259389b52dfc7edfb1a037
Original commit hash: 86dc3b84b0c2f56782dedeff8fa4bfc4d5db67ec

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 352404f0e8ec28c5558710491e40966531a0da29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:33 2018 -0700 
-------------------------------------------------------------------------------- 
Revert "Enable the C6DRAM setup question by default."
This reverts commit e597c494e256055a95e78dec05155725dd9d2302.
Hsd-es-id: 1806129548
Original commit date: Tue Jun 5 10:29:23 2018 -0700
Change-Id: I1f250045fcc4a213c6e81fa041cd7eee1a3c4dfb
Original commit hash: 15ab80a374906041d22857ac9212563bcdd5933a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: 955c294aea4eddd69d6799a73cddb73c3d78762f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:32 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Tue Jun 5 11:59:28 2018 -0700
Original commit date: Tue Jun 5 11:59:28 2018 -0700
Original commit hash: 7af7d871852edc0d4bf1dddfe58c572248149c17

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: f9395b64dceed995df78dabd39644856f46b7a16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:30 2018 -0700 
-------------------------------------------------------------------------------- 
FSP notify phases need both 32 bit PEI and 64 bit DXE versions in FSP-S
add DXE x64 driver in FSP code, and POST boot and S3 resume fine
commit : 928e10aacb21bfd2b84cf6207436b115ff8c30bf
Hsd-es-id: 1505008040
Original commit date: Tue Jun 5 21:44:37 2018 +0800
Change-Id: I874e73f28ab0293d1d75ae5957d11686cca07f0d
Original commit hash: c52ad510c52293cc790de6f9f7853d72367b9221

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/IntelFsp2Pkg/Tools/SplitFspBin.py
ClientCommonPkg/Override/RoyalParkCommonOverride.md
ClientCommonPkg/Tools/FspBinRebase/RebaseAndPatchFspBinBaseAddress.py
IceLakeFspPkg/BuildFv.cmd
IceLakeFspPkg/FspInit/Pei/FspS3Notify.c
IceLakeFspPkg/FspInit/Pei/FspS3Notify.h
IceLakeFspPkg/FspInit/Pei/FspS3Notify.inf
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/IceLakeFspPkg.fdf
IceLakeFspPkg/Library/TscAcpiTimerLib/DxeTscTimerLib.c
IceLakeFspPkg/Library/TscAcpiTimerLib/DxeTscTimerLib.inf
IceLakePlatSamplePkg/Features/MultiFv/DecompressFspsDxe/DecompressFspsDxe.c
IceLakePlatSamplePkg/Features/MultiFv/DecompressFspsDxe/DecompressFspsDxe.inf
IceLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/PlatformPkgConfig.dsc
IceLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/PeiDxeSmmCpuPlatformLib.inf
IceLakeSiliconPkg/IceLakeSiliconPkg.dsc
IceLakeSiliconPkg/Library/FspPciExpressMultiSegLib/FspPciExpressMultiSegLib.inf
IceLakeSiliconPkg/Library/FspPciExpressMultiSegLib/FspPciExpressMultiSegLib.uni
IceLakeSiliconPkg/Library/FspPciExpressMultiSegLib/PciExpressLib.c
IceLakeSiliconPkg/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
IceLakeSiliconPkg/Me/HeciInit/Dxe/MeInitDxeFsp.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmBiosLockLib/BiosLockLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmBiosLockLib/PeiDxeSmmBiosLockLib.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFsp.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFsp.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspCnl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchSata.c
IceLakeSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/PeiDxeSmmSaPlatformLib.inf
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/IgdOpRegionInit.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.inf
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf

================================================================================ 
Commit: baec9d75a924d80dc908917d94cfd080ccf1964f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:27 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Tue Jun 5 14:29:59 2018 +0000
Original commit date: Tue Jun 5 14:29:59 2018 +0000
Original commit hash: 52303f9a6d13707072f7499078cb91ff2bc5b9a1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9bad80cdc87664b8e537e16b89a3ad4e643ea5fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:27 2018 -0700 
-------------------------------------------------------------------------------- 
[1504760429]FSP to be loaded as standard FV and PeiCore inside FSP can dispatch PEIMs from boot loader
To support single PeiCore from FSP and load FSP-M as the BFV instead of FVRECOVERY. (Phase #1)

Original commit date: Tue Jun 5 19:37:42 2018 +0800
Change-Id: I99968994b1dd3118a748b2c7928e0eb3bb114e9d
Original commit hash: 1dae25aedafc97bab8f0a0c9d2d39da810a7ed3e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInit.c
IceLakeFspPkg/FspInit/Pei/FspInit.inf
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.c
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
IceLakeFspPkg/FspPcdInit/Pei/FspPcdInit.c
IceLakeFspPkg/FspPcdInit/Pei/FspPcdInit.inf
IceLakeFspPkg/IceLakeFspPcds.dsc
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/IceLakeFspPkg.fdf
IceLakeFspPkg/IceLakeFspPkgConfig.dsc
IceLakeFspPkg/Library/BasePostCodeLibPort80Ex/PostCode.c
IceLakeFspPkg/Library/DebugPrintErrorLevelLib/FspDebugPrintErrorLevelLib.c
IceLakeFspPkg/Library/FspEmptyLib/FspEmptyLib.c
IceLakeFspPkg/Library/FspEmptyLib/FspEmptyLib.inf
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakeFspPkg/Library/SerialPortLib/SerialPortLib.c
IceLakeFspPkg/Library/SerialPortLib/SerialPortLib.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspNotifyPhase/FspNotifyPhasePeim.c
IceLakeFspPkg/Override/IntelFsp2Pkg/FspNotifyPhase/FspNotifyPhasePeim.h
IceLakeFspPkg/Override/IntelFsp2Pkg/FspNotifyPhase/FspNotifyPhasePeim.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/FspSecCoreM.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecFsp.c
IceLakeFspPkg/Override/IntelFsp2Pkg/FspSecCore/SecMain.c
IceLakeFspPkg/Override/IntelFsp2Pkg/Library/BaseFspCommonLib/BaseFspCommonLib.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/Library/BaseFspCommonLib/FspCommonLib.c
IceLakeFspPkg/Override/IntelFsp2Pkg/Library/BaseFspPlatformLib/BaseFspPlatformLib.inf
IceLakeFspPkg/Override/IntelFsp2Pkg/Library/BaseFspPlatformLib/FspPlatformMemory.c
IceLakeFspPkg/Override/IntelFsp2Pkg/Library/BaseFspPlatformLib/FspPlatformNotify.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/BootMode/BootMode.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/CpuIo/CpuIo.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Dependency/Dependency.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Dependency/Dependency.h
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Dispatcher/Dispatcher.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/FwVol/FwVol.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/FwVol/FwVol.h
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Hob/Hob.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Image/Image.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Memory/MemoryServices.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/PciCfg2/PciCfg2.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/PeiCore.uni
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/PeiCoreExtra.uni
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/PeiMain.h
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/PeiMain.inf
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/PeiMain/PeiMain.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Ppi/Ppi.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Reset/Reset.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/Security/Security.c
IceLakeFspPkg/Override/MdeModulePkg/Core/Pei/StatusCode/StatusCode.c
IceLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfig.c
IceLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiMePolicyBoardConfig.c
IceLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiMePolicyBoardConfigPreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPchPolicyBoardConfig.c
IceLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPchPolicyBoardConfigPreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfig.h
IceLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
IceLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
IceLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
IceLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfigPreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugPreMemLib.c
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebug.h
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLib.inf
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLibFsp.inf
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSiPolicyDebugLib.c
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInit.c
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInit.h
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLib.inf
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLibFsp.inf
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitPreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiSaPolicyInit.c
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiSaPolicyInit.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdatePreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
IceLakePlatSamplePkg/Override/BaseTools/Source/C/GenFv/GenFvInternalLib.c
IceLakePlatSamplePkg/Override/IntelFsp2Pkg/Library/BaseFspCommonLib/BaseFspCommonLib.inf
IceLakePlatSamplePkg/Override/IntelFsp2Pkg/Library/BaseFspCommonLib/FspCommonLib.c
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.c
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.inf
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspsWrapperPeim/FspsWrapperPeim.c
IceLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspsWrapperPeim/FspsWrapperPeim.inf
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/BootMode/BootMode.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/CpuIo/CpuIo.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/Dependency/Dependency.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/Dependency/Dependency.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/Dispatcher/Dispatcher.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/FwVol/FwVol.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/FwVol/FwVol.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/Hob/Hob.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/Image/Image.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/Memory/MemoryServices.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/PciCfg2/PciCfg2.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/PeiCore.uni
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/PeiCoreExtra.uni
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/PeiMain.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/PeiMain.inf
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/PeiMain/PeiMain.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/Ppi/Ppi.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/Reset/Reset.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/Security/Security.c
IceLakePlatSamplePkg/Override/MdeModulePkg/Core/Pei/StatusCode/StatusCode.c
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/FindPeiCore.c
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/Ia32/ResetVec.asm16
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/Ia32/ResetVec.nasmb
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecBist.c
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecCore.inf
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecCore.uni
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecCoreExtra.uni
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecMain.c
IceLakePlatSamplePkg/Override/UefiCpuPkg/SecCore/SecMain.h
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitFsp.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
IceLakePlatSamplePkg/PlatformPkg.dec
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/PlatformPkgConfig.dsc
IceLakePlatSamplePkg/PlatformPkgConfigOverride.dsc
IceLakePlatSamplePkg/prebuild.bat
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.inf
IceLakeSiliconPkg/IceLakeSiliconPkgConfig.dsc
IceLakeSiliconPkg/Include/Library/SiPolicyLib.h
IceLakeSiliconPkg/SiInit/Pei/SiInit.c
IceLakeSiliconPkg/SiInit/Pei/SiInit.inf
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMemFsp.inf
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 9607dcf1d7999ed0371bc7bd5d0f6bcfea723996 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:20 2018 -0700 
-------------------------------------------------------------------------------- 
Fix FSP GCC build fail issue that caused by 31bb7fd2a46f5c2d562c4d626f006d1cb0fe579f
Hsd-es-id: N/A
Original commit date: Tue Jun 5 16:24:23 2018 +0800
Change-Id: Ide436d31b0dc5ffd8d3b5c0777a6a20943ad4e9d
Original commit hash: a02dba8d236bf8873b7fa5bcf234ac85256224e4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInit.c

================================================================================ 
Commit: 265c31db06d10837425bd8ef4872d860577c1227 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:19 2018 -0700 
-------------------------------------------------------------------------------- 
BIOS change to workaound IPU4P bug 1304141405
Clear VTD_ENABLE bit of the IPUVTDBAR_LOW register as the first to init VTD
Hsd-es-id: 1706803027
Original commit date: Fri Jun 1 10:53:20 2018 +0800
Change-Id: I5d2becd7fbcdf0f7e7a85df97f314f4f21433623
Original commit hash: 7476e4f6ad89e71b28a93f4fecbcc2336ba8163e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiVtdInitLib/PeiVtdInitLib.c

================================================================================ 
Commit: 6a5d06918768673fa3c102abd5598bd1a260f039 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:18 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Tue Jun 5 00:08:30 2018 -0700
Original commit date: Tue Jun 5 00:08:30 2018 -0700
Original commit hash: e3c0e0f08a74bd9724961863a0d667326a0976fb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 621500c394ada9acac5554460295d17024808538 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:18 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Tue Jun 5 00:04:44 2018 -0700
Original commit date: Tue Jun 5 00:04:44 2018 -0700
Original commit hash: 867ed82f749ced9f12e78612fc658a80e2af0dea

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b6915521c0537c2ccc90943cba08edefa9510f05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:17 2018 -0700 
-------------------------------------------------------------------------------- 
IcelakePlatSamplePkg: : Eliminate SW SMI and PciBus override from TBT code in POST
With ICL adopting BP1510, we can eliminate this SW SMI and clean up the override as the necessary support is available in the core.
Hsd-es-id: 2202771234
Original commit date: Fri May 18 20:19:18 2018 +0800
Change-Id: I251aa67ac3c702e10eff18dc86a3d7a3d2061937
Original commit hash: d080bc1310b6b35e76ed6aa7e5c64d4b9c4b4bb5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciBus.h
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciBusDxe.inf
IceLakePlatSamplePkg/Override/MdeModulePkg/Bus/Pci/PciBusDxe/PciDeviceSupport.c
IceLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
IceLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.h
IceLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.inf
IceLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.c
IceLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpers.h
IceLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.c
IceLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.inf

================================================================================ 
Commit: 74f5fcac5dacb573d51ba40ff3dfba85320aa3d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:16 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeFspPkg: FSP should support external MP SERVICES.
FSP should support external MP service complying with UEFI spec.
Merging from CannonLake f611c32ba91e64702c7635e26ad82602c1817998
Hsd-es-id: 1504750216
Original commit date: Mon Jun 4 15:50:57 2018 +0800
Change-Id: I0aa99abc8973cfaaab77392cfcff1f4408b649f8
Original commit hash: 31bb7fd2a46f5c2d562c4d626f006d1cb0fe579f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInit.c
IceLakeFspPkg/FspInit/Pei/FspInit.h
IceLakeFspPkg/FspInit/Pei/FspInit.inf
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/Library/FspReadyToInstallMpLib/FspReadyToInstallMpLib.c
IceLakeFspPkg/Library/FspReadyToInstallMpLib/FspReadyToInstallMpLib.inf
IceLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 084355aa8955835db8b6b96cc4c542b5f9ecca3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:15 2018 -0700 
-------------------------------------------------------------------------------- 
Use DXE policy for any features that are only in used in DXE
Hsd-es-id: 1504730219
Original commit date: Tue May 22 18:59:55 2018 -0700
Change-Id: I9c05ecbf75b931aeb686b9d6357d1a408386849b
Original commit hash: 71f1d6c386df80389130480e10191d10e3d108ac

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePchPolicyUpdate.c
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeSiliconPkg/Pch/Include/ConfigBlock/PcieRpConfig.h
IceLakeSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.inf
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
IceLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf
IceLakeSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: af798fc99959cf122cfcd577151dafe274f902f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:14 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: FPRRs are enabled on capsule flow when BIOS Guard is disabled
FSP-M UPD data referred by UpdatePeiPchPolicy() function is not valid because the PCD PcdFspmUpdDataAddress is not updated after permanent memory is installed.
The incorrect value PcdFspmUpdDataAddress referred in PostMem causes FPRR not being disabled as expected.
1. Set PcdFspmUpdDataAddress in FspWrapper accordingly after FSP migrates FspmUpdData.
2. Reduce FspCommonLib invocation in FspWrapper - Use PcdFspmUpdDataAddress rather than GetFspMemoryInitUpdDataPointer () in Platform PostMem policy update libraries.
3. Cleanup dead code in PlatformInitPei.

Original commit date: Fri Jun 1 00:48:20 2018 +0800
Change-Id: I076e5c299a41d88c09bf73ed207357af71a45a51
Original commit hash: 5001255f94e2975d21c11af4e1f5c11edcde0d3f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
IceLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf
IceLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfig.c
IceLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfig.h
IceLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebug.h
IceLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLibFsp.inf
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitFsp.inf

================================================================================ 
Commit: 0bb4234dc17af4cc72420a87e9a591d17b67cab1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:12 2018 -0700 
-------------------------------------------------------------------------------- 
BIOS in ICL_BLUE_IFWI_2018_19_1_00 inadequate for CPUID 0x906F0
CPUID Support for ICL H/S Refresh need to be added to CPU code base.
Hsd-es-id: 1806192336
Original commit date: Tue May 15 15:23:33 2018 -0700
Change-Id: I4287aa6cae897cec99ae7025dc9adab9389958ed
Original commit hash: a1f1b1c6b64775436b447b607f5fab8aca5dc141

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/CpuSetup.c
IceLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
IceLakeSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: d89ce3709f736469c833f2fc5fa830be581d9292 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:11 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] EC reports Platform Rest of Power in W instead of mW
EC is sending value 25W, multiplying it by 1000 to convert it in mW.
Hsd-es-id: <2203668953>
Tracker-link: <https://hsdes.intel.com/appstore/article/#/2203668953>
Original commit date: Fri May 18 13:10:11 2018 -0700
Change-Id: I1036e8fd1f21b88fc455ce0867e0b65e6f2d48ae
Original commit hash: 598b62d51488455cd9e6f1b111267f72cb255408

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/EC/Asl/EC.ASL
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl

================================================================================ 
Commit: 8b7a189e481f7a007511036e5f0a8683e5380cf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:08 2018 -0700 
-------------------------------------------------------------------------------- 
Enable the C6DRAM setup question by default.
Hsd-es-id: 1806129548
Original commit date: Thu May 31 15:59:52 2018 -0700
Change-Id: Ib215fea7fc8cf94016eea542454a75ddecd2d193
Original commit hash: e597c494e256055a95e78dec05155725dd9d2302

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 418e5d00e7c5eea0853366d01003687b9c97ffb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:06 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL] EC reports ARTG to be 15000 mW on ICL platforms. ICL uses 150000mW chargers, and ARTG should reflect that
EC can only send 2bytes=15000mW but system uses 150000mW, so multiplying the ARTG value with 10.
Hsd-es-id: <2203240783>
Tracker-link: <https://hsdes.intel.com/appstore/article/#/2203240783>
Original commit date: Mon May 7 14:17:22 2018 -0700
Change-Id: I4cb9180e910a722da17c033d58f3d0a5c9e82a0b
Original commit hash: 07fda0c9da0bca715d3f32ed14d91fa258941207

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/EC/Asl/EC.ASL
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl

================================================================================ 
Commit: 2d47035a21a657d5844f7cc9d1202db0d4d82b20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:06 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Mon Jun 4 16:32:59 2018 +0000
Original commit date: Mon Jun 4 16:32:59 2018 +0000
Original commit hash: f733cb31ba8af867b837da6452fd5ea017d35a60

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 17d7ffcdbb3ba880de8d3a1729488025eff98023 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:05 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL MRC] sync CNL versions 5.1.73 | Optimization of seeking Register Cache array.
Request:
Need to merge the following:
5.1.73 - Cache optimization
Change:
sync CNL versions 5.1.73 for cache optimixation

Original commit date: Mon May 21 12:39:25 2018 +0300
Change-Id: I2cc133b407aa167d6c240f3ed89d3625cdfaca03
Original commit hash: f9b2ad9956b318e8c56de89cc591e589326bf1f8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h

================================================================================ 
Commit: 9c668bf9a5154f2b1af3bb7d423108ea0226ccda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:04 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: Capsule update fails with ICL DailyBuild BIOS 2224_00_54
Capsule update fails because Capsule image is not found in system memory after warm reset.
Flush the cache to ensure that Capsule image resides in system memory before warm reset.

Original commit date: Sat Jun 2 00:23:40 2018 +0800
Change-Id: I0e84a68f4897a5ab81d1ef3efab336e1c053f67a
Original commit hash: a8cdbc1fa3a1436ba6ec803de295aa3f04900236

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/BaseResetSystemLib/BaseResetSystemLib.c
IceLakeSiliconPkg/Pch/Library/BaseResetSystemLib/BaseResetSystemLib.inf

================================================================================ 
Commit: 75e5295c744cb8e52a78af884228c1e8bd54f9d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:03 2018 -0700 
-------------------------------------------------------------------------------- 
Delay Authentication Mode enablement at the bios is not set
Added option grayout after EoP

Original commit date: Wed May 30 15:08:35 2018 +0200
Change-Id: I5d64cfc0d3d7fc261dfdd97b01e9b03417f6bb17
Original commit hash: 393af38a56dd107160ee57519e86d33709430b02

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/DebugSetup.hfr

================================================================================ 
Commit: e6d25023c69346c94a0862818d355be11bdf36e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:43:00 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon Jun 4 00:14:00 2018 -0700
Original commit date: Mon Jun 4 00:14:00 2018 -0700
Original commit hash: c7f13d41e85f9e628c0203d13609c7bfea2648a0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2ac1a3fd5ecdaffe908906feb1e63bffc53d803e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:59 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Mon Jun 4 00:08:17 2018 -0700
Original commit date: Mon Jun 4 00:08:17 2018 -0700
Original commit hash: ebaa60d3f5a424ddba40e37a4d890237ad1c3763

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f931e391e85dbd6e954e6e6e6237b94bdd59e443 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:59 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Mon Jun 4 00:03:29 2018 -0700
Original commit date: Mon Jun 4 00:03:29 2018 -0700
Original commit hash: 993c2e9b68fd52806278e667d49649211a4202b0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: e2833ce887e7dd07eec25e05820247f511d2688e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:58 2018 -0700 
-------------------------------------------------------------------------------- 
ICL-U SDS:Number of USB Physical connector count not matching with ICL U SDS Platform specification
Create variable to hide un-used USB port
Hsd-es-id: 2203189646
Original commit date: Fri Jun 1 15:22:15 2018 +0800
Change-Id: I47249d7da85222206ba4ba41f70faeaec2bf1bad
Original commit hash: 131031e7cd15aa6db19358db06effcfb0515e0aa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Setup/PchSetup.uni
IceLakePlatSamplePkg/Setup/PchUsbSingleHsPort.hfr
IceLakePlatSamplePkg/Setup/PchUsbSingleSsPort.hfr

================================================================================ 
Commit: 620cbfb1dab48be3a023da5c4bb7e01df5fd1b99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:56 2018 -0700 
-------------------------------------------------------------------------------- 
New board ID support request for ICL-Y EV Board
Add board ID 0x1b to support ICL-Y EV board.
Hsd-es-id: 1505957607
Original commit date: Fri Jun 1 17:03:39 2018 +0800
Change-Id: Ib005295d6f3bf6d7bec7c93ecda65489d42697f8
Original commit hash: 35c99f81f596d60096869fa1649954bbf3ce7e7b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
IceLakePlatSamplePkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 121da7eaf6a2c33ab400f81b3945bfe40601045b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:53 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions
Sun Jun 3 12:17:11 2018 -0700
Original commit date: Sun Jun 3 12:17:11 2018 -0700
Original commit hash: 056f3128801023726ae94bf0b4c60f2df31e33e0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 2bacc62c963ff27896194af113b18988309d28d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:53 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily
Sun Jun 3 11:59:46 2018 -0700
Original commit date: Sun Jun 3 11:59:46 2018 -0700
Original commit hash: 38e1375e17210cc5df851b080aeb54ebff3d3d0b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Include/FspsUpd.h

================================================================================ 
Commit: 6cf3d3343c20d44bf3e0c289bf2cbe9578ae8de8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:52 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sun Jun 3 00:08:23 2018 -0700
Original commit date: Sun Jun 3 00:08:23 2018 -0700
Original commit hash: 7a59897134144e426753c1ca4534024279444e3b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3f5143085aaf95c056114c5a61cb50b50b9f7e84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:51 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sun Jun 3 00:03:13 2018 -0700
Original commit date: Sun Jun 3 00:03:13 2018 -0700
Original commit hash: 61a5ec93f62b0ccf389b3fa48a2524e895cbab4f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 96e4a8828c6835b8cc09789bcdb5c5dc42816a09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:50 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space
Sat Jun 2 17:16:47 2018 -0700
Original commit date: Sat Jun 2 17:16:47 2018 -0700
Original commit hash: ebc02e1e59d18ff1b83806685d20c00a1cc43b4f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Include/FspsUpd.h
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
IceLakePlatSamplePkg/Setup/PlatformSetup.c
IceLakeSiliconPkg/Pch/Library/Private/PeiWdtLib/PeiWdtLib.c

================================================================================ 
Commit: c5b010942fd8867714a04c36f02b8ca44cd35407 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:48 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Sat Jun 2 00:08:21 2018 -0700
Original commit date: Sat Jun 2 00:08:21 2018 -0700
Original commit hash: 480b6852350e4bf81f91fbed97e3d7bf3b8394c2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 6f7c738a1d031994f95d9446165a6ca37cee7d78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:47 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Sat Jun 2 00:03:33 2018 -0700
Original commit date: Sat Jun 2 00:03:33 2018 -0700
Original commit hash: 1aae275d5881430e4b8fa640ea8277d1343dfabb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: bdc8df186228d0012ff69f07dd628cbe54a58d54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:44 2018 -0700 
-------------------------------------------------------------------------------- 
Title: [ICL] Untested Memory Not Covered by SMM Protection
Resolution: Integrating this SSG core security patch. 
Impacted Platforms: ICL
Original commit date: Fri May 18 17:04:15 2018 -0700
Change-Id: Ib4f98a45c9dfeca817ce57ee34075e4daf16438f
Original commit hash: 42bf98727b045995e9cece7ed3b9d7e8aec4eebb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Dispatcher/Dependency.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Dispatcher/Dispatcher.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/DxeCore.uni
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/DxeCoreExtra.uni
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/DxeMain.h
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/DxeMain.inf
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/DxeMain/DxeMain.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/DxeMain/DxeProtocolNotify.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Event/Event.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Event/Event.h
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Event/Timer.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Event/Tpl.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/FwVol/Ffs.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVol.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVolAttrib.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVolDriver.h
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVolRead.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVolWrite.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/FwVolBlock/FwVolBlock.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/FwVolBlock/FwVolBlock.h
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Gcd/Gcd.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Gcd/Gcd.h
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Hand/DriverSupport.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Hand/Handle.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Hand/Handle.h
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Hand/Locate.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Hand/Notify.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Image/Image.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Image/Image.h
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Library/Library.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Mem/HeapGuard.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Mem/HeapGuard.h
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Mem/Imem.h
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Mem/MemData.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Mem/MemoryProfileRecord.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Mem/Page.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Mem/Pool.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Misc/DebugImageInfo.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Misc/InstallConfigurationTable.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Misc/MemoryAttributesTable.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Misc/MemoryProtection.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Misc/PropertiesTable.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Misc/SetWatchdogTimer.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Misc/Stall.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/SectionExtraction/CoreSectionExtraction.c
ClientCommonPkg/Override/MdePkg/Library/SmmMemLib/SmmMemLib.c
ClientCommonPkg/Override/MdePkg/Library/SmmMemLib/SmmMemLib.inf
ClientCommonPkg/Override/MdePkg/Library/SmmMemLib/SmmMemLib.uni
ClientCommonPkg/Override/RoyalParkCommonOverride.md
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.h
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SmmCpuMemoryManagement.c
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 8d65b6e6bf6dcef33fee3c7cb877d637704c523d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:40 2018 -0700 
-------------------------------------------------------------------------------- 
Fix for issue KC reports Intel Ref. code: ACPI warnings and Remarks
Correctios to previous changes
Fix for ASL code compile warnings like "Control Method should be made Serialized" and
"Not all control paths return a value".
Hsd-es-id: 1406971622
Original commit date: Tue May 29 11:50:00 2018 -0700
Change-Id: I60514133cb3fd566f742740594601f12f9833a54
Original commit hash: 79e6838b9234bafa7dcd7e75f4e90958363fd0db

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Tst.asl
IceLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
IceLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Igfx.asl

================================================================================ 
Commit: ef2b160a1204c8859083596b8b48ee79b181bc4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:39 2018 -0700 
-------------------------------------------------------------------------------- 
FIT record type 0xA  for TXT policy
FitGen tool will create type 0xA record into FIT table; It will use  CMOS index I/O (address port :0x70, data port 0x71, offset 0x2A, bit 4)
to indicate the TXT policy (1- TXT enabled, 0 - TXT disabled), this CMOS location will be updated based on user setup "TXT Enabled/Disabled" through
a setup callback function
Hsd-es-id: 1407011892
Original commit date: Wed May 30 10:47:16 2018 -0700
Change-Id: I5a38e045a63a36e6c13fce440cc4ebc9e709317f
Original commit hash: fc3152973c486c42a789846aaec9e52a0ce4c25e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Cmos/Include/CmosMap.h
IceLakePlatSamplePkg/Setup/CpuSetup.c
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakePlatSamplePkg/Setup/SetupCallbackExList.h
IceLakePlatSamplePkg/Setup/SetupId.h
IceLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.bat
IceLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.sh

================================================================================ 
Commit: 2b3669cb16aa31ff33ea40daf4daaa7acea4665e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:34 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Fri Jun 1 00:07:51 2018 -0700
Original commit date: Fri Jun 1 00:07:51 2018 -0700
Original commit hash: 00a5b512ba6ce698d6ea944372c5ba9bc5a1aca8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8fd39eebadeda4c04b3b14a12add3d6f595f9ade 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:33 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Fri Jun 1 00:03:14 2018 -0700
Original commit date: Fri Jun 1 00:03:14 2018 -0700
Original commit hash: 2eaa5f4c1d695601de4f47683fea11120b33b572

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 1eb2a6d9659e8ecb157777c15498332b18b68353 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:32 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jun 1 06:39:06 2018 +0000
Original commit date: Fri Jun 1 06:39:06 2018 +0000
Original commit hash: d3852cd8d619f172ceab7dc4d0e0c6b64527012f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9361b363e8ff312d0d345c1c862e89f4f1992d15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:32 2018 -0700 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: BIOS exposing all USB ports as User Connectable. Should be corrected per platform USB routing
Setting usb port10 for CNVi BT card and usb port3 for CNVd BT card as user non-connectable.

Original commit date: Thu May 31 16:00:14 2018 +0800
Change-Id: I9dacafdbd53f31df26557135b968f9b7a804355e
Original commit hash: a50a4a0a9a9217f636fb305a2da8e2a025859733

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciIclYLpDdr4Rvp.asl

================================================================================ 
Commit: d608860826f82c013a658bc0313df6e77c8a5793 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:31 2018 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1407221663][][ICL MRC][Add MRC support for BOM_ID='100' with LPDDR4X memory]
Add MRC support for BOM_ID = '100' for all ICL-U/Y RVP boards.
This BOM_ID will use LPDDR4X memory: Micron MT53D1G32D4NQ-046, 200b 8Gb 1x16 QDP, 2R, 16GB total, 4267.

Original commit date: Wed May 30 17:15:37 2018 -0700
Change-Id: I11024e92c366125d44ef7b3b2d5ef346151e6f3e
Original commit hash: 2690000ab3e2b02751c5a2eac1e29bb644f20b0e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
IceLakePlatSamplePkg/Include/PlatformBoardId.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PlatformBoardId.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: 101bc17f757ad52a670cd4757c4682be5201ed75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:30 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Fri Jun 1 05:27:19 2018 +0000
Original commit date: Fri Jun 1 05:27:19 2018 +0000
Original commit hash: 576c073c5c3c7da28dca2b4453a520312e9d9377

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 944ce58b22c71b325d549da34d4943e44cf44561 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:29 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/WifiConnectionManagerDxe: Fixed a potential Null pointer reference issue
Hsd-es-id: <222934>
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Fri Jun 1 10:02:45 2018 +0800
Change-Id: I165ebb7627dfa735bd68277acfdbd9dc895f9ec6
Original commit hash: 3be62e75c442a0aaac4e163b747122862abf3c59

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c

================================================================================ 
Commit: eda999b432d1ec4ed18e4b410ceb0a7767079ddc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:26 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-U][B1] Platform hang on MRC after restart from OS
Add support for 512MB PRMRR size
Hsd-es-id: 1806195394
Original commit date: Thu May 24 15:15:23 2018 -0700
Change-Id: I6afa7141fdd50cfabcb7ecfb2257da23ee9986a4
Original commit hash: a77d600890b7a218cee1b42ccffc8ee0bcbf4b8b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
IceLakePlatSamplePkg/Setup/CpuSetup.hfr
IceLakePlatSamplePkg/Setup/CpuSetup.uni
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuSecurityPreMemConfig.h

================================================================================ 
Commit: ac4a2b7fbf488c86718a57fdabedec23ae1e7943 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:21 2018 -0700 
-------------------------------------------------------------------------------- 
ICP-LP B0 Integrate Chipsetinit Version 4
Hsd-es-id: 1407210313
Original commit date: Thu May 31 10:18:24 2018 -0700
Change-Id: I19cb3889dc8a56b6e6f48c503874908f755c3743
Original commit hash: 7912a2df29a240056a5273d63b6f9b2c9b5603d8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_Bx.bin
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_eDBC_Bx.bin
IceLakeSiliconPkg/Pch/Include/Private/IclPchLpHsioBx.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/IclPchLpHsioBx.c

================================================================================ 
Commit: 5821ba466a229a24c81c35c433588fd26a2544e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:20 2018 -0700 
-------------------------------------------------------------------------------- 
Can't control FIVR FFFC SSC from bios
The FIVR IP Spec does not match the PUnit Spec.  Updating MCHBAR register offsets to match.
Hsd-es-id: 1305722081
Original commit date: Wed May 23 10:19:18 2018 -0700
Change-Id: Ia079d8471b66b4171e4b399fcf3fc61ce9badac3
Original commit hash: ea0b9f1f79da15349cd6d541aaa57f96075a0d26

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h

================================================================================ 
Commit: 8d1147b0321057a43f3f0399a1d2e835ea8f30b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:17 2018 -0700 
-------------------------------------------------------------------------------- 
"Boot with Full Configuration" String is not Present in the debug log while Performing  Fast boot Disabled (Fast boot ->Enable -> OS -> Disable ) in  BIOS
Add condition to force FullConfiguration boot after fast boot is modified
Hsd-es-id: 1505489864
Original commit date: Thu May 17 17:01:10 2018 +0800
Change-Id: I96198f6a947ae6cb8db1b781517efd320e51bcca
Original commit hash: 1d513d5901a2d75d74e7a435edcf41a6de56bc69

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 5fb6d63d08fee86f92bde0248e608ab888bbea11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:15 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Thu May 31 00:08:24 2018 -0700
Original commit date: Thu May 31 00:08:24 2018 -0700
Original commit hash: 60c37c308ad78aa718632d138ee2a55b4d26b519

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8947afa95c974429517fc5b6e1815805224d281b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:14 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Thu May 31 00:03:34 2018 -0700
Original commit date: Thu May 31 00:03:34 2018 -0700
Original commit hash: 5f96fb0737f0d0a435c64ea9063efffd24143ed2

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 094f93fd76fa0001ec32485b23420a68089c7e88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:13 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/WifiConnectionManagerDxe: Recover 87d48e4e4e881084127e7c572f41d7ce02cd36cb
* Recover the following commit: BpCommonPkg/WifiConnectionManagerDxe: Fixed the error admin
  password is not cleaned in boot time
* Fixed an hang error in ExitBootService event when platform doesn't plug in wireless card
* Did some minor changes for code enhancement
Hsd-es-id: <222922>
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Wed May 30 18:09:30 2018 +0800
Change-Id: I9a45dca6db7adef66378cb1fb51e6e3b546b9bb6
Original commit hash: b6ae88757e02947c445d55b896cf816d236c0692

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/KmsImpl.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/Kms/VariableEx/VariableEx.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.inf
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxe.vfr
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionManagerDxeStrings.uni
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfig.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrConfigNVDataStruct.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.h

================================================================================ 
Commit: 4331e39180f7d0e24d7ac578624613a8d6b2d38b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:11 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/FMMT: Update binary to match with latest Source
Hsd-es-id: None
Original commit date: Wed May 23 14:06:53 2018 +0800
Change-Id: Icead716f235c240db42eb936468e9b02865074b2
Original commit hash: 412d33b5005baaf877567cefbedb8ba0f942884f

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/FMMT.exe

================================================================================ 
Commit: 63d4675ec0256d410b79a43b6f7521adc9b06d8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:09 2018 -0700 
-------------------------------------------------------------------------------- 
Implement Platform & Si  changes for Reset System  with BP 1.5.1.0.
BP1510 Reset2 implemented.
Hsd-es-id: 1406264596
Original commit date: Mon May 14 18:47:34 2018 +0800
Change-Id: I626abb1d996eb0109888be64ba7aa717d8bab577
Original commit hash: ecbf56692b2cb5acc5151ca74613de8887d2e2b0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.c
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.h
IceLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
IceLakeFspPkg/IceLakeFspPkg.dsc
IceLakeFspPkg/IceLakeFspPkg.fdf
IceLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareDxe.h
IceLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareReportDxe.c
IceLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareReportDxe.inf
IceLakePlatSamplePkg/Platform/SavePegConfig/Dxe/SavePegConfig.h
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitDxe/PlatformInitDxe.inf
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf
IceLakePlatSamplePkg/Setup/IccSetup.c
IceLakePlatSamplePkg/Setup/PlatformSetup.c
IceLakePlatSamplePkg/Setup/Setup.c
IceLakePlatSamplePkg/Setup/Setup.inf
IceLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.c
IceLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.inf
IceLakeSiliconPkg/Me/HeciInit/Dxe/HeciInit.c
IceLakeSiliconPkg/Me/HeciInit/Dxe/HeciInit.inf
IceLakeSiliconPkg/Me/HeciInit/Dxe/MeHeciReset.c
IceLakeSiliconPkg/Me/Include/Library/PeiMeLib.h
IceLakeSiliconPkg/Me/Library/PeiMeLib/MeHeciReset.c
IceLakeSiliconPkg/Me/Library/PeiMeLib/PeiMeLib.inf
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/HeciInit.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/PchMeUma.c
IceLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/PeiMeInitLib.inf
IceLakeSiliconPkg/Me/MePlatformReset/RuntimeDxe/MePlatformReset.c
IceLakeSiliconPkg/Me/MePlatformReset/RuntimeDxe/MePlatformReset.inf
IceLakeSiliconPkg/Pch/Include/Library/PchResetLib.h
IceLakeSiliconPkg/Pch/Include/Ppi/PchReset.h
IceLakeSiliconPkg/Pch/Include/Private/Library/PchResetCommonLib.h
IceLakeSiliconPkg/Pch/Include/Protocol/PchReset.h
IceLakeSiliconPkg/Pch/Library/BaseResetSystemLib/BaseResetSystemLib.c
IceLakeSiliconPkg/Pch/Library/BaseResetSystemLib/BaseResetSystemLib.inf
IceLakeSiliconPkg/Pch/Library/DxeResetSystemLib/DxeResetSystemLib.c
IceLakeSiliconPkg/Pch/Library/DxeResetSystemLib/DxeResetSystemLib.inf
IceLakeSiliconPkg/Pch/Library/DxeRuntimeResetSystemLib/DxeRuntimeResetSystemLib.c
IceLakeSiliconPkg/Pch/Library/DxeRuntimeResetSystemLib/DxeRuntimeResetSystemLib.inf
IceLakeSiliconPkg/Pch/Library/PeiPchResetLib/PchReset.c
IceLakeSiliconPkg/Pch/Library/PeiPchResetLib/PeiPchResetLib.inf
IceLakeSiliconPkg/Pch/Library/PeiResetSystemLib/PeiResetSystemLib.c
IceLakeSiliconPkg/Pch/Library/PeiResetSystemLib/PeiResetSystemLib.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspIcl.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibIcl.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiWdtLib/PeiWdtLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiWdtLib/PeiWdtLib.inf
IceLakeSiliconPkg/Pch/Wdt/Dxe/WdtDxe.c
IceLakeSiliconPkg/Pch/Wdt/Dxe/WdtDxe.inf
IceLakeSiliconPkg/SampleCode/MdeModulePkg/Include/Ppi/PlatformSpecificResetFilter.h
IceLakeSiliconPkg/SampleCode/MdeModulePkg/Include/Ppi/PlatformSpecificResetHandler.h
IceLakeSiliconPkg/SampleCode/MdeModulePkg/Include/Ppi/PlatformSpecificResetNotification.h
IceLakeSiliconPkg/SampleCode/MdeModulePkg/Include/Protocol/PlatformSpecificResetFilter.h
IceLakeSiliconPkg/SampleCode/MdeModulePkg/Include/Protocol/PlatformSpecificResetHandler.h
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMem.inf
IceLakeSiliconPkg/SiInit/Pei/SiInitPreMemFsp.inf
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SiPkgDxe.dsc
IceLakeSiliconPkg/SiPkgDxeLib.dsc
IceLakeSiliconPkg/SiPkgPeiLib.dsc
IceLakeSiliconPkg/SystemAgent/Include/Library/PeiOverrideResetLib.h
IceLakeSiliconPkg/SystemAgent/Library/PeiOverrideResetLib/PeiOverrideResetLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiOverrideResetLib/PeiOverrideResetLib.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInit.c
IceLakeSiliconPkg/SystemAgent/Library/Private/DxeTcssInitLib/DxeTcssInitLib.inf
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/SaPcieTrainingLinkRecovery.c

================================================================================ 
Commit: f5aff609b01531ff397ec26d0f3ddcaea5d4300d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:02 2018 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg/HidKbDxe: Fix bug in DriverBindingStop
DriverBindingStop of HidKbDxe driver firstly uninstalls the
SimpleTextIn protocol. Then it uninstalls SimpleTextIn and
SimpleTextInEx again. It causes SimpleTextInEx failed to uninstall.
The patch fixes the issue to uninstall both protocols together.
Hsd-es-id: none
Original commit date: Tue May 29 15:00:13 2018 +0800
Change-Id: I1da0f57bd94423c0b69925b76cf292f8638eb04b
Original commit hash: becdeb6928af1d1f38b4bb1601fb3b84edd87f37

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Bluetooth/HidKbDxe/HidKbDxe.c

================================================================================ 
Commit: 7a368f77a261ae041e09db9c3d27e9e3d67e014a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:01 2018 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision
Wed May 30 23:08:00 2018 +0000
Original commit date: Wed May 30 23:08:00 2018 +0000
Original commit hash: 605f6a2ac48582592497457c41cf932f5b4a6983

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6fff97f8fc4f33b18b346818d0fa73f8e0190bad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:42:01 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL-U A2][Memory]]System hang at early command training with Samsung K4UCE3Q4AM-AGCJ]
LP4X: Increase CMD/CTL Ron from 40 to 20 Ohm.
LP4/X: Use default JEDEC spec value for CmdVref instead of calculating it per CMD Ron / ODT.
LP4/X: Train all 8 bytes in ECT when byte mode devices are used.
LP4/X: Use JEDEC RL values per x16/x8 table, instead of SPD tAAmin value, because it's impossible to scale a single tAAmin value to match all JEDEC values.
Updated PCH UART code to ICL PCH, organized the files similar to PCH RC for easy compare.

Original commit date: Tue May 29 16:40:59 2018 -0700
Change-Id: I22e88305e066f9a95bb5a4d21dbd16d7b6480060
Original commit hash: be2d29eea2461bda1f3017a96b266bdb787ef096

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/BUILD/MiniBios.mak
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/CPU/SRC32/crcstart.asm
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/GpioConfig.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/GpioPinsIclH.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/GpioPinsIclLp.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/GpioPinsIclN.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Library/GpioLib.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Library/GpioNativeLib.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Library/PchInfoLib.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Library/PchPcrLib.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Library/PchSerialIoLib.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Library/PchSerialIoUartLib.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/PchLimits.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/PchReservedResources.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Private/GpioNativePads.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Private/Library/GpioPrivateLib.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Private/Library/PchPsfPrivateLib.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Register/PchRegs.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Register/PchRegsDmi.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Register/PchRegsGpio.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Register/PchRegsGpioIcl.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Register/PchRegsIsh.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Register/PchRegsLpc.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Register/PchRegsLpcIcl.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Register/PchRegsPcr.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Register/PchRegsPmc.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Register/PchRegsPmcCnl.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Register/PchRegsPmcIcl.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Register/PchRegsPsf.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Register/PchRegsPsfIcl.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Register/PchRegsSerialIo.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Register/PchRegsSerialIoIcl.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Register/PchRegsSerialIoUart.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Include/Register/PchRegsSmbus.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Library/PeiDxeSmmGpioLib/GpioLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Library/PeiDxeSmmGpioLib/GpioLibrary.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Library/PeiDxeSmmGpioLib/GpioNativeLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibIcl.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Library/PeiDxeSmmPchPcrLib/PchPcrLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibIcl.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLibInternal.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIcl.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibIcl.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/Library/Private/PeiDxeSmmPchPsfPrivateLib/PchPsfPrivateLibInternal.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/PciLib.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/PciSegmentLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Pch/PciSegmentLib.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PchPsfPrivateLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Register/PchRegsPmcCnl.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/Smb.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/uart16550.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MiniMrc.mak
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: d76dfdcf5a584b24a525355010d9a771a1d27a35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:41:58 2018 -0700 
-------------------------------------------------------------------------------- 
2LM: Move Hobbs Ravine card detection logic from Platform pre mem to FSP M code.
This design change is to execute detection logic after training PEG3 port for  gen1.
Hsd-es-id: 2204035867
Original commit date: Tue May 29 12:11:28 2018 -0700
Change-Id: I3635cb30067eba09a923b96dae74aee0ba1d1dbf
Original commit hash: 7cc1e64805b53f364f75097c4e5e07f7fa29a5b0

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: d3f7e813cb58ec9e3e5c073df4d1d094b0ff99e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:41:52 2018 -0700 
-------------------------------------------------------------------------------- 
[ICL]FwUpdLcl.efi tool does not work in recovery mode in EFI shell because HECI fails
Changed the message allowance condition in recovery mode

Original commit date: Wed May 23 15:19:32 2018 +0200
Change-Id: I1b68c02bc90a0fbc0a1205ec20b94c9a7f933ab2
Original commit hash: 2e43aba9c9e5719e083dc65a798b0cf955cccdad

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Me/Include/CoreBiosMsg.h
IceLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: a76fc214fb2be913fb59d123a10b3efedda4c83d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:41:50 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1
Wed May 30 00:08:06 2018 -0700
Original commit date: Wed May 30 00:08:06 2018 -0700
Original commit hash: 4971fb7b355377c283f2b6ccacca9f845de616cb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 75054705e255b2b5b3842cf6f6afccedd386e1c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:41:50 2018 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0
Wed May 30 00:03:09 2018 -0700
Original commit date: Wed May 30 00:03:09 2018 -0700
Original commit hash: b371d988ced3262727cb0baef2141518931bf180

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 7bd80556937a858de96ba1074a82afa237dc921f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 3 09:41:23 2018 -0700 
-------------------------------------------------------------------------------- 
ICL BIOS ID minor version update to 2222_01
BIOS ID change from 2222.00 to 2222.01
Hsd-es-id: <NO-HSD>
Tracker-link: <N/A>
Original commit date: Tue May 29 13:40:21 2018 -0700
Change-Id: Id7d05ca59f4efc93755df37b38a7241edf89c417
Original commit hash: 33927bcf296ca22518f66d8460ef132fc0e58bf7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Docs/ClientCommonPkgApi.chm
ClientCommonPkg/Docs/ClientCommonPkgApi.pdf
ClientSiliconPkg/Docs/ClientSiliconPkg.chm
ClientSiliconPkg/Docs/ClientSiliconPkg.pdf
IceLakeFspBinPkg/Docs/IceLake_FSP_Integration_Guide.chm
IceLakeFspBinPkg/Docs/IceLake_FSP_Integration_Guide.pdf
IceLakePlatSamplePkg/Docs/PlatApi.chm
IceLakeSiliconPkg/Docs/SiPkgApi.chm
