vhdl xil_defaultlib  \
"../../ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
"../../ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" \
"../../ip/design_1_axi_dma_1_0/sim/design_1_axi_dma_1_0.vhd" \
"../../ip/design_1_xfft_0_0/sim/design_1_xfft_0_0.vhd" \
"../../ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../sim/design_1.vhd" \

nosort
