m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Documenti/GitHub/EFES_project/vhdl_sources/ADC
Eadc_test
Z1 w1710853124
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 31
Z5 d/home/ema/Git/EFES_project/vhdl_sources/ADC
Z6 8/home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd
Z7 F/home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd
l0
L6 1
V>EhV<hB7OS3?HM57]ZVQb1
!s100 ??2V>_6o`Ui1l5NjkeX0:2
Z8 OV;C;2020.1;71
33
Z9 !s110 1710853128
!i10b 1
Z10 !s108 1710853128.000000
Z11 !s90 -reportprogress|300|-work|work|/home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd|
Z12 !s107 /home/ema/Git/EFES_project/vhdl_sources/ADC/adc_test.vhd|
!i113 1
Z13 o-work work
Z14 tExplicit 1 NoCoverage 1 CvgOpt 0
Atest
R2
R3
R4
Z15 DEx4 work 8 adc_test 0 22 >EhV<hB7OS3?HM57]ZVQb1
!i122 31
l37
Z16 L10 65
Ve:]OTD5Sl_:ElA[BCQ=e42
!s100 _KeML_0TJ54Qd1CVYZGZb0
R8
33
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Edecoder
Z17 w1710763869
R3
Z18 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z19 8D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/encoder.vhd
Z20 FD:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/encoder.vhd
l0
L5
VEaI8U;DJX`S20kK;7@WVb2
!s100 TUl>`h]7dZ5??ITgRf?H70
Z21 OV;C;10.5b;63
32
Z22 !s110 1710767036
!i10b 1
Z23 !s108 1710767036.000000
Z24 !s90 -reportprogress|300|-work|work|D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/encoder.vhd|
Z25 !s107 D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/encoder.vhd|
!i113 1
R13
Z26 tExplicit 1 CvgOpt 0
Abehavioral
R3
R18
DEx4 work 7 decoder 0 22 EaI8U;DJX`S20kK;7@WVb2
l15
L13
VA2`@6XZIADSMo7o4mn`IA3
!s100 GhdnccQI:BV[eAYBDPR^K1
R21
32
R22
!i10b 1
R23
R24
R25
!i113 1
R13
R26
Emux
Z27 w1710763398
R3
R18
R0
Z28 8D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/mux.vhd
Z29 FD:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/mux.vhd
l0
L4
VKTLeL;h`EZT1m5coZ:F^^2
!s100 RlDX_`S?8FYH3Y1>YZ]`U1
R21
32
R22
!i10b 1
R23
Z30 !s90 -reportprogress|300|-work|work|D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/mux.vhd|
Z31 !s107 D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/mux.vhd|
!i113 1
R13
R26
Abehavioral
R3
R18
DEx4 work 3 mux 0 22 KTLeL;h`EZT1m5coZ:F^^2
l12
L11
Vdl=Zn<O2>^[LGX9eIf=n:0
!s100 a5z4kDNU=l5g5an:Q3L1U3
R21
32
R22
!i10b 1
R23
R30
R31
!i113 1
R13
R26
Ereg1bit
Z32 w1710763807
R3
R18
R0
Z33 8D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/reg1bit.vhd
Z34 FD:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/reg1bit.vhd
l0
L5
V1>_MDKcm9B@JVI@8E8DcV2
!s100 ^WGi=Kk30^=1L^SlB_a[j3
R21
32
R22
!i10b 1
R23
Z35 !s90 -reportprogress|300|-work|work|D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/reg1bit.vhd|
Z36 !s107 D:/Documenti/GitHub/EFES_project/vhdl_sources/ADC/reg1bit.vhd|
!i113 1
R13
R26
Abehavioral
R3
R18
DEx4 work 7 reg1bit 0 22 1>_MDKcm9B@JVI@8E8DcV2
l14
L12
VVA<`TaM8:gn?>RniQL75N0
!s100 Laa2@Pa;l;2oWl@QcT6T82
R21
32
R22
!i10b 1
R23
R35
R36
!i113 1
R13
R26
Esar_adc
Z37 w1710852877
R2
R3
R4
!i122 30
R5
Z38 8/home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd
Z39 F/home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd
l0
L5 1
VVjFN;iE1RK_SQG>D0lV`e2
!s100 XLF9[cmeR`Q3TH;8D69C71
R8
33
R9
!i10b 1
R10
Z40 !s90 -reportprogress|300|-work|work|/home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd|
Z41 !s107 /home/ema/Git/EFES_project/vhdl_sources/ADC/SAR_ADC.vhd|
!i113 1
R13
R14
Abehavioral
R2
R3
R4
DEx4 work 7 sar_adc 0 22 VjFN;iE1RK_SQG>D0lV`e2
!i122 30
l33
L20 57
VZdS7cdR>gTbA6kJ2[Y[<a1
!s100 eUdkWFRe;aMeZ`Q5BAao`0
R8
33
R9
!i10b 1
R10
R40
R41
!i113 1
R13
R14
