Source Block: hdl/library/jesd204/jesd204_common/sync_header_align.v@77:87@HdlStmAssign

reg [7:0] header_vcnt = 8'h0;
reg [LOG2_RX_THRESH_SH_ERR:0] header_icnt = 'h0;

wire valid_header;
assign valid_header = ^o_header;

always @(posedge clk) begin
  if (reset | ~valid_header) begin
    header_vcnt <= 'b0;
  end else if (state[BIT_SH_HUNT] & ~header_vcnt[7]) begin

Diff Content:
- 82 assign valid_header = ^o_header;
+ 82   wire valid_header;
+ 82   assign valid_header = ^o_header;

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_common/sync_header_align.v@76:86
reg [2:0] next_state;

reg [7:0] header_vcnt = 8'h0;
reg [LOG2_RX_THRESH_SH_ERR:0] header_icnt = 'h0;

wire valid_header;
assign valid_header = ^o_header;

always @(posedge clk) begin
  if (reset | ~valid_header) begin
    header_vcnt <= 'b0;

