# -----------------------------------------------------------------------
# Author: Szymon Bogus
# Date:   10.07.2025
#
# Description:
# .gitignore file for Xilinx Vivado project backed by automation toolset
# of TCL+Makefile.
# References:
# Part of this file comes from https://github.com/iDoka/eda-scripts (MIT)
# License: GNU GPL
# -----------------------------------------------------------------------


# this project exclusive directories
bin/
log/
simulation/
simulation/
proj/
soc/RISC_V_32i_softcore/
soc/RISC_V_worker_PL_layer/
soc/ip_repo/

# for Xilinx Vivado|ISE
.Xil/
.cache/
fsm_encoding.os
tab_*/
webtalk.*
vivado_pid*.str
hs_err_pid*
xelab.*
xsim.*
xvlog.*
*.cache
*.sim
*.runs
*.hw
*.backup.*
*.debug
*.ip_user_files

# for ESP32
src/esp/build/

# ESP idf files
sdkconfig
sdkconfig.old

# log files
*.log
*.jou
*.rpt
*.vdi
clockInfo.txt

# bitstream
*.bit
*.bin
*.mcs
*.svf
*.image

# netlist
*.edf
*.edif
*.vn
*.vm

# SDF
*.sdf

# sim dump
*.vcd
*.saif
*.tcf
*.wdb

# others
unisims

# C-files
*.elf
*.a
*.sa
*.so
*.lib

# checkpoint files
*.dcp

# some data specific files
*.coe

.vscode
venv/