<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"formal verification" | Genetic Logic Lab</title><link>/tag/formal-verification/</link><atom:link href="/tag/formal-verification/index.xml" rel="self" type="application/rss+xml"/><description>"formal verification"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Mon, 01 Jul 2019 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"formal verification"</title><link>/tag/formal-verification/</link></image><item><title>Design of Asynchronous Genetic Circuits</title><link>/publication/design-asynchronous-genetic-nguyen-2019/</link><pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/design-asynchronous-genetic-nguyen-2019/</guid><description/></item><item><title>Invited: Advances in Formal Methods for the Design of Analog/Mixed-Signal Systems</title><link>/publication/invited-advances-formal-dubikhin-2017/</link><pubDate>Thu, 01 Jun 2017 00:00:00 +0000</pubDate><guid>/publication/invited-advances-formal-dubikhin-2017/</guid><description/></item><item><title>Design of Mixed-Signal Systems With Asynchronous Control</title><link>/publication/design-mixed-signal-systems-dubikhin-2016/</link><pubDate>Sat, 01 Oct 2016 00:00:00 +0000</pubDate><guid>/publication/design-mixed-signal-systems-dubikhin-2016/</guid><description/></item><item><title>Compositional Model Checking of Concurrent Systems</title><link>/publication/compositional-model-checking-zheng-2015/</link><pubDate>Mon, 01 Jun 2015 00:00:00 +0000</pubDate><guid>/publication/compositional-model-checking-zheng-2015/</guid><description/></item><item><title>Formal Analysis of a Fault-Tolerant Routing Algorithm for a Network-on-Chip</title><link>/publication/formal-analysis-fault-tolerant-zhang-2014/</link><pubDate>Mon, 01 Sep 2014 00:00:00 +0000</pubDate><guid>/publication/formal-analysis-fault-tolerant-zhang-2014/</guid><description/></item><item><title>LEMA: A Tool for the Formal Verification of Digitally-Intensive Analog/Mixed-Signal Circuits</title><link>/publication/lema-tool-formal-fisher-2014/</link><pubDate>Fri, 01 Aug 2014 00:00:00 +0000</pubDate><guid>/publication/lema-tool-formal-fisher-2014/</guid><description/></item><item><title>Using Decision Diagrams to Compactly Represent the State Space for Explicit Model Checking</title><link>/publication/using-decision-diagrams-zheng-2012/</link><pubDate>Thu, 01 Nov 2012 00:00:00 +0000</pubDate><guid>/publication/using-decision-diagrams-zheng-2012/</guid><description/></item><item><title>An Improvement in Partial Order Reduction Using Behavioral Analysis</title><link>/publication/improvement-partial-order-zhang-2012/</link><pubDate>Wed, 01 Aug 2012 00:00:00 +0000</pubDate><guid>/publication/improvement-partial-order-zhang-2012/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/verification-analog-mixed-signal-little-2011/</link><pubDate>Fri, 01 Apr 2011 00:00:00 +0000</pubDate><guid>/publication/verification-analog-mixed-signal-little-2011/</guid><description/></item><item><title>State Space Reductions for Scalable Verification of Asynchronous Designs</title><link>/publication/state-space-reductions-yao-2010/</link><pubDate>Tue, 01 Jun 2010 00:00:00 +0000</pubDate><guid>/publication/state-space-reductions-yao-2010/</guid><description/></item><item><title>A New Verification Method for Embedded Systems</title><link>/publication/new-verification-method-thacker-2009-a/</link><pubDate>Thu, 01 Oct 2009 00:00:00 +0000</pubDate><guid>/publication/new-verification-method-thacker-2009-a/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods</title><link>/publication/verification-analog-mixed-signal-walter-2008/</link><pubDate>Mon, 01 Dec 2008 00:00:00 +0000</pubDate><guid>/publication/verification-analog-mixed-signal-walter-2008/</guid><description/></item><item><title>Application of Automated Model Generation Techniques to Analog/Mixed-Signal Circuits</title><link>/publication/application-automated-model-little-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>/publication/application-automated-model-little-2007/</guid><description/></item><item><title>Symbolic Model Checking of Analog/Mixed-Signal Circuits</title><link>/publication/symbolic-model-checking-walter-2007-a/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/symbolic-model-checking-walter-2007-a/</guid><description/></item><item><title>Symbolic Model Checking of Analog/Mixed-Signal Circuits</title><link>/publication/symbolic-model-checking-walter-2007/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/symbolic-model-checking-walter-2007/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/verification-analog-mixed-signal-little-2006/</link><pubDate>Wed, 01 Nov 2006 00:00:00 +0000</pubDate><guid>/publication/verification-analog-mixed-signal-little-2006/</guid><description/></item><item><title>The Case for Analog Circuit Verification</title><link>/publication/case-analog-circuit-myers-2006/</link><pubDate>Thu, 01 Jun 2006 00:00:00 +0000</pubDate><guid>/publication/case-analog-circuit-myers-2006/</guid><description/></item><item><title>Verification of Timed Circuits with Failure-Directed Abstractions</title><link>/publication/verification-timed-circuits-haozheng-2006/</link><pubDate>Wed, 01 Mar 2006 00:00:00 +0000</pubDate><guid>/publication/verification-timed-circuits-haozheng-2006/</guid><description/></item><item><title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title><link>/publication/efficient-verification-hazardfreedom-nelson-2003/</link><pubDate>Sat, 01 Nov 2003 00:00:00 +0000</pubDate><guid>/publication/efficient-verification-hazardfreedom-nelson-2003/</guid><description/></item><item><title>Modular Verification of Timed Circuits Using Automatic Abstraction</title><link>/publication/modular-verification-timed-haozheng-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/modular-verification-timed-haozheng-2003/</guid><description/></item><item><title>Level Oriented Formal Model for Asynchronous Circuit Verification and Its Efficient Analysis Method</title><link>/publication/level-oriented-formal-kitai-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/level-oriented-formal-kitai-2002/</guid><description/></item><item><title>Timed State Space Exploration Using POSETs</title><link>/publication/timed-state-space-belluomini-2000/</link><pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate><guid>/publication/timed-state-space-belluomini-2000/</guid><description/></item><item><title>POSET Timing and Its Application to the Synthesis and Verification of Gate-Level Timed Circuits</title><link>/publication/poset-timing-its-myers-1999/</link><pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate><guid>/publication/poset-timing-its-myers-1999/</guid><description/></item></channel></rss>