<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.lir.amd64/src/org/graalvm/compiler/lir/amd64/AMD64MathSinOp.java</title>
    <link rel="stylesheet" href="../../../../../../../../../../../style.css" />
  </head>
<body>
<center><a href="AMD64MathPowOp.java.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../../../../index.html" target="_top">index</a> <a href="AMD64MathTanOp.java.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.lir.amd64/src/org/graalvm/compiler/lir/amd64/AMD64MathSinOp.java</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  1 /*
<span class="line-modified">  2  * Copyright (c) 2018, 2019, Oracle and/or its affiliates. All rights reserved.</span>
  3  * Copyright (c) 2016, Intel Corporation. All rights reserved.
  4  * Intel Math Library (LIBM) Source Code
  5  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  6  *
  7  * This code is free software; you can redistribute it and/or modify it
  8  * under the terms of the GNU General Public License version 2 only, as
  9  * published by the Free Software Foundation.
 10  *
 11  * This code is distributed in the hope that it will be useful, but WITHOUT
 12  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 13  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 14  * version 2 for more details (a copy is included in the LICENSE file that
 15  * accompanied this code).
 16  *
 17  * You should have received a copy of the GNU General Public License version
 18  * 2 along with this work; if not, write to the Free Software Foundation,
 19  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 20  *
 21  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 22  * or visit www.oracle.com if you need additional information or have any
</pre>
<hr />
<pre>
441         Label block4 = new Label();
442         Label block5 = new Label();
443         Label block6 = new Label();
444         Label block7 = new Label();
445         Label block8 = new Label();
446         Label block9 = new Label();
447         Label block10 = new Label();
448         Label block11 = new Label();
449         Label block12 = new Label();
450         Label block13 = new Label();
451         Label block14 = new Label();
452 
453         masm.push(AMD64.rbx);
454         masm.subq(rsp, 16);
455         masm.movsd(new AMD64Address(rsp, 8), xmm0);
456         masm.movl(rax, new AMD64Address(rsp, 12));
457         masm.movq(xmm1, recordExternalAddress(crb, pi32Inv));          // 0x6dc9c883, 0x40245f30
458         masm.movq(xmm2, recordExternalAddress(crb, shifter));          // 0x00000000, 0x43380000
459         masm.andl(rax, 2147418112);
460         masm.subl(rax, 808452096);
<span class="line-modified">461         masm.cmpl(rax, 281346048);</span>
<span class="line-removed">462         masm.jcc(ConditionFlag.Above, block0);</span>
463         masm.mulsd(xmm1, xmm0);
464         masm.movdqu(xmm5, recordExternalAddress(crb, onehalf));        // 0x00000000, 0x3fe00000,
465                                                                        // 0x00000000, 0x3fe00000
466         masm.movq(xmm4, recordExternalAddress(crb, signMask));         // 0x00000000, 0x80000000
467         masm.pand(xmm4, xmm0);
468         masm.por(xmm5, xmm4);
469         masm.addpd(xmm1, xmm5);
470         masm.cvttsd2sil(rdx, xmm1);
471         masm.cvtsi2sdl(xmm1, rdx);
472         masm.movdqu(xmm6, recordExternalAddress(crb, p2));             // 0x1a600000, 0x3d90b461,
473                                                                        // 0x1a600000, 0x3d90b461
474         masm.movq(r8, 0x3fb921fb54400000L);
475         masm.movdq(xmm3, r8);
476         masm.movdqu(xmm5, recordExternalAddress(crb, sc4));            // 0xa556c734, 0x3ec71de3,
477                                                                        // 0x1a01a01a, 0x3efa01a0
478         masm.pshufd(xmm4, xmm0, 68);
479         masm.mulsd(xmm3, xmm1);
480         if (masm.supports(AMD64.CPUFeature.SSE3)) {
481             masm.movddup(xmm1, xmm1);
482         } else {
</pre>
<hr />
<pre>
532         masm.addpd(xmm6, xmm5);
533         masm.movq(xmm5, new AMD64Address(AMD64.rax, 8));
534         masm.subsd(xmm5, xmm3);
535         masm.subsd(xmm3, xmm4);
536         masm.addsd(xmm1, new AMD64Address(AMD64.rax, 16));
537         masm.mulpd(xmm6, xmm2);
538         masm.addsd(xmm5, xmm0);
539         masm.addsd(xmm3, xmm7);
540         masm.addsd(xmm1, xmm5);
541         masm.addsd(xmm1, xmm3);
542         masm.addsd(xmm1, xmm6);
543         masm.unpckhpd(xmm6, xmm6);
544         masm.movdqu(xmm0, xmm4);
545         masm.addsd(xmm1, xmm6);
546         masm.addsd(xmm0, xmm1);
547         masm.jmp(block14);
548 
549         masm.bind(block0);
550         masm.jcc(ConditionFlag.Greater, block1);
551         masm.shrl(rax, 20);
<span class="line-modified">552         masm.cmpl(rax, 3325);</span>
<span class="line-removed">553         masm.jcc(ConditionFlag.NotEqual, block2);</span>
554         masm.mulsd(xmm0, recordExternalAddress(crb, allOnes));         // 0xffffffff, 0x3fefffff
555         masm.jmp(block14);
556 
557         masm.bind(block2);
558         masm.movq(xmm3, recordExternalAddress(crb, twoPow55));         // 0x00000000, 0x43600000
559         masm.mulsd(xmm3, xmm0);
560         masm.subsd(xmm3, xmm0);
561         masm.mulsd(xmm3, recordExternalAddress(crb, twoPowM55));       // 0x00000000, 0x3c800000
562         masm.jmp(block14);
563 
564         masm.bind(block1);
565         masm.pextrw(rax, xmm0, 3);
566         masm.andl(rax, 32752);
<span class="line-modified">567         masm.cmpl(rax, 32752);</span>
<span class="line-removed">568         masm.jcc(ConditionFlag.Equal, block3);</span>
569         masm.pextrw(rcx, xmm0, 3);
570         masm.andl(rcx, 32752);
571         masm.subl(rcx, 16224);
572         masm.shrl(rcx, 7);
573         masm.andl(rcx, 65532);
574         masm.leaq(r11, recordExternalAddress(crb, piInvTable));
575         masm.addq(AMD64.rcx, r11);
576         masm.movdq(AMD64.rax, xmm0);
577         masm.movl(r10, new AMD64Address(AMD64.rcx, 20));
578         masm.movl(r8, new AMD64Address(AMD64.rcx, 24));
579         masm.movl(rdx, rax);
580         masm.shrq(AMD64.rax, 21);
581         masm.orl(rax, Integer.MIN_VALUE);
582         masm.shrl(rax, 11);
583         masm.movl(r9, r10);
584         masm.imulq(r10, AMD64.rdx);
585         masm.imulq(r9, AMD64.rax);
586         masm.imulq(r8, AMD64.rax);
587         masm.movl(rsi, new AMD64Address(AMD64.rcx, 16));
588         masm.movl(rdi, new AMD64Address(AMD64.rcx, 12));
</pre>
<hr />
<pre>
640         masm.shrq(rdi, 32);
641         masm.addq(r9, rsi);
642         masm.addq(r9, rdi);
643         masm.imulq(AMD64.rdx, AMD64.rax);
644         masm.pextrw(rbx, xmm0, 3);
645         masm.leaq(rdi, recordExternalAddress(crb, piInvTable));
646         masm.subq(AMD64.rcx, rdi);
647         masm.addl(rcx, rcx);
648         masm.addl(rcx, rcx);
649         masm.addl(rcx, rcx);
650         masm.addl(rcx, 19);
651         masm.movl(rsi, 32768);
652         masm.andl(rsi, rbx);
653         masm.shrl(rbx, 4);
654         masm.andl(rbx, 2047);
655         masm.subl(rbx, 1023);
656         masm.subl(rcx, rbx);
657         masm.addq(r9, AMD64.rdx);
658         masm.movl(rdx, rcx);
659         masm.addl(rdx, 32);
<span class="line-modified">660         masm.cmpl(rcx, 1);</span>
<span class="line-removed">661         masm.jcc(ConditionFlag.Less, block4);</span>
662         masm.negl(rcx);
663         masm.addl(rcx, 29);
664         masm.shll(r9);
665         masm.movl(rdi, r9);
666         masm.andl(r9, 536870911);
<span class="line-modified">667         masm.testl(r9, 268435456);</span>
<span class="line-removed">668         masm.jcc(ConditionFlag.NotEqual, block5);</span>
669         masm.shrl(r9);
670         masm.movl(rbx, 0);
671         masm.shlq(r9, 32);
672         masm.orq(r9, r11);
673 
674         masm.bind(block6);
675 
676         masm.bind(block7);
677 
<span class="line-modified">678         masm.cmpq(r9, 0);</span>
<span class="line-removed">679         masm.jcc(ConditionFlag.Equal, block8);</span>
680 
681         masm.bind(block9);
682         masm.bsrq(r11, r9);
683         masm.movl(rcx, 29);
<span class="line-modified">684         masm.subl(rcx, r11);</span>
<span class="line-removed">685         masm.jcc(ConditionFlag.LessEqual, block10);</span>
686         masm.shlq(r9);
687         masm.movq(AMD64.rax, r10);
688         masm.shlq(r10);
689         masm.addl(rdx, rcx);
690         masm.negl(rcx);
691         masm.addl(rcx, 64);
692         masm.shrq(AMD64.rax);
693         masm.shrq(r8);
694         masm.orq(r9, AMD64.rax);
695         masm.orq(r10, r8);
696 
697         masm.bind(block11);
698         masm.cvtsi2sdq(xmm0, r9);
699         masm.shrq(r10, 1);
700         masm.cvtsi2sdq(xmm3, r10);
701         masm.xorpd(xmm4, xmm4);
702         masm.shll(rdx, 4);
703         masm.negl(rdx);
704         masm.addl(rdx, 16368);
705         masm.orl(rdx, rsi);
</pre>
<hr />
<pre>
800         masm.subsd(xmm5, xmm3);
801         masm.subsd(xmm3, xmm4);
802         masm.addsd(xmm1, new AMD64Address(AMD64.rax, 16));
803         masm.mulpd(xmm6, xmm2);
804         masm.addsd(xmm5, xmm0);
805         masm.addsd(xmm3, xmm7);
806         masm.addsd(xmm1, xmm5);
807         masm.addsd(xmm1, xmm3);
808         masm.addsd(xmm1, xmm6);
809         masm.unpckhpd(xmm6, xmm6);
810         masm.movdqu(xmm0, xmm4);
811         masm.addsd(xmm1, xmm6);
812         masm.addsd(xmm0, xmm1);
813         masm.jmp(block14);
814 
815         masm.bind(block8);
816         masm.addl(rdx, 64);
817         masm.movq(r9, r10);
818         masm.movq(r10, r8);
819         masm.movl(r8, 0);
<span class="line-modified">820         masm.cmpq(r9, 0);</span>
<span class="line-removed">821         masm.jcc(ConditionFlag.NotEqual, block9);</span>
822         masm.addl(rdx, 64);
823         masm.movq(r9, r10);
824         masm.movq(r10, r8);
<span class="line-modified">825         masm.cmpq(r9, 0);</span>
<span class="line-removed">826         masm.jcc(ConditionFlag.NotEqual, block9);</span>
827         masm.xorpd(xmm0, xmm0);
828         masm.xorpd(xmm6, xmm6);
829         masm.jmp(block12);
830 
831         masm.bind(block10);
832         masm.jcc(ConditionFlag.Equal, block11);
833         masm.negl(rcx);
834         masm.shrq(r10);
835         masm.movq(AMD64.rax, r9);
836         masm.shrq(r9);
837         masm.subl(rdx, rcx);
838         masm.negl(rcx);
839         masm.addl(rcx, 64);
840         masm.shlq(AMD64.rax);
841         masm.orq(r10, AMD64.rax);
842         masm.jmp(block11);
843 
844         masm.bind(block4);
845         masm.negl(rcx);
846         masm.shlq(r9, 32);
847         masm.orq(r9, r11);
848         masm.shlq(r9);
849         masm.movq(rdi, r9);
<span class="line-modified">850         masm.testl(r9, Integer.MIN_VALUE);</span>
<span class="line-removed">851         masm.jcc(ConditionFlag.NotEqual, block13);</span>
852         masm.shrl(r9);
853         masm.movl(rbx, 0);
854         masm.shrq(rdi, 3);
855         masm.jmp(block7);
856 
857         masm.bind(block5);
858         masm.shrl(r9);
859         masm.movl(rbx, 536870912);
860         masm.shrl(rbx);
861         masm.shlq(r9, 32);
862         masm.orq(r9, r11);
863         masm.shlq(AMD64.rbx, 32);
864         masm.addl(rdi, 536870912);
865         masm.movl(AMD64.rcx, 0);
866         masm.movl(r11, 0);
867         masm.subq(AMD64.rcx, r8);
868         masm.sbbq(r11, r10);
869         masm.sbbq(AMD64.rbx, r9);
870         masm.movq(r8, AMD64.rcx);
871         masm.movq(r10, r11);
</pre>
</td>
<td>
<hr />
<pre>
  1 /*
<span class="line-modified">  2  * Copyright (c) 2018, 2020, Oracle and/or its affiliates. All rights reserved.</span>
  3  * Copyright (c) 2016, Intel Corporation. All rights reserved.
  4  * Intel Math Library (LIBM) Source Code
  5  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  6  *
  7  * This code is free software; you can redistribute it and/or modify it
  8  * under the terms of the GNU General Public License version 2 only, as
  9  * published by the Free Software Foundation.
 10  *
 11  * This code is distributed in the hope that it will be useful, but WITHOUT
 12  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 13  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 14  * version 2 for more details (a copy is included in the LICENSE file that
 15  * accompanied this code).
 16  *
 17  * You should have received a copy of the GNU General Public License version
 18  * 2 along with this work; if not, write to the Free Software Foundation,
 19  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 20  *
 21  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 22  * or visit www.oracle.com if you need additional information or have any
</pre>
<hr />
<pre>
441         Label block4 = new Label();
442         Label block5 = new Label();
443         Label block6 = new Label();
444         Label block7 = new Label();
445         Label block8 = new Label();
446         Label block9 = new Label();
447         Label block10 = new Label();
448         Label block11 = new Label();
449         Label block12 = new Label();
450         Label block13 = new Label();
451         Label block14 = new Label();
452 
453         masm.push(AMD64.rbx);
454         masm.subq(rsp, 16);
455         masm.movsd(new AMD64Address(rsp, 8), xmm0);
456         masm.movl(rax, new AMD64Address(rsp, 12));
457         masm.movq(xmm1, recordExternalAddress(crb, pi32Inv));          // 0x6dc9c883, 0x40245f30
458         masm.movq(xmm2, recordExternalAddress(crb, shifter));          // 0x00000000, 0x43380000
459         masm.andl(rax, 2147418112);
460         masm.subl(rax, 808452096);
<span class="line-modified">461         masm.cmplAndJcc(rax, 281346048, ConditionFlag.Above, block0, false);</span>

462         masm.mulsd(xmm1, xmm0);
463         masm.movdqu(xmm5, recordExternalAddress(crb, onehalf));        // 0x00000000, 0x3fe00000,
464                                                                        // 0x00000000, 0x3fe00000
465         masm.movq(xmm4, recordExternalAddress(crb, signMask));         // 0x00000000, 0x80000000
466         masm.pand(xmm4, xmm0);
467         masm.por(xmm5, xmm4);
468         masm.addpd(xmm1, xmm5);
469         masm.cvttsd2sil(rdx, xmm1);
470         masm.cvtsi2sdl(xmm1, rdx);
471         masm.movdqu(xmm6, recordExternalAddress(crb, p2));             // 0x1a600000, 0x3d90b461,
472                                                                        // 0x1a600000, 0x3d90b461
473         masm.movq(r8, 0x3fb921fb54400000L);
474         masm.movdq(xmm3, r8);
475         masm.movdqu(xmm5, recordExternalAddress(crb, sc4));            // 0xa556c734, 0x3ec71de3,
476                                                                        // 0x1a01a01a, 0x3efa01a0
477         masm.pshufd(xmm4, xmm0, 68);
478         masm.mulsd(xmm3, xmm1);
479         if (masm.supports(AMD64.CPUFeature.SSE3)) {
480             masm.movddup(xmm1, xmm1);
481         } else {
</pre>
<hr />
<pre>
531         masm.addpd(xmm6, xmm5);
532         masm.movq(xmm5, new AMD64Address(AMD64.rax, 8));
533         masm.subsd(xmm5, xmm3);
534         masm.subsd(xmm3, xmm4);
535         masm.addsd(xmm1, new AMD64Address(AMD64.rax, 16));
536         masm.mulpd(xmm6, xmm2);
537         masm.addsd(xmm5, xmm0);
538         masm.addsd(xmm3, xmm7);
539         masm.addsd(xmm1, xmm5);
540         masm.addsd(xmm1, xmm3);
541         masm.addsd(xmm1, xmm6);
542         masm.unpckhpd(xmm6, xmm6);
543         masm.movdqu(xmm0, xmm4);
544         masm.addsd(xmm1, xmm6);
545         masm.addsd(xmm0, xmm1);
546         masm.jmp(block14);
547 
548         masm.bind(block0);
549         masm.jcc(ConditionFlag.Greater, block1);
550         masm.shrl(rax, 20);
<span class="line-modified">551         masm.cmplAndJcc(rax, 3325, ConditionFlag.NotEqual, block2, false);</span>

552         masm.mulsd(xmm0, recordExternalAddress(crb, allOnes));         // 0xffffffff, 0x3fefffff
553         masm.jmp(block14);
554 
555         masm.bind(block2);
556         masm.movq(xmm3, recordExternalAddress(crb, twoPow55));         // 0x00000000, 0x43600000
557         masm.mulsd(xmm3, xmm0);
558         masm.subsd(xmm3, xmm0);
559         masm.mulsd(xmm3, recordExternalAddress(crb, twoPowM55));       // 0x00000000, 0x3c800000
560         masm.jmp(block14);
561 
562         masm.bind(block1);
563         masm.pextrw(rax, xmm0, 3);
564         masm.andl(rax, 32752);
<span class="line-modified">565         masm.cmplAndJcc(rax, 32752, ConditionFlag.Equal, block3, false);</span>

566         masm.pextrw(rcx, xmm0, 3);
567         masm.andl(rcx, 32752);
568         masm.subl(rcx, 16224);
569         masm.shrl(rcx, 7);
570         masm.andl(rcx, 65532);
571         masm.leaq(r11, recordExternalAddress(crb, piInvTable));
572         masm.addq(AMD64.rcx, r11);
573         masm.movdq(AMD64.rax, xmm0);
574         masm.movl(r10, new AMD64Address(AMD64.rcx, 20));
575         masm.movl(r8, new AMD64Address(AMD64.rcx, 24));
576         masm.movl(rdx, rax);
577         masm.shrq(AMD64.rax, 21);
578         masm.orl(rax, Integer.MIN_VALUE);
579         masm.shrl(rax, 11);
580         masm.movl(r9, r10);
581         masm.imulq(r10, AMD64.rdx);
582         masm.imulq(r9, AMD64.rax);
583         masm.imulq(r8, AMD64.rax);
584         masm.movl(rsi, new AMD64Address(AMD64.rcx, 16));
585         masm.movl(rdi, new AMD64Address(AMD64.rcx, 12));
</pre>
<hr />
<pre>
637         masm.shrq(rdi, 32);
638         masm.addq(r9, rsi);
639         masm.addq(r9, rdi);
640         masm.imulq(AMD64.rdx, AMD64.rax);
641         masm.pextrw(rbx, xmm0, 3);
642         masm.leaq(rdi, recordExternalAddress(crb, piInvTable));
643         masm.subq(AMD64.rcx, rdi);
644         masm.addl(rcx, rcx);
645         masm.addl(rcx, rcx);
646         masm.addl(rcx, rcx);
647         masm.addl(rcx, 19);
648         masm.movl(rsi, 32768);
649         masm.andl(rsi, rbx);
650         masm.shrl(rbx, 4);
651         masm.andl(rbx, 2047);
652         masm.subl(rbx, 1023);
653         masm.subl(rcx, rbx);
654         masm.addq(r9, AMD64.rdx);
655         masm.movl(rdx, rcx);
656         masm.addl(rdx, 32);
<span class="line-modified">657         masm.cmplAndJcc(rcx, 1, ConditionFlag.Less, block4, false);</span>

658         masm.negl(rcx);
659         masm.addl(rcx, 29);
660         masm.shll(r9);
661         masm.movl(rdi, r9);
662         masm.andl(r9, 536870911);
<span class="line-modified">663         masm.testlAndJcc(r9, 268435456, ConditionFlag.NotEqual, block5, false);</span>

664         masm.shrl(r9);
665         masm.movl(rbx, 0);
666         masm.shlq(r9, 32);
667         masm.orq(r9, r11);
668 
669         masm.bind(block6);
670 
671         masm.bind(block7);
672 
<span class="line-modified">673         masm.cmpqAndJcc(r9, 0, ConditionFlag.Equal, block8, false);</span>

674 
675         masm.bind(block9);
676         masm.bsrq(r11, r9);
677         masm.movl(rcx, 29);
<span class="line-modified">678         masm.sublAndJcc(rcx, r11, ConditionFlag.LessEqual, block10, false);</span>

679         masm.shlq(r9);
680         masm.movq(AMD64.rax, r10);
681         masm.shlq(r10);
682         masm.addl(rdx, rcx);
683         masm.negl(rcx);
684         masm.addl(rcx, 64);
685         masm.shrq(AMD64.rax);
686         masm.shrq(r8);
687         masm.orq(r9, AMD64.rax);
688         masm.orq(r10, r8);
689 
690         masm.bind(block11);
691         masm.cvtsi2sdq(xmm0, r9);
692         masm.shrq(r10, 1);
693         masm.cvtsi2sdq(xmm3, r10);
694         masm.xorpd(xmm4, xmm4);
695         masm.shll(rdx, 4);
696         masm.negl(rdx);
697         masm.addl(rdx, 16368);
698         masm.orl(rdx, rsi);
</pre>
<hr />
<pre>
793         masm.subsd(xmm5, xmm3);
794         masm.subsd(xmm3, xmm4);
795         masm.addsd(xmm1, new AMD64Address(AMD64.rax, 16));
796         masm.mulpd(xmm6, xmm2);
797         masm.addsd(xmm5, xmm0);
798         masm.addsd(xmm3, xmm7);
799         masm.addsd(xmm1, xmm5);
800         masm.addsd(xmm1, xmm3);
801         masm.addsd(xmm1, xmm6);
802         masm.unpckhpd(xmm6, xmm6);
803         masm.movdqu(xmm0, xmm4);
804         masm.addsd(xmm1, xmm6);
805         masm.addsd(xmm0, xmm1);
806         masm.jmp(block14);
807 
808         masm.bind(block8);
809         masm.addl(rdx, 64);
810         masm.movq(r9, r10);
811         masm.movq(r10, r8);
812         masm.movl(r8, 0);
<span class="line-modified">813         masm.cmpqAndJcc(r9, 0, ConditionFlag.NotEqual, block9, false);</span>

814         masm.addl(rdx, 64);
815         masm.movq(r9, r10);
816         masm.movq(r10, r8);
<span class="line-modified">817         masm.cmpqAndJcc(r9, 0, ConditionFlag.NotEqual, block9, false);</span>

818         masm.xorpd(xmm0, xmm0);
819         masm.xorpd(xmm6, xmm6);
820         masm.jmp(block12);
821 
822         masm.bind(block10);
823         masm.jcc(ConditionFlag.Equal, block11);
824         masm.negl(rcx);
825         masm.shrq(r10);
826         masm.movq(AMD64.rax, r9);
827         masm.shrq(r9);
828         masm.subl(rdx, rcx);
829         masm.negl(rcx);
830         masm.addl(rcx, 64);
831         masm.shlq(AMD64.rax);
832         masm.orq(r10, AMD64.rax);
833         masm.jmp(block11);
834 
835         masm.bind(block4);
836         masm.negl(rcx);
837         masm.shlq(r9, 32);
838         masm.orq(r9, r11);
839         masm.shlq(r9);
840         masm.movq(rdi, r9);
<span class="line-modified">841         masm.testlAndJcc(r9, Integer.MIN_VALUE, ConditionFlag.NotEqual, block13, false);</span>

842         masm.shrl(r9);
843         masm.movl(rbx, 0);
844         masm.shrq(rdi, 3);
845         masm.jmp(block7);
846 
847         masm.bind(block5);
848         masm.shrl(r9);
849         masm.movl(rbx, 536870912);
850         masm.shrl(rbx);
851         masm.shlq(r9, 32);
852         masm.orq(r9, r11);
853         masm.shlq(AMD64.rbx, 32);
854         masm.addl(rdi, 536870912);
855         masm.movl(AMD64.rcx, 0);
856         masm.movl(r11, 0);
857         masm.subq(AMD64.rcx, r8);
858         masm.sbbq(r11, r10);
859         masm.sbbq(AMD64.rbx, r9);
860         masm.movq(r8, AMD64.rcx);
861         masm.movq(r10, r11);
</pre>
</td>
</tr>
</table>
<center><a href="AMD64MathPowOp.java.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../../../../index.html" target="_top">index</a> <a href="AMD64MathTanOp.java.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>