// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module p_wt_kernel_282 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        kernel_i_V_V1_dout,
        kernel_i_V_V1_empty_n,
        kernel_i_V_V1_read,
        layer2_kernel_V_0_address0,
        layer2_kernel_V_0_ce0,
        layer2_kernel_V_0_we0,
        layer2_kernel_V_0_d0,
        layer2_kernel_V_1_address0,
        layer2_kernel_V_1_ce0,
        layer2_kernel_V_1_we0,
        layer2_kernel_V_1_d0,
        layer2_kernel_V_10_address0,
        layer2_kernel_V_10_ce0,
        layer2_kernel_V_10_we0,
        layer2_kernel_V_10_d0,
        layer2_kernel_V_11_address0,
        layer2_kernel_V_11_ce0,
        layer2_kernel_V_11_we0,
        layer2_kernel_V_11_d0,
        layer2_kernel_V_12_address0,
        layer2_kernel_V_12_ce0,
        layer2_kernel_V_12_we0,
        layer2_kernel_V_12_d0,
        layer2_kernel_V_13_address0,
        layer2_kernel_V_13_ce0,
        layer2_kernel_V_13_we0,
        layer2_kernel_V_13_d0,
        layer2_kernel_V_14_address0,
        layer2_kernel_V_14_ce0,
        layer2_kernel_V_14_we0,
        layer2_kernel_V_14_d0,
        layer2_kernel_V_15_address0,
        layer2_kernel_V_15_ce0,
        layer2_kernel_V_15_we0,
        layer2_kernel_V_15_d0,
        layer2_kernel_V_2_address0,
        layer2_kernel_V_2_ce0,
        layer2_kernel_V_2_we0,
        layer2_kernel_V_2_d0,
        layer2_kernel_V_3_address0,
        layer2_kernel_V_3_ce0,
        layer2_kernel_V_3_we0,
        layer2_kernel_V_3_d0,
        layer2_kernel_V_4_address0,
        layer2_kernel_V_4_ce0,
        layer2_kernel_V_4_we0,
        layer2_kernel_V_4_d0,
        layer2_kernel_V_5_address0,
        layer2_kernel_V_5_ce0,
        layer2_kernel_V_5_we0,
        layer2_kernel_V_5_d0,
        layer2_kernel_V_6_address0,
        layer2_kernel_V_6_ce0,
        layer2_kernel_V_6_we0,
        layer2_kernel_V_6_d0,
        layer2_kernel_V_7_address0,
        layer2_kernel_V_7_ce0,
        layer2_kernel_V_7_we0,
        layer2_kernel_V_7_d0,
        layer2_kernel_V_8_address0,
        layer2_kernel_V_8_ce0,
        layer2_kernel_V_8_we0,
        layer2_kernel_V_8_d0,
        layer2_kernel_V_9_address0,
        layer2_kernel_V_9_ce0,
        layer2_kernel_V_9_we0,
        layer2_kernel_V_9_d0
);

parameter    ap_ST_fsm_state1 = 34'd1;
parameter    ap_ST_fsm_pp0_stage0 = 34'd2;
parameter    ap_ST_fsm_pp0_stage1 = 34'd4;
parameter    ap_ST_fsm_pp0_stage2 = 34'd8;
parameter    ap_ST_fsm_pp0_stage3 = 34'd16;
parameter    ap_ST_fsm_pp0_stage4 = 34'd32;
parameter    ap_ST_fsm_pp0_stage5 = 34'd64;
parameter    ap_ST_fsm_pp0_stage6 = 34'd128;
parameter    ap_ST_fsm_pp0_stage7 = 34'd256;
parameter    ap_ST_fsm_pp0_stage8 = 34'd512;
parameter    ap_ST_fsm_pp0_stage9 = 34'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 34'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 34'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 34'd8192;
parameter    ap_ST_fsm_pp0_stage13 = 34'd16384;
parameter    ap_ST_fsm_pp0_stage14 = 34'd32768;
parameter    ap_ST_fsm_pp0_stage15 = 34'd65536;
parameter    ap_ST_fsm_pp0_stage16 = 34'd131072;
parameter    ap_ST_fsm_pp0_stage17 = 34'd262144;
parameter    ap_ST_fsm_pp0_stage18 = 34'd524288;
parameter    ap_ST_fsm_pp0_stage19 = 34'd1048576;
parameter    ap_ST_fsm_pp0_stage20 = 34'd2097152;
parameter    ap_ST_fsm_pp0_stage21 = 34'd4194304;
parameter    ap_ST_fsm_pp0_stage22 = 34'd8388608;
parameter    ap_ST_fsm_pp0_stage23 = 34'd16777216;
parameter    ap_ST_fsm_pp0_stage24 = 34'd33554432;
parameter    ap_ST_fsm_pp0_stage25 = 34'd67108864;
parameter    ap_ST_fsm_pp0_stage26 = 34'd134217728;
parameter    ap_ST_fsm_pp0_stage27 = 34'd268435456;
parameter    ap_ST_fsm_pp0_stage28 = 34'd536870912;
parameter    ap_ST_fsm_pp0_stage29 = 34'd1073741824;
parameter    ap_ST_fsm_pp0_stage30 = 34'd2147483648;
parameter    ap_ST_fsm_pp0_stage31 = 34'd4294967296;
parameter    ap_ST_fsm_state35 = 34'd8589934592;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [17:0] kernel_i_V_V1_dout;
input   kernel_i_V_V1_empty_n;
output   kernel_i_V_V1_read;
output  [11:0] layer2_kernel_V_0_address0;
output   layer2_kernel_V_0_ce0;
output   layer2_kernel_V_0_we0;
output  [17:0] layer2_kernel_V_0_d0;
output  [11:0] layer2_kernel_V_1_address0;
output   layer2_kernel_V_1_ce0;
output   layer2_kernel_V_1_we0;
output  [17:0] layer2_kernel_V_1_d0;
output  [11:0] layer2_kernel_V_10_address0;
output   layer2_kernel_V_10_ce0;
output   layer2_kernel_V_10_we0;
output  [17:0] layer2_kernel_V_10_d0;
output  [11:0] layer2_kernel_V_11_address0;
output   layer2_kernel_V_11_ce0;
output   layer2_kernel_V_11_we0;
output  [17:0] layer2_kernel_V_11_d0;
output  [11:0] layer2_kernel_V_12_address0;
output   layer2_kernel_V_12_ce0;
output   layer2_kernel_V_12_we0;
output  [17:0] layer2_kernel_V_12_d0;
output  [11:0] layer2_kernel_V_13_address0;
output   layer2_kernel_V_13_ce0;
output   layer2_kernel_V_13_we0;
output  [17:0] layer2_kernel_V_13_d0;
output  [11:0] layer2_kernel_V_14_address0;
output   layer2_kernel_V_14_ce0;
output   layer2_kernel_V_14_we0;
output  [17:0] layer2_kernel_V_14_d0;
output  [11:0] layer2_kernel_V_15_address0;
output   layer2_kernel_V_15_ce0;
output   layer2_kernel_V_15_we0;
output  [17:0] layer2_kernel_V_15_d0;
output  [11:0] layer2_kernel_V_2_address0;
output   layer2_kernel_V_2_ce0;
output   layer2_kernel_V_2_we0;
output  [17:0] layer2_kernel_V_2_d0;
output  [11:0] layer2_kernel_V_3_address0;
output   layer2_kernel_V_3_ce0;
output   layer2_kernel_V_3_we0;
output  [17:0] layer2_kernel_V_3_d0;
output  [11:0] layer2_kernel_V_4_address0;
output   layer2_kernel_V_4_ce0;
output   layer2_kernel_V_4_we0;
output  [17:0] layer2_kernel_V_4_d0;
output  [11:0] layer2_kernel_V_5_address0;
output   layer2_kernel_V_5_ce0;
output   layer2_kernel_V_5_we0;
output  [17:0] layer2_kernel_V_5_d0;
output  [11:0] layer2_kernel_V_6_address0;
output   layer2_kernel_V_6_ce0;
output   layer2_kernel_V_6_we0;
output  [17:0] layer2_kernel_V_6_d0;
output  [11:0] layer2_kernel_V_7_address0;
output   layer2_kernel_V_7_ce0;
output   layer2_kernel_V_7_we0;
output  [17:0] layer2_kernel_V_7_d0;
output  [11:0] layer2_kernel_V_8_address0;
output   layer2_kernel_V_8_ce0;
output   layer2_kernel_V_8_we0;
output  [17:0] layer2_kernel_V_8_d0;
output  [11:0] layer2_kernel_V_9_address0;
output   layer2_kernel_V_9_ce0;
output   layer2_kernel_V_9_we0;
output  [17:0] layer2_kernel_V_9_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg kernel_i_V_V1_read;
reg[11:0] layer2_kernel_V_0_address0;
reg layer2_kernel_V_0_ce0;
reg layer2_kernel_V_0_we0;
reg[11:0] layer2_kernel_V_1_address0;
reg layer2_kernel_V_1_ce0;
reg layer2_kernel_V_1_we0;
reg[11:0] layer2_kernel_V_10_address0;
reg layer2_kernel_V_10_ce0;
reg layer2_kernel_V_10_we0;
reg[11:0] layer2_kernel_V_11_address0;
reg layer2_kernel_V_11_ce0;
reg layer2_kernel_V_11_we0;
reg[11:0] layer2_kernel_V_12_address0;
reg layer2_kernel_V_12_ce0;
reg layer2_kernel_V_12_we0;
reg[11:0] layer2_kernel_V_13_address0;
reg layer2_kernel_V_13_ce0;
reg layer2_kernel_V_13_we0;
reg[11:0] layer2_kernel_V_14_address0;
reg layer2_kernel_V_14_ce0;
reg layer2_kernel_V_14_we0;
reg[11:0] layer2_kernel_V_15_address0;
reg layer2_kernel_V_15_ce0;
reg layer2_kernel_V_15_we0;
reg[11:0] layer2_kernel_V_2_address0;
reg layer2_kernel_V_2_ce0;
reg layer2_kernel_V_2_we0;
reg[11:0] layer2_kernel_V_3_address0;
reg layer2_kernel_V_3_ce0;
reg layer2_kernel_V_3_we0;
reg[11:0] layer2_kernel_V_4_address0;
reg layer2_kernel_V_4_ce0;
reg layer2_kernel_V_4_we0;
reg[11:0] layer2_kernel_V_5_address0;
reg layer2_kernel_V_5_ce0;
reg layer2_kernel_V_5_we0;
reg[11:0] layer2_kernel_V_6_address0;
reg layer2_kernel_V_6_ce0;
reg layer2_kernel_V_6_we0;
reg[11:0] layer2_kernel_V_7_address0;
reg layer2_kernel_V_7_ce0;
reg layer2_kernel_V_7_we0;
reg[11:0] layer2_kernel_V_8_address0;
reg layer2_kernel_V_8_ce0;
reg layer2_kernel_V_8_we0;
reg[11:0] layer2_kernel_V_9_address0;
reg layer2_kernel_V_9_ce0;
reg layer2_kernel_V_9_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    kernel_i_V_V1_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] exitcond_flatten2_reg_5427;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_pp0_stage25;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_pp0_stage26;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_pp0_stage27;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_pp0_stage28;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_pp0_stage29;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_pp0_stage30;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_block_pp0_stage31;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [10:0] indvar_flatten2_reg_4380;
reg   [2:0] p_02_i_reg_4391;
reg   [8:0] indvar_flatten_reg_4402;
reg   [2:0] p_i_reg_4414;
reg   [5:0] p_19_i_reg_4425;
wire   [0:0] exitcond_flatten2_fu_4436_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state34_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [10:0] indvar_flatten_next2_fu_4442_p2;
reg   [10:0] indvar_flatten_next2_reg_5431;
wire   [0:0] exitcond_flatten_fu_4454_p2;
reg   [0:0] exitcond_flatten_reg_5436;
wire   [2:0] tmp_i_mid2_v_fu_4468_p3;
reg   [2:0] tmp_i_mid2_v_reg_5441;
wire   [5:0] p_19_i_mid2_fu_4540_p3;
reg   [5:0] p_19_i_mid2_reg_5446;
wire   [2:0] tmp_i_mid2_fu_4548_p3;
reg   [2:0] tmp_i_mid2_reg_5451;
wire   [7:0] tmp_212_fu_4560_p2;
reg   [7:0] tmp_212_reg_5456;
wire   [3:0] tmp_215_fu_4566_p1;
reg   [3:0] tmp_215_reg_5461;
reg   [1:0] newIndex_i_reg_5465;
wire   [7:0] tmp_217_fu_4600_p1;
reg   [7:0] tmp_217_reg_5470;
reg    ap_block_state3_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
wire   [5:0] oc_V_fu_4626_p2;
reg   [5:0] oc_V_reg_5475;
wire   [8:0] indvar_flatten_next_fu_4637_p3;
reg   [8:0] indvar_flatten_next_reg_5480;
wire   [12:0] tmp_304_cast_fu_4644_p3;
reg   [12:0] tmp_304_cast_reg_5485;
reg    ap_block_state4_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_state33_pp0_stage31_iter0;
reg    ap_block_pp0_stage31_subdone;
reg   [10:0] indvar_flatten2_phi_fu_4384_p4;
reg   [2:0] p_02_i_phi_fu_4395_p4;
reg   [8:0] indvar_flatten_phi_fu_4406_p4;
reg   [2:0] p_i_phi_fu_4418_p4;
reg   [5:0] p_19_i_phi_fu_4429_p4;
wire   [31:0] tmp_218_fu_4604_p2;
wire   [31:0] tmp_305_cast_fu_4657_p1;
wire   [31:0] tmp_306_cast_fu_4682_p1;
wire   [31:0] tmp_307_cast_fu_4707_p1;
wire   [31:0] tmp_308_cast_fu_4732_p1;
wire   [31:0] tmp_309_cast_fu_4757_p1;
wire   [31:0] tmp_310_cast_fu_4782_p1;
wire   [31:0] tmp_311_cast_fu_4807_p1;
wire   [31:0] tmp_312_cast_fu_4832_p1;
wire   [31:0] tmp_313_cast_fu_4857_p1;
wire   [31:0] tmp_314_cast_fu_4882_p1;
wire   [31:0] tmp_315_cast_fu_4907_p1;
wire   [31:0] tmp_316_cast_fu_4932_p1;
wire   [31:0] tmp_317_cast_fu_4957_p1;
wire   [31:0] tmp_318_cast_fu_4982_p1;
wire   [31:0] tmp_319_cast_fu_5007_p1;
wire   [31:0] tmp_320_cast_fu_5032_p1;
wire   [31:0] tmp_321_cast_fu_5057_p1;
wire   [31:0] tmp_322_cast_fu_5082_p1;
wire   [31:0] tmp_323_cast_fu_5107_p1;
wire   [31:0] tmp_324_cast_fu_5132_p1;
wire   [31:0] tmp_325_cast_fu_5157_p1;
wire   [31:0] tmp_326_cast_fu_5182_p1;
wire   [31:0] tmp_327_cast_fu_5207_p1;
wire   [31:0] tmp_328_cast_fu_5232_p1;
wire   [31:0] tmp_329_cast_fu_5257_p1;
wire   [31:0] tmp_330_cast_fu_5282_p1;
wire   [31:0] tmp_331_cast_fu_5307_p1;
wire   [31:0] tmp_332_cast_fu_5332_p1;
wire   [31:0] tmp_333_cast_fu_5357_p1;
wire   [31:0] tmp_334_cast_fu_5382_p1;
wire   [31:0] tmp_335_cast_fu_5407_p1;
reg    ap_block_state5_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_state6_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
reg    ap_block_state7_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
reg    ap_block_state8_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
reg    ap_block_state9_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_11001;
reg    ap_block_state10_pp0_stage8_iter0;
reg    ap_block_pp0_stage8_11001;
reg    ap_block_state11_pp0_stage9_iter0;
reg    ap_block_pp0_stage9_11001;
reg    ap_block_state12_pp0_stage10_iter0;
reg    ap_block_pp0_stage10_11001;
reg    ap_block_state13_pp0_stage11_iter0;
reg    ap_block_pp0_stage11_11001;
reg    ap_block_state14_pp0_stage12_iter0;
reg    ap_block_pp0_stage12_11001;
reg    ap_block_state15_pp0_stage13_iter0;
reg    ap_block_pp0_stage13_11001;
reg    ap_block_state16_pp0_stage14_iter0;
reg    ap_block_pp0_stage14_11001;
reg    ap_block_state17_pp0_stage15_iter0;
reg    ap_block_pp0_stage15_11001;
reg    ap_block_state18_pp0_stage16_iter0;
reg    ap_block_pp0_stage16_11001;
reg    ap_block_state19_pp0_stage17_iter0;
reg    ap_block_pp0_stage17_11001;
reg    ap_block_state20_pp0_stage18_iter0;
reg    ap_block_pp0_stage18_11001;
reg    ap_block_state21_pp0_stage19_iter0;
reg    ap_block_pp0_stage19_11001;
reg    ap_block_state22_pp0_stage20_iter0;
reg    ap_block_pp0_stage20_11001;
reg    ap_block_state23_pp0_stage21_iter0;
reg    ap_block_pp0_stage21_11001;
reg    ap_block_state24_pp0_stage22_iter0;
reg    ap_block_pp0_stage22_11001;
reg    ap_block_state25_pp0_stage23_iter0;
reg    ap_block_pp0_stage23_11001;
reg    ap_block_state26_pp0_stage24_iter0;
reg    ap_block_pp0_stage24_11001;
reg    ap_block_state27_pp0_stage25_iter0;
reg    ap_block_pp0_stage25_11001;
reg    ap_block_state28_pp0_stage26_iter0;
reg    ap_block_pp0_stage26_11001;
reg    ap_block_state29_pp0_stage27_iter0;
reg    ap_block_pp0_stage27_11001;
reg    ap_block_state30_pp0_stage28_iter0;
reg    ap_block_pp0_stage28_11001;
reg    ap_block_state31_pp0_stage29_iter0;
reg    ap_block_pp0_stage29_11001;
reg    ap_block_state32_pp0_stage30_iter0;
reg    ap_block_pp0_stage30_11001;
reg    ap_block_pp0_stage31_11001;
wire   [2:0] kh_V_fu_4448_p2;
wire   [5:0] tmp_fu_4476_p3;
wire   [3:0] tmp_s_fu_4488_p3;
wire   [6:0] p_shl_cast_fu_4484_p1;
wire   [6:0] p_shl1_cast_fu_4496_p1;
wire   [6:0] tmp_210_fu_4500_p2;
wire   [0:0] exitcond21_i_fu_4516_p2;
wire   [0:0] not_exitcond_flatten_fu_4510_p2;
wire   [2:0] p_i_mid_fu_4460_p3;
wire   [0:0] exitcond21_i_mid_fu_4522_p2;
wire   [0:0] tmp_211_fu_4534_p2;
wire   [2:0] kw_V_fu_4528_p2;
wire   [7:0] tmp_i_mid2_cast_fu_4556_p1;
wire  signed [7:0] tmp_297_cast_fu_4506_p1;
wire   [8:0] tmp_213_fu_4580_p3;
wire   [31:0] newIndex4_i_fu_4591_p1;
wire  signed [31:0] tmp_214_fu_4587_p1;
wire   [31:0] tmp_216_fu_4594_p2;
wire   [8:0] indvar_flatten_op_fu_4631_p2;
wire   [12:0] tmp_219_fu_4651_p2;
wire   [12:0] tmp_220_fu_4677_p2;
wire   [12:0] tmp_221_fu_4702_p2;
wire   [12:0] tmp_222_fu_4727_p2;
wire   [12:0] tmp_223_fu_4752_p2;
wire   [12:0] tmp_224_fu_4777_p2;
wire   [12:0] tmp_225_fu_4802_p2;
wire   [12:0] tmp_226_fu_4827_p2;
wire   [12:0] tmp_227_fu_4852_p2;
wire   [12:0] tmp_228_fu_4877_p2;
wire   [12:0] tmp_229_fu_4902_p2;
wire   [12:0] tmp_230_fu_4927_p2;
wire   [12:0] tmp_231_fu_4952_p2;
wire   [12:0] tmp_232_fu_4977_p2;
wire   [12:0] tmp_233_fu_5002_p2;
wire   [12:0] tmp_234_fu_5027_p2;
wire   [12:0] tmp_235_fu_5052_p2;
wire   [12:0] tmp_236_fu_5077_p2;
wire   [12:0] tmp_237_fu_5102_p2;
wire   [12:0] tmp_238_fu_5127_p2;
wire   [12:0] tmp_239_fu_5152_p2;
wire   [12:0] tmp_240_fu_5177_p2;
wire   [12:0] tmp_241_fu_5202_p2;
wire   [12:0] tmp_242_fu_5227_p2;
wire   [12:0] tmp_243_fu_5252_p2;
wire   [12:0] tmp_244_fu_5277_p2;
wire   [12:0] tmp_245_fu_5302_p2;
wire   [12:0] tmp_246_fu_5327_p2;
wire   [12:0] tmp_247_fu_5352_p2;
wire   [12:0] tmp_248_fu_5377_p2;
wire   [12:0] tmp_249_fu_5402_p2;
wire    ap_CS_fsm_state35;
reg   [33:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage20_subdone;
reg    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage22_subdone;
reg    ap_block_pp0_stage23_subdone;
reg    ap_block_pp0_stage24_subdone;
reg    ap_block_pp0_stage25_subdone;
reg    ap_block_pp0_stage26_subdone;
reg    ap_block_pp0_stage27_subdone;
reg    ap_block_pp0_stage28_subdone;
reg    ap_block_pp0_stage29_subdone;
reg    ap_block_pp0_stage30_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 34'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state35)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_subdone == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_subdone == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_subdone == 1'b0))))) begin
            ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 ^ 1'b1);
        end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_subdone == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_subdone == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        indvar_flatten2_reg_4380 <= indvar_flatten_next2_reg_5431;
    end else if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
        indvar_flatten2_reg_4380 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        indvar_flatten_reg_4402 <= indvar_flatten_next_reg_5480;
    end else if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
        indvar_flatten_reg_4402 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        p_02_i_reg_4391 <= tmp_i_mid2_v_reg_5441;
    end else if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
        p_02_i_reg_4391 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        p_19_i_reg_4425 <= oc_V_reg_5475;
    end else if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
        p_19_i_reg_4425 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        p_i_reg_4414 <= tmp_i_mid2_reg_5451;
    end else if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
        p_i_reg_4414 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        exitcond_flatten2_reg_5427 <= exitcond_flatten2_fu_4436_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond_flatten2_fu_4436_p2))) begin
        exitcond_flatten_reg_5436 <= exitcond_flatten_fu_4454_p2;
        newIndex_i_reg_5465 <= {{p_19_i_mid2_fu_4540_p3[5:4]}};
        p_19_i_mid2_reg_5446 <= p_19_i_mid2_fu_4540_p3;
        tmp_212_reg_5456 <= tmp_212_fu_4560_p2;
        tmp_215_reg_5461 <= tmp_215_fu_4566_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        indvar_flatten_next2_reg_5431 <= indvar_flatten_next2_fu_4442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (ap_block_pp0_stage1_11001 == 1'b0))) begin
        indvar_flatten_next_reg_5480 <= indvar_flatten_next_fu_4637_p3;
        oc_V_reg_5475 <= oc_V_fu_4626_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (exitcond_flatten2_reg_5427 == 1'd0) & (ap_block_pp0_stage1_11001 == 1'b0))) begin
        tmp_217_reg_5470 <= tmp_217_fu_4600_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0))) begin
        tmp_304_cast_reg_5485[12 : 5] <= tmp_304_cast_fu_4644_p3[12 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond_flatten2_fu_4436_p2))) begin
        tmp_i_mid2_reg_5451 <= tmp_i_mid2_fu_4548_p3;
        tmp_i_mid2_v_reg_5441 <= tmp_i_mid2_v_fu_4468_p3;
    end
end

always @ (*) begin
    if ((exitcond_flatten2_fu_4436_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        indvar_flatten2_phi_fu_4384_p4 = indvar_flatten_next2_reg_5431;
    end else begin
        indvar_flatten2_phi_fu_4384_p4 = indvar_flatten2_reg_4380;
    end
end

always @ (*) begin
    if (((exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        indvar_flatten_phi_fu_4406_p4 = indvar_flatten_next_reg_5480;
    end else begin
        indvar_flatten_phi_fu_4406_p4 = indvar_flatten_reg_4402;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1 == 1'b0) & (exitcond_flatten2_reg_5427 == 1'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31 == 1'b0)) | ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0)))) begin
        kernel_i_V_V1_blk_n = kernel_i_V_V1_empty_n;
    end else begin
        kernel_i_V_V1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0)))) begin
        kernel_i_V_V1_read = 1'b1;
    end else begin
        kernel_i_V_V1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_335_cast_fu_5407_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_334_cast_fu_5382_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_333_cast_fu_5357_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_332_cast_fu_5332_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_331_cast_fu_5307_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_330_cast_fu_5282_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_329_cast_fu_5257_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_328_cast_fu_5232_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_327_cast_fu_5207_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_326_cast_fu_5182_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_325_cast_fu_5157_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_324_cast_fu_5132_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_323_cast_fu_5107_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_322_cast_fu_5082_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_321_cast_fu_5057_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_320_cast_fu_5032_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_319_cast_fu_5007_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_318_cast_fu_4982_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_317_cast_fu_4957_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_316_cast_fu_4932_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_315_cast_fu_4907_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_314_cast_fu_4882_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_313_cast_fu_4857_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_312_cast_fu_4832_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_311_cast_fu_4807_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_310_cast_fu_4782_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_309_cast_fu_4757_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_308_cast_fu_4732_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_307_cast_fu_4707_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_306_cast_fu_4682_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_305_cast_fu_4657_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1 == 1'b0))) begin
        layer2_kernel_V_0_address0 = tmp_218_fu_4604_p2;
    end else begin
        layer2_kernel_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0)))) begin
        layer2_kernel_V_0_ce0 = 1'b1;
    end else begin
        layer2_kernel_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (ap_block_pp0_stage1_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd0)))) begin
        layer2_kernel_V_0_we0 = 1'b1;
    end else begin
        layer2_kernel_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_335_cast_fu_5407_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_334_cast_fu_5382_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_333_cast_fu_5357_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_332_cast_fu_5332_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_331_cast_fu_5307_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_330_cast_fu_5282_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_329_cast_fu_5257_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_328_cast_fu_5232_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_327_cast_fu_5207_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_326_cast_fu_5182_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_325_cast_fu_5157_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_324_cast_fu_5132_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_323_cast_fu_5107_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_322_cast_fu_5082_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_321_cast_fu_5057_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_320_cast_fu_5032_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_319_cast_fu_5007_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_318_cast_fu_4982_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_317_cast_fu_4957_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_316_cast_fu_4932_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_315_cast_fu_4907_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_314_cast_fu_4882_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_313_cast_fu_4857_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_312_cast_fu_4832_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_311_cast_fu_4807_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_310_cast_fu_4782_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_309_cast_fu_4757_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_308_cast_fu_4732_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_307_cast_fu_4707_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_306_cast_fu_4682_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_305_cast_fu_4657_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1 == 1'b0))) begin
        layer2_kernel_V_10_address0 = tmp_218_fu_4604_p2;
    end else begin
        layer2_kernel_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0)))) begin
        layer2_kernel_V_10_ce0 = 1'b1;
    end else begin
        layer2_kernel_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (ap_block_pp0_stage1_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd10)))) begin
        layer2_kernel_V_10_we0 = 1'b1;
    end else begin
        layer2_kernel_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_335_cast_fu_5407_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_334_cast_fu_5382_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_333_cast_fu_5357_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_332_cast_fu_5332_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_331_cast_fu_5307_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_330_cast_fu_5282_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_329_cast_fu_5257_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_328_cast_fu_5232_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_327_cast_fu_5207_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_326_cast_fu_5182_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_325_cast_fu_5157_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_324_cast_fu_5132_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_323_cast_fu_5107_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_322_cast_fu_5082_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_321_cast_fu_5057_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_320_cast_fu_5032_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_319_cast_fu_5007_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_318_cast_fu_4982_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_317_cast_fu_4957_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_316_cast_fu_4932_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_315_cast_fu_4907_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_314_cast_fu_4882_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_313_cast_fu_4857_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_312_cast_fu_4832_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_311_cast_fu_4807_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_310_cast_fu_4782_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_309_cast_fu_4757_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_308_cast_fu_4732_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_307_cast_fu_4707_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_306_cast_fu_4682_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_305_cast_fu_4657_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1 == 1'b0))) begin
        layer2_kernel_V_11_address0 = tmp_218_fu_4604_p2;
    end else begin
        layer2_kernel_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0)))) begin
        layer2_kernel_V_11_ce0 = 1'b1;
    end else begin
        layer2_kernel_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (ap_block_pp0_stage1_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd11)))) begin
        layer2_kernel_V_11_we0 = 1'b1;
    end else begin
        layer2_kernel_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_335_cast_fu_5407_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_334_cast_fu_5382_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_333_cast_fu_5357_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_332_cast_fu_5332_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_331_cast_fu_5307_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_330_cast_fu_5282_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_329_cast_fu_5257_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_328_cast_fu_5232_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_327_cast_fu_5207_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_326_cast_fu_5182_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_325_cast_fu_5157_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_324_cast_fu_5132_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_323_cast_fu_5107_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_322_cast_fu_5082_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_321_cast_fu_5057_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_320_cast_fu_5032_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_319_cast_fu_5007_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_318_cast_fu_4982_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_317_cast_fu_4957_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_316_cast_fu_4932_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_315_cast_fu_4907_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_314_cast_fu_4882_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_313_cast_fu_4857_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_312_cast_fu_4832_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_311_cast_fu_4807_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_310_cast_fu_4782_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_309_cast_fu_4757_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_308_cast_fu_4732_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_307_cast_fu_4707_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_306_cast_fu_4682_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_305_cast_fu_4657_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1 == 1'b0))) begin
        layer2_kernel_V_12_address0 = tmp_218_fu_4604_p2;
    end else begin
        layer2_kernel_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0)))) begin
        layer2_kernel_V_12_ce0 = 1'b1;
    end else begin
        layer2_kernel_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (ap_block_pp0_stage1_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd12)))) begin
        layer2_kernel_V_12_we0 = 1'b1;
    end else begin
        layer2_kernel_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_335_cast_fu_5407_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_334_cast_fu_5382_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_333_cast_fu_5357_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_332_cast_fu_5332_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_331_cast_fu_5307_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_330_cast_fu_5282_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_329_cast_fu_5257_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_328_cast_fu_5232_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_327_cast_fu_5207_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_326_cast_fu_5182_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_325_cast_fu_5157_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_324_cast_fu_5132_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_323_cast_fu_5107_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_322_cast_fu_5082_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_321_cast_fu_5057_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_320_cast_fu_5032_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_319_cast_fu_5007_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_318_cast_fu_4982_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_317_cast_fu_4957_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_316_cast_fu_4932_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_315_cast_fu_4907_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_314_cast_fu_4882_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_313_cast_fu_4857_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_312_cast_fu_4832_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_311_cast_fu_4807_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_310_cast_fu_4782_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_309_cast_fu_4757_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_308_cast_fu_4732_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_307_cast_fu_4707_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_306_cast_fu_4682_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_305_cast_fu_4657_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1 == 1'b0))) begin
        layer2_kernel_V_13_address0 = tmp_218_fu_4604_p2;
    end else begin
        layer2_kernel_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0)))) begin
        layer2_kernel_V_13_ce0 = 1'b1;
    end else begin
        layer2_kernel_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (ap_block_pp0_stage1_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd13)))) begin
        layer2_kernel_V_13_we0 = 1'b1;
    end else begin
        layer2_kernel_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_335_cast_fu_5407_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_334_cast_fu_5382_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_333_cast_fu_5357_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_332_cast_fu_5332_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_331_cast_fu_5307_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_330_cast_fu_5282_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_329_cast_fu_5257_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_328_cast_fu_5232_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_327_cast_fu_5207_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_326_cast_fu_5182_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_325_cast_fu_5157_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_324_cast_fu_5132_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_323_cast_fu_5107_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_322_cast_fu_5082_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_321_cast_fu_5057_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_320_cast_fu_5032_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_319_cast_fu_5007_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_318_cast_fu_4982_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_317_cast_fu_4957_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_316_cast_fu_4932_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_315_cast_fu_4907_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_314_cast_fu_4882_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_313_cast_fu_4857_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_312_cast_fu_4832_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_311_cast_fu_4807_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_310_cast_fu_4782_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_309_cast_fu_4757_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_308_cast_fu_4732_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_307_cast_fu_4707_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_306_cast_fu_4682_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_305_cast_fu_4657_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1 == 1'b0))) begin
        layer2_kernel_V_14_address0 = tmp_218_fu_4604_p2;
    end else begin
        layer2_kernel_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0)))) begin
        layer2_kernel_V_14_ce0 = 1'b1;
    end else begin
        layer2_kernel_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (ap_block_pp0_stage1_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd14)))) begin
        layer2_kernel_V_14_we0 = 1'b1;
    end else begin
        layer2_kernel_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_335_cast_fu_5407_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_334_cast_fu_5382_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_333_cast_fu_5357_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_332_cast_fu_5332_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_331_cast_fu_5307_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_330_cast_fu_5282_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_329_cast_fu_5257_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_328_cast_fu_5232_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_327_cast_fu_5207_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_326_cast_fu_5182_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_325_cast_fu_5157_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_324_cast_fu_5132_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_323_cast_fu_5107_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_322_cast_fu_5082_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_321_cast_fu_5057_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_320_cast_fu_5032_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_319_cast_fu_5007_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_318_cast_fu_4982_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_317_cast_fu_4957_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_316_cast_fu_4932_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_315_cast_fu_4907_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_314_cast_fu_4882_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_313_cast_fu_4857_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_312_cast_fu_4832_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_311_cast_fu_4807_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_310_cast_fu_4782_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_309_cast_fu_4757_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_308_cast_fu_4732_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_307_cast_fu_4707_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_306_cast_fu_4682_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_305_cast_fu_4657_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1 == 1'b0))) begin
        layer2_kernel_V_15_address0 = tmp_218_fu_4604_p2;
    end else begin
        layer2_kernel_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0)))) begin
        layer2_kernel_V_15_ce0 = 1'b1;
    end else begin
        layer2_kernel_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (ap_block_pp0_stage1_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd15)))) begin
        layer2_kernel_V_15_we0 = 1'b1;
    end else begin
        layer2_kernel_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_335_cast_fu_5407_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_334_cast_fu_5382_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_333_cast_fu_5357_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_332_cast_fu_5332_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_331_cast_fu_5307_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_330_cast_fu_5282_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_329_cast_fu_5257_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_328_cast_fu_5232_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_327_cast_fu_5207_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_326_cast_fu_5182_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_325_cast_fu_5157_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_324_cast_fu_5132_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_323_cast_fu_5107_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_322_cast_fu_5082_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_321_cast_fu_5057_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_320_cast_fu_5032_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_319_cast_fu_5007_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_318_cast_fu_4982_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_317_cast_fu_4957_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_316_cast_fu_4932_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_315_cast_fu_4907_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_314_cast_fu_4882_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_313_cast_fu_4857_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_312_cast_fu_4832_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_311_cast_fu_4807_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_310_cast_fu_4782_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_309_cast_fu_4757_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_308_cast_fu_4732_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_307_cast_fu_4707_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_306_cast_fu_4682_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_305_cast_fu_4657_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1 == 1'b0))) begin
        layer2_kernel_V_1_address0 = tmp_218_fu_4604_p2;
    end else begin
        layer2_kernel_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0)))) begin
        layer2_kernel_V_1_ce0 = 1'b1;
    end else begin
        layer2_kernel_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (ap_block_pp0_stage1_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd1)))) begin
        layer2_kernel_V_1_we0 = 1'b1;
    end else begin
        layer2_kernel_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_335_cast_fu_5407_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_334_cast_fu_5382_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_333_cast_fu_5357_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_332_cast_fu_5332_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_331_cast_fu_5307_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_330_cast_fu_5282_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_329_cast_fu_5257_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_328_cast_fu_5232_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_327_cast_fu_5207_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_326_cast_fu_5182_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_325_cast_fu_5157_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_324_cast_fu_5132_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_323_cast_fu_5107_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_322_cast_fu_5082_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_321_cast_fu_5057_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_320_cast_fu_5032_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_319_cast_fu_5007_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_318_cast_fu_4982_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_317_cast_fu_4957_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_316_cast_fu_4932_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_315_cast_fu_4907_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_314_cast_fu_4882_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_313_cast_fu_4857_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_312_cast_fu_4832_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_311_cast_fu_4807_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_310_cast_fu_4782_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_309_cast_fu_4757_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_308_cast_fu_4732_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_307_cast_fu_4707_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_306_cast_fu_4682_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_305_cast_fu_4657_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1 == 1'b0))) begin
        layer2_kernel_V_2_address0 = tmp_218_fu_4604_p2;
    end else begin
        layer2_kernel_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0)))) begin
        layer2_kernel_V_2_ce0 = 1'b1;
    end else begin
        layer2_kernel_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (ap_block_pp0_stage1_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd2)))) begin
        layer2_kernel_V_2_we0 = 1'b1;
    end else begin
        layer2_kernel_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_335_cast_fu_5407_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_334_cast_fu_5382_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_333_cast_fu_5357_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_332_cast_fu_5332_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_331_cast_fu_5307_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_330_cast_fu_5282_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_329_cast_fu_5257_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_328_cast_fu_5232_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_327_cast_fu_5207_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_326_cast_fu_5182_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_325_cast_fu_5157_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_324_cast_fu_5132_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_323_cast_fu_5107_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_322_cast_fu_5082_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_321_cast_fu_5057_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_320_cast_fu_5032_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_319_cast_fu_5007_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_318_cast_fu_4982_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_317_cast_fu_4957_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_316_cast_fu_4932_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_315_cast_fu_4907_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_314_cast_fu_4882_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_313_cast_fu_4857_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_312_cast_fu_4832_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_311_cast_fu_4807_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_310_cast_fu_4782_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_309_cast_fu_4757_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_308_cast_fu_4732_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_307_cast_fu_4707_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_306_cast_fu_4682_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_305_cast_fu_4657_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1 == 1'b0))) begin
        layer2_kernel_V_3_address0 = tmp_218_fu_4604_p2;
    end else begin
        layer2_kernel_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0)))) begin
        layer2_kernel_V_3_ce0 = 1'b1;
    end else begin
        layer2_kernel_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (ap_block_pp0_stage1_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd3)))) begin
        layer2_kernel_V_3_we0 = 1'b1;
    end else begin
        layer2_kernel_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_335_cast_fu_5407_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_334_cast_fu_5382_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_333_cast_fu_5357_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_332_cast_fu_5332_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_331_cast_fu_5307_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_330_cast_fu_5282_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_329_cast_fu_5257_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_328_cast_fu_5232_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_327_cast_fu_5207_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_326_cast_fu_5182_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_325_cast_fu_5157_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_324_cast_fu_5132_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_323_cast_fu_5107_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_322_cast_fu_5082_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_321_cast_fu_5057_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_320_cast_fu_5032_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_319_cast_fu_5007_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_318_cast_fu_4982_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_317_cast_fu_4957_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_316_cast_fu_4932_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_315_cast_fu_4907_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_314_cast_fu_4882_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_313_cast_fu_4857_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_312_cast_fu_4832_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_311_cast_fu_4807_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_310_cast_fu_4782_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_309_cast_fu_4757_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_308_cast_fu_4732_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_307_cast_fu_4707_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_306_cast_fu_4682_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_305_cast_fu_4657_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1 == 1'b0))) begin
        layer2_kernel_V_4_address0 = tmp_218_fu_4604_p2;
    end else begin
        layer2_kernel_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0)))) begin
        layer2_kernel_V_4_ce0 = 1'b1;
    end else begin
        layer2_kernel_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (ap_block_pp0_stage1_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd4)))) begin
        layer2_kernel_V_4_we0 = 1'b1;
    end else begin
        layer2_kernel_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_335_cast_fu_5407_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_334_cast_fu_5382_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_333_cast_fu_5357_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_332_cast_fu_5332_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_331_cast_fu_5307_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_330_cast_fu_5282_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_329_cast_fu_5257_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_328_cast_fu_5232_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_327_cast_fu_5207_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_326_cast_fu_5182_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_325_cast_fu_5157_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_324_cast_fu_5132_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_323_cast_fu_5107_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_322_cast_fu_5082_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_321_cast_fu_5057_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_320_cast_fu_5032_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_319_cast_fu_5007_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_318_cast_fu_4982_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_317_cast_fu_4957_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_316_cast_fu_4932_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_315_cast_fu_4907_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_314_cast_fu_4882_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_313_cast_fu_4857_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_312_cast_fu_4832_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_311_cast_fu_4807_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_310_cast_fu_4782_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_309_cast_fu_4757_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_308_cast_fu_4732_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_307_cast_fu_4707_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_306_cast_fu_4682_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_305_cast_fu_4657_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1 == 1'b0))) begin
        layer2_kernel_V_5_address0 = tmp_218_fu_4604_p2;
    end else begin
        layer2_kernel_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0)))) begin
        layer2_kernel_V_5_ce0 = 1'b1;
    end else begin
        layer2_kernel_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (ap_block_pp0_stage1_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd5)))) begin
        layer2_kernel_V_5_we0 = 1'b1;
    end else begin
        layer2_kernel_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_335_cast_fu_5407_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_334_cast_fu_5382_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_333_cast_fu_5357_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_332_cast_fu_5332_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_331_cast_fu_5307_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_330_cast_fu_5282_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_329_cast_fu_5257_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_328_cast_fu_5232_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_327_cast_fu_5207_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_326_cast_fu_5182_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_325_cast_fu_5157_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_324_cast_fu_5132_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_323_cast_fu_5107_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_322_cast_fu_5082_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_321_cast_fu_5057_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_320_cast_fu_5032_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_319_cast_fu_5007_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_318_cast_fu_4982_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_317_cast_fu_4957_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_316_cast_fu_4932_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_315_cast_fu_4907_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_314_cast_fu_4882_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_313_cast_fu_4857_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_312_cast_fu_4832_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_311_cast_fu_4807_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_310_cast_fu_4782_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_309_cast_fu_4757_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_308_cast_fu_4732_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_307_cast_fu_4707_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_306_cast_fu_4682_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_305_cast_fu_4657_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1 == 1'b0))) begin
        layer2_kernel_V_6_address0 = tmp_218_fu_4604_p2;
    end else begin
        layer2_kernel_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0)))) begin
        layer2_kernel_V_6_ce0 = 1'b1;
    end else begin
        layer2_kernel_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (ap_block_pp0_stage1_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd6)))) begin
        layer2_kernel_V_6_we0 = 1'b1;
    end else begin
        layer2_kernel_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_335_cast_fu_5407_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_334_cast_fu_5382_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_333_cast_fu_5357_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_332_cast_fu_5332_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_331_cast_fu_5307_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_330_cast_fu_5282_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_329_cast_fu_5257_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_328_cast_fu_5232_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_327_cast_fu_5207_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_326_cast_fu_5182_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_325_cast_fu_5157_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_324_cast_fu_5132_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_323_cast_fu_5107_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_322_cast_fu_5082_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_321_cast_fu_5057_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_320_cast_fu_5032_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_319_cast_fu_5007_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_318_cast_fu_4982_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_317_cast_fu_4957_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_316_cast_fu_4932_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_315_cast_fu_4907_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_314_cast_fu_4882_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_313_cast_fu_4857_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_312_cast_fu_4832_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_311_cast_fu_4807_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_310_cast_fu_4782_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_309_cast_fu_4757_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_308_cast_fu_4732_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_307_cast_fu_4707_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_306_cast_fu_4682_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_305_cast_fu_4657_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1 == 1'b0))) begin
        layer2_kernel_V_7_address0 = tmp_218_fu_4604_p2;
    end else begin
        layer2_kernel_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0)))) begin
        layer2_kernel_V_7_ce0 = 1'b1;
    end else begin
        layer2_kernel_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (ap_block_pp0_stage1_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd7)))) begin
        layer2_kernel_V_7_we0 = 1'b1;
    end else begin
        layer2_kernel_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_335_cast_fu_5407_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_334_cast_fu_5382_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_333_cast_fu_5357_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_332_cast_fu_5332_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_331_cast_fu_5307_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_330_cast_fu_5282_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_329_cast_fu_5257_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_328_cast_fu_5232_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_327_cast_fu_5207_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_326_cast_fu_5182_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_325_cast_fu_5157_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_324_cast_fu_5132_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_323_cast_fu_5107_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_322_cast_fu_5082_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_321_cast_fu_5057_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_320_cast_fu_5032_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_319_cast_fu_5007_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_318_cast_fu_4982_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_317_cast_fu_4957_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_316_cast_fu_4932_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_315_cast_fu_4907_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_314_cast_fu_4882_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_313_cast_fu_4857_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_312_cast_fu_4832_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_311_cast_fu_4807_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_310_cast_fu_4782_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_309_cast_fu_4757_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_308_cast_fu_4732_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_307_cast_fu_4707_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_306_cast_fu_4682_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_305_cast_fu_4657_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1 == 1'b0))) begin
        layer2_kernel_V_8_address0 = tmp_218_fu_4604_p2;
    end else begin
        layer2_kernel_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0)))) begin
        layer2_kernel_V_8_ce0 = 1'b1;
    end else begin
        layer2_kernel_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (ap_block_pp0_stage1_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd8)))) begin
        layer2_kernel_V_8_we0 = 1'b1;
    end else begin
        layer2_kernel_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_335_cast_fu_5407_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_334_cast_fu_5382_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_333_cast_fu_5357_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_332_cast_fu_5332_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_331_cast_fu_5307_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_330_cast_fu_5282_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_329_cast_fu_5257_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_328_cast_fu_5232_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_327_cast_fu_5207_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_326_cast_fu_5182_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_325_cast_fu_5157_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_324_cast_fu_5132_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_323_cast_fu_5107_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_322_cast_fu_5082_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_321_cast_fu_5057_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_320_cast_fu_5032_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_319_cast_fu_5007_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_318_cast_fu_4982_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_317_cast_fu_4957_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_316_cast_fu_4932_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_315_cast_fu_4907_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_314_cast_fu_4882_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_313_cast_fu_4857_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_312_cast_fu_4832_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_311_cast_fu_4807_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_310_cast_fu_4782_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_309_cast_fu_4757_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_308_cast_fu_4732_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_307_cast_fu_4707_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_306_cast_fu_4682_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_305_cast_fu_4657_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1 == 1'b0))) begin
        layer2_kernel_V_9_address0 = tmp_218_fu_4604_p2;
    end else begin
        layer2_kernel_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0)))) begin
        layer2_kernel_V_9_ce0 = 1'b1;
    end else begin
        layer2_kernel_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (ap_block_pp0_stage1_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0) & (tmp_215_reg_5461 == 4'd9)))) begin
        layer2_kernel_V_9_we0 = 1'b1;
    end else begin
        layer2_kernel_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        p_02_i_phi_fu_4395_p4 = tmp_i_mid2_v_reg_5441;
    end else begin
        p_02_i_phi_fu_4395_p4 = p_02_i_reg_4391;
    end
end

always @ (*) begin
    if (((exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        p_19_i_phi_fu_4429_p4 = oc_V_reg_5475;
    end else begin
        p_19_i_phi_fu_4429_p4 = p_19_i_reg_4425;
    end
end

always @ (*) begin
    if (((exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        p_i_phi_fu_4418_p4 = tmp_i_mid2_reg_5451;
    end else begin
        p_i_phi_fu_4418_p4 = p_i_reg_4414;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_block_pp0_stage0_subdone == 1'b0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_subdone == 1'b0) & (exitcond_flatten2_fu_4436_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_subdone == 1'b0) & (exitcond_flatten2_fu_4436_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((ap_block_pp0_stage1_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((ap_block_pp0_stage2_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((ap_block_pp0_stage3_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((ap_block_pp0_stage4_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((ap_block_pp0_stage5_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((ap_block_pp0_stage6_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((ap_block_pp0_stage7_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((ap_block_pp0_stage8_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((ap_block_pp0_stage9_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((ap_block_pp0_stage10_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((ap_block_pp0_stage11_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((ap_block_pp0_stage12_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((ap_block_pp0_stage13_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((ap_block_pp0_stage14_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((ap_block_pp0_stage15_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((ap_block_pp0_stage16_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((ap_block_pp0_stage17_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((ap_block_pp0_stage18_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((ap_block_pp0_stage19_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((ap_block_pp0_stage20_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((ap_block_pp0_stage21_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((ap_block_pp0_stage22_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((ap_block_pp0_stage23_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((ap_block_pp0_stage24_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((ap_block_pp0_stage25_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((ap_block_pp0_stage26_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((ap_block_pp0_stage27_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((ap_block_pp0_stage28_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((ap_block_pp0_stage29_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((ap_block_pp0_stage30_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((ap_block_pp0_stage31_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage16_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage17_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage18_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage19_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage20_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage21_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage22_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage23_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage24_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage24_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage25_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage25_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage26_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage26_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage27_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage27_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage28_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage28_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage29_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage29_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage30_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage30_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage31_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage31_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state1 = ((1'b0 == ap_start) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage8_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state11_pp0_stage9_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state12_pp0_stage10_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state13_pp0_stage11_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state14_pp0_stage12_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state15_pp0_stage13_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state16_pp0_stage14_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state17_pp0_stage15_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state18_pp0_stage16_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state19_pp0_stage17_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state20_pp0_stage18_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state21_pp0_stage19_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state22_pp0_stage20_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state23_pp0_stage21_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state24_pp0_stage22_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state25_pp0_stage23_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state26_pp0_stage24_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state27_pp0_stage25_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state28_pp0_stage26_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state29_pp0_stage27_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state30_pp0_stage28_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state31_pp0_stage29_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state32_pp0_stage30_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state33_pp0_stage31_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state34_pp0_stage0_iter1 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state4_pp0_stage2_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state5_pp0_stage3_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state6_pp0_stage4_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state7_pp0_stage5_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state8_pp0_stage6_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

always @ (*) begin
    ap_block_state9_pp0_stage7_iter0 = ((exitcond_flatten2_reg_5427 == 1'd0) & (1'b0 == kernel_i_V_V1_empty_n));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign exitcond21_i_fu_4516_p2 = ((p_19_i_phi_fu_4429_p4 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond21_i_mid_fu_4522_p2 = (exitcond21_i_fu_4516_p2 & not_exitcond_flatten_fu_4510_p2);

assign exitcond_flatten2_fu_4436_p2 = ((indvar_flatten2_phi_fu_4384_p4 == 11'd1152) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_4454_p2 = ((indvar_flatten_phi_fu_4406_p4 == 9'd192) ? 1'b1 : 1'b0);

assign indvar_flatten_next2_fu_4442_p2 = (indvar_flatten2_phi_fu_4384_p4 + 11'd1);

assign indvar_flatten_next_fu_4637_p3 = ((exitcond_flatten_reg_5436[0:0] === 1'b1) ? 9'd1 : indvar_flatten_op_fu_4631_p2);

assign indvar_flatten_op_fu_4631_p2 = (indvar_flatten_reg_4402 + 9'd1);

assign kh_V_fu_4448_p2 = (3'd1 + p_02_i_phi_fu_4395_p4);

assign kw_V_fu_4528_p2 = (3'd1 + p_i_mid_fu_4460_p3);

assign layer2_kernel_V_0_d0 = kernel_i_V_V1_dout;

assign layer2_kernel_V_10_d0 = kernel_i_V_V1_dout;

assign layer2_kernel_V_11_d0 = kernel_i_V_V1_dout;

assign layer2_kernel_V_12_d0 = kernel_i_V_V1_dout;

assign layer2_kernel_V_13_d0 = kernel_i_V_V1_dout;

assign layer2_kernel_V_14_d0 = kernel_i_V_V1_dout;

assign layer2_kernel_V_15_d0 = kernel_i_V_V1_dout;

assign layer2_kernel_V_1_d0 = kernel_i_V_V1_dout;

assign layer2_kernel_V_2_d0 = kernel_i_V_V1_dout;

assign layer2_kernel_V_3_d0 = kernel_i_V_V1_dout;

assign layer2_kernel_V_4_d0 = kernel_i_V_V1_dout;

assign layer2_kernel_V_5_d0 = kernel_i_V_V1_dout;

assign layer2_kernel_V_6_d0 = kernel_i_V_V1_dout;

assign layer2_kernel_V_7_d0 = kernel_i_V_V1_dout;

assign layer2_kernel_V_8_d0 = kernel_i_V_V1_dout;

assign layer2_kernel_V_9_d0 = kernel_i_V_V1_dout;

assign newIndex4_i_fu_4591_p1 = newIndex_i_reg_5465;

assign not_exitcond_flatten_fu_4510_p2 = (exitcond_flatten_fu_4454_p2 ^ 1'd1);

assign oc_V_fu_4626_p2 = (p_19_i_mid2_reg_5446 + 6'd1);

assign p_19_i_mid2_fu_4540_p3 = ((tmp_211_fu_4534_p2[0:0] === 1'b1) ? 6'd0 : p_19_i_phi_fu_4429_p4);

assign p_i_mid_fu_4460_p3 = ((exitcond_flatten_fu_4454_p2[0:0] === 1'b1) ? 3'd0 : p_i_phi_fu_4418_p4);

assign p_shl1_cast_fu_4496_p1 = tmp_s_fu_4488_p3;

assign p_shl_cast_fu_4484_p1 = tmp_fu_4476_p3;

assign tmp_210_fu_4500_p2 = (p_shl_cast_fu_4484_p1 - p_shl1_cast_fu_4496_p1);

assign tmp_211_fu_4534_p2 = (exitcond21_i_mid_fu_4522_p2 | exitcond_flatten_fu_4454_p2);

assign tmp_212_fu_4560_p2 = ($signed(tmp_i_mid2_cast_fu_4556_p1) + $signed(tmp_297_cast_fu_4506_p1));

assign tmp_213_fu_4580_p3 = {{tmp_212_reg_5456}, {1'd0}};

assign tmp_214_fu_4587_p1 = $signed(tmp_213_fu_4580_p3);

assign tmp_215_fu_4566_p1 = p_19_i_mid2_fu_4540_p3[3:0];

assign tmp_216_fu_4594_p2 = ($signed(newIndex4_i_fu_4591_p1) + $signed(tmp_214_fu_4587_p1));

assign tmp_217_fu_4600_p1 = tmp_216_fu_4594_p2[7:0];

assign tmp_218_fu_4604_p2 = tmp_216_fu_4594_p2 << 32'd5;

assign tmp_219_fu_4651_p2 = (tmp_304_cast_fu_4644_p3 | 13'd1);

assign tmp_220_fu_4677_p2 = (tmp_304_cast_reg_5485 | 13'd2);

assign tmp_221_fu_4702_p2 = (tmp_304_cast_reg_5485 | 13'd3);

assign tmp_222_fu_4727_p2 = (tmp_304_cast_reg_5485 | 13'd4);

assign tmp_223_fu_4752_p2 = (tmp_304_cast_reg_5485 | 13'd5);

assign tmp_224_fu_4777_p2 = (tmp_304_cast_reg_5485 | 13'd6);

assign tmp_225_fu_4802_p2 = (tmp_304_cast_reg_5485 | 13'd7);

assign tmp_226_fu_4827_p2 = (tmp_304_cast_reg_5485 | 13'd8);

assign tmp_227_fu_4852_p2 = (tmp_304_cast_reg_5485 | 13'd9);

assign tmp_228_fu_4877_p2 = (tmp_304_cast_reg_5485 | 13'd10);

assign tmp_229_fu_4902_p2 = (tmp_304_cast_reg_5485 | 13'd11);

assign tmp_230_fu_4927_p2 = (tmp_304_cast_reg_5485 | 13'd12);

assign tmp_231_fu_4952_p2 = (tmp_304_cast_reg_5485 | 13'd13);

assign tmp_232_fu_4977_p2 = (tmp_304_cast_reg_5485 | 13'd14);

assign tmp_233_fu_5002_p2 = (tmp_304_cast_reg_5485 | 13'd15);

assign tmp_234_fu_5027_p2 = (tmp_304_cast_reg_5485 | 13'd16);

assign tmp_235_fu_5052_p2 = (tmp_304_cast_reg_5485 | 13'd17);

assign tmp_236_fu_5077_p2 = (tmp_304_cast_reg_5485 | 13'd18);

assign tmp_237_fu_5102_p2 = (tmp_304_cast_reg_5485 | 13'd19);

assign tmp_238_fu_5127_p2 = (tmp_304_cast_reg_5485 | 13'd20);

assign tmp_239_fu_5152_p2 = (tmp_304_cast_reg_5485 | 13'd21);

assign tmp_240_fu_5177_p2 = (tmp_304_cast_reg_5485 | 13'd22);

assign tmp_241_fu_5202_p2 = (tmp_304_cast_reg_5485 | 13'd23);

assign tmp_242_fu_5227_p2 = (tmp_304_cast_reg_5485 | 13'd24);

assign tmp_243_fu_5252_p2 = (tmp_304_cast_reg_5485 | 13'd25);

assign tmp_244_fu_5277_p2 = (tmp_304_cast_reg_5485 | 13'd26);

assign tmp_245_fu_5302_p2 = (tmp_304_cast_reg_5485 | 13'd27);

assign tmp_246_fu_5327_p2 = (tmp_304_cast_reg_5485 | 13'd28);

assign tmp_247_fu_5352_p2 = (tmp_304_cast_reg_5485 | 13'd29);

assign tmp_248_fu_5377_p2 = (tmp_304_cast_reg_5485 | 13'd30);

assign tmp_249_fu_5402_p2 = (tmp_304_cast_reg_5485 | 13'd31);

assign tmp_297_cast_fu_4506_p1 = $signed(tmp_210_fu_4500_p2);

assign tmp_304_cast_fu_4644_p3 = {{tmp_217_reg_5470}, {5'd0}};

assign tmp_305_cast_fu_4657_p1 = tmp_219_fu_4651_p2;

assign tmp_306_cast_fu_4682_p1 = tmp_220_fu_4677_p2;

assign tmp_307_cast_fu_4707_p1 = tmp_221_fu_4702_p2;

assign tmp_308_cast_fu_4732_p1 = tmp_222_fu_4727_p2;

assign tmp_309_cast_fu_4757_p1 = tmp_223_fu_4752_p2;

assign tmp_310_cast_fu_4782_p1 = tmp_224_fu_4777_p2;

assign tmp_311_cast_fu_4807_p1 = tmp_225_fu_4802_p2;

assign tmp_312_cast_fu_4832_p1 = tmp_226_fu_4827_p2;

assign tmp_313_cast_fu_4857_p1 = tmp_227_fu_4852_p2;

assign tmp_314_cast_fu_4882_p1 = tmp_228_fu_4877_p2;

assign tmp_315_cast_fu_4907_p1 = tmp_229_fu_4902_p2;

assign tmp_316_cast_fu_4932_p1 = tmp_230_fu_4927_p2;

assign tmp_317_cast_fu_4957_p1 = tmp_231_fu_4952_p2;

assign tmp_318_cast_fu_4982_p1 = tmp_232_fu_4977_p2;

assign tmp_319_cast_fu_5007_p1 = tmp_233_fu_5002_p2;

assign tmp_320_cast_fu_5032_p1 = tmp_234_fu_5027_p2;

assign tmp_321_cast_fu_5057_p1 = tmp_235_fu_5052_p2;

assign tmp_322_cast_fu_5082_p1 = tmp_236_fu_5077_p2;

assign tmp_323_cast_fu_5107_p1 = tmp_237_fu_5102_p2;

assign tmp_324_cast_fu_5132_p1 = tmp_238_fu_5127_p2;

assign tmp_325_cast_fu_5157_p1 = tmp_239_fu_5152_p2;

assign tmp_326_cast_fu_5182_p1 = tmp_240_fu_5177_p2;

assign tmp_327_cast_fu_5207_p1 = tmp_241_fu_5202_p2;

assign tmp_328_cast_fu_5232_p1 = tmp_242_fu_5227_p2;

assign tmp_329_cast_fu_5257_p1 = tmp_243_fu_5252_p2;

assign tmp_330_cast_fu_5282_p1 = tmp_244_fu_5277_p2;

assign tmp_331_cast_fu_5307_p1 = tmp_245_fu_5302_p2;

assign tmp_332_cast_fu_5332_p1 = tmp_246_fu_5327_p2;

assign tmp_333_cast_fu_5357_p1 = tmp_247_fu_5352_p2;

assign tmp_334_cast_fu_5382_p1 = tmp_248_fu_5377_p2;

assign tmp_335_cast_fu_5407_p1 = tmp_249_fu_5402_p2;

assign tmp_fu_4476_p3 = {{tmp_i_mid2_v_fu_4468_p3}, {3'd0}};

assign tmp_i_mid2_cast_fu_4556_p1 = tmp_i_mid2_fu_4548_p3;

assign tmp_i_mid2_fu_4548_p3 = ((exitcond21_i_mid_fu_4522_p2[0:0] === 1'b1) ? kw_V_fu_4528_p2 : p_i_mid_fu_4460_p3);

assign tmp_i_mid2_v_fu_4468_p3 = ((exitcond_flatten_fu_4454_p2[0:0] === 1'b1) ? kh_V_fu_4448_p2 : p_02_i_phi_fu_4395_p4);

assign tmp_s_fu_4488_p3 = {{tmp_i_mid2_v_fu_4468_p3}, {1'd0}};

always @ (posedge ap_clk) begin
    tmp_304_cast_reg_5485[4:0] <= 5'b00000;
end

endmodule //p_wt_kernel_282
