#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x562472c55840 .scope module, "AudVid_TB" "AudVid_TB" 2 5;
 .timescale -9 -12;
o0x7ff26fa2d288 .functor BUFZ 1, C4<z>; HiZ drive
v0x562472c4aa20_0 .net "CLK", 0 0, o0x7ff26fa2d288;  0 drivers
v0x562472c82470_0 .var "MasterCLK", 0 0;
v0x562472c82530_0 .var *"_s0", 0 0; Local signal
S_0x562472c02ed0 .scope begin, "TEST_CASE" "TEST_CASE" 2 26, 2 26 0, S_0x562472c55840;
 .timescale -9 -12;
S_0x562472c02be0 .scope module, "uut" "AudVid" 2 10, 3 2 0, S_0x562472c55840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Reset"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /INPUT 14 "TilesControlRegister"
    .port_info 3 /INPUT 5 "Track1ControlRegister"
    .port_info 4 /INPUT 5 "Track2ControlRegister"
    .port_info 5 /OUTPUT 1 "TFT_SPI_CLK"
    .port_info 6 /OUTPUT 1 "TFT_SPI_CS"
    .port_info 7 /OUTPUT 1 "TFT_SPI_MOSI"
    .port_info 8 /OUTPUT 1 "TFT_RST"
    .port_info 9 /OUTPUT 1 "TFT_RS"
    .port_info 10 /OUTPUT 1 "SD_SPI_CLK"
    .port_info 11 /OUTPUT 1 "SD_SPI_CS"
    .port_info 12 /OUTPUT 1 "SD_SPI_MOSI"
    .port_info 13 /INPUT 1 "SD_SPI_MISO"
    .port_info 14 /OUTPUT 1 "SD_SPI_COUNT_DEBUG"
    .port_info 15 /OUTPUT 1 "SD_SPI_UTILCOUNT_DEBUG"
    .port_info 16 /OUTPUT 1 "DAC_I2S_DATA"
    .port_info 17 /OUTPUT 1 "DAC_I2S_CLK"
    .port_info 18 /OUTPUT 1 "DAC_I2S_WS"
L_0x562472c98820 .functor BUFZ 5, L_0x562472c98bf0, C4<00000>, C4<00000>, C4<00000>;
v0x562472c7dde0 .array "AddressOperationLUT", 0 12, 4 0;
v0x562472c7dec0_0 .net "CLK", 0 0, o0x7ff26fa2d288;  alias, 0 drivers
v0x562472c7df80_0 .net "DAC_Data", 31 0, L_0x562472c98ab0;  1 drivers
v0x562472c7e0a0_0 .net "DAC_DataClock", 0 0, L_0x562472c98070;  1 drivers
v0x562472c7e140_0 .net "DAC_I2S_CLK", 0 0, L_0x562472c98360;  1 drivers
v0x562472c7e230_0 .net "DAC_I2S_DATA", 0 0, L_0x562472c98180;  1 drivers
v0x562472c7e300_0 .net "DAC_I2S_WS", 0 0, v0x562472c73320_0;  1 drivers
v0x562472c7e3d0_0 .net "I2SCLK", 0 0, L_0x562472bd9300;  1 drivers
v0x562472c7e4c0_0 .net "MasterCLK", 0 0, L_0x562472bd3a70;  1 drivers
v0x562472c7e670_0 .var "ReadAudio_EnableStorage", 0 0;
o0x7ff26fa2e428 .functor BUFZ 1, C4<z>; HiZ drive
v0x562472c7e710_0 .net "Reset", 0 0, o0x7ff26fa2e428;  0 drivers
v0x562472c7e7b0_0 .var "SDReadCount", 9 0;
v0x562472c7e850_0 .net "SD_EnableDataRead", 0 0, v0x562472c77560_0;  1 drivers
v0x562472c7e920_0 .var "SD_InputAddress", 23 0;
v0x562472c7e9f0_0 .net "SD_InputData", 7 0, v0x562472c749b0_0;  1 drivers
v0x562472c7ea90_0 .net "SD_InputDataClock", 0 0, L_0x562472c96390;  1 drivers
v0x562472c7eb30_0 .net "SD_SPI_CLK", 0 0, L_0x562472c958e0;  1 drivers
o0x7ff26fa2e458 .functor BUFZ 1, C4<z>; HiZ drive
v0x562472c7ed30_0 .net "SD_SPI_COUNT_DEBUG", 0 0, o0x7ff26fa2e458;  0 drivers
v0x562472c7edd0_0 .net "SD_SPI_CS", 0 0, v0x562472c77bd0_0;  1 drivers
o0x7ff26fa2db88 .functor BUFZ 1, C4<z>; HiZ drive
v0x562472c7eea0_0 .net "SD_SPI_MISO", 0 0, o0x7ff26fa2db88;  0 drivers
v0x562472c7ef90_0 .net "SD_SPI_MOSI", 0 0, L_0x562472c954a0;  1 drivers
o0x7ff26fa2e4b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x562472c7f080_0 .net "SD_SPI_UTILCOUNT_DEBUG", 0 0, o0x7ff26fa2e4b8;  0 drivers
v0x562472c7f120_0 .net "SD_WorkCLK", 0 0, L_0x562472bcf6a0;  1 drivers
v0x562472c7f1c0_0 .net "TFT_Data", 15 0, L_0x562472bcf5b0;  1 drivers
v0x562472c7f2b0_0 .net "TFT_DataClock", 0 0, L_0x562472c97d60;  1 drivers
v0x562472c7f350_0 .var "TFT_DataEncoded", 3 0;
v0x562472c7f3f0_0 .net "TFT_RS", 0 0, L_0x562472c978f0;  1 drivers
L_0x7ff26f9e4690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x562472c7f4c0_0 .net "TFT_RST", 0 0, L_0x7ff26f9e4690;  1 drivers
v0x562472c7f590_0 .net "TFT_SPI_CLK", 0 0, L_0x562472c96ef0;  1 drivers
v0x562472c7f680_0 .net "TFT_SPI_CS", 0 0, v0x562472c7a6a0_0;  1 drivers
v0x562472c7f770_0 .net "TFT_SPI_MOSI", 0 0, L_0x562472c96fb0;  1 drivers
v0x562472c7f860_0 .net "TFT_WorkCLK", 0 0, L_0x562472bcf4a0;  1 drivers
o0x7ff26fa2f778 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0x562472c7f950_0 .net "TilesControlRegister", 13 0, o0x7ff26fa2f778;  0 drivers
v0x562472c7fc00 .array "TilesPositionsRegister", 0 319, 4 0;
v0x562472c7fca0 .array "TilesRegister", 0 3871, 3 0;
v0x562472c7fd40_0 .net "TilesWrite_Address", 11 0, L_0x562472c99600;  1 drivers
v0x562472c7fde0_0 .var "TilesWrite_Started", 0 0;
v0x562472c7fe80_0 .net "TilesWrite_TileAddress", 4 0, L_0x562472c98820;  1 drivers
v0x562472c7ff20_0 .var "TilesWrite_TilePosition", 8 0;
v0x562472c7ffe0_0 .var "TilesWrite_XAddress", 3 0;
v0x562472c800c0_0 .var "TilesWrite_XPosition", 7 0;
v0x562472c801a0_0 .var "TilesWrite_YAddress", 3 0;
v0x562472c80280_0 .var "TilesWrite_YPosition", 7 0;
o0x7ff26fa2f928 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x562472c80360_0 .net "Track1ControlRegister", 4 0, o0x7ff26fa2f928;  0 drivers
v0x562472c80440 .array "Track1Register", 0 255, 31 0;
o0x7ff26fa2f958 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x562472c80500_0 .net "Track2ControlRegister", 4 0, o0x7ff26fa2f958;  0 drivers
v0x562472c805e0 .array "Track2Register", 0 255, 31 0;
v0x562472c806a0 .array "TracksAdressRegister", 0 13, 23 0;
v0x562472c80760_0 .var "WriteAudio_BankSelector", 0 0;
v0x562472c80820_0 .var "WriteAudio_EnableSDAudioRead", 0 0;
v0x562472c808e0_0 .var "WriteAudio_PlayCount", 9 0;
v0x562472c809c0_0 .var "WriteAudio_Track1AddressCount", 23 0;
v0x562472c80aa0_0 .var "WriteAudio_Track1BeginAddress", 23 0;
v0x562472c80b80_0 .var "WriteAudio_Track1ControlEnable", 0 0;
v0x562472c80c40_0 .var "WriteAudio_Track1Data", 31 0;
v0x562472c80d00_0 .var "WriteAudio_Track1EnableLoop", 0 0;
v0x562472c80da0_0 .var "WriteAudio_Track1EnablePlay", 0 0;
v0x562472c80e60_0 .var "WriteAudio_Track1EndAddress", 23 0;
v0x562472c80f40_0 .var "WriteAudio_Track2AddressCount", 23 0;
v0x562472c81020_0 .var "WriteAudio_Track2BeginAddress", 23 0;
v0x562472c81100_0 .var "WriteAudio_Track2ControlEnable", 0 0;
v0x562472c811c0_0 .var "WriteAudio_Track2Data", 31 0;
v0x562472c81280_0 .var "WriteAudio_Track2EnableLoop", 0 0;
v0x562472c81320_0 .var "WriteAudio_Track2EnablePlay", 0 0;
v0x562472c813e0_0 .var "WriteAudio_Track2EndAddress", 23 0;
v0x562472c814c0_0 .net *"_s0", 4 0, L_0x562472c98bf0;  1 drivers
L_0x7ff26f9e4888 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x562472c815a0_0 .net *"_s11", 6 0, L_0x7ff26f9e4888;  1 drivers
L_0x7ff26f9e48d0 .functor BUFT 1, C4<000001111001>, C4<0>, C4<0>, C4<0>;
v0x562472c81680_0 .net/2u *"_s12", 11 0, L_0x7ff26f9e48d0;  1 drivers
v0x562472c81760_0 .net *"_s15", 11 0, L_0x562472c98f60;  1 drivers
v0x562472c81840_0 .net *"_s16", 11 0, L_0x562472c990a0;  1 drivers
L_0x7ff26f9e4918 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562472c81920_0 .net *"_s19", 7 0, L_0x7ff26f9e4918;  1 drivers
v0x562472c81a00_0 .net *"_s2", 9 0, L_0x562472c98c90;  1 drivers
L_0x7ff26f9e4960 .functor BUFT 1, C4<000000001011>, C4<0>, C4<0>, C4<0>;
v0x562472c81ae0_0 .net/2u *"_s20", 11 0, L_0x7ff26f9e4960;  1 drivers
v0x562472c81bc0_0 .net *"_s23", 11 0, L_0x562472c99190;  1 drivers
v0x562472c81ca0_0 .net *"_s24", 11 0, L_0x562472c99310;  1 drivers
v0x562472c81d80_0 .net *"_s26", 11 0, L_0x562472c994c0;  1 drivers
L_0x7ff26f9e49a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562472c81e60_0 .net *"_s29", 7 0, L_0x7ff26f9e49a8;  1 drivers
L_0x7ff26f9e4840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562472c81f40_0 .net *"_s5", 0 0, L_0x7ff26f9e4840;  1 drivers
v0x562472c82020_0 .net *"_s8", 11 0, L_0x562472c98e20;  1 drivers
E_0x562472b573b0 .event posedge, v0x562472c7c380_0;
E_0x562472b571d0 .event posedge, v0x562472c73660_0;
E_0x562472c5a1d0 .event posedge, v0x562472c77790_0;
L_0x562472c98bf0 .array/port v0x562472c7fc00, L_0x562472c98c90;
L_0x562472c98c90 .concat [ 9 1 0 0], v0x562472c7ff20_0, L_0x7ff26f9e4840;
L_0x562472c98e20 .concat [ 5 7 0 0], L_0x562472c98820, L_0x7ff26f9e4888;
L_0x562472c98f60 .arith/mult 12, L_0x562472c98e20, L_0x7ff26f9e48d0;
L_0x562472c990a0 .concat [ 4 8 0 0], v0x562472c801a0_0, L_0x7ff26f9e4918;
L_0x562472c99190 .arith/mult 12, L_0x562472c990a0, L_0x7ff26f9e4960;
L_0x562472c99310 .arith/sum 12, L_0x562472c98f60, L_0x562472c99190;
L_0x562472c994c0 .concat [ 4 8 0 0], v0x562472c7ffe0_0, L_0x7ff26f9e49a8;
L_0x562472c99600 .arith/sum 12, L_0x562472c99310, L_0x562472c994c0;
S_0x562472c55e80 .scope module, "adder" "StereoSignedAdder" 3 334, 4 1 0, S_0x562472c02be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /OUTPUT 32 "O"
v0x562472c4c530_0 .net "A", 31 0, v0x562472c80c40_0;  1 drivers
v0x562472c54a00_0 .net "B", 31 0, v0x562472c811c0_0;  1 drivers
v0x562472b51970_0 .net/s "Chanel1A", 15 0, L_0x562472c984b0;  1 drivers
v0x562472c712d0_0 .net/s "Chanel1B", 15 0, L_0x562472c98550;  1 drivers
v0x562472c713b0_0 .net/s "Chanel2A", 15 0, L_0x562472c98640;  1 drivers
v0x562472c714e0_0 .net/s "Chanel2B", 15 0, L_0x562472c986e0;  1 drivers
v0x562472c715c0_0 .net/s "O", 31 0, L_0x562472c98ab0;  alias, 1 drivers
v0x562472c716a0_0 .net/s *"_s10", 15 0, L_0x562472c98930;  1 drivers
v0x562472c71780_0 .net/s *"_s8", 15 0, L_0x562472c98780;  1 drivers
L_0x562472c984b0 .part v0x562472c80c40_0, 0, 16;
L_0x562472c98550 .part v0x562472c811c0_0, 0, 16;
L_0x562472c98640 .part v0x562472c80c40_0, 16, 16;
L_0x562472c986e0 .part v0x562472c811c0_0, 16, 16;
L_0x562472c98780 .arith/sum 16, L_0x562472c98640, L_0x562472c986e0;
L_0x562472c98930 .arith/sum 16, L_0x562472c984b0, L_0x562472c98550;
L_0x562472c98ab0 .concat [ 16 16 0 0], L_0x562472c98930, L_0x562472c98780;
S_0x562472c718e0 .scope module, "audvid_clockmanager" "AudVid_ClockManager" 3 156, 5 1 0, S_0x562472c02be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "MasterCLK"
    .port_info 2 /OUTPUT 1 "I2SCLK"
    .port_info 3 /OUTPUT 1 "TFTCLK"
    .port_info 4 /OUTPUT 1 "SDCLK"
L_0x562472bd3a70 .functor BUFZ 1, o0x7ff26fa2d288, C4<0>, C4<0>, C4<0>;
L_0x562472bd9300 .functor BUFZ 1, o0x7ff26fa2d288, C4<0>, C4<0>, C4<0>;
L_0x562472bcf4a0 .functor BUFZ 1, o0x7ff26fa2d288, C4<0>, C4<0>, C4<0>;
L_0x562472bcf6a0 .functor BUFZ 1, o0x7ff26fa2d288, C4<0>, C4<0>, C4<0>;
v0x562472c71a60_0 .net "I2SCLK", 0 0, L_0x562472bd9300;  alias, 1 drivers
v0x562472c71b20_0 .net "InputCLK", 0 0, o0x7ff26fa2d288;  alias, 0 drivers
v0x562472c71be0_0 .net "MasterCLK", 0 0, L_0x562472bd3a70;  alias, 1 drivers
v0x562472c71c80_0 .net "SDCLK", 0 0, L_0x562472bcf6a0;  alias, 1 drivers
v0x562472c71d40_0 .net "TFTCLK", 0 0, L_0x562472bcf4a0;  alias, 1 drivers
S_0x562472c71ef0 .scope module, "colorDecoder" "ColorDecoder" 3 163, 6 1 0, S_0x562472c02be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "Input"
    .port_info 1 /OUTPUT 16 "Output"
L_0x562472bcf5b0 .functor BUFZ 16, L_0x562472c84740, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x562472c720c0 .array "Data", 0 15, 15 0;
v0x562472c721a0_0 .net "Input", 3 0, v0x562472c7f350_0;  1 drivers
v0x562472c72280_0 .net "Output", 15 0, L_0x562472bcf5b0;  alias, 1 drivers
v0x562472c72370_0 .net *"_s0", 15 0, L_0x562472c84740;  1 drivers
v0x562472c72450_0 .net *"_s2", 5 0, L_0x562472c84810;  1 drivers
L_0x7ff26f9e4018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562472c72580_0 .net *"_s5", 1 0, L_0x7ff26f9e4018;  1 drivers
L_0x562472c84740 .array/port v0x562472c720c0, L_0x562472c84810;
L_0x562472c84810 .concat [ 4 2 0 0], v0x562472c7f350_0, L_0x7ff26f9e4018;
S_0x562472c726c0 .scope module, "i2s" "I2S" 3 195, 7 1 0, S_0x562472c02be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MasterCLK"
    .port_info 1 /INPUT 1 "I2SCLK"
    .port_info 2 /INPUT 32 "InputData"
    .port_info 3 /OUTPUT 1 "SyncCLK"
    .port_info 4 /OUTPUT 1 "I2S_DATA"
    .port_info 5 /OUTPUT 1 "I2S_CLK"
    .port_info 6 /OUTPUT 1 "I2S_WS"
L_0x562472c98070 .functor NOT 1, v0x562472c73320_0, C4<0>, C4<0>, C4<0>;
L_0x562472c98360 .functor BUFZ 1, L_0x562472bd9300, C4<0>, C4<0>, C4<0>;
v0x562472c72fe0_0 .var "Data", 31 0;
v0x562472c730c0_0 .net "I2SCLK", 0 0, L_0x562472bd9300;  alias, 1 drivers
v0x562472c731b0_0 .net "I2S_CLK", 0 0, L_0x562472c98360;  alias, 1 drivers
v0x562472c73280_0 .net "I2S_DATA", 0 0, L_0x562472c98180;  alias, 1 drivers
v0x562472c73320_0 .var "I2S_WS", 0 0;
v0x562472c73410_0 .net "InputData", 31 0, L_0x562472c98ab0;  alias, 1 drivers
v0x562472c734d0_0 .net "MasterCLK", 0 0, L_0x562472bd3a70;  alias, 1 drivers
v0x562472c735c0_0 .net "SquareData", 31 0, v0x562472c72e90_0;  1 drivers
v0x562472c73660_0 .net "SyncCLK", 0 0, L_0x562472c98070;  alias, 1 drivers
L_0x7ff26f9e47b0 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x562472c73700_0 .net/2u *"_s0", 31 0, L_0x7ff26f9e47b0;  1 drivers
v0x562472c737e0_0 .net *"_s2", 31 0, L_0x562472c97ee0;  1 drivers
L_0x7ff26f9e47f8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562472c738c0_0 .net *"_s5", 26 0, L_0x7ff26f9e47f8;  1 drivers
v0x562472c739a0_0 .net *"_s6", 31 0, L_0x562472c97fd0;  1 drivers
v0x562472c73a80_0 .var "count", 4 0;
E_0x562472c72980 .event negedge, v0x562472c73320_0;
E_0x562472c729e0 .event negedge, v0x562472c731b0_0;
L_0x562472c97ee0 .concat [ 5 27 0 0], v0x562472c73a80_0, L_0x7ff26f9e47f8;
L_0x562472c97fd0 .arith/sub 32, L_0x7ff26f9e47b0, L_0x562472c97ee0;
L_0x562472c98180 .part/v v0x562472c72fe0_0, L_0x562472c97fd0, 1;
S_0x562472c72a40 .scope module, "squaregenerator" "SquareGenerator" 7 27, 8 1 0, S_0x562472c726c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /OUTPUT 32 "data"
v0x562472c72d10_0 .net "CLK", 0 0, L_0x562472bd3a70;  alias, 1 drivers
v0x562472c72dd0_0 .var "count", 31 0;
v0x562472c72e90_0 .var "data", 31 0;
E_0x562472c72c90 .event posedge, v0x562472c71be0_0;
S_0x562472c73c80 .scope module, "sd_spi" "SD_SPI" 3 167, 9 1 0, S_0x562472c02be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MasterCLK"
    .port_info 1 /INPUT 1 "WorkCLK"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "SPI_MISO"
    .port_info 4 /OUTPUT 1 "SPI_MOSI"
    .port_info 5 /OUTPUT 1 "SPI_CLK"
    .port_info 6 /OUTPUT 1 "SPI_CS"
    .port_info 7 /OUTPUT 1 "SPI_COUNT_DEBUG"
    .port_info 8 /OUTPUT 1 "SPI_UTILCOUNT_DEBUG"
    .port_info 9 /OUTPUT 8 "InputData"
    .port_info 10 /OUTPUT 1 "EnableDataRead"
    .port_info 11 /OUTPUT 1 "InputDataClock"
    .port_info 12 /INPUT 24 "InputAddress"
L_0x562472c94f50 .functor BUFZ 1, L_0x562472bcf6a0, C4<0>, C4<0>, C4<0>;
L_0x562472c961c0 .functor NOT 1, L_0x562472bcf6a0, C4<0>, C4<0>, C4<0>;
L_0x562472c96390 .functor NOT 1, v0x562472c748f0_0, C4<0>, C4<0>, C4<0>;
v0x562472c772c0_0 .var "Address", 23 0;
v0x562472c773a0_0 .net "Buffered_MasterCLK", 0 0, L_0x562472bcf7d0;  1 drivers
v0x562472c77460_0 .net "DataClock", 0 0, v0x562472c748f0_0;  1 drivers
v0x562472c77560_0 .var "EnableDataRead", 0 0;
v0x562472c77600_0 .net "InputAddress", 23 0, v0x562472c7e920_0;  1 drivers
v0x562472c776f0_0 .net "InputData", 7 0, v0x562472c749b0_0;  alias, 1 drivers
v0x562472c77790_0 .net "InputDataClock", 0 0, L_0x562472c96390;  alias, 1 drivers
v0x562472c77830_0 .net "MasterCLK", 0 0, L_0x562472bd3a70;  alias, 1 drivers
v0x562472c778d0_0 .var "OutputData", 7 0;
v0x562472c779c0_0 .net "Reset", 0 0, o0x7ff26fa2e428;  alias, 0 drivers
v0x562472c77a60_0 .net "SPI_CLK", 0 0, L_0x562472c958e0;  alias, 1 drivers
v0x562472c77b30_0 .net "SPI_COUNT_DEBUG", 0 0, o0x7ff26fa2e458;  alias, 0 drivers
v0x562472c77bd0_0 .var "SPI_CS", 0 0;
v0x562472c77c90_0 .var "SPI_Enable", 0 0;
v0x562472c77d60_0 .net "SPI_InitClock_negedge", 0 0, L_0x562472c84bb0;  1 drivers
v0x562472c77e00_0 .net "SPI_InitClock_posedge", 0 0, L_0x562472c84a50;  1 drivers
v0x562472c77ef0_0 .net "SPI_InputCLK_negedge", 0 0, L_0x562472c95fb0;  1 drivers
v0x562472c780a0_0 .net "SPI_InputCLK_posedge", 0 0, L_0x562472c95c00;  1 drivers
v0x562472c78140_0 .net "SPI_MISO", 0 0, o0x7ff26fa2db88;  alias, 0 drivers
v0x562472c78210_0 .net "SPI_MOSI", 0 0, L_0x562472c954a0;  alias, 1 drivers
v0x562472c782e0_0 .net "SPI_UTILCOUNT_DEBUG", 0 0, o0x7ff26fa2e4b8;  alias, 0 drivers
v0x562472c78380_0 .net "SPI_WorkClock_negedge", 0 0, L_0x562472c961c0;  1 drivers
v0x562472c78420_0 .net "SPI_WorkClock_posedge", 0 0, L_0x562472c94f50;  1 drivers
v0x562472c784c0_0 .var "UtilCount", 9 0;
v0x562472c78560_0 .var "VideoCount", 9 0;
v0x562472c78640_0 .net "WorkCLK", 0 0, L_0x562472bcf6a0;  alias, 1 drivers
v0x562472c786e0_0 .net *"_s0", 31 0, L_0x562472c959d0;  1 drivers
v0x562472c787c0_0 .net *"_s10", 31 0, L_0x562472c95d80;  1 drivers
L_0x7ff26f9e4330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562472c788a0_0 .net *"_s13", 25 0, L_0x7ff26f9e4330;  1 drivers
L_0x7ff26f9e4378 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0x562472c78980_0 .net/2u *"_s14", 31 0, L_0x7ff26f9e4378;  1 drivers
v0x562472c78a60_0 .net *"_s16", 0 0, L_0x562472c95e70;  1 drivers
L_0x7ff26f9e42a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562472c78b20_0 .net *"_s3", 25 0, L_0x7ff26f9e42a0;  1 drivers
L_0x7ff26f9e42e8 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0x562472c78c00_0 .net/2u *"_s4", 31 0, L_0x7ff26f9e42e8;  1 drivers
v0x562472c78ce0_0 .net *"_s6", 0 0, L_0x562472c95ac0;  1 drivers
v0x562472c78da0_0 .var "count", 5 0;
E_0x562472c72890 .event posedge, v0x562472c77560_0;
E_0x562472c73fd0 .event posedge, v0x562472c748f0_0;
L_0x562472c959d0 .concat [ 6 26 0 0], v0x562472c78da0_0, L_0x7ff26f9e42a0;
L_0x562472c95ac0 .cmp/gt 32, L_0x7ff26f9e42e8, L_0x562472c959d0;
L_0x562472c95c00 .functor MUXZ 1, L_0x562472c94f50, L_0x562472c84a50, L_0x562472c95ac0, C4<>;
L_0x562472c95d80 .concat [ 6 26 0 0], v0x562472c78da0_0, L_0x7ff26f9e4330;
L_0x562472c95e70 .cmp/gt 32, L_0x7ff26f9e4378, L_0x562472c95d80;
L_0x562472c95fb0 .functor MUXZ 1, L_0x562472c961c0, L_0x562472c84bb0, L_0x562472c95e70, C4<>;
S_0x562472c74030 .scope module, "inputBuffer" "BUF" 9 47, 10 2 0, S_0x562472c73c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I"
    .port_info 1 /OUTPUT 1 "O"
L_0x562472bcf7d0 .functor BUFZ 1, L_0x562472bd3a70, C4<0>, C4<0>, C4<0>;
v0x562472c74280_0 .net "I", 0 0, L_0x562472bd3a70;  alias, 1 drivers
v0x562472c74340_0 .net "O", 0 0, L_0x562472bcf7d0;  alias, 1 drivers
S_0x562472c74460 .scope module, "spi" "FullSPI" 9 66, 11 1 0, S_0x562472c73c80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /INPUT 8 "OutputData"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 1 "SPI_MISO"
    .port_info 5 /INPUT 1 "MasterCLK"
    .port_info 6 /INPUT 1 "SPI_InputCLK_posedge"
    .port_info 7 /INPUT 1 "SPI_InputCLK_negedge"
    .port_info 8 /OUTPUT 1 "DataClk"
    .port_info 9 /INPUT 1 "SPI_Enable"
v0x562472c747f0_0 .var "Data", 7 0;
v0x562472c748f0_0 .var "DataClk", 0 0;
v0x562472c749b0_0 .var "InputData", 7 0;
v0x562472c74a70_0 .net "MasterCLK", 0 0, L_0x562472bd3a70;  alias, 1 drivers
v0x562472c74b10_0 .net "OutputData", 7 0, v0x562472c778d0_0;  1 drivers
v0x562472c74bf0_0 .net "SPI_CLK", 0 0, L_0x562472c958e0;  alias, 1 drivers
v0x562472c74cb0_0 .net "SPI_Enable", 0 0, v0x562472c77c90_0;  1 drivers
v0x562472c74d70_0 .net "SPI_InputCLK_negedge", 0 0, L_0x562472c95fb0;  alias, 1 drivers
v0x562472c74e30_0 .net "SPI_InputCLK_posedge", 0 0, L_0x562472c95c00;  alias, 1 drivers
v0x562472c74ef0_0 .net "SPI_MISO", 0 0, o0x7ff26fa2db88;  alias, 0 drivers
v0x562472c74fb0_0 .net "SPI_MOSI", 0 0, L_0x562472c954a0;  alias, 1 drivers
L_0x7ff26f9e40f0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x562472c75070_0 .net/2u *"_s0", 31 0, L_0x7ff26f9e40f0;  1 drivers
v0x562472c75150_0 .net *"_s10", 1 0, L_0x562472c951a0;  1 drivers
L_0x7ff26f9e4180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562472c75230_0 .net *"_s13", 0 0, L_0x7ff26f9e4180;  1 drivers
L_0x7ff26f9e41c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x562472c75310_0 .net/2u *"_s14", 1 0, L_0x7ff26f9e41c8;  1 drivers
v0x562472c753f0_0 .net *"_s16", 1 0, L_0x562472c95310;  1 drivers
v0x562472c754d0_0 .net *"_s2", 31 0, L_0x562472c94d90;  1 drivers
v0x562472c755b0_0 .net *"_s20", 1 0, L_0x562472c955d0;  1 drivers
L_0x7ff26f9e4210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562472c75690_0 .net *"_s23", 0 0, L_0x7ff26f9e4210;  1 drivers
L_0x7ff26f9e4258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x562472c75770_0 .net/2u *"_s24", 1 0, L_0x7ff26f9e4258;  1 drivers
v0x562472c75850_0 .net *"_s26", 1 0, L_0x562472c957a0;  1 drivers
L_0x7ff26f9e4138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562472c75930_0 .net *"_s5", 28 0, L_0x7ff26f9e4138;  1 drivers
v0x562472c75a10_0 .net *"_s6", 31 0, L_0x562472c94eb0;  1 drivers
v0x562472c75af0_0 .net *"_s9", 0 0, L_0x562472c95060;  1 drivers
v0x562472c75bd0_0 .var "count", 2 0;
E_0x562472c74730 .event posedge, v0x562472c74e30_0;
E_0x562472c74790 .event posedge, v0x562472c74d70_0;
L_0x562472c94d90 .concat [ 3 29 0 0], v0x562472c75bd0_0, L_0x7ff26f9e4138;
L_0x562472c94eb0 .arith/sub 32, L_0x7ff26f9e40f0, L_0x562472c94d90;
L_0x562472c95060 .part/v v0x562472c778d0_0, L_0x562472c94eb0, 1;
L_0x562472c951a0 .concat [ 1 1 0 0], L_0x562472c95060, L_0x7ff26f9e4180;
L_0x562472c95310 .functor MUXZ 2, L_0x7ff26f9e41c8, L_0x562472c951a0, v0x562472c77c90_0, C4<>;
L_0x562472c954a0 .part L_0x562472c95310, 0, 1;
L_0x562472c955d0 .concat [ 1 1 0 0], L_0x562472c95c00, L_0x7ff26f9e4210;
L_0x562472c957a0 .functor MUXZ 2, L_0x7ff26f9e4258, L_0x562472c955d0, v0x562472c77c90_0, C4<>;
L_0x562472c958e0 .part L_0x562472c957a0, 0, 1;
S_0x562472c75df0 .scope module, "spiInitClock" "FrequencyGenerator" 9 53, 12 1 0, S_0x562472c73c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK_posedge"
    .port_info 2 /OUTPUT 1 "OutputCLK_negedge"
P_0x562472c35e50 .param/l "MasterFrequency" 0 12 3, +C4<00000000101111101011110000100000>;
P_0x562472c35e90 .param/l "bitsNumber" 0 12 5, +C4<00000000000000000000000000000110>;
P_0x562472c35ed0 .param/l "frequency" 0 12 4, +C4<00000000000001010101011100110000>;
P_0x562472c35f10 .param/l "limit" 0 12 11, +C4<00000000000000000000000000100011>;
L_0x562472c84cf0 .functor NOT 1, v0x562472c76ef0_0, C4<0>, C4<0>, C4<0>;
v0x562472c76e50_0 .net "InputCLK", 0 0, L_0x562472bcf6a0;  alias, 1 drivers
v0x562472c76ef0_0 .var "OutputCLK", 0 0;
v0x562472c76fe0_0 .net "OutputCLK_negedge", 0 0, L_0x562472c84bb0;  alias, 1 drivers
v0x562472c770e0_0 .net "OutputCLK_posedge", 0 0, L_0x562472c84a50;  alias, 1 drivers
v0x562472c771b0_0 .var "counter", 5 0;
E_0x562472c761c0 .event posedge, v0x562472c71c80_0;
S_0x562472c76240 .scope module, "negedgeBuffer" "BUFGCE" 12 36, 13 1 0, S_0x562472c75df0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "I"
v0x562472c764a0_0 .net "CE", 0 0, L_0x562472bcf6a0;  alias, 1 drivers
v0x562472c76590_0 .net "I", 0 0, L_0x562472c84cf0;  1 drivers
v0x562472c76630_0 .net "O", 0 0, L_0x562472c84bb0;  alias, 1 drivers
L_0x7ff26f9e40a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562472c76700_0 .net/2u *"_s0", 0 0, L_0x7ff26f9e40a8;  1 drivers
L_0x562472c84bb0 .functor MUXZ 1, L_0x7ff26f9e40a8, L_0x562472c84cf0, L_0x562472c84cf0, C4<>;
S_0x562472c76860 .scope module, "posedgeBuffer" "BUFGCE" 12 31, 13 1 0, S_0x562472c75df0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "I"
v0x562472c76a80_0 .net "CE", 0 0, L_0x562472bcf6a0;  alias, 1 drivers
v0x562472c76b90_0 .net "I", 0 0, v0x562472c76ef0_0;  1 drivers
v0x562472c76c50_0 .net "O", 0 0, L_0x562472c84a50;  alias, 1 drivers
L_0x7ff26f9e4060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562472c76cf0_0 .net/2u *"_s0", 0 0, L_0x7ff26f9e4060;  1 drivers
L_0x562472c84a50 .functor MUXZ 1, L_0x7ff26f9e4060, v0x562472c76ef0_0, v0x562472c76ef0_0, C4<>;
S_0x562472c79020 .scope module, "tft_spi" "TFT_SPI" 3 183, 14 1 0, S_0x562472c02be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "MasterCLK"
    .port_info 2 /INPUT 1 "WorkCLK"
    .port_info 3 /OUTPUT 16 "OutputData"
    .port_info 4 /OUTPUT 1 "SPI_MOSI"
    .port_info 5 /OUTPUT 1 "SPI_CLK"
    .port_info 6 /OUTPUT 1 "RS"
    .port_info 7 /OUTPUT 1 "SPI_CS"
    .port_info 8 /OUTPUT 1 "RST"
    .port_info 9 /OUTPUT 1 "DataClock"
P_0x562472c791a0 .param/l "InitDataSize" 0 14 15, +C4<00000000000000000000000001101000>;
P_0x562472c791e0 .param/l "WorkFrequency" 0 14 17, +C4<00000000010111110101111000010000>;
P_0x562472c79220 .param/l "WorkFrequencyBits" 0 14 18, +C4<00000000000000000000000000011000>;
P_0x562472c79260 .param/l "delayTime" 0 14 21, +C4<0000000000000000000000000000000000000000000011110100001001000000>;
P_0x562472c792a0 .param/l "delayUnit" 0 14 20, +C4<00000000000000000001100001101010>;
L_0x562472c96ef0 .functor BUFZ 1, L_0x562472bcf4a0, C4<0>, C4<0>, C4<0>;
v0x562472c7c2c0_0 .net "Buffered_MasterCLK", 0 0, L_0x562472c964a0;  1 drivers
v0x562472c7c380_0 .net "DataClock", 0 0, L_0x562472c97d60;  alias, 1 drivers
v0x562472c7c440_0 .net "InitData", 15 0, L_0x562472c966f0;  1 drivers
v0x562472c7c4e0_0 .net "InitRegPointer", 24 0, v0x562472c79e40_0;  1 drivers
v0x562472c7c5d0_0 .net "InitReg_RS", 0 0, L_0x562472c96a60;  1 drivers
v0x562472c7c6c0_0 .net "MasterCLK", 0 0, L_0x562472bd3a70;  alias, 1 drivers
v0x562472c7c760_0 .net "OutputData", 15 0, L_0x562472c97370;  1 drivers
v0x562472c7c800_0 .net "RS", 0 0, L_0x562472c978f0;  alias, 1 drivers
v0x562472c7c8a0_0 .net "RST", 0 0, L_0x7ff26f9e4690;  alias, 1 drivers
v0x562472c7c9f0_0 .net "SPI_CLK", 0 0, L_0x562472c96ef0;  alias, 1 drivers
v0x562472c7cac0_0 .net "SPI_CS", 0 0, v0x562472c7a6a0_0;  alias, 1 drivers
v0x562472c7cb90_0 .net "SPI_MOSI", 0 0, L_0x562472c96fb0;  alias, 1 drivers
v0x562472c7cc60_0 .net "WorkCLK", 0 0, L_0x562472bcf4a0;  alias, 1 drivers
v0x562472c7cd30_0 .net *"_s0", 63 0, L_0x562472c970f0;  1 drivers
v0x562472c7cdd0_0 .net *"_s12", 63 0, L_0x562472c97460;  1 drivers
L_0x7ff26f9e4570 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562472c7ce70_0 .net *"_s15", 38 0, L_0x7ff26f9e4570;  1 drivers
L_0x7ff26f9e45b8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000011110100001010101000>, C4<0>, C4<0>, C4<0>;
v0x562472c7cf50_0 .net/2u *"_s16", 63 0, L_0x7ff26f9e45b8;  1 drivers
v0x562472c7d030_0 .net *"_s18", 0 0, L_0x562472c97590;  1 drivers
v0x562472c7d0f0_0 .net *"_s20", 1 0, L_0x562472c97630;  1 drivers
L_0x7ff26f9e4600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562472c7d1d0_0 .net *"_s23", 0 0, L_0x7ff26f9e4600;  1 drivers
L_0x7ff26f9e4648 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x562472c7d2b0_0 .net/2u *"_s24", 1 0, L_0x7ff26f9e4648;  1 drivers
v0x562472c7d390_0 .net *"_s26", 1 0, L_0x562472c97760;  1 drivers
L_0x7ff26f9e44e0 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562472c7d470_0 .net *"_s3", 38 0, L_0x7ff26f9e44e0;  1 drivers
v0x562472c7d550_0 .net *"_s32", 63 0, L_0x562472c97ad0;  1 drivers
L_0x7ff26f9e46d8 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562472c7d630_0 .net *"_s35", 38 0, L_0x7ff26f9e46d8;  1 drivers
L_0x7ff26f9e4720 .functor BUFT 1, C4<0000000000000000000000000000000000000000000011110100001010101000>, C4<0>, C4<0>, C4<0>;
v0x562472c7d710_0 .net/2u *"_s36", 63 0, L_0x7ff26f9e4720;  1 drivers
v0x562472c7d7f0_0 .net *"_s38", 0 0, L_0x562472c97bc0;  1 drivers
L_0x7ff26f9e4528 .functor BUFT 1, C4<0000000000000000000000000000000000000000000011110100001010101000>, C4<0>, C4<0>, C4<0>;
v0x562472c7d8b0_0 .net/2u *"_s4", 63 0, L_0x7ff26f9e4528;  1 drivers
L_0x7ff26f9e4768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562472c7d990_0 .net/2u *"_s40", 0 0, L_0x7ff26f9e4768;  1 drivers
v0x562472c7da70_0 .net *"_s6", 0 0, L_0x562472c97230;  1 drivers
v0x562472c7db30_0 .net "data", 15 0, L_0x562472bcf5b0;  alias, 1 drivers
v0x562472c7dc20_0 .net "dataClk", 0 0, v0x562472c7bf60_0;  1 drivers
L_0x562472c970f0 .concat [ 25 39 0 0], v0x562472c79e40_0, L_0x7ff26f9e44e0;
L_0x562472c97230 .cmp/gt 64, L_0x7ff26f9e4528, L_0x562472c970f0;
L_0x562472c97370 .functor MUXZ 16, L_0x562472bcf5b0, L_0x562472c966f0, L_0x562472c97230, C4<>;
L_0x562472c97460 .concat [ 25 39 0 0], v0x562472c79e40_0, L_0x7ff26f9e4570;
L_0x562472c97590 .cmp/gt 64, L_0x7ff26f9e45b8, L_0x562472c97460;
L_0x562472c97630 .concat [ 1 1 0 0], L_0x562472c96a60, L_0x7ff26f9e4600;
L_0x562472c97760 .functor MUXZ 2, L_0x7ff26f9e4648, L_0x562472c97630, L_0x562472c97590, C4<>;
L_0x562472c978f0 .part L_0x562472c97760, 0, 1;
L_0x562472c97ad0 .concat [ 25 39 0 0], v0x562472c79e40_0, L_0x7ff26f9e46d8;
L_0x562472c97bc0 .cmp/gt 64, L_0x7ff26f9e4720, L_0x562472c97ad0;
L_0x562472c97d60 .functor MUXZ 1, v0x562472c7bf60_0, L_0x7ff26f9e4768, L_0x562472c97bc0, C4<>;
S_0x562472c79690 .scope module, "counter" "Counter" 14 60, 15 2 0, S_0x562472c79020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 25 "count"
P_0x562472c77f90 .param/l "Begin" 0 15 2, +C4<00000000000000000000000000000000>;
P_0x562472c77fd0 .param/l "End" 0 15 2, +C4<00000000000000000000000000000000000000000000011110100001010101000>;
P_0x562472c78010 .param/l "bitsNumber" 0 15 2, +C4<00000000000000000000000000011001>;
P_0x562472c78050 .param/l "mode" 0 15 2, +C4<00000000000000000000000000000000>;
o0x7ff26fa2ea88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x562472c96be0 .functor OR 1, v0x562472c7bf60_0, o0x7ff26fa2ea88, C4<0>, C4<0>;
v0x562472c79ca0_0 .net *"_s1", 0 0, L_0x562472c96be0;  1 drivers
v0x562472c79d80_0 .net "clk", 0 0, v0x562472c7bf60_0;  alias, 1 drivers
v0x562472c79e40_0 .var "count", 24 0;
v0x562472c79f30_0 .var "init", 0 0;
v0x562472c79ff0_0 .net "reset", 0 0, o0x7ff26fa2ea88;  0 drivers
E_0x562472c79c20 .event posedge, L_0x562472c96be0;
S_0x562472c7a180 .scope module, "initializationRegister" "InitializationRegister" 14 52, 16 4 0, S_0x562472c79020;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "pointer"
    .port_info 1 /OUTPUT 16 "OutData"
    .port_info 2 /OUTPUT 1 "RS"
    .port_info 3 /OUTPUT 1 "CS"
    .port_info 4 /INPUT 1 "CLK"
P_0x562472c596c0 .param/l "InitFrequency" 0 16 4, +C4<00000000010111110101111000010000>;
P_0x562472c59700 .param/l "delayUnit" 0 16 4, +C4<00000000000000000001100001101010>;
v0x562472c7a5c0_0 .net "CLK", 0 0, L_0x562472c964a0;  alias, 1 drivers
v0x562472c7a6a0_0 .var "CS", 0 0;
v0x562472c7a760 .array "Data", 0 103, 16 0;
v0x562472c7a830_0 .net "OutData", 15 0, L_0x562472c966f0;  alias, 1 drivers
v0x562472c7a910_0 .net "RS", 0 0, L_0x562472c96a60;  alias, 1 drivers
v0x562472c7aa20_0 .net *"_s0", 16 0, L_0x562472c96510;  1 drivers
v0x562472c7ab00_0 .net *"_s10", 7 0, L_0x562472c968d0;  1 drivers
L_0x7ff26f9e4408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562472c7abe0_0 .net *"_s13", 0 0, L_0x7ff26f9e4408;  1 drivers
v0x562472c7acc0_0 .net *"_s2", 7 0, L_0x562472c965b0;  1 drivers
L_0x7ff26f9e43c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562472c7ada0_0 .net *"_s5", 0 0, L_0x7ff26f9e43c0;  1 drivers
v0x562472c7ae80_0 .net *"_s8", 16 0, L_0x562472c96830;  1 drivers
v0x562472c7af60_0 .var "address", 6 0;
v0x562472c7b040_0 .net "pointer", 24 0, v0x562472c79e40_0;  alias, 1 drivers
E_0x562472c7a560 .event posedge, v0x562472c7a5c0_0;
L_0x562472c96510 .array/port v0x562472c7a760, L_0x562472c965b0;
L_0x562472c965b0 .concat [ 7 1 0 0], v0x562472c7af60_0, L_0x7ff26f9e43c0;
L_0x562472c966f0 .part L_0x562472c96510, 0, 16;
L_0x562472c96830 .array/port v0x562472c7a760, L_0x562472c968d0;
L_0x562472c968d0 .concat [ 7 1 0 0], v0x562472c7af60_0, L_0x7ff26f9e4408;
L_0x562472c96a60 .part L_0x562472c96830, 16, 1;
S_0x562472c7b1b0 .scope module, "inputBuffer" "BUF" 14 38, 10 2 0, S_0x562472c79020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I"
    .port_info 1 /OUTPUT 1 "O"
L_0x562472c964a0 .functor BUFZ 1, L_0x562472bd3a70, C4<0>, C4<0>, C4<0>;
v0x562472c7b370_0 .net "I", 0 0, L_0x562472bd3a70;  alias, 1 drivers
v0x562472c7b430_0 .net "O", 0 0, L_0x562472c964a0;  alias, 1 drivers
S_0x562472c7b540 .scope module, "spi" "SPI" 14 65, 17 1 0, S_0x562472c79020;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "SPI_CLK"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "dataClk"
    .port_info 4 /OUTPUT 1 "reset"
v0x562472c7b820_0 .net "SPI_CLK", 0 0, L_0x562472c96ef0;  alias, 1 drivers
v0x562472c7b900_0 .net "SPI_MOSI", 0 0, L_0x562472c96fb0;  alias, 1 drivers
L_0x7ff26f9e4450 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x562472c7b9c0_0 .net/2u *"_s0", 31 0, L_0x7ff26f9e4450;  1 drivers
v0x562472c7bab0_0 .net *"_s2", 31 0, L_0x562472c96c50;  1 drivers
L_0x7ff26f9e4498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562472c7bb90_0 .net *"_s5", 27 0, L_0x7ff26f9e4498;  1 drivers
v0x562472c7bcc0_0 .net *"_s6", 31 0, L_0x562472c96e50;  1 drivers
v0x562472c7bda0_0 .var "count", 3 0;
v0x562472c7be80_0 .net "data", 15 0, L_0x562472c97370;  alias, 1 drivers
v0x562472c7bf60_0 .var "dataClk", 0 0;
v0x562472c7c090_0 .var "reset", 0 0;
v0x562472c7c130_0 .var "reseted", 0 0;
E_0x562472c7b7c0 .event negedge, v0x562472c7b820_0;
L_0x562472c96c50 .concat [ 4 28 0 0], v0x562472c7bda0_0, L_0x7ff26f9e4498;
L_0x562472c96e50 .arith/sub 32, L_0x7ff26f9e4450, L_0x562472c96c50;
L_0x562472c96fb0 .part/v L_0x562472c97370, L_0x562472c96e50, 1;
S_0x562472c35970 .scope module, "BUFG" "BUFG" 18 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "I"
    .port_info 1 /OUTPUT 1 "O"
o0x7ff26fa302e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x562472c993b0 .functor BUFZ 1, o0x7ff26fa302e8, C4<0>, C4<0>, C4<0>;
v0x562472c825f0_0 .net "I", 0 0, o0x7ff26fa302e8;  0 drivers
v0x562472c826d0_0 .net "O", 0 0, L_0x562472c993b0;  1 drivers
S_0x562472c10840 .scope module, "ButtonDebouncer" "ButtonDebouncer" 19 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Input"
    .port_info 2 /OUTPUT 1 "Output"
L_0x562472c99bb0 .functor AND 1, v0x562472c84230_0, L_0x562472c99b10, C4<1>, C4<1>;
o0x7ff26fa306d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x562472c83d70_0 .net "Input", 0 0, o0x7ff26fa306d8;  0 drivers
v0x562472c83e30_0 .net "Output", 0 0, L_0x562472c99bb0;  1 drivers
v0x562472c83ef0_0 .net "VerificationClk", 0 0, L_0x562472c99740;  1 drivers
v0x562472c83fe0_0 .net *"_s1", 0 0, L_0x562472c99b10;  1 drivers
o0x7ff26fa303a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x562472c84080_0 .net "clk", 0 0, o0x7ff26fa303a8;  0 drivers
v0x562472c84170_0 .var "prevState", 0 0;
v0x562472c84230_0 .var "state", 0 0;
E_0x562472c827f0 .event posedge, v0x562472c836b0_0;
L_0x562472c99b10 .reduce/nor v0x562472c84170_0;
S_0x562472c82850 .scope module, "verificationCLk" "FrequencyGenerator" 19 15, 12 1 0, S_0x562472c10840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK_posedge"
    .port_info 2 /OUTPUT 1 "OutputCLK_negedge"
P_0x562472c7ebd0 .param/l "MasterFrequency" 0 12 3, +C4<00000101111101011110000100000000>;
P_0x562472c7ec10 .param/l "bitsNumber" 0 12 5, +C4<00000000000000000000000000010101>;
P_0x562472c7ec50 .param/l "frequency" 0 12 4, +C4<00000000000000000000000000110010>;
P_0x562472c7ec90 .param/l "limit" 0 12 11, +C4<00000000000111101000010010000000>;
L_0x562472c99a10 .functor NOT 1, v0x562472c839d0_0, C4<0>, C4<0>, C4<0>;
v0x562472c838e0_0 .net "InputCLK", 0 0, o0x7ff26fa303a8;  alias, 0 drivers
v0x562472c839d0_0 .var "OutputCLK", 0 0;
v0x562472c83a90_0 .net "OutputCLK_negedge", 0 0, L_0x562472c99880;  1 drivers
v0x562472c83b90_0 .net "OutputCLK_posedge", 0 0, L_0x562472c99740;  alias, 1 drivers
v0x562472c83c60_0 .var "counter", 20 0;
E_0x562472c82c50 .event posedge, v0x562472c82f30_0;
S_0x562472c82cd0 .scope module, "negedgeBuffer" "BUFGCE" 12 36, 13 1 0, S_0x562472c82850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "I"
v0x562472c82f30_0 .net "CE", 0 0, o0x7ff26fa303a8;  alias, 0 drivers
v0x562472c83010_0 .net "I", 0 0, L_0x562472c99a10;  1 drivers
v0x562472c830d0_0 .net "O", 0 0, L_0x562472c99880;  alias, 1 drivers
L_0x7ff26f9e4a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562472c831a0_0 .net/2u *"_s0", 0 0, L_0x7ff26f9e4a38;  1 drivers
L_0x562472c99880 .functor MUXZ 1, L_0x7ff26f9e4a38, L_0x562472c99a10, L_0x562472c99a10, C4<>;
S_0x562472c83300 .scope module, "posedgeBuffer" "BUFGCE" 12 31, 13 1 0, S_0x562472c82850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 1 "I"
v0x562472c83520_0 .net "CE", 0 0, o0x7ff26fa303a8;  alias, 0 drivers
v0x562472c83610_0 .net "I", 0 0, v0x562472c839d0_0;  1 drivers
v0x562472c836b0_0 .net "O", 0 0, L_0x562472c99740;  alias, 1 drivers
L_0x7ff26f9e49f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562472c83780_0 .net/2u *"_s0", 0 0, L_0x7ff26f9e49f0;  1 drivers
L_0x562472c99740 .functor MUXZ 1, L_0x7ff26f9e49f0, v0x562472c839d0_0, v0x562472c839d0_0, C4<>;
S_0x562472c3c860 .scope module, "FrequencyDivider" "FrequencyDivider" 20 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x562472c57220 .param/l "bitsNumber" 0 20 2, +C4<00000000000000000000000000010100>;
P_0x562472c57260 .param/l "divider" 0 20 2, +C4<00000000000000000000000001100100>;
o0x7ff26fa30858 .functor BUFZ 1, C4<z>; HiZ drive
v0x562472c843d0_0 .net "InputCLK", 0 0, o0x7ff26fa30858;  0 drivers
v0x562472c844b0_0 .var "OutputCLK", 0 0;
v0x562472c84570_0 .var "count", 19 0;
E_0x562472c84370 .event posedge, v0x562472c843d0_0;
    .scope S_0x562472c71ef0;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c720c0, 4, 0;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c720c0, 4, 0;
    %pushi/vec4 1007, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c720c0, 4, 0;
    %pushi/vec4 2016, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c720c0, 4, 0;
    %pushi/vec4 40550, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c720c0, 4, 0;
    %pushi/vec4 34429, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c720c0, 4, 0;
    %pushi/vec4 15, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c720c0, 4, 0;
    %pushi/vec4 63488, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c720c0, 4, 0;
    %pushi/vec4 32768, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c720c0, 4, 0;
    %pushi/vec4 65184, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c720c0, 4, 0;
    %pushi/vec4 64800, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c720c0, 4, 0;
    %pushi/vec4 35164, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c720c0, 4, 0;
    %pushi/vec4 36890, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c720c0, 4, 0;
    %pushi/vec4 65504, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c720c0, 4, 0;
    %pushi/vec4 45029, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c720c0, 4, 0;
    %pushi/vec4 31727, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c720c0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x562472c75df0;
T_1 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x562472c771b0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c76ef0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x562472c75df0;
T_2 ;
    %wait E_0x562472c761c0;
    %load/vec4 v0x562472c771b0_0;
    %pad/u 32;
    %cmpi/u 17, 0, 32;
    %jmp/0xz  T_2.0, 5;
    %load/vec4 v0x562472c771b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x562472c771b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562472c76ef0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x562472c771b0_0;
    %pad/u 32;
    %cmpi/u 35, 0, 32;
    %jmp/0xz  T_2.2, 5;
    %load/vec4 v0x562472c771b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x562472c771b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562472c76ef0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x562472c771b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562472c76ef0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x562472c74460;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x562472c75bd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c748f0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x562472c74460;
T_4 ;
    %wait E_0x562472c74790;
    %load/vec4 v0x562472c75bd0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562472c748f0_0, 0;
    %load/vec4 v0x562472c747f0_0;
    %assign/vec4 v0x562472c749b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x562472c75bd0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562472c748f0_0, 0;
T_4.2 ;
T_4.1 ;
    %load/vec4 v0x562472c75bd0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x562472c75bd0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x562472c74460;
T_5 ;
    %wait E_0x562472c74730;
    %load/vec4 v0x562472c74ef0_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x562472c75bd0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x562472c747f0_0, 4, 5;
    %jmp T_5;
    .thread T_5;
    .scope S_0x562472c73c80;
T_6 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x562472c78da0_0, 0, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x562472c784c0_0, 0, 10;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x562472c778d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562472c77bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c77c90_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x562472c78560_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c77560_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x562472c73c80;
T_7 ;
    %wait E_0x562472c73fd0;
    %load/vec4 v0x562472c779c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x562472c78da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %jmp T_7.38;
T_7.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562472c77bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562472c77c90_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x562472c78560_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x562472c784c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562472c77560_0, 0;
    %jmp T_7.38;
T_7.3 ;
    %pushi/vec4 75, 0, 32;
    %load/vec4 v0x562472c784c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.39, 5;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x562472c784c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562472c77c90_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.40;
T_7.39 ;
    %load/vec4 v0x562472c784c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x562472c784c0_0, 0;
T_7.40 ;
    %jmp T_7.38;
T_7.4 ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x562472c784c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.41, 5;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x562472c784c0_0, 0;
    %jmp T_7.42;
T_7.41 ;
    %load/vec4 v0x562472c784c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x562472c784c0_0, 0;
T_7.42 ;
    %jmp T_7.38;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562472c77bd0_0, 0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.6 ;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.7 ;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.8 ;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.9 ;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.10 ;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 149, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.11 ;
    %load/vec4 v0x562472c776f0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_7.43, 4;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.44;
T_7.43 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
T_7.44 ;
    %jmp T_7.38;
T_7.12 ;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 119, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.13 ;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.14 ;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.15 ;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.16 ;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.17 ;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.18 ;
    %load/vec4 v0x562472c776f0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_7.45, 4;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.46;
T_7.45 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
T_7.46 ;
    %jmp T_7.38;
T_7.19 ;
    %pushi/vec4 18, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 105, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.20 ;
    %pushi/vec4 19, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.21 ;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.22 ;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.23 ;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.24 ;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.25 ;
    %load/vec4 v0x562472c776f0_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_7.47, 4;
    %load/vec4 v0x562472c776f0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_7.49, 4;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.50;
T_7.49 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
T_7.50 ;
    %jmp T_7.48;
T_7.47 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
T_7.48 ;
    %jmp T_7.38;
T_7.26 ;
    %pushi/vec4 25, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 81, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.27 ;
    %pushi/vec4 26, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %load/vec4 v0x562472c772c0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.28 ;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %load/vec4 v0x562472c772c0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.29 ;
    %pushi/vec4 28, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %load/vec4 v0x562472c772c0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.30 ;
    %pushi/vec4 29, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.31 ;
    %pushi/vec4 30, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.38;
T_7.32 ;
    %load/vec4 v0x562472c776f0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_7.51, 4;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %jmp T_7.52;
T_7.51 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
T_7.52 ;
    %jmp T_7.38;
T_7.33 ;
    %load/vec4 v0x562472c776f0_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_7.53, 4;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562472c77560_0, 0;
T_7.53 ;
    %jmp T_7.38;
T_7.34 ;
    %load/vec4 v0x562472c784c0_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_7.55, 5;
    %load/vec4 v0x562472c784c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x562472c784c0_0, 0;
    %jmp T_7.56;
T_7.55 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x562472c784c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562472c77560_0, 0;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
T_7.56 ;
    %jmp T_7.38;
T_7.35 ;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x562472c78da0_0, 0;
    %jmp T_7.38;
T_7.36 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x562472c778d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562472c77c90_0, 0;
    %jmp T_7.38;
T_7.38 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x562472c73c80;
T_8 ;
    %wait E_0x562472c72890;
    %load/vec4 v0x562472c77600_0;
    %assign/vec4 v0x562472c772c0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x562472c7a180;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c7a6a0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x562472c7af60_0, 0, 7;
    %pushi/vec4 0, 0, 17;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 16, 0, 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 18, 0, 17;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 19, 0, 17;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 20, 0, 17;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65560, 0, 17;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 18, 0, 17;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 90401, 0, 17;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 19, 0, 17;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65647, 0, 17;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 20, 0, 17;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 84319, 0, 17;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 16, 0, 17;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 67584, 0, 17;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 69691, 0, 17;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 1, 0, 17;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65820, 0, 17;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 2, 0, 17;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65792, 0, 17;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 3, 0, 17;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 69688, 0, 17;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 8, 0, 17;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 11, 0, 17;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 69888, 0, 17;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 12, 0, 17;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 15, 0, 17;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 68865, 0, 17;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 21, 0, 17;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65568, 0, 17;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 32, 0, 17;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 33, 0, 17;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 48, 0, 17;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 49, 0, 17;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 50, 0, 17;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 51, 0, 17;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 52, 0, 17;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 53, 0, 17;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 54, 0, 17;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65711, 0, 17;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 55, 0, 17;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 56, 0, 17;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 57, 0, 17;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 80, 0, 17;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 81, 0, 17;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 82, 0, 17;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 67594, 0, 17;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 83, 0, 17;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65546, 0, 17;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 84, 0, 17;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 68104, 0, 17;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 85, 0, 17;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 86, 0, 17;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 87, 0, 17;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 68096, 0, 17;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 88, 0, 17;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 67344, 0, 17;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 89, 0, 17;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 67344, 0, 17;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65554, 0, 17;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 69655, 0, 17;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 3, 0, 17;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 69656, 0, 17;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 54, 0, 17;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65711, 0, 17;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 55, 0, 17;
    %ix/load 4, 93, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 94, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 56, 0, 17;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 57, 0, 17;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 32, 0, 17;
    %ix/load 4, 99, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 33, 0, 17;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %pushi/vec4 34, 0, 17;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7a760, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x562472c7a180;
T_10 ;
    %wait E_0x562472c7a560;
    %load/vec4 v0x562472c7b040_0;
    %pad/u 32;
    %cmpi/u 11, 0, 32;
    %jmp/0xz  T_10.0, 5;
    %load/vec4 v0x562472c7b040_0;
    %pad/u 7;
    %assign/vec4 v0x562472c7af60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562472c7a6a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 250011, 0, 32;
    %load/vec4 v0x562472c7b040_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x562472c7b040_0;
    %pad/u 32;
    %cmpi/u 250021, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x562472c7b040_0;
    %pad/u 32;
    %subi 250000, 0, 32;
    %pad/u 7;
    %assign/vec4 v0x562472c7af60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562472c7a6a0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 375021, 0, 32;
    %load/vec4 v0x562472c7b040_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x562472c7b040_0;
    %pad/u 32;
    %cmpi/u 375023, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x562472c7b040_0;
    %pad/u 32;
    %subi 375000, 0, 32;
    %pad/u 7;
    %assign/vec4 v0x562472c7af60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562472c7a6a0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 687523, 0, 32;
    %load/vec4 v0x562472c7b040_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x562472c7b040_0;
    %pad/u 32;
    %cmpi/u 687587, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x562472c7b040_0;
    %pad/u 32;
    %subi 687500, 0, 32;
    %pad/u 7;
    %assign/vec4 v0x562472c7af60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562472c7a6a0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 1000087, 0, 32;
    %load/vec4 v0x562472c7b040_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.8, 5;
    %load/vec4 v0x562472c7b040_0;
    %pad/u 32;
    %subi 1000000, 0, 32;
    %pad/u 7;
    %assign/vec4 v0x562472c7af60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562472c7a6a0_0, 0;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562472c7a6a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x562472c7af60_0, 0;
T_10.9 ;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x562472c79690;
T_11 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x562472c79e40_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c79f30_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x562472c79690;
T_12 ;
    %wait E_0x562472c79c20;
    %load/vec4 v0x562472c79ff0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x562472c79e40_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c79f30_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x562472c79f30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x562472c79e40_0, 0, 25;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562472c79f30_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x562472c79e40_0;
    %pad/u 65;
    %cmpi/e 1000104, 0, 65;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 1000104, 0, 25;
    %store/vec4 v0x562472c79e40_0, 0, 25;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x562472c79e40_0;
    %addi 1, 0, 25;
    %store/vec4 v0x562472c79e40_0, 0, 25;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x562472c7b540;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562472c7c090_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562472c7bda0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c7bf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c7c130_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x562472c7b540;
T_14 ;
    %wait E_0x562472c7b7c0;
    %load/vec4 v0x562472c7bda0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562472c7bf60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562472c7c090_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x562472c7bda0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562472c7bf60_0, 0;
    %load/vec4 v0x562472c7c130_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %pad/s 1;
    %assign/vec4 v0x562472c7c090_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x562472c7bda0_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562472c7c130_0, 0;
T_14.6 ;
T_14.3 ;
T_14.1 ;
    %load/vec4 v0x562472c7bda0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x562472c7bda0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x562472c72a40;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562472c72dd0_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x562472c72a40;
T_16 ;
    %wait E_0x562472c72c90;
    %load/vec4 v0x562472c72dd0_0;
    %cmpi/u 100000, 0, 32;
    %jmp/0xz  T_16.0, 5;
    %pushi/vec4 536842239, 0, 32;
    %store/vec4 v0x562472c72e90_0, 0, 32;
    %load/vec4 v0x562472c72dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562472c72dd0_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x562472c72dd0_0;
    %cmpi/u 200000, 0, 32;
    %jmp/0xz  T_16.2, 5;
    %pushi/vec4 2415861759, 0, 32;
    %store/vec4 v0x562472c72e90_0, 0, 32;
    %load/vec4 v0x562472c72dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562472c72dd0_0, 0, 32;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562472c72dd0_0, 0, 32;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x562472c726c0;
T_17 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562472c73a80_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562472c72fe0_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x562472c726c0;
T_18 ;
    %wait E_0x562472c729e0;
    %load/vec4 v0x562472c73a80_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c73320_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x562472c73a80_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562472c73320_0, 0, 1;
T_18.2 ;
T_18.1 ;
    %load/vec4 v0x562472c73a80_0;
    %addi 1, 0, 5;
    %store/vec4 v0x562472c73a80_0, 0, 5;
    %jmp T_18;
    .thread T_18;
    .scope S_0x562472c726c0;
T_19 ;
    %wait E_0x562472c72980;
    %load/vec4 v0x562472c735c0_0;
    %store/vec4 v0x562472c72fe0_0, 0, 32;
    %jmp T_19;
    .thread T_19;
    .scope S_0x562472c02be0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c7e670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c80b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c81100_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x562472c809c0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x562472c809c0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c80760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c80820_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562472c80c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562472c811c0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x562472c808e0_0, 0, 10;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x562472c80aa0_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x562472c80e60_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c80da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c80d00_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x562472c81020_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x562472c813e0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c80da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c80d00_0, 0, 1;
    %pushi/vec4 40, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c806a0, 4, 0;
    %pushi/vec4 2902, 0, 24;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c806a0, 4, 0;
    %pushi/vec4 2904, 0, 24;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c806a0, 4, 0;
    %pushi/vec4 7040, 0, 24;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c806a0, 4, 0;
    %pushi/vec4 7042, 0, 24;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c806a0, 4, 0;
    %pushi/vec4 9408, 0, 24;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c806a0, 4, 0;
    %pushi/vec4 9410, 0, 24;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c806a0, 4, 0;
    %pushi/vec4 10300, 0, 24;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c806a0, 4, 0;
    %pushi/vec4 10302, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c806a0, 4, 0;
    %pushi/vec4 68636, 0, 24;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c806a0, 4, 0;
    %pushi/vec4 3102, 0, 24;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c806a0, 4, 0;
    %pushi/vec4 183006, 0, 24;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c806a0, 4, 0;
    %pushi/vec4 183008, 0, 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c806a0, 4, 0;
    %pushi/vec4 265372, 0, 24;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c806a0, 4, 0;
    %vpi_call 3 120 "$readmemh", "VideoData.mem", v0x562472c7fca0 {0 0 0};
    %vpi_call 3 121 "$readmemb", "InitialPosition.mem", v0x562472c7fc00 {0 0 0};
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x562472c7f350_0, 0, 4;
    %pushi/vec4 20, 0, 24;
    %store/vec4 v0x562472c7e920_0, 0, 24;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562472c7ffe0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x562472c801a0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562472c800c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562472c80280_0, 0, 8;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x562472c7ff20_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c7fde0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x562472c7e7b0_0, 0, 10;
    %pushi/vec4 1, 0, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7dde0, 4, 0;
    %pushi/vec4 2, 0, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7dde0, 4, 0;
    %pushi/vec4 3, 0, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7dde0, 4, 0;
    %pushi/vec4 4, 0, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7dde0, 4, 0;
    %pushi/vec4 5, 0, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7dde0, 4, 0;
    %pushi/vec4 6, 0, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7dde0, 4, 0;
    %pushi/vec4 7, 0, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7dde0, 4, 0;
    %pushi/vec4 8, 0, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7dde0, 4, 0;
    %pushi/vec4 9, 0, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7dde0, 4, 0;
    %pushi/vec4 10, 0, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7dde0, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7dde0, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7dde0, 4, 0;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x562472c7dde0, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x562472c02be0;
T_21 ;
    %wait E_0x562472c72c90;
    %load/vec4 v0x562472c7e7b0_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_21.0, 5;
    %load/vec4 v0x562472c809c0_0;
    %assign/vec4 v0x562472c7e920_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x562472c7e7b0_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_21.2, 5;
    %load/vec4 v0x562472c80f40_0;
    %assign/vec4 v0x562472c7e920_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x562472c02be0;
T_22 ;
    %wait E_0x562472c5a1d0;
    %load/vec4 v0x562472c80820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562472c7e670_0, 0, 1;
T_22.0 ;
    %load/vec4 v0x562472c7e850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x562472c7e670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x562472c7e7b0_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_22.6, 5;
    %load/vec4 v0x562472c7e9f0_0;
    %pad/u 32;
    %load/vec4 v0x562472c7e7b0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x562472c80760_0;
    %load/vec4 v0x562472c7e7b0_0;
    %parti/s 7, 2, 3;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x562472c80440, 4, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x562472c7e7b0_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_22.8, 5;
    %load/vec4 v0x562472c7e9f0_0;
    %pad/u 32;
    %load/vec4 v0x562472c7e7b0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x562472c80760_0;
    %load/vec4 v0x562472c7e7b0_0;
    %parti/s 7, 2, 3;
    %concat/vec4; draw_concat_vec4
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x562472c805e0, 4, 0;
T_22.8 ;
T_22.7 ;
T_22.4 ;
    %load/vec4 v0x562472c7e7b0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x562472c7e7b0_0, 0;
T_22.2 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x562472c02be0;
T_23 ;
    %wait E_0x562472c72c90;
    %load/vec4 v0x562472c80360_0;
    %parti/s 3, 0, 2;
    %pad/u 35;
    %muli 2, 0, 35;
    %ix/vec4 4;
    %load/vec4a v0x562472c806a0, 4;
    %assign/vec4 v0x562472c80aa0_0, 0;
    %load/vec4 v0x562472c80360_0;
    %parti/s 3, 0, 2;
    %pad/u 36;
    %muli 2, 0, 36;
    %subi 1, 0, 36;
    %ix/vec4 4;
    %load/vec4a v0x562472c806a0, 4;
    %assign/vec4 v0x562472c80e60_0, 0;
    %load/vec4 v0x562472c80360_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x562472c80da0_0, 0;
    %load/vec4 v0x562472c80360_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x562472c80d00_0, 0;
    %load/vec4 v0x562472c80500_0;
    %parti/s 3, 0, 2;
    %pad/u 35;
    %muli 2, 0, 35;
    %ix/vec4 4;
    %load/vec4a v0x562472c806a0, 4;
    %assign/vec4 v0x562472c81020_0, 0;
    %load/vec4 v0x562472c80500_0;
    %parti/s 3, 0, 2;
    %pad/u 36;
    %muli 2, 0, 36;
    %subi 1, 0, 36;
    %ix/vec4 4;
    %load/vec4a v0x562472c806a0, 4;
    %assign/vec4 v0x562472c813e0_0, 0;
    %load/vec4 v0x562472c80500_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x562472c81320_0, 0;
    %load/vec4 v0x562472c80500_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x562472c81280_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x562472c02be0;
T_24 ;
    %wait E_0x562472b571d0;
    %load/vec4 v0x562472c808e0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x562472c808e0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x562472c808e0_0;
    %pad/u 32;
    %cmpi/e 127, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562472c80760_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x562472c808e0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562472c80760_0, 0;
T_24.4 ;
T_24.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562472c80820_0, 0;
    %load/vec4 v0x562472c808e0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x562472c808e0_0, 0;
    %load/vec4 v0x562472c80da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x562472c809c0_0;
    %load/vec4 v0x562472c80e60_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x562472c80aa0_0;
    %load/vec4 v0x562472c809c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %load/vec4 v0x562472c809c0_0;
    %load/vec4 v0x562472c80e60_0;
    %cmp/e;
    %jmp/0xz  T_24.10, 4;
    %load/vec4 v0x562472c80d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v0x562472c80aa0_0;
    %assign/vec4 v0x562472c809c0_0, 0;
    %jmp T_24.13;
T_24.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562472c80b80_0, 0;
T_24.13 ;
    %jmp T_24.11;
T_24.10 ;
    %load/vec4 v0x562472c809c0_0;
    %addi 2, 0, 24;
    %assign/vec4 v0x562472c809c0_0, 0;
T_24.11 ;
    %jmp T_24.9;
T_24.8 ;
    %load/vec4 v0x562472c80aa0_0;
    %assign/vec4 v0x562472c809c0_0, 0;
T_24.9 ;
    %jmp T_24.7;
T_24.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562472c80b80_0, 0;
    %load/vec4 v0x562472c80aa0_0;
    %assign/vec4 v0x562472c809c0_0, 0;
T_24.7 ;
    %load/vec4 v0x562472c81320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %load/vec4 v0x562472c80f40_0;
    %load/vec4 v0x562472c813e0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x562472c81020_0;
    %load/vec4 v0x562472c80f40_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v0x562472c80f40_0;
    %load/vec4 v0x562472c813e0_0;
    %cmp/e;
    %jmp/0xz  T_24.18, 4;
    %load/vec4 v0x562472c81280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.20, 8;
    %load/vec4 v0x562472c81020_0;
    %assign/vec4 v0x562472c80f40_0, 0;
    %jmp T_24.21;
T_24.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562472c81100_0, 0;
T_24.21 ;
    %jmp T_24.19;
T_24.18 ;
    %load/vec4 v0x562472c80f40_0;
    %addi 2, 0, 24;
    %assign/vec4 v0x562472c80f40_0, 0;
T_24.19 ;
    %jmp T_24.17;
T_24.16 ;
    %load/vec4 v0x562472c81020_0;
    %assign/vec4 v0x562472c80f40_0, 0;
T_24.17 ;
    %jmp T_24.15;
T_24.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562472c81100_0, 0;
    %load/vec4 v0x562472c81020_0;
    %assign/vec4 v0x562472c80f40_0, 0;
T_24.15 ;
    %load/vec4 v0x562472c808e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x562472c808e0_0;
    %pad/u 32;
    %cmpi/e 128, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_24.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562472c80820_0, 0;
T_24.22 ;
    %load/vec4 v0x562472c808e0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x562472c808e0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562472c80820_0, 0;
    %load/vec4 v0x562472c808e0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x562472c808e0_0, 0;
T_24.1 ;
    %load/vec4 v0x562472c80da0_0;
    %load/vec4 v0x562472c80b80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.24, 8;
    %ix/getv 4, v0x562472c808e0_0;
    %load/vec4a v0x562472c80440, 4;
    %assign/vec4 v0x562472c80c40_0, 0;
    %jmp T_24.25;
T_24.24 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562472c80c40_0, 0;
T_24.25 ;
    %load/vec4 v0x562472c81320_0;
    %load/vec4 v0x562472c81100_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.26, 8;
    %ix/getv 4, v0x562472c808e0_0;
    %load/vec4a v0x562472c805e0, 4;
    %assign/vec4 v0x562472c811c0_0, 0;
    %jmp T_24.27;
T_24.26 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562472c811c0_0, 0;
T_24.27 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x562472c02be0;
T_25 ;
    %wait E_0x562472b573b0;
    %load/vec4 v0x562472c7fd40_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x562472c7fca0, 4;
    %assign/vec4 v0x562472c7f350_0, 0;
    %load/vec4 v0x562472c7fde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x562472c7ffe0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x562472c7dde0, 4;
    %pad/u 4;
    %assign/vec4 v0x562472c7ffe0_0, 0;
    %load/vec4 v0x562472c800c0_0;
    %pad/u 32;
    %cmpi/u 219, 0, 32;
    %jmp/0xz  T_25.2, 5;
    %load/vec4 v0x562472c800c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x562472c800c0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562472c800c0_0, 0;
    %load/vec4 v0x562472c801a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x562472c7dde0, 4;
    %pad/u 4;
    %assign/vec4 v0x562472c801a0_0, 0;
    %load/vec4 v0x562472c80280_0;
    %pad/u 32;
    %cmpi/u 175, 0, 32;
    %jmp/0xz  T_25.4, 5;
    %load/vec4 v0x562472c80280_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x562472c80280_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x562472c80280_0, 0;
T_25.5 ;
T_25.3 ;
    %load/vec4 v0x562472c7ffe0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_25.6, 4;
    %load/vec4 v0x562472c801a0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_25.8, 4;
    %load/vec4 v0x562472c7ff20_0;
    %pad/u 32;
    %cmpi/u 319, 0, 32;
    %jmp/0xz  T_25.10, 5;
    %load/vec4 v0x562472c7ff20_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x562472c7ff20_0, 0;
    %jmp T_25.11;
T_25.10 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x562472c7ff20_0, 0;
T_25.11 ;
    %jmp T_25.9;
T_25.8 ;
    %load/vec4 v0x562472c800c0_0;
    %pad/u 32;
    %cmpi/u 219, 0, 32;
    %jmp/0xz  T_25.12, 5;
    %load/vec4 v0x562472c7ff20_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x562472c7ff20_0, 0;
    %jmp T_25.13;
T_25.12 ;
    %load/vec4 v0x562472c7ff20_0;
    %subi 19, 0, 9;
    %assign/vec4 v0x562472c7ff20_0, 0;
T_25.13 ;
T_25.9 ;
T_25.6 ;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562472c7fde0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x562472c02be0;
T_26 ;
    %wait E_0x562472c72c90;
    %load/vec4 v0x562472c7f950_0;
    %parti/s 5, 0, 2;
    %load/vec4 v0x562472c7f950_0;
    %parti/s 9, 5, 4;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562472c7fc00, 0, 4;
    %jmp T_26;
    .thread T_26;
    .scope S_0x562472c55840;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c82470_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x562472c55840;
T_28 ;
    %load/vec4 v0x562472c82470_0;
    %inv;
    %store/vec4 v0x562472c82530_0, 0, 1;
    %pushi/vec4 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x562472c82530_0;
    %store/vec4 v0x562472c82470_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x562472c55840;
T_29 ;
    %fork t_1, S_0x562472c02ed0;
    %jmp t_0;
    .scope S_0x562472c02ed0;
t_1 ;
    %vpi_call 2 27 "$dumpfile", "SoC.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x562472c02be0 {0 0 0};
    %delay 3408248832, 558;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .scope S_0x562472c55840;
t_0 %join;
    %end;
    .thread T_29;
    .scope S_0x562472c82850;
T_30 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x562472c83c60_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c839d0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x562472c82850;
T_31 ;
    %wait E_0x562472c82c50;
    %load/vec4 v0x562472c83c60_0;
    %pad/u 32;
    %cmpi/u 1000000, 0, 32;
    %jmp/0xz  T_31.0, 5;
    %load/vec4 v0x562472c83c60_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x562472c83c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562472c839d0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x562472c83c60_0;
    %pad/u 32;
    %cmpi/u 2000000, 0, 32;
    %jmp/0xz  T_31.2, 5;
    %load/vec4 v0x562472c83c60_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x562472c83c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562472c839d0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x562472c83c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x562472c839d0_0, 0;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x562472c10840;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c84170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c84230_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x562472c10840;
T_33 ;
    %wait E_0x562472c827f0;
    %load/vec4 v0x562472c84230_0;
    %store/vec4 v0x562472c84170_0, 0, 1;
    %load/vec4 v0x562472c83d70_0;
    %store/vec4 v0x562472c84230_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x562472c3c860;
T_34 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x562472c84570_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c844b0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x562472c3c860;
T_35 ;
    %wait E_0x562472c84370;
    %load/vec4 v0x562472c84570_0;
    %pad/u 32;
    %cmpi/e 99, 0, 32;
    %jmp/0xz  T_35.0, 4;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x562472c84570_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562472c844b0_0, 0, 1;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x562472c84570_0;
    %pad/u 32;
    %cmpi/e 50, 0, 32;
    %jmp/0xz  T_35.2, 4;
    %load/vec4 v0x562472c84570_0;
    %addi 1, 0, 20;
    %store/vec4 v0x562472c84570_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562472c844b0_0, 0, 1;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x562472c84570_0;
    %addi 1, 0, 20;
    %store/vec4 v0x562472c84570_0, 0, 20;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "Hardware/Peripheral_AudVid/AudVid_TB.v";
    "Hardware/Peripheral_AudVid/AudVid.v";
    "Hardware/utilities/StereoSignedAdder.v";
    "Hardware/utilities/simulationResources/AudVid_ClockManager.v";
    "Hardware/Peripheral_AudVid/ColorDecoder.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_I2S/I2S.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_I2S/SquareGenerator.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_SD_SPI/SD_SPI.v";
    "Hardware/utilities/simulationResources/BUF.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_SD_SPI/FullSPI.v";
    "Hardware/utilities/FrequencyGenerator.v";
    "Hardware/utilities/simulationResources/BUFGCE.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/TFT_SPI.v";
    "Hardware/utilities/Counter.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/InitializationRegister.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/SPI.v";
    "Hardware/utilities/simulationResources/BUFG.v";
    "Hardware/utilities/ButtonDebouncer.v";
    "Hardware/utilities/FrequencyDivider.v";
