
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000002ae  00800100  00009fa0  0000a034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00009fa0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000524  008003ae  008003ae  0000a2e2  2**0
                  ALLOC
  3 .stab         00000210  00000000  00000000  0000a2e4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000050  00000000  00000000  0000a4f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000400  00000000  00000000  0000a544  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000389d  00000000  00000000  0000a944  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00009b54  00000000  00000000  0000e1e1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000028a9  00000000  00000000  00017d35  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00007475  00000000  00000000  0001a5de  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000015e0  00000000  00000000  00021a54  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00002d20  00000000  00000000  00023034  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00003e9f  00000000  00000000  00025d54  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000048  00000000  00000000  00029bf3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 ae 05 	jmp	0xb5c	; 0xb5c <__ctors_end>
       4:	0c 94 bb 30 	jmp	0x6176	; 0x6176 <__vector_1>
       8:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
       c:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      10:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      14:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      18:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      1c:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      20:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      24:	0c 94 35 30 	jmp	0x606a	; 0x606a <__vector_9>
      28:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      2c:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      30:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      34:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      38:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      3c:	0c 94 b0 2f 	jmp	0x5f60	; 0x5f60 <__vector_15>
      40:	0c 94 b0 2f 	jmp	0x5f60	; 0x5f60 <__vector_15>
      44:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      48:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      4c:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      50:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      54:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      58:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      5c:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      60:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      64:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      68:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      6c:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      70:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      74:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      78:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      7c:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      80:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      84:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      88:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__bad_interrupt>
      8c:	18 1f       	adc	r17, r24
      8e:	1e 1f       	adc	r17, r30
      90:	21 1f       	adc	r18, r17
      92:	24 1f       	adc	r18, r20
      94:	27 1f       	adc	r18, r23
      96:	2a 1f       	adc	r18, r26
      98:	30 1f       	adc	r19, r16
      9a:	2d 1f       	adc	r18, r29
      9c:	33 1f       	adc	r19, r19
      9e:	36 1f       	adc	r19, r22
      a0:	39 1f       	adc	r19, r25
      a2:	42 1f       	adc	r20, r18
      a4:	45 1f       	adc	r20, r21
      a6:	48 1f       	adc	r20, r24
      a8:	4b 1f       	adc	r20, r27
      aa:	3f 1f       	adc	r19, r31
      ac:	15 1f       	adc	r17, r21
      ae:	1b 1f       	adc	r17, r27
      b0:	4e 1f       	adc	r20, r30
      b2:	51 1f       	adc	r21, r17
      b4:	3c 1f       	adc	r19, r28
      b6:	12 1f       	adc	r17, r18
      b8:	08 00       	.word	0x0008	; ????
      ba:	00 00       	nop
      bc:	be 92       	st	-X, r11
      be:	24 49       	sbci	r18, 0x94	; 148
      c0:	12 3e       	cpi	r17, 0xE2	; 226
      c2:	ab aa       	std	Y+51, r10	; 0x33
      c4:	aa 2a       	or	r10, r26
      c6:	be cd       	rjmp	.-1156   	; 0xfffffc44 <__eeprom_end+0xff7efc44>
      c8:	cc cc       	rjmp	.-1640   	; 0xfffffa62 <__eeprom_end+0xff7efa62>
      ca:	4c 3e       	cpi	r20, 0xEC	; 236
      cc:	00 00       	nop
      ce:	00 80       	ld	r0, Z
      d0:	be ab       	std	Y+54, r27	; 0x36
      d2:	aa aa       	std	Y+50, r10	; 0x32
      d4:	aa 3e       	cpi	r26, 0xEA	; 234
      d6:	00 00       	nop
      d8:	00 00       	nop
      da:	bf 00       	.word	0x00bf	; ????
      dc:	00 00       	nop
      de:	80 3f       	cpi	r24, 0xF0	; 240
      e0:	00 00       	nop
      e2:	00 00       	nop
      e4:	00 08       	sbc	r0, r0
      e6:	41 78       	andi	r20, 0x81	; 129
      e8:	d3 bb       	out	0x13, r29	; 19
      ea:	43 87       	std	Z+11, r20	; 0x0b
      ec:	d1 13       	cpse	r29, r17
      ee:	3d 19       	sub	r19, r13
      f0:	0e 3c       	cpi	r16, 0xCE	; 206
      f2:	c3 bd       	out	0x23, r28	; 35
      f4:	42 82       	std	Z+2, r4	; 0x02
      f6:	ad 2b       	or	r26, r29
      f8:	3e 68       	ori	r19, 0x8E	; 142
      fa:	ec 82       	std	Y+4, r14	; 0x04
      fc:	76 be       	out	0x36, r7	; 54
      fe:	d9 8f       	std	Y+25, r29	; 0x19
     100:	e1 a9       	ldd	r30, Z+49	; 0x31
     102:	3e 4c       	sbci	r19, 0xCE	; 206
     104:	80 ef       	ldi	r24, 0xF0	; 240
     106:	ff be       	out	0x3f, r15	; 63
     108:	01 c4       	rjmp	.+2050   	; 0x90c <font5x7+0x3b2>
     10a:	ff 7f       	andi	r31, 0xFF	; 255
     10c:	3f 00       	.word	0x003f	; ????
     10e:	00 00       	nop
     110:	00 00       	nop
     112:	07 63       	ori	r16, 0x37	; 55
     114:	42 36       	cpi	r20, 0x62	; 98
     116:	b7 9b       	sbis	0x16, 7	; 22
     118:	d8 a7       	std	Y+40, r29	; 0x28
     11a:	1a 39       	cpi	r17, 0x9A	; 154
     11c:	68 56       	subi	r22, 0x68	; 104
     11e:	18 ae       	std	Y+56, r1	; 0x38
     120:	ba ab       	std	Y+50, r27	; 0x32
     122:	55 8c       	ldd	r5, Z+29	; 0x1d
     124:	1d 3c       	cpi	r17, 0xCD	; 205
     126:	b7 cc       	rjmp	.-1682   	; 0xfffffa96 <__eeprom_end+0xff7efa96>
     128:	57 63       	ori	r21, 0x37	; 55
     12a:	bd 6d       	ori	r27, 0xDD	; 221
     12c:	ed fd       	.word	0xfded	; ????
     12e:	75 3e       	cpi	r23, 0xE5	; 229
     130:	f6 17       	cp	r31, r22
     132:	72 31       	cpi	r23, 0x12	; 18
     134:	bf 00       	.word	0x00bf	; ????
     136:	00 00       	nop
     138:	80 3f       	cpi	r24, 0xF0	; 240

0000013a <__c.2139>:
     13a:	54 61 73 6b 34 20 72 65 6c 65 61 73 65 64 20 73     Task4 released s
     14a:	65 6d 61 70 68 6f 72 65 31 0d 0a 00                 emaphore1...

00000156 <__c.2137>:
     156:	54 61 73 6b 34 20 68 6f 6c 64 69 6e 67 20 73 65     Task4 holding se
     166:	6d 61 70 68 6f 72 65 31 0d 0a 00                    maphore1...

00000171 <__c.2135>:
     171:	54 61 73 6b 34 20 61 63 63 65 73 73 69 6e 67 20     Task4 accessing 
     181:	73 65 6d 61 70 68 6f 72 65 31 0d 0a 00              semaphore1...

0000018e <__c.2124>:
     18e:	54 61 73 6b 33 20 72 65 6c 65 61 73 65 64 20 73     Task3 released s
     19e:	65 6d 61 70 68 6f 72 65 31 0d 0a 00                 emaphore1...

000001aa <__c.2122>:
     1aa:	0d 0a 20 54 61 73 6b 33 20 68 6f 6c 64 69 6e 67     .. Task3 holding
     1ba:	20 73 65 6d 61 70 68 6f 72 65 31 20 0d 0a 00         semaphore1 ...

000001c9 <__c.2120>:
     1c9:	54 61 73 6b 33 20 61 63 63 65 73 73 69 6e 67 20     Task3 accessing 
     1d9:	73 65 6d 61 70 68 6f 72 65 31 0d 0a 00              semaphore1...

000001e6 <__c.2093>:
     1e6:	45 72 72 6f 72 20 63 72 65 61 74 69 6e 67 20 73     Error creating s
     1f6:	65 6d 0d 0a 00                                      em...

000001fb <__c.2091>:
     1fb:	45 72 72 6f 72 20 63 72 65 61 74 69 6e 67 20 73     Error creating s
     20b:	65 6d 0d 0a 00                                      em...

00000210 <__c.2089>:
     210:	45 72 72 6f 72 20 63 72 65 61 74 69 6e 67 20 73     Error creating s
     220:	65 6d 20 31 0d 0a 00                                em 1...

00000227 <__c.2135>:
     227:	0d 0a 4e 61 6e 6f 2d 52 4b 20 54 61 73 6b 20 53     ..Nano-RK Task S
     237:	74 61 74 69 73 74 69 63 73 3a 0d 0a 00              tatistics:...

00000244 <__c.2113>:
     244:	0d 0a 00                                            ...

00000247 <__c.2111>:
     247:	0d 0a 20 20 20 4f 76 65 72 66 6c 6f 77 20 45 72     ..   Overflow Er
     257:	72 6f 72 20 53 74 61 74 75 73 3a 20 00              ror Status: .

00000264 <__c.2109>:
     264:	0d 0a 20 20 20 4b 65 72 6e 65 6c 20 56 69 6f 6c     ..   Kernel Viol
     274:	61 74 69 6f 6e 73 3a 20 00                          ations: .

0000027d <__c.2107>:
     27d:	0d 0a 20 20 20 50 72 65 65 6d 70 74 69 6f 6e 73     ..   Preemptions
     28d:	3a 20 00                                            : .

00000290 <__c.2105>:
     290:	0d 0a 20 20 20 53 77 61 70 2d 69 6e 73 3a 20 00     ..   Swap-ins: .

000002a0 <__c.2103>:
     2a0:	0d 0a 20 20 20 54 69 6d 65 20 5b 4d 69 6e 2c 4c     ..   Time [Min,L
     2b0:	61 73 74 2c 4d 61 78 5d 3a 20 00                    ast,Max]: .

000002bb <__c.2101>:
     2bb:	0d 0a 20 20 20 54 6f 74 61 6c 20 43 50 55 3a 20     ..   Total CPU: 
	...

000002cc <__c.2099>:
     2cc:	0d 0a 20 20 20 49 64 6c 65 20 54 61 73 6b 20 44     ..   Idle Task D
     2dc:	65 65 70 20 53 6c 65 65 70 20 54 69 6d 65 3a 20     eep Sleep Time: 
	...

000002ed <__c.2097>:
     2ed:	0d 0a 20 20 20 54 6f 74 61 6c 20 53 79 73 74 65     ..   Total Syste
     2fd:	6d 20 55 70 74 69 6d 65 3a 20 00                    m Uptime: .

00000308 <__c.2095>:
     308:	20 54 61 73 6b 20 49 44 3a 20 00                     Task ID: .

00000313 <__c.2186>:
     313:	55 4e 4b 4f 57 4e 00                                UNKOWN.

0000031a <__c.2183>:
     31a:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

00000329 <__c.2180>:
     329:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

0000033a <__c.2177>:
     33a:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     34a:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

00000355 <__c.2174>:
     355:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     365:	20 53 69 67 6e 61 6c 00                              Signal.

0000036d <__c.2171>:
     36d:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     37d:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

0000038d <__c.2168>:
     38d:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     39d:	72 6f 72 00                                         ror.

000003a1 <__c.2165>:
     3a1:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

000003b2 <__c.2162>:
     3b2:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     3c2:	61 72 74 00                                         art.

000003c6 <__c.2159>:
     3c6:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

000003d5 <__c.2156>:
     3d5:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     3e5:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

000003f0 <__c.2153>:
     3f0:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

000003fc <__c.2150>:
     3fc:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     40c:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     41c:	20 6f 6b 3f 00                                       ok?.

00000421 <__c.2147>:
     421:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     431:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

0000043f <__c.2144>:
     43f:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     44f:	72 74 00                                            rt.

00000452 <__c.2141>:
     452:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     462:	49 44 00                                            ID.

00000465 <__c.2138>:
     465:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     475:	20 57 61 6b 65 75 70 00                              Wakeup.

0000047d <__c.2135>:
     47d:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     48d:	6c 61 74 65 64 00                                   lated.

00000493 <__c.2132>:
     493:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     4a3:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

000004ae <__c.2129>:
     4ae:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     4be:	69 6e 74 65 72 00                                   inter.

000004c4 <__c.2126>:
     4c4:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     4d4:	6c 6f 77 00                                         low.

000004d8 <__c.2123>:
     4d8:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     4e8:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     4f8:	6e 6f 75 67 68 21 00                                nough!.

000004ff <__c.2119>:
     4ff:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     50f:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     51f:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     52f:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

0000053b <__c.2116>:
     53b:	29 3a 20 00                                         ): .

0000053f <__c.2114>:
     53f:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

0000054b <__c.1989>:
     54b:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

0000055a <font5x7>:
     55a:	08 08 2a 1c 08 08 1c 2a 08 08 40 44 4a 51 40 40     ..*....*..@DJQ@@
     56a:	51 4a 44 40 14 74 1c 17 14 10 20 7f 01 01 00 00     QJD@.t.... .....
	...
     582:	08 1c 2c 08 08 7f 01 01 01 01 01 01 01 01 7f 7f     ..,.............
     592:	40 40 40 40 40 40 40 40 7f 00 00 00 00 00 00 00     @@@@@@@@........
	...
     5aa:	79 11 27 11 79 00 00 00 00 00 00 00 00 00 00 00     y.'.y...........
     5ba:	00 00 00 00 7f 01 01 01 03 60 50 48 44 7e 3e 49     .........`PHD~>I
     5ca:	49 49 3e 70 0c 03 0c 70 63 49 49 49 63 01 7f 01     II>p...pcIIIc...
     5da:	7f 01 63 55 49 41 41 06 01 7e 01 06 08 55 7f 55     ..cUIAA..~...U.U
     5ea:	08 0f 10 7f 10 0f 4e 71 01 71 4e 38 44 44 38 44     ......Nq.qN8DD8D
     5fa:	00 00 00 00 00 00 00 5f 00 00 03 00 03 00 00 14     ......._........
     60a:	3e 14 3e 14 26 49 7f 49 32 62 15 2a 54 23 36 49     >.>.&I.I2b.*T#6I
     61a:	56 20 50 00 03 00 00 00 00 1c 22 41 00 00 41 22     V P......."A..A"
     62a:	1c 00 00 14 0e 14 00 08 08 3e 08 08 00 60 00 00     .........>...`..
     63a:	00 08 08 08 08 00 00 40 00 00 00 60 10 08 04 03     .......@...`....
     64a:	3e 41 41 41 3e 04 02 7f 00 00 62 51 49 45 42 22     >AAA>.....bQIEB"
     65a:	41 49 49 36 0c 0b 08 7e 08 4f 49 49 49 31 3e 49     AII6...~.OIII1>I
     66a:	49 49 32 61 11 09 05 03 36 49 49 49 36 26 49 49     II2a....6III6&II
     67a:	49 3e 00 22 00 00 00 00 61 00 00 00 08 14 14 22     I>."....a......"
     68a:	22 14 14 14 14 14 22 22 14 14 08 06 01 59 05 02     "....."".....Y..
     69a:	3e 41 5d 55 5e 7e 09 09 09 7e 7f 49 49 49 36 3e     >A]U^~...~.III6>
     6aa:	41 41 41 22 7f 41 41 41 3e 7f 49 49 49 41 7f 09     AAA".AAA>.IIIA..
     6ba:	09 09 01 3e 41 49 49 32 7f 08 08 08 7f 00 00 7f     ...>AII2........
     6ca:	00 00 20 40 40 40 3f 7f 08 14 22 41 7f 40 40 40     .. @@@?..."A.@@@
     6da:	00 7f 02 04 02 7f 7f 02 1c 20 7f 3e 41 41 41 3e     ......... .>AAA>
     6ea:	7f 09 09 09 06 3e 41 51 61 7e 7f 09 19 29 46 26     .....>AQa~...)F&
     6fa:	49 49 49 32 01 01 7f 01 01 3f 40 40 40 3f 1f 20     III2.....?@@@?. 
     70a:	40 20 1f 3f 40 30 40 3f 63 14 08 14 63 03 04 78     @ .?@0@?c...c..x
     71a:	04 03 61 51 49 45 43 7f 41 00 00 00 00 00 00 00     ..aQIEC.A.......
     72a:	00 00 00 00 41 7f 06 01 06 00 00 40 40 40 40 40     ....A......@@@@@
     73a:	01 02 00 00 00 20 54 54 54 78 7f 48 48 48 30 38     ..... TTTx.HHH08
     74a:	44 44 44 28 38 44 44 44 7f 38 54 54 54 18 08 7e     DDD(8DDD.8TTT..~
     75a:	09 09 01 0c 52 52 52 3e 7f 04 04 04 78 04 7d 40     ....RRR>....x.}@
     76a:	40 20 20 40 40 44 3d 00 7f 10 28 44 20 3e 51 49     @  @@D=...(D >QI
     77a:	46 7c 04 7c 04 78 7c 08 04 04 78 38 44 44 44 38     F|.|.x|...x8DDD8
     78a:	7e 12 12 12 0c 0c 12 12 12 7e 04 78 04 04 08 48     ~........~.x...H
     79a:	54 54 54 24 04 3f 44 44 40 3c 40 40 3c 40 1c 20     TTT$.?DD@<@@<@. 
     7aa:	40 20 1c 3c 40 30 40 3c 44 28 10 28 44 26 48 48     @ .<@0@<D(.(D&HH
     7ba:	48 3e 44 64 54 4c 44 00 08 3e 41 00 00 00 7f 00     H>DdTLD..>A.....
     7ca:	00 00 41 3e 08 00 00 00 00 00 00 00 00 00 00 00     ..A>............
	...
     7e6:	00 00 00 20 48 3e 09 02 00 00 00 00 00 00 00 00     ... H>..........
     7f6:	00 00 04 04 7f 04 04 00 00 00 00 00 00 00 00 00     ................
	...
     836:	00 00 00 02 04 01 02 00 00 00 00 00 00 00 18 18     ................
	...
     87e:	00 00 00 79 00 00 00 00 00 00 00 48 7e 49 49 42     ...y.......H~IIB
     88e:	00 00 00 00 00 15 16 7c 16 15 00 00 00 00 00 0a     .......|........
     89e:	55 55 55 28 00 01 00 01 00 3e 63 5d 6b 3e 00 00     UUU(.....>c]k>..
     8ae:	00 00 00 08 14 2a 14 22 00 00 00 00 00 00 00 00     .....*."........
     8be:	00 00 3e 41 75 4b 3e 01 01 01 01 01 00 02 05 02     ..>AuK>.........
	...
     8e6:	00 00 06 0f 7f 01 7f 00 00 00 00 00 00 00 00 00     ................
     8f6:	00 00 00 00 00 00 07 05 07 00 00 22 14 2a 14 08     ...........".*..
     906:	0f 00 3c 20 78 0f 00 48 64 58 00 00 00 00 00 30     ..< x..HdX.....0
     916:	48 45 40 20 00 00 00 00 00 00 00 00 00 00 00 00     HE@ ............
     926:	00 00 00 72 29 29 2a 71 78 25 24 25 78 70 2a 25     ...r))*qx%$%xp*%
     936:	2a 70 7e 09 7f 49 49 0e 51 51 71 11 00 00 00 00     *p~..II.QQq.....
     946:	00 7c 54 56 55 44 00 00 00 00 00 00 00 00 00 00     .|TVUD..........
	...
     96e:	00 7a 09 11 22 79 00 00 00 00 00 00 00 00 00 00     .z.."y..........
     97e:	00 00 00 00 00 3a 45 45 46 39 3d 42 42 42 3d 22     .....:EEF9=BBB="
     98e:	14 08 14 22 5c 32 2a 26 1d 00 00 00 00 00 00 00     ..."\2*&........
	...
     9a6:	3c 41 40 41 3c 00 00 00 00 00 00 00 00 00 00 00     <A@A<...........
     9b6:	00 00 00 00 20 55 56 54 78 20 54 56 55 78 20 56     .... UVTx TVUx V
     9c6:	55 56 78 22 51 55 56 79 20 55 54 55 78 00 00 00     UVx"QUVy UTUx...
     9d6:	00 00 24 54 78 54 58 0c 52 52 72 12 38 55 56 54     ..$TxTX.RRr.8UVT
     9e6:	18 38 54 56 55 18 38 56 55 56 18 38 55 54 55 18     .8TVU.8VUV.8UTU.
     9f6:	00 49 7a 40 00 00 48 7a 41 00 00 4a 79 42 00 00     .Iz@..HzA..JyB..
     a06:	4a 78 42 00 00 00 00 00 00 7a 11 09 0a 71 30 49     JxB......z...q0I
     a16:	4a 48 30 30 48 4a 49 30 30 4a 49 4a 30 32 49 49     JH00HJI00JIJ02II
     a26:	4a 31 30 4a 48 4a 30 08 08 2a 08 08 18 64 3c 26     J10JHJ0..*...d<&
     a36:	18 38 41 42 20 78 38 40 42 21 78 38 42 41 22 78     .8AB x8@B!x8BA"x
     a46:	38 42 40 22 78 00 00 00 00 00 00 00 00 00 00 0c     8B@"x...........
     a56:	51 50 51 3c                                         QPQ<

00000a5a <__c.1790>:
     a5a:	6e 61 6e 00                                         nan.

00000a5e <__c.1788>:
     a5e:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     a6e:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     a7e:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     a8e:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     a9e:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     aae:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     abe:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     ace:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     ade:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     aee:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     afe:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     b0e:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     b1e:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     b2e:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     b3e:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     b4e:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000b5c <__ctors_end>:
     b5c:	11 24       	eor	r1, r1
     b5e:	1f be       	out	0x3f, r1	; 63
     b60:	cf ef       	ldi	r28, 0xFF	; 255
     b62:	d0 e1       	ldi	r29, 0x10	; 16
     b64:	de bf       	out	0x3e, r29	; 62
     b66:	cd bf       	out	0x3d, r28	; 61

00000b68 <__do_copy_data>:
     b68:	13 e0       	ldi	r17, 0x03	; 3
     b6a:	a0 e0       	ldi	r26, 0x00	; 0
     b6c:	b1 e0       	ldi	r27, 0x01	; 1
     b6e:	e0 ea       	ldi	r30, 0xA0	; 160
     b70:	ff e9       	ldi	r31, 0x9F	; 159
     b72:	00 e0       	ldi	r16, 0x00	; 0
     b74:	0b bf       	out	0x3b, r16	; 59
     b76:	02 c0       	rjmp	.+4      	; 0xb7c <__do_copy_data+0x14>
     b78:	07 90       	elpm	r0, Z+
     b7a:	0d 92       	st	X+, r0
     b7c:	ae 3a       	cpi	r26, 0xAE	; 174
     b7e:	b1 07       	cpc	r27, r17
     b80:	d9 f7       	brne	.-10     	; 0xb78 <__do_copy_data+0x10>

00000b82 <__do_clear_bss>:
     b82:	18 e0       	ldi	r17, 0x08	; 8
     b84:	ae ea       	ldi	r26, 0xAE	; 174
     b86:	b3 e0       	ldi	r27, 0x03	; 3
     b88:	01 c0       	rjmp	.+2      	; 0xb8c <.do_clear_bss_start>

00000b8a <.do_clear_bss_loop>:
     b8a:	1d 92       	st	X+, r1

00000b8c <.do_clear_bss_start>:
     b8c:	a2 3d       	cpi	r26, 0xD2	; 210
     b8e:	b1 07       	cpc	r27, r17
     b90:	e1 f7       	brne	.-8      	; 0xb8a <.do_clear_bss_loop>
     b92:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <main>
     b96:	0c 94 ce 4f 	jmp	0x9f9c	; 0x9f9c <_exit>

00000b9a <__bad_interrupt>:
     b9a:	0c 94 67 30 	jmp	0x60ce	; 0x60ce <__vector_default>

00000b9e <kill_stack>:

 
}

uint8_t kill_stack(uint8_t val)
{
     b9e:	af 92       	push	r10
     ba0:	bf 92       	push	r11
     ba2:	df 92       	push	r13
     ba4:	ef 92       	push	r14
     ba6:	ff 92       	push	r15
     ba8:	0f 93       	push	r16
     baa:	1f 93       	push	r17
     bac:	df 93       	push	r29
     bae:	cf 93       	push	r28
     bb0:	cd b7       	in	r28, 0x3d	; 61
     bb2:	de b7       	in	r29, 0x3e	; 62
     bb4:	2a 97       	sbiw	r28, 0x0a	; 10
     bb6:	0f b6       	in	r0, 0x3f	; 63
     bb8:	f8 94       	cli
     bba:	de bf       	out	0x3e, r29	; 62
     bbc:	0f be       	out	0x3f, r0	; 63
     bbe:	cd bf       	out	0x3d, r28	; 61
     bc0:	d8 2e       	mov	r13, r24
     bc2:	7e 01       	movw	r14, r28
     bc4:	08 94       	sec
     bc6:	e1 1c       	adc	r14, r1
     bc8:	f1 1c       	adc	r15, r1
     bca:	87 01       	movw	r16, r14
char bad_memory[10];
uint8_t i;
for(i=0; i<10; i++ ) bad_memory[i]=i;
     bcc:	9e 01       	movw	r18, r28
     bce:	25 5f       	subi	r18, 0xF5	; 245
     bd0:	3f 4f       	sbci	r19, 0xFF	; 255
     bd2:	80 2f       	mov	r24, r16
     bd4:	8e 19       	sub	r24, r14
     bd6:	d8 01       	movw	r26, r16
     bd8:	8d 93       	st	X+, r24
     bda:	8d 01       	movw	r16, r26
     bdc:	a2 17       	cp	r26, r18
     bde:	b3 07       	cpc	r27, r19
     be0:	c1 f7       	brne	.-16     	; 0xbd2 <kill_stack+0x34>
for(i=0; i<10; i++ ) printf( "%d ", bad_memory[i]);
     be2:	80 e0       	ldi	r24, 0x00	; 0
     be4:	a8 2e       	mov	r10, r24
     be6:	81 e0       	ldi	r24, 0x01	; 1
     be8:	b8 2e       	mov	r11, r24
     bea:	00 d0       	rcall	.+0      	; 0xbec <kill_stack+0x4e>
     bec:	00 d0       	rcall	.+0      	; 0xbee <kill_stack+0x50>
     bee:	ed b7       	in	r30, 0x3d	; 61
     bf0:	fe b7       	in	r31, 0x3e	; 62
     bf2:	31 96       	adiw	r30, 0x01	; 1
     bf4:	ad b7       	in	r26, 0x3d	; 61
     bf6:	be b7       	in	r27, 0x3e	; 62
     bf8:	12 96       	adiw	r26, 0x02	; 2
     bfa:	bc 92       	st	X, r11
     bfc:	ae 92       	st	-X, r10
     bfe:	11 97       	sbiw	r26, 0x01	; 1
     c00:	d7 01       	movw	r26, r14
     c02:	8d 91       	ld	r24, X+
     c04:	7d 01       	movw	r14, r26
     c06:	82 83       	std	Z+2, r24	; 0x02
     c08:	13 82       	std	Z+3, r1	; 0x03
     c0a:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
     c0e:	0f 90       	pop	r0
     c10:	0f 90       	pop	r0
     c12:	0f 90       	pop	r0
     c14:	0f 90       	pop	r0
     c16:	e0 16       	cp	r14, r16
     c18:	f1 06       	cpc	r15, r17
     c1a:	39 f7       	brne	.-50     	; 0xbea <kill_stack+0x4c>
   printf( "Die Stack %d\r\n",val );
     c1c:	00 d0       	rcall	.+0      	; 0xc1e <kill_stack+0x80>
     c1e:	00 d0       	rcall	.+0      	; 0xc20 <kill_stack+0x82>
     c20:	ed b7       	in	r30, 0x3d	; 61
     c22:	fe b7       	in	r31, 0x3e	; 62
     c24:	31 96       	adiw	r30, 0x01	; 1
     c26:	84 e0       	ldi	r24, 0x04	; 4
     c28:	91 e0       	ldi	r25, 0x01	; 1
     c2a:	ad b7       	in	r26, 0x3d	; 61
     c2c:	be b7       	in	r27, 0x3e	; 62
     c2e:	12 96       	adiw	r26, 0x02	; 2
     c30:	9c 93       	st	X, r25
     c32:	8e 93       	st	-X, r24
     c34:	11 97       	sbiw	r26, 0x01	; 1
     c36:	d2 82       	std	Z+2, r13	; 0x02
     c38:	13 82       	std	Z+3, r1	; 0x03
     c3a:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
if(val>1) kill_stack(val-1);
     c3e:	0f 90       	pop	r0
     c40:	0f 90       	pop	r0
     c42:	0f 90       	pop	r0
     c44:	0f 90       	pop	r0
     c46:	b1 e0       	ldi	r27, 0x01	; 1
     c48:	bd 15       	cp	r27, r13
     c4a:	20 f4       	brcc	.+8      	; 0xc54 <kill_stack+0xb6>
     c4c:	8d 2d       	mov	r24, r13
     c4e:	81 50       	subi	r24, 0x01	; 1
     c50:	0e 94 cf 05 	call	0xb9e	; 0xb9e <kill_stack>
return 0;
}
     c54:	80 e0       	ldi	r24, 0x00	; 0
     c56:	2a 96       	adiw	r28, 0x0a	; 10
     c58:	0f b6       	in	r0, 0x3f	; 63
     c5a:	f8 94       	cli
     c5c:	de bf       	out	0x3e, r29	; 62
     c5e:	0f be       	out	0x3f, r0	; 63
     c60:	cd bf       	out	0x3d, r28	; 61
     c62:	cf 91       	pop	r28
     c64:	df 91       	pop	r29
     c66:	1f 91       	pop	r17
     c68:	0f 91       	pop	r16
     c6a:	ff 90       	pop	r15
     c6c:	ef 90       	pop	r14
     c6e:	df 90       	pop	r13
     c70:	bf 90       	pop	r11
     c72:	af 90       	pop	r10
     c74:	08 95       	ret

00000c76 <nrk_create_taskset>:
}
*/

void
nrk_create_taskset()
{
     c76:	7f 92       	push	r7
     c78:	8f 92       	push	r8
     c7a:	9f 92       	push	r9
     c7c:	af 92       	push	r10
     c7e:	bf 92       	push	r11
     c80:	cf 92       	push	r12
     c82:	df 92       	push	r13
     c84:	ef 92       	push	r14
     c86:	ff 92       	push	r15
     c88:	0f 93       	push	r16
     c8a:	1f 93       	push	r17

  nrk_task_set_entry_function( &TaskOne, Task1);
     c8c:	09 e6       	ldi	r16, 0x69	; 105
     c8e:	14 e0       	ldi	r17, 0x04	; 4
     c90:	c8 01       	movw	r24, r16
     c92:	69 ef       	ldi	r22, 0xF9	; 249
     c94:	77 e0       	ldi	r23, 0x07	; 7
     c96:	0e 94 0a 31 	call	0x6214	; 0x6214 <nrk_task_set_entry_function>
  nrk_task_set_stk( &TaskOne, Stack1, NRK_APP_STACKSIZE);
     c9a:	c8 01       	movw	r24, r16
     c9c:	6f e3       	ldi	r22, 0x3F	; 63
     c9e:	75 e0       	ldi	r23, 0x05	; 5
     ca0:	40 e8       	ldi	r20, 0x80	; 128
     ca2:	50 e0       	ldi	r21, 0x00	; 0
     ca4:	0e 94 6b 31 	call	0x62d6	; 0x62d6 <nrk_task_set_stk>
  TaskOne.prio = 1;
     ca8:	77 24       	eor	r7, r7
     caa:	73 94       	inc	r7
     cac:	70 92 71 04 	sts	0x0471, r7
  TaskOne.FirstActivation = TRUE;
     cb0:	70 92 70 04 	sts	0x0470, r7
  TaskOne.Type = BASIC_TASK;
     cb4:	70 92 72 04 	sts	0x0472, r7
  TaskOne.SchType = PREEMPTIVE;
     cb8:	70 92 73 04 	sts	0x0473, r7
  TaskOne.period.secs = 2;
     cbc:	82 e0       	ldi	r24, 0x02	; 2
     cbe:	90 e0       	ldi	r25, 0x00	; 0
     cc0:	a0 e0       	ldi	r26, 0x00	; 0
     cc2:	b0 e0       	ldi	r27, 0x00	; 0
     cc4:	80 93 74 04 	sts	0x0474, r24
     cc8:	90 93 75 04 	sts	0x0475, r25
     ccc:	a0 93 76 04 	sts	0x0476, r26
     cd0:	b0 93 77 04 	sts	0x0477, r27
  TaskOne.period.nano_secs = 500*NANOS_PER_MS;
     cd4:	80 e0       	ldi	r24, 0x00	; 0
     cd6:	95 e6       	ldi	r25, 0x65	; 101
     cd8:	ad ec       	ldi	r26, 0xCD	; 205
     cda:	bd e1       	ldi	r27, 0x1D	; 29
     cdc:	80 93 78 04 	sts	0x0478, r24
     ce0:	90 93 79 04 	sts	0x0479, r25
     ce4:	a0 93 7a 04 	sts	0x047A, r26
     ce8:	b0 93 7b 04 	sts	0x047B, r27
  TaskOne.prelevel=1;
     cec:	70 92 8c 04 	sts	0x048C, r7
  TaskOne.cpu_reserve.secs = 1;
     cf0:	21 e0       	ldi	r18, 0x01	; 1
     cf2:	82 2e       	mov	r8, r18
     cf4:	91 2c       	mov	r9, r1
     cf6:	a1 2c       	mov	r10, r1
     cf8:	b1 2c       	mov	r11, r1
     cfa:	80 92 7c 04 	sts	0x047C, r8
     cfe:	90 92 7d 04 	sts	0x047D, r9
     d02:	a0 92 7e 04 	sts	0x047E, r10
     d06:	b0 92 7f 04 	sts	0x047F, r11
  TaskOne.cpu_reserve.nano_secs = 500*NANOS_PER_MS;
     d0a:	80 93 80 04 	sts	0x0480, r24
     d0e:	90 93 81 04 	sts	0x0481, r25
     d12:	a0 93 82 04 	sts	0x0482, r26
     d16:	b0 93 83 04 	sts	0x0483, r27
  TaskOne.offset.secs = 0;
     d1a:	10 92 84 04 	sts	0x0484, r1
     d1e:	10 92 85 04 	sts	0x0485, r1
     d22:	10 92 86 04 	sts	0x0486, r1
     d26:	10 92 87 04 	sts	0x0487, r1
  TaskOne.offset.nano_secs= 0;
     d2a:	10 92 88 04 	sts	0x0488, r1
     d2e:	10 92 89 04 	sts	0x0489, r1
     d32:	10 92 8a 04 	sts	0x048A, r1
     d36:	10 92 8b 04 	sts	0x048B, r1
  
  //TaskOne.task_DL=1;
	
  nrk_activate_task (&TaskOne);
     d3a:	c8 01       	movw	r24, r16
     d3c:	0e 94 9a 27 	call	0x4f34	; 0x4f34 <nrk_activate_task>
  
  nrk_task_set_entry_function( &TaskThree, Task3); 
     d40:	0b e1       	ldi	r16, 0x1B	; 27
     d42:	15 e0       	ldi	r17, 0x05	; 5
     d44:	c8 01       	movw	r24, r16
     d46:	61 ea       	ldi	r22, 0xA1	; 161
     d48:	77 e0       	ldi	r23, 0x07	; 7
     d4a:	0e 94 0a 31 	call	0x6214	; 0x6214 <nrk_task_set_entry_function>
   nrk_task_set_stk( &TaskThree, Stack3, NRK_APP_STACKSIZE); 
     d4e:	c8 01       	movw	r24, r16
     d50:	67 ee       	ldi	r22, 0xE7	; 231
     d52:	73 e0       	ldi	r23, 0x03	; 3
     d54:	40 e8       	ldi	r20, 0x80	; 128
     d56:	50 e0       	ldi	r21, 0x00	; 0
     d58:	0e 94 6b 31 	call	0x62d6	; 0x62d6 <nrk_task_set_stk>
   TaskThree.prio = 3; 
     d5c:	83 e0       	ldi	r24, 0x03	; 3
     d5e:	80 93 23 05 	sts	0x0523, r24
   TaskThree.FirstActivation = TRUE; 
     d62:	70 92 22 05 	sts	0x0522, r7
   TaskThree.Type = BASIC_TASK; 
     d66:	70 92 24 05 	sts	0x0524, r7
   TaskThree.SchType = PREEMPTIVE; 
     d6a:	70 92 25 05 	sts	0x0525, r7
   TaskThree.period.secs = 1; 
     d6e:	80 92 26 05 	sts	0x0526, r8
     d72:	90 92 27 05 	sts	0x0527, r9
     d76:	a0 92 28 05 	sts	0x0528, r10
     d7a:	b0 92 29 05 	sts	0x0529, r11
   TaskThree.period.nano_secs = 100*NANOS_PER_MS;
     d7e:	c1 2c       	mov	r12, r1
     d80:	91 ee       	ldi	r25, 0xE1	; 225
     d82:	d9 2e       	mov	r13, r25
     d84:	95 ef       	ldi	r25, 0xF5	; 245
     d86:	e9 2e       	mov	r14, r25
     d88:	95 e0       	ldi	r25, 0x05	; 5
     d8a:	f9 2e       	mov	r15, r25
     d8c:	c0 92 2a 05 	sts	0x052A, r12
     d90:	d0 92 2b 05 	sts	0x052B, r13
     d94:	e0 92 2c 05 	sts	0x052C, r14
     d98:	f0 92 2d 05 	sts	0x052D, r15
   TaskThree.prelevel=2;
     d9c:	82 e0       	ldi	r24, 0x02	; 2
     d9e:	80 93 3e 05 	sts	0x053E, r24
   TaskThree.cpu_reserve.secs = 0; 
     da2:	10 92 2e 05 	sts	0x052E, r1
     da6:	10 92 2f 05 	sts	0x052F, r1
     daa:	10 92 30 05 	sts	0x0530, r1
     dae:	10 92 31 05 	sts	0x0531, r1
   TaskThree.cpu_reserve.nano_secs = 100*NANOS_PER_MS; 
     db2:	c0 92 32 05 	sts	0x0532, r12
     db6:	d0 92 33 05 	sts	0x0533, r13
     dba:	e0 92 34 05 	sts	0x0534, r14
     dbe:	f0 92 35 05 	sts	0x0535, r15
   TaskThree.offset.secs = 0; 
     dc2:	10 92 36 05 	sts	0x0536, r1
     dc6:	10 92 37 05 	sts	0x0537, r1
     dca:	10 92 38 05 	sts	0x0538, r1
     dce:	10 92 39 05 	sts	0x0539, r1
   TaskThree.offset.nano_secs= 0; 
     dd2:	10 92 3a 05 	sts	0x053A, r1
     dd6:	10 92 3b 05 	sts	0x053B, r1
     dda:	10 92 3c 05 	sts	0x053C, r1
     dde:	10 92 3d 05 	sts	0x053D, r1
   
  //TaskThree.task_DL=3;
  
   nrk_activate_task (&TaskThree); 
     de2:	c8 01       	movw	r24, r16
     de4:	0e 94 9a 27 	call	0x4f34	; 0x4f34 <nrk_activate_task>
   nrk_task_set_entry_function( &TaskFour, Task4); 
     de8:	0f eb       	ldi	r16, 0xBF	; 191
     dea:	13 e0       	ldi	r17, 0x03	; 3
     dec:	c8 01       	movw	r24, r16
     dee:	69 e4       	ldi	r22, 0x49	; 73
     df0:	77 e0       	ldi	r23, 0x07	; 7
     df2:	0e 94 0a 31 	call	0x6214	; 0x6214 <nrk_task_set_entry_function>
   nrk_task_set_stk( &TaskFour, Stack4, NRK_APP_STACKSIZE); 
     df6:	c8 01       	movw	r24, r16
     df8:	60 ee       	ldi	r22, 0xE0	; 224
     dfa:	76 e0       	ldi	r23, 0x06	; 6
     dfc:	40 e8       	ldi	r20, 0x80	; 128
     dfe:	50 e0       	ldi	r21, 0x00	; 0
     e00:	0e 94 6b 31 	call	0x62d6	; 0x62d6 <nrk_task_set_stk>
   TaskFour.prio = 4; 
     e04:	84 e0       	ldi	r24, 0x04	; 4
     e06:	80 93 c7 03 	sts	0x03C7, r24
   TaskFour.FirstActivation = TRUE; 
     e0a:	70 92 c6 03 	sts	0x03C6, r7
   TaskFour.Type = BASIC_TASK; 
     e0e:	70 92 c8 03 	sts	0x03C8, r7
   TaskFour.SchType = PREEMPTIVE; 
     e12:	70 92 c9 03 	sts	0x03C9, r7
   TaskFour.period.secs = 1; 
     e16:	80 92 ca 03 	sts	0x03CA, r8
     e1a:	90 92 cb 03 	sts	0x03CB, r9
     e1e:	a0 92 cc 03 	sts	0x03CC, r10
     e22:	b0 92 cd 03 	sts	0x03CD, r11
   TaskFour.period.nano_secs = 0; 
     e26:	10 92 ce 03 	sts	0x03CE, r1
     e2a:	10 92 cf 03 	sts	0x03CF, r1
     e2e:	10 92 d0 03 	sts	0x03D0, r1
     e32:	10 92 d1 03 	sts	0x03D1, r1
   TaskFour.prelevel=4;
     e36:	80 93 e2 03 	sts	0x03E2, r24
   TaskFour.cpu_reserve.secs = 0; 
     e3a:	10 92 d2 03 	sts	0x03D2, r1
     e3e:	10 92 d3 03 	sts	0x03D3, r1
     e42:	10 92 d4 03 	sts	0x03D4, r1
     e46:	10 92 d5 03 	sts	0x03D5, r1
   TaskFour.cpu_reserve.nano_secs = 100*NANOS_PER_MS; 
     e4a:	c0 92 d6 03 	sts	0x03D6, r12
     e4e:	d0 92 d7 03 	sts	0x03D7, r13
     e52:	e0 92 d8 03 	sts	0x03D8, r14
     e56:	f0 92 d9 03 	sts	0x03D9, r15
   TaskFour.offset.secs = 0; 
     e5a:	10 92 da 03 	sts	0x03DA, r1
     e5e:	10 92 db 03 	sts	0x03DB, r1
     e62:	10 92 dc 03 	sts	0x03DC, r1
     e66:	10 92 dd 03 	sts	0x03DD, r1
   TaskFour.offset.nano_secs= 0; 
     e6a:	10 92 de 03 	sts	0x03DE, r1
     e6e:	10 92 df 03 	sts	0x03DF, r1
     e72:	10 92 e0 03 	sts	0x03E0, r1
     e76:	10 92 e1 03 	sts	0x03E1, r1
   // TaskTwo.offset.secs = 0;
   // TaskTwo.offset.nano_secs= 0; 
   // nrk_activate_task (&TaskTwo); 

 
}
     e7a:	1f 91       	pop	r17
     e7c:	0f 91       	pop	r16
     e7e:	ff 90       	pop	r15
     e80:	ef 90       	pop	r14
     e82:	df 90       	pop	r13
     e84:	cf 90       	pop	r12
     e86:	bf 90       	pop	r11
     e88:	af 90       	pop	r10
     e8a:	9f 90       	pop	r9
     e8c:	8f 90       	pop	r8
     e8e:	7f 90       	pop	r7
     e90:	08 95       	ret

00000e92 <Task4>:

}


void Task4()
{
     e92:	0f 93       	push	r16
     e94:	1f 93       	push	r17
     e96:	cf 93       	push	r28
     e98:	df 93       	push	r29
  uint8_t counter;
  uint8_t waitCount=3;

  printf( "Task4 PID=%d\r\n",nrk_get_pid());
     e9a:	0e 94 b3 24 	call	0x4966	; 0x4966 <nrk_get_pid>
     e9e:	00 d0       	rcall	.+0      	; 0xea0 <Task4+0xe>
     ea0:	00 d0       	rcall	.+0      	; 0xea2 <Task4+0x10>
     ea2:	ed b7       	in	r30, 0x3d	; 61
     ea4:	fe b7       	in	r31, 0x3e	; 62
     ea6:	31 96       	adiw	r30, 0x01	; 1
     ea8:	23 e1       	ldi	r18, 0x13	; 19
     eaa:	31 e0       	ldi	r19, 0x01	; 1
     eac:	ad b7       	in	r26, 0x3d	; 61
     eae:	be b7       	in	r27, 0x3e	; 62
     eb0:	12 96       	adiw	r26, 0x02	; 2
     eb2:	3c 93       	st	X, r19
     eb4:	2e 93       	st	-X, r18
     eb6:	11 97       	sbiw	r26, 0x01	; 1
     eb8:	82 83       	std	Z+2, r24	; 0x02
     eba:	13 82       	std	Z+3, r1	; 0x03
     ebc:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
     ec0:	00 e0       	ldi	r16, 0x00	; 0
     ec2:	13 e0       	ldi	r17, 0x03	; 3
     ec4:	0f 90       	pop	r0
     ec6:	0f 90       	pop	r0
     ec8:	0f 90       	pop	r0
     eca:	0f 90       	pop	r0
  counter=0;
   while(1) 
  {
        nrk_led_toggle(GREEN_LED);
        printf( "Task4 counter=%d\r\n",counter );
     ecc:	c2 e2       	ldi	r28, 0x22	; 34
     ece:	d1 e0       	ldi	r29, 0x01	; 1

  printf( "Task4 PID=%d\r\n",nrk_get_pid());
  counter=0;
   while(1) 
  {
        nrk_led_toggle(GREEN_LED);
     ed0:	81 e0       	ldi	r24, 0x01	; 1
     ed2:	90 e0       	ldi	r25, 0x00	; 0
     ed4:	0e 94 80 13 	call	0x2700	; 0x2700 <nrk_led_toggle>
        printf( "Task4 counter=%d\r\n",counter );
     ed8:	00 d0       	rcall	.+0      	; 0xeda <Task4+0x48>
     eda:	00 d0       	rcall	.+0      	; 0xedc <Task4+0x4a>
     edc:	ed b7       	in	r30, 0x3d	; 61
     ede:	fe b7       	in	r31, 0x3e	; 62
     ee0:	31 96       	adiw	r30, 0x01	; 1
     ee2:	ad b7       	in	r26, 0x3d	; 61
     ee4:	be b7       	in	r27, 0x3e	; 62
     ee6:	12 96       	adiw	r26, 0x02	; 2
     ee8:	dc 93       	st	X, r29
     eea:	ce 93       	st	-X, r28
     eec:	11 97       	sbiw	r26, 0x01	; 1
     eee:	02 83       	std	Z+2, r16	; 0x02
     ef0:	13 82       	std	Z+3, r1	; 0x03
     ef2:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
		if(0==waitCount)
     ef6:	0f 90       	pop	r0
     ef8:	0f 90       	pop	r0
     efa:	0f 90       	pop	r0
     efc:	0f 90       	pop	r0
     efe:	11 23       	and	r17, r17
     f00:	71 f4       	brne	.+28     	; 0xf1e <Task4+0x8c>
		{
			nrk_kprintf( PSTR("Task4 accessing semaphore1\r\n"));
     f02:	81 e7       	ldi	r24, 0x71	; 113
     f04:	91 e0       	ldi	r25, 0x01	; 1
     f06:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
			nrk_sem_pend(semaphore1);
     f0a:	80 91 15 05 	lds	r24, 0x0515
     f0e:	90 91 16 05 	lds	r25, 0x0516
     f12:	0e 94 b0 23 	call	0x4760	; 0x4760 <nrk_sem_pend>
			nrk_kprintf( PSTR("Task4 holding semaphore1\r\n"));
     f16:	86 e5       	ldi	r24, 0x56	; 86
     f18:	91 e0       	ldi	r25, 0x01	; 1
     f1a:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
		}
	   	 waitCount++;
     f1e:	1f 5f       	subi	r17, 0xFF	; 255
	   if(3==waitCount)
     f20:	13 30       	cpi	r17, 0x03	; 3
     f22:	59 f4       	brne	.+22     	; 0xf3a <Task4+0xa8>
	   {
			nrk_sem_post(semaphore1);
     f24:	80 91 15 05 	lds	r24, 0x0515
     f28:	90 91 16 05 	lds	r25, 0x0516
     f2c:	0e 94 63 22 	call	0x44c6	; 0x44c6 <nrk_sem_post>
			nrk_kprintf( PSTR("Task4 released semaphore1\r\n"));
     f30:	8a e3       	ldi	r24, 0x3A	; 58
     f32:	91 e0       	ldi	r25, 0x01	; 1
     f34:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
     f38:	10 e0       	ldi	r17, 0x00	; 0
			waitCount=0;
		}
        nrk_wait_until_next_period();
     f3a:	0e 94 5b 26 	call	0x4cb6	; 0x4cb6 <nrk_wait_until_next_period>
        counter++;
     f3e:	0f 5f       	subi	r16, 0xFF	; 255
     f40:	c7 cf       	rjmp	.-114    	; 0xed0 <Task4+0x3e>

00000f42 <Task3>:
    counter--;
  }
}

void Task3()
{
     f42:	0f 93       	push	r16
     f44:	1f 93       	push	r17
     f46:	cf 93       	push	r28
     f48:	df 93       	push	r29
  uint8_t counter = 0;
  printf( "Task3 PID=%d\r\n",nrk_get_pid());
     f4a:	0e 94 b3 24 	call	0x4966	; 0x4966 <nrk_get_pid>
     f4e:	00 d0       	rcall	.+0      	; 0xf50 <Task3+0xe>
     f50:	00 d0       	rcall	.+0      	; 0xf52 <Task3+0x10>
     f52:	ed b7       	in	r30, 0x3d	; 61
     f54:	fe b7       	in	r31, 0x3e	; 62
     f56:	31 96       	adiw	r30, 0x01	; 1
     f58:	25 e3       	ldi	r18, 0x35	; 53
     f5a:	31 e0       	ldi	r19, 0x01	; 1
     f5c:	ad b7       	in	r26, 0x3d	; 61
     f5e:	be b7       	in	r27, 0x3e	; 62
     f60:	12 96       	adiw	r26, 0x02	; 2
     f62:	3c 93       	st	X, r19
     f64:	2e 93       	st	-X, r18
     f66:	11 97       	sbiw	r26, 0x01	; 1
     f68:	82 83       	std	Z+2, r24	; 0x02
     f6a:	13 82       	std	Z+3, r1	; 0x03
     f6c:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
     f70:	00 e0       	ldi	r16, 0x00	; 0
     f72:	17 e0       	ldi	r17, 0x07	; 7
     f74:	0f 90       	pop	r0
     f76:	0f 90       	pop	r0
     f78:	0f 90       	pop	r0
     f7a:	0f 90       	pop	r0
  uint8_t waitCount = 7;

  while(1) 
  {
        nrk_led_toggle(GREEN_LED);
        printf( "Task3 counter=%d\r\n",counter );
     f7c:	c4 e4       	ldi	r28, 0x44	; 68
     f7e:	d1 e0       	ldi	r29, 0x01	; 1
  printf( "Task3 PID=%d\r\n",nrk_get_pid());
  uint8_t waitCount = 7;

  while(1) 
  {
        nrk_led_toggle(GREEN_LED);
     f80:	81 e0       	ldi	r24, 0x01	; 1
     f82:	90 e0       	ldi	r25, 0x00	; 0
     f84:	0e 94 80 13 	call	0x2700	; 0x2700 <nrk_led_toggle>
        printf( "Task3 counter=%d\r\n",counter );
     f88:	00 d0       	rcall	.+0      	; 0xf8a <Task3+0x48>
     f8a:	00 d0       	rcall	.+0      	; 0xf8c <Task3+0x4a>
     f8c:	ed b7       	in	r30, 0x3d	; 61
     f8e:	fe b7       	in	r31, 0x3e	; 62
     f90:	31 96       	adiw	r30, 0x01	; 1
     f92:	ad b7       	in	r26, 0x3d	; 61
     f94:	be b7       	in	r27, 0x3e	; 62
     f96:	12 96       	adiw	r26, 0x02	; 2
     f98:	dc 93       	st	X, r29
     f9a:	ce 93       	st	-X, r28
     f9c:	11 97       	sbiw	r26, 0x01	; 1
     f9e:	02 83       	std	Z+2, r16	; 0x02
     fa0:	13 82       	std	Z+3, r1	; 0x03
     fa2:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
		if(0==waitCount)
     fa6:	0f 90       	pop	r0
     fa8:	0f 90       	pop	r0
     faa:	0f 90       	pop	r0
     fac:	0f 90       	pop	r0
     fae:	11 23       	and	r17, r17
     fb0:	71 f4       	brne	.+28     	; 0xfce <Task3+0x8c>
		{
			nrk_kprintf( PSTR("Task3 accessing semaphore1\r\n"));
     fb2:	89 ec       	ldi	r24, 0xC9	; 201
     fb4:	91 e0       	ldi	r25, 0x01	; 1
     fb6:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
			nrk_sem_pend(semaphore1);
     fba:	80 91 15 05 	lds	r24, 0x0515
     fbe:	90 91 16 05 	lds	r25, 0x0516
     fc2:	0e 94 b0 23 	call	0x4760	; 0x4760 <nrk_sem_pend>
			nrk_kprintf( PSTR("\r\n Task3 holding semaphore1 \r\n"));
     fc6:	8a ea       	ldi	r24, 0xAA	; 170
     fc8:	91 e0       	ldi	r25, 0x01	; 1
     fca:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
		}
	   	 waitCount++;
     fce:	1f 5f       	subi	r17, 0xFF	; 255
		//printf("Task3 Ucount:%d\n",waitCount);
	   if(7==waitCount)
     fd0:	17 30       	cpi	r17, 0x07	; 7
     fd2:	59 f4       	brne	.+22     	; 0xfea <Task3+0xa8>
	   {
			nrk_sem_post(semaphore1);
     fd4:	80 91 15 05 	lds	r24, 0x0515
     fd8:	90 91 16 05 	lds	r25, 0x0516
     fdc:	0e 94 63 22 	call	0x44c6	; 0x44c6 <nrk_sem_post>
			nrk_kprintf( PSTR("Task3 released semaphore1\r\n"));
     fe0:	8e e8       	ldi	r24, 0x8E	; 142
     fe2:	91 e0       	ldi	r25, 0x01	; 1
     fe4:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
     fe8:	10 e0       	ldi	r17, 0x00	; 0
			waitCount=0;
		}
        nrk_wait_until_next_period();
     fea:	0e 94 5b 26 	call	0x4cb6	; 0x4cb6 <nrk_wait_until_next_period>
        counter++;
     fee:	0f 5f       	subi	r16, 0xFF	; 255
     ff0:	c7 cf       	rjmp	.-114    	; 0xf80 <Task3+0x3e>

00000ff2 <Task1>:
  
  return 0;
}

void Task1()
{
     ff2:	0f 93       	push	r16
     ff4:	1f 93       	push	r17
     ff6:	cf 93       	push	r28
     ff8:	df 93       	push	r29
  nrk_time_t t;
  uint16_t counter;
  counter=0;

  printf( "My node's address is %u\r\n",NODE_ADDR );  
     ffa:	00 d0       	rcall	.+0      	; 0xffc <Task1+0xa>
     ffc:	00 d0       	rcall	.+0      	; 0xffe <Task1+0xc>
     ffe:	87 e5       	ldi	r24, 0x57	; 87
    1000:	91 e0       	ldi	r25, 0x01	; 1
    1002:	ad b7       	in	r26, 0x3d	; 61
    1004:	be b7       	in	r27, 0x3e	; 62
    1006:	12 96       	adiw	r26, 0x02	; 2
    1008:	9c 93       	st	X, r25
    100a:	8e 93       	st	-X, r24
    100c:	11 97       	sbiw	r26, 0x01	; 1
    100e:	14 96       	adiw	r26, 0x04	; 4
    1010:	1c 92       	st	X, r1
    1012:	1e 92       	st	-X, r1
    1014:	13 97       	sbiw	r26, 0x03	; 3
    1016:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
  printf( "Task1 PID=%u\r\n",nrk_get_pid());
    101a:	0f 90       	pop	r0
    101c:	0f 90       	pop	r0
    101e:	0f 90       	pop	r0
    1020:	0f 90       	pop	r0
    1022:	0e 94 b3 24 	call	0x4966	; 0x4966 <nrk_get_pid>
    1026:	00 d0       	rcall	.+0      	; 0x1028 <Task1+0x36>
    1028:	00 d0       	rcall	.+0      	; 0x102a <Task1+0x38>
    102a:	ed b7       	in	r30, 0x3d	; 61
    102c:	fe b7       	in	r31, 0x3e	; 62
    102e:	31 96       	adiw	r30, 0x01	; 1
    1030:	21 e7       	ldi	r18, 0x71	; 113
    1032:	31 e0       	ldi	r19, 0x01	; 1
    1034:	ad b7       	in	r26, 0x3d	; 61
    1036:	be b7       	in	r27, 0x3e	; 62
    1038:	12 96       	adiw	r26, 0x02	; 2
    103a:	3c 93       	st	X, r19
    103c:	2e 93       	st	-X, r18
    103e:	11 97       	sbiw	r26, 0x01	; 1
    1040:	82 83       	std	Z+2, r24	; 0x02
    1042:	13 82       	std	Z+3, r1	; 0x03
    1044:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
    1048:	c0 e0       	ldi	r28, 0x00	; 0
    104a:	d0 e0       	ldi	r29, 0x00	; 0
    104c:	0f 90       	pop	r0
    104e:	0f 90       	pop	r0
    1050:	0f 90       	pop	r0
    1052:	0f 90       	pop	r0
  t.nano_secs=0;

	 while(1) 
	 {
		nrk_led_toggle(ORANGE_LED);
		printf( "Task1 counter=%u\r\n",counter );
    1054:	00 e8       	ldi	r16, 0x80	; 128
    1056:	11 e0       	ldi	r17, 0x01	; 1
  t.secs=30;
  t.nano_secs=0;

	 while(1) 
	 {
		nrk_led_toggle(ORANGE_LED);
    1058:	80 e0       	ldi	r24, 0x00	; 0
    105a:	90 e0       	ldi	r25, 0x00	; 0
    105c:	0e 94 80 13 	call	0x2700	; 0x2700 <nrk_led_toggle>
		printf( "Task1 counter=%u\r\n",counter );
    1060:	00 d0       	rcall	.+0      	; 0x1062 <Task1+0x70>
    1062:	00 d0       	rcall	.+0      	; 0x1064 <Task1+0x72>
    1064:	ed b7       	in	r30, 0x3d	; 61
    1066:	fe b7       	in	r31, 0x3e	; 62
    1068:	12 83       	std	Z+2, r17	; 0x02
    106a:	01 83       	std	Z+1, r16	; 0x01
    106c:	d4 83       	std	Z+4, r29	; 0x04
    106e:	c3 83       	std	Z+3, r28	; 0x03
    1070:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
		nrk_wait_until_next_period();
    1074:	0f 90       	pop	r0
    1076:	0f 90       	pop	r0
    1078:	0f 90       	pop	r0
    107a:	0f 90       	pop	r0
    107c:	0e 94 5b 26 	call	0x4cb6	; 0x4cb6 <nrk_wait_until_next_period>
		counter++;
    1080:	21 96       	adiw	r28, 0x01	; 1
    1082:	ea cf       	rjmp	.-44     	; 0x1058 <Task1+0x66>

00001084 <Task2>:
	 }
}

void Task2()
{
    1084:	0f 93       	push	r16
    1086:	1f 93       	push	r17
    1088:	cf 93       	push	r28
    108a:	df 93       	push	r29
  int16_t counter;
  printf( "Task2 PID=%u\r\n",nrk_get_pid());
    108c:	0e 94 b3 24 	call	0x4966	; 0x4966 <nrk_get_pid>
    1090:	00 d0       	rcall	.+0      	; 0x1092 <Task2+0xe>
    1092:	00 d0       	rcall	.+0      	; 0x1094 <Task2+0x10>
    1094:	ed b7       	in	r30, 0x3d	; 61
    1096:	fe b7       	in	r31, 0x3e	; 62
    1098:	31 96       	adiw	r30, 0x01	; 1
    109a:	23 e9       	ldi	r18, 0x93	; 147
    109c:	31 e0       	ldi	r19, 0x01	; 1
    109e:	ad b7       	in	r26, 0x3d	; 61
    10a0:	be b7       	in	r27, 0x3e	; 62
    10a2:	12 96       	adiw	r26, 0x02	; 2
    10a4:	3c 93       	st	X, r19
    10a6:	2e 93       	st	-X, r18
    10a8:	11 97       	sbiw	r26, 0x01	; 1
    10aa:	82 83       	std	Z+2, r24	; 0x02
    10ac:	13 82       	std	Z+3, r1	; 0x03
    10ae:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
    10b2:	c0 e0       	ldi	r28, 0x00	; 0
    10b4:	d0 e0       	ldi	r29, 0x00	; 0
    10b6:	0f 90       	pop	r0
    10b8:	0f 90       	pop	r0
    10ba:	0f 90       	pop	r0
    10bc:	0f 90       	pop	r0
  counter=0;
  while(1) {
    nrk_led_toggle(BLUE_LED);
    printf( "Task2 signed counter=%d\r\n",counter );
    10be:	02 ea       	ldi	r16, 0xA2	; 162
    10c0:	11 e0       	ldi	r17, 0x01	; 1
{
  int16_t counter;
  printf( "Task2 PID=%u\r\n",nrk_get_pid());
  counter=0;
  while(1) {
    nrk_led_toggle(BLUE_LED);
    10c2:	8f ef       	ldi	r24, 0xFF	; 255
    10c4:	90 e0       	ldi	r25, 0x00	; 0
    10c6:	0e 94 80 13 	call	0x2700	; 0x2700 <nrk_led_toggle>
    printf( "Task2 signed counter=%d\r\n",counter );
    10ca:	00 d0       	rcall	.+0      	; 0x10cc <Task2+0x48>
    10cc:	00 d0       	rcall	.+0      	; 0x10ce <Task2+0x4a>
    10ce:	ed b7       	in	r30, 0x3d	; 61
    10d0:	fe b7       	in	r31, 0x3e	; 62
    10d2:	12 83       	std	Z+2, r17	; 0x02
    10d4:	01 83       	std	Z+1, r16	; 0x01
    10d6:	d4 83       	std	Z+4, r29	; 0x04
    10d8:	c3 83       	std	Z+3, r28	; 0x03
    10da:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
    nrk_stats_display_pid(nrk_get_pid());
    10de:	0f 90       	pop	r0
    10e0:	0f 90       	pop	r0
    10e2:	0f 90       	pop	r0
    10e4:	0f 90       	pop	r0
    10e6:	0e 94 b3 24 	call	0x4966	; 0x4966 <nrk_get_pid>
    10ea:	0e 94 bf 1a 	call	0x357e	; 0x357e <nrk_stats_display_pid>
    //printf( "Task2 counter=%u\r\n",counter );
	//while(1);			//To check CBS Functionality.
    nrk_wait_until_next_period();
    10ee:	0e 94 5b 26 	call	0x4cb6	; 0x4cb6 <nrk_wait_until_next_period>
    counter--;
    10f2:	21 97       	sbiw	r28, 0x01	; 1
    10f4:	e6 cf       	rjmp	.-52     	; 0x10c2 <Task2+0x3e>

000010f6 <main>:
nrk_sem_t *semaphore3;

int
main ()
{
  nrk_setup_ports();
    10f6:	0e 94 aa 13 	call	0x2754	; 0x2754 <nrk_setup_ports>
  nrk_setup_uart(UART_BAUDRATE_115K2);
    10fa:	87 e0       	ldi	r24, 0x07	; 7
    10fc:	90 e0       	ldi	r25, 0x00	; 0
    10fe:	0e 94 22 14 	call	0x2844	; 0x2844 <nrk_setup_uart>
  
  nrk_init();
    1102:	0e 94 b1 16 	call	0x2d62	; 0x2d62 <nrk_init>
  
  nrk_led_clr(ORANGE_LED);
    1106:	80 e0       	ldi	r24, 0x00	; 0
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	0e 94 95 13 	call	0x272a	; 0x272a <nrk_led_clr>
  nrk_led_clr(BLUE_LED);
    110e:	8f ef       	ldi	r24, 0xFF	; 255
    1110:	90 e0       	ldi	r25, 0x00	; 0
    1112:	0e 94 95 13 	call	0x272a	; 0x272a <nrk_led_clr>
  nrk_led_clr(GREEN_LED);
    1116:	81 e0       	ldi	r24, 0x01	; 1
    1118:	90 e0       	ldi	r25, 0x00	; 0
    111a:	0e 94 95 13 	call	0x272a	; 0x272a <nrk_led_clr>
  nrk_led_clr(RED_LED);
    111e:	82 e0       	ldi	r24, 0x02	; 2
    1120:	90 e0       	ldi	r25, 0x00	; 0
    1122:	0e 94 95 13 	call	0x272a	; 0x272a <nrk_led_clr>
  
  nrk_time_set(0,0);
    1126:	60 e0       	ldi	r22, 0x00	; 0
    1128:	70 e0       	ldi	r23, 0x00	; 0
    112a:	80 e0       	ldi	r24, 0x00	; 0
    112c:	90 e0       	ldi	r25, 0x00	; 0
    112e:	20 e0       	ldi	r18, 0x00	; 0
    1130:	30 e0       	ldi	r19, 0x00	; 0
    1132:	40 e0       	ldi	r20, 0x00	; 0
    1134:	50 e0       	ldi	r21, 0x00	; 0
    1136:	0e 94 19 29 	call	0x5232	; 0x5232 <nrk_time_set>
  nrk_create_taskset();
    113a:	0e 94 3b 06 	call	0xc76	; 0xc76 <nrk_create_taskset>
  
  semaphore1 = nrk_sem_create(1,3);
    113e:	81 e0       	ldi	r24, 0x01	; 1
    1140:	63 e0       	ldi	r22, 0x03	; 3
    1142:	0e 94 05 22 	call	0x440a	; 0x440a <nrk_sem_create>
    1146:	90 93 16 05 	sts	0x0516, r25
    114a:	80 93 15 05 	sts	0x0515, r24
  if(semaphore1==NULL) nrk_kprintf( PSTR("Error creating sem 1\r\n" ));
    114e:	89 2b       	or	r24, r25
    1150:	21 f4       	brne	.+8      	; 0x115a <__stack+0x5b>
    1152:	80 e1       	ldi	r24, 0x10	; 16
    1154:	92 e0       	ldi	r25, 0x02	; 2
    1156:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
  
  semaphore2 = nrk_sem_create(1,5);
    115a:	81 e0       	ldi	r24, 0x01	; 1
    115c:	65 e0       	ldi	r22, 0x05	; 5
    115e:	0e 94 05 22 	call	0x440a	; 0x440a <nrk_sem_create>
    1162:	90 93 c0 05 	sts	0x05C0, r25
    1166:	80 93 bf 05 	sts	0x05BF, r24
  if(semaphore2==NULL) nrk_kprintf( PSTR("Error creating sem\r\n" ));
    116a:	89 2b       	or	r24, r25
    116c:	21 f4       	brne	.+8      	; 0x1176 <__stack+0x77>
    116e:	8b ef       	ldi	r24, 0xFB	; 251
    1170:	91 e0       	ldi	r25, 0x01	; 1
    1172:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>

   semaphore3 = nrk_sem_create(1,1);
    1176:	81 e0       	ldi	r24, 0x01	; 1
    1178:	61 e0       	ldi	r22, 0x01	; 1
    117a:	0e 94 05 22 	call	0x440a	; 0x440a <nrk_sem_create>
    117e:	90 93 e6 03 	sts	0x03E6, r25
    1182:	80 93 e5 03 	sts	0x03E5, r24
  if(semaphore3==NULL) nrk_kprintf( PSTR("Error creating sem\r\n" ));
    1186:	89 2b       	or	r24, r25
    1188:	21 f4       	brne	.+8      	; 0x1192 <__stack+0x93>
    118a:	86 ee       	ldi	r24, 0xE6	; 230
    118c:	91 e0       	ldi	r25, 0x01	; 1
    118e:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
  nrk_start();
    1192:	0e 94 52 16 	call	0x2ca4	; 0x2ca4 <nrk_start>
  
  return 0;
}
    1196:	80 e0       	ldi	r24, 0x00	; 0
    1198:	90 e0       	ldi	r25, 0x00	; 0
    119a:	08 95       	ret

0000119c <halRfSetChannel>:
void halRfSetChannel(uint8_t channel)
{
    uint16_t f;

    // Derive frequency programming from the given channel number
    f = (uint16_t) (channel - 11); // Subtract the base channel
    119c:	90 e0       	ldi	r25, 0x00	; 0
    119e:	0b 97       	sbiw	r24, 0x0b	; 11
    f = f + (f << 2);    		 // Multiply with 5, which is the channel spacing
    11a0:	9c 01       	movw	r18, r24
    11a2:	2b 59       	subi	r18, 0x9B	; 155
    11a4:	3e 4b       	sbci	r19, 0xBE	; 190
    11a6:	88 0f       	add	r24, r24
    11a8:	99 1f       	adc	r25, r25
    11aa:	88 0f       	add	r24, r24
    11ac:	99 1f       	adc	r25, r25
    f = f + 357 + 0x4000;		 // 357 is 2405-2048, 0x4000 is LOCK_THR = 1
    11ae:	28 0f       	add	r18, r24
    11b0:	39 1f       	adc	r19, r25

    // Write it to the CC2420
    DISABLE_GLOBAL_INT();
    11b2:	f8 94       	cli
    FASTSPI_SETREG(CC2420_FSCTRL, f);
    11b4:	c0 98       	cbi	0x18, 0	; 24
    11b6:	88 e1       	ldi	r24, 0x18	; 24
    11b8:	8f b9       	out	0x0f, r24	; 15
    11ba:	77 9b       	sbis	0x0e, 7	; 14
    11bc:	fe cf       	rjmp	.-4      	; 0x11ba <halRfSetChannel+0x1e>
    11be:	3f b9       	out	0x0f, r19	; 15
    11c0:	77 9b       	sbis	0x0e, 7	; 14
    11c2:	fe cf       	rjmp	.-4      	; 0x11c0 <halRfSetChannel+0x24>
    11c4:	2f b9       	out	0x0f, r18	; 15
    11c6:	77 9b       	sbis	0x0e, 7	; 14
    11c8:	fe cf       	rjmp	.-4      	; 0x11c6 <halRfSetChannel+0x2a>
    11ca:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    11cc:	78 94       	sei

} // rfSetChannel
    11ce:	08 95       	ret

000011d0 <halRfWaitForCrystalOscillator>:
    uint8_t spiStatusByte;

    // Poll the SPI status byte until the crystal oscillator is stable
    do
    {
        DISABLE_GLOBAL_INT();
    11d0:	f8 94       	cli
        FASTSPI_UPD_STATUS(spiStatusByte);
    11d2:	c0 98       	cbi	0x18, 0	; 24
    11d4:	1f b8       	out	0x0f, r1	; 15
    11d6:	77 9b       	sbis	0x0e, 7	; 14
    11d8:	fe cf       	rjmp	.-4      	; 0x11d6 <halRfWaitForCrystalOscillator+0x6>
    11da:	8f b1       	in	r24, 0x0f	; 15
    11dc:	c0 9a       	sbi	0x18, 0	; 24
        ENABLE_GLOBAL_INT();
    11de:	78 94       	sei
    }
    while (!(spiStatusByte & (BM(CC2420_XOSC16M_STABLE))));
    11e0:	86 ff       	sbrs	r24, 6
    11e2:	f6 cf       	rjmp	.-20     	; 0x11d0 <halRfWaitForCrystalOscillator>

} // halRfWaitForCrystalOscillator
    11e4:	08 95       	ret

000011e6 <rf_power_down>:
uint8_t tx_ctr[4];
uint8_t rx_ctr[4];

void rf_power_down()
{
    DISABLE_GLOBAL_INT();
    11e6:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCOFF);
    11e8:	c0 98       	cbi	0x18, 0	; 24
    11ea:	87 e0       	ldi	r24, 0x07	; 7
    11ec:	8f b9       	out	0x0f, r24	; 15
    11ee:	77 9b       	sbis	0x0e, 7	; 14
    11f0:	fe cf       	rjmp	.-4      	; 0x11ee <rf_power_down+0x8>
    11f2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    11f4:	c0 98       	cbi	0x18, 0	; 24
    11f6:	86 e0       	ldi	r24, 0x06	; 6
    11f8:	8f b9       	out	0x0f, r24	; 15
    11fa:	77 9b       	sbis	0x0e, 7	; 14
    11fc:	fe cf       	rjmp	.-4      	; 0x11fa <rf_power_down+0x14>
    11fe:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1200:	78 94       	sei
}
    1202:	08 95       	ret

00001204 <rf_security_last_pkt_status>:

// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
    return last_pkt_encrypted;
}
    1204:	80 91 99 07 	lds	r24, 0x0799
    1208:	08 95       	ret

0000120a <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
    120a:	dc 01       	movw	r26, r24
    uint8_t n;
// CTR counter value
    FASTSPI_WRITE_RAM(&counter[0],(CC2420RAM_TXNONCE+9),2,n);
    120c:	c0 98       	cbi	0x18, 0	; 24
    120e:	89 ec       	ldi	r24, 0xC9	; 201
    1210:	8f b9       	out	0x0f, r24	; 15
    1212:	77 9b       	sbis	0x0e, 7	; 14
    1214:	fe cf       	rjmp	.-4      	; 0x1212 <rf_security_set_ctr_counter+0x8>
    1216:	80 e8       	ldi	r24, 0x80	; 128
    1218:	8f b9       	out	0x0f, r24	; 15
    121a:	77 9b       	sbis	0x0e, 7	; 14
    121c:	fe cf       	rjmp	.-4      	; 0x121a <rf_security_set_ctr_counter+0x10>
    121e:	92 e0       	ldi	r25, 0x02	; 2
    1220:	91 50       	subi	r25, 0x01	; 1
    1222:	fd 01       	movw	r30, r26
    1224:	e9 0f       	add	r30, r25
    1226:	f1 1d       	adc	r31, r1
    1228:	80 81       	ld	r24, Z
    122a:	8f b9       	out	0x0f, r24	; 15
    122c:	77 9b       	sbis	0x0e, 7	; 14
    122e:	fe cf       	rjmp	.-4      	; 0x122c <rf_security_set_ctr_counter+0x22>
    1230:	99 23       	and	r25, r25
    1232:	b1 f7       	brne	.-20     	; 0x1220 <rf_security_set_ctr_counter+0x16>
    1234:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM(&counter[2],(CC2420RAM_TXNONCE+11),2,n);
    1236:	c0 98       	cbi	0x18, 0	; 24
    1238:	8b ec       	ldi	r24, 0xCB	; 203
    123a:	8f b9       	out	0x0f, r24	; 15
    123c:	77 9b       	sbis	0x0e, 7	; 14
    123e:	fe cf       	rjmp	.-4      	; 0x123c <rf_security_set_ctr_counter+0x32>
    1240:	80 e8       	ldi	r24, 0x80	; 128
    1242:	8f b9       	out	0x0f, r24	; 15
    1244:	77 9b       	sbis	0x0e, 7	; 14
    1246:	fe cf       	rjmp	.-4      	; 0x1244 <rf_security_set_ctr_counter+0x3a>
    1248:	92 e0       	ldi	r25, 0x02	; 2
    124a:	91 50       	subi	r25, 0x01	; 1
    124c:	fd 01       	movw	r30, r26
    124e:	e9 0f       	add	r30, r25
    1250:	f1 1d       	adc	r31, r1
    1252:	82 81       	ldd	r24, Z+2	; 0x02
    1254:	8f b9       	out	0x0f, r24	; 15
    1256:	77 9b       	sbis	0x0e, 7	; 14
    1258:	fe cf       	rjmp	.-4      	; 0x1256 <rf_security_set_ctr_counter+0x4c>
    125a:	99 23       	and	r25, r25
    125c:	b1 f7       	brne	.-20     	; 0x124a <rf_security_set_ctr_counter+0x40>
    125e:	c0 9a       	sbi	0x18, 0	; 24
    tx_ctr[0]=counter[0];
    1260:	8c 91       	ld	r24, X
    1262:	80 93 9a 07 	sts	0x079A, r24
    tx_ctr[1]=counter[1];
    1266:	11 96       	adiw	r26, 0x01	; 1
    1268:	8c 91       	ld	r24, X
    126a:	11 97       	sbiw	r26, 0x01	; 1
    126c:	80 93 9b 07 	sts	0x079B, r24
    tx_ctr[2]=counter[2];
    1270:	12 96       	adiw	r26, 0x02	; 2
    1272:	8c 91       	ld	r24, X
    1274:	12 97       	sbiw	r26, 0x02	; 2
    1276:	80 93 9c 07 	sts	0x079C, r24
    tx_ctr[3]=counter[3];
    127a:	13 96       	adiw	r26, 0x03	; 3
    127c:	8c 91       	ld	r24, X
    127e:	80 93 9d 07 	sts	0x079D, r24
}
    1282:	08 95       	ret

00001284 <rf_security_enable>:
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
}

void rf_security_enable(uint8_t *key)
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x0306); // Enable CTR encryption with key 0
    1284:	c0 98       	cbi	0x18, 0	; 24
    1286:	89 e1       	ldi	r24, 0x19	; 25
    1288:	8f b9       	out	0x0f, r24	; 15
    128a:	77 9b       	sbis	0x0e, 7	; 14
    128c:	fe cf       	rjmp	.-4      	; 0x128a <rf_security_enable+0x6>
    128e:	83 e0       	ldi	r24, 0x03	; 3
    1290:	8f b9       	out	0x0f, r24	; 15
    1292:	77 9b       	sbis	0x0e, 7	; 14
    1294:	fe cf       	rjmp	.-4      	; 0x1292 <rf_security_enable+0xe>
    1296:	86 e0       	ldi	r24, 0x06	; 6
    1298:	8f b9       	out	0x0f, r24	; 15
    129a:	77 9b       	sbis	0x0e, 7	; 14
    129c:	fe cf       	rjmp	.-4      	; 0x129a <rf_security_enable+0x16>
    129e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL1, 0x0e0e); // Encrypt / Decrypt 18 bytes into header
    12a0:	c0 98       	cbi	0x18, 0	; 24
    12a2:	8a e1       	ldi	r24, 0x1A	; 26
    12a4:	8f b9       	out	0x0f, r24	; 15
    12a6:	77 9b       	sbis	0x0e, 7	; 14
    12a8:	fe cf       	rjmp	.-4      	; 0x12a6 <rf_security_enable+0x22>
    12aa:	8e e0       	ldi	r24, 0x0E	; 14
    12ac:	8f b9       	out	0x0f, r24	; 15
    12ae:	77 9b       	sbis	0x0e, 7	; 14
    12b0:	fe cf       	rjmp	.-4      	; 0x12ae <rf_security_enable+0x2a>
    12b2:	8e e0       	ldi	r24, 0x0E	; 14
    12b4:	8f b9       	out	0x0f, r24	; 15
    12b6:	77 9b       	sbis	0x0e, 7	; 14
    12b8:	fe cf       	rjmp	.-4      	; 0x12b6 <rf_security_enable+0x32>
    12ba:	c0 9a       	sbi	0x18, 0	; 24

    security_enable=1;
    12bc:	81 e0       	ldi	r24, 0x01	; 1
    12be:	80 93 8a 07 	sts	0x078A, r24
}
    12c2:	08 95       	ret

000012c4 <rf_security_disable>:



void rf_security_disable()
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security enable"
    12c4:	c0 98       	cbi	0x18, 0	; 24
    12c6:	89 e1       	ldi	r24, 0x19	; 25
    12c8:	8f b9       	out	0x0f, r24	; 15
    12ca:	77 9b       	sbis	0x0e, 7	; 14
    12cc:	fe cf       	rjmp	.-4      	; 0x12ca <rf_security_disable+0x6>
    12ce:	81 e0       	ldi	r24, 0x01	; 1
    12d0:	8f b9       	out	0x0f, r24	; 15
    12d2:	77 9b       	sbis	0x0e, 7	; 14
    12d4:	fe cf       	rjmp	.-4      	; 0x12d2 <rf_security_disable+0xe>
    12d6:	84 ec       	ldi	r24, 0xC4	; 196
    12d8:	8f b9       	out	0x0f, r24	; 15
    12da:	77 9b       	sbis	0x0e, 7	; 14
    12dc:	fe cf       	rjmp	.-4      	; 0x12da <rf_security_disable+0x16>
    12de:	c0 9a       	sbi	0x18, 0	; 24
    security_enable=0;
    12e0:	10 92 8a 07 	sts	0x078A, r1
}
    12e4:	08 95       	ret

000012e6 <rf_get_sem>:
volatile uint8_t rx_ready;
//-------------------------------------------------------------------------------------------------------
nrk_sem_t* rf_get_sem()
{
    return radio_sem;
}
    12e6:	80 91 88 07 	lds	r24, 0x0788
    12ea:	90 91 89 07 	lds	r25, 0x0789
    12ee:	08 95       	ret

000012f0 <rf_tx_power>:
    //tmp=0x5070;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    tmp=0xA0E0;
    tmp=tmp | (pwr&0x1F);
    12f0:	28 2f       	mov	r18, r24
    12f2:	30 e0       	ldi	r19, 0x00	; 0
    12f4:	2f 71       	andi	r18, 0x1F	; 31
    12f6:	30 70       	andi	r19, 0x00	; 0
    12f8:	20 6e       	ori	r18, 0xE0	; 224
    12fa:	30 6a       	ori	r19, 0xA0	; 160
    FASTSPI_SETREG(CC2420_TXCTRL, tmp);   // Set the FIFOP threshold to maximum
    12fc:	c0 98       	cbi	0x18, 0	; 24
    12fe:	85 e1       	ldi	r24, 0x15	; 21
    1300:	8f b9       	out	0x0f, r24	; 15
    1302:	77 9b       	sbis	0x0e, 7	; 14
    1304:	fe cf       	rjmp	.-4      	; 0x1302 <rf_tx_power+0x12>
    1306:	3f b9       	out	0x0f, r19	; 15
    1308:	77 9b       	sbis	0x0e, 7	; 14
    130a:	fe cf       	rjmp	.-4      	; 0x1308 <rf_tx_power+0x18>
    130c:	2f b9       	out	0x0f, r18	; 15
    130e:	77 9b       	sbis	0x0e, 7	; 14
    1310:	fe cf       	rjmp	.-4      	; 0x130e <rf_tx_power+0x1e>
    1312:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1314:	08 95       	ret

00001316 <rf_addr_decode_enable>:
}


void rf_addr_decode_enable()
{
    mdmctrl0 |= 0x0800;
    1316:	20 91 8b 07 	lds	r18, 0x078B
    131a:	30 91 8c 07 	lds	r19, 0x078C
    131e:	38 60       	ori	r19, 0x08	; 8
    1320:	30 93 8c 07 	sts	0x078C, r19
    1324:	20 93 8b 07 	sts	0x078B, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1328:	c0 98       	cbi	0x18, 0	; 24
    132a:	81 e1       	ldi	r24, 0x11	; 17
    132c:	8f b9       	out	0x0f, r24	; 15
    132e:	77 9b       	sbis	0x0e, 7	; 14
    1330:	fe cf       	rjmp	.-4      	; 0x132e <rf_addr_decode_enable+0x18>
    1332:	3f b9       	out	0x0f, r19	; 15
    1334:	77 9b       	sbis	0x0e, 7	; 14
    1336:	fe cf       	rjmp	.-4      	; 0x1334 <rf_addr_decode_enable+0x1e>
    1338:	2f b9       	out	0x0f, r18	; 15
    133a:	77 9b       	sbis	0x0e, 7	; 14
    133c:	fe cf       	rjmp	.-4      	; 0x133a <rf_addr_decode_enable+0x24>
    133e:	c0 9a       	sbi	0x18, 0	; 24
}
    1340:	08 95       	ret

00001342 <rf_addr_decode_disable>:

void rf_addr_decode_disable()
{
    mdmctrl0 &= (~0x0800);
    1342:	20 91 8b 07 	lds	r18, 0x078B
    1346:	30 91 8c 07 	lds	r19, 0x078C
    134a:	37 7f       	andi	r19, 0xF7	; 247
    134c:	30 93 8c 07 	sts	0x078C, r19
    1350:	20 93 8b 07 	sts	0x078B, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1354:	c0 98       	cbi	0x18, 0	; 24
    1356:	81 e1       	ldi	r24, 0x11	; 17
    1358:	8f b9       	out	0x0f, r24	; 15
    135a:	77 9b       	sbis	0x0e, 7	; 14
    135c:	fe cf       	rjmp	.-4      	; 0x135a <rf_addr_decode_disable+0x18>
    135e:	3f b9       	out	0x0f, r19	; 15
    1360:	77 9b       	sbis	0x0e, 7	; 14
    1362:	fe cf       	rjmp	.-4      	; 0x1360 <rf_addr_decode_disable+0x1e>
    1364:	2f b9       	out	0x0f, r18	; 15
    1366:	77 9b       	sbis	0x0e, 7	; 14
    1368:	fe cf       	rjmp	.-4      	; 0x1366 <rf_addr_decode_disable+0x24>
    136a:	c0 9a       	sbi	0x18, 0	; 24
}
    136c:	08 95       	ret

0000136e <rf_auto_ack_enable>:


void rf_auto_ack_enable()
{
    auto_ack_enable=1;
    136e:	81 e0       	ldi	r24, 0x01	; 1
    1370:	80 93 98 07 	sts	0x0798, r24
    mdmctrl0 |= 0x0010;
    1374:	20 91 8b 07 	lds	r18, 0x078B
    1378:	30 91 8c 07 	lds	r19, 0x078C
    137c:	20 61       	ori	r18, 0x10	; 16
    137e:	30 93 8c 07 	sts	0x078C, r19
    1382:	20 93 8b 07 	sts	0x078B, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1386:	c0 98       	cbi	0x18, 0	; 24
    1388:	81 e1       	ldi	r24, 0x11	; 17
    138a:	8f b9       	out	0x0f, r24	; 15
    138c:	77 9b       	sbis	0x0e, 7	; 14
    138e:	fe cf       	rjmp	.-4      	; 0x138c <rf_auto_ack_enable+0x1e>
    1390:	3f b9       	out	0x0f, r19	; 15
    1392:	77 9b       	sbis	0x0e, 7	; 14
    1394:	fe cf       	rjmp	.-4      	; 0x1392 <rf_auto_ack_enable+0x24>
    1396:	2f b9       	out	0x0f, r18	; 15
    1398:	77 9b       	sbis	0x0e, 7	; 14
    139a:	fe cf       	rjmp	.-4      	; 0x1398 <rf_auto_ack_enable+0x2a>
    139c:	c0 9a       	sbi	0x18, 0	; 24
}
    139e:	08 95       	ret

000013a0 <rf_auto_ack_disable>:

void rf_auto_ack_disable()
{
    auto_ack_enable=0;
    13a0:	10 92 98 07 	sts	0x0798, r1
    mdmctrl0 &= (~0x0010);
    13a4:	20 91 8b 07 	lds	r18, 0x078B
    13a8:	30 91 8c 07 	lds	r19, 0x078C
    13ac:	2f 7e       	andi	r18, 0xEF	; 239
    13ae:	30 93 8c 07 	sts	0x078C, r19
    13b2:	20 93 8b 07 	sts	0x078B, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    13b6:	c0 98       	cbi	0x18, 0	; 24
    13b8:	81 e1       	ldi	r24, 0x11	; 17
    13ba:	8f b9       	out	0x0f, r24	; 15
    13bc:	77 9b       	sbis	0x0e, 7	; 14
    13be:	fe cf       	rjmp	.-4      	; 0x13bc <rf_auto_ack_disable+0x1c>
    13c0:	3f b9       	out	0x0f, r19	; 15
    13c2:	77 9b       	sbis	0x0e, 7	; 14
    13c4:	fe cf       	rjmp	.-4      	; 0x13c2 <rf_auto_ack_disable+0x22>
    13c6:	2f b9       	out	0x0f, r18	; 15
    13c8:	77 9b       	sbis	0x0e, 7	; 14
    13ca:	fe cf       	rjmp	.-4      	; 0x13c8 <rf_auto_ack_disable+0x28>
    13cc:	c0 9a       	sbi	0x18, 0	; 24
}
    13ce:	08 95       	ret

000013d0 <rf_rx_on>:
void rf_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    13d0:	81 e0       	ldi	r24, 0x01	; 1
    13d2:	80 93 95 07 	sts	0x0795, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    13d6:	c0 98       	cbi	0x18, 0	; 24
    13d8:	83 e0       	ldi	r24, 0x03	; 3
    13da:	8f b9       	out	0x0f, r24	; 15
    13dc:	77 9b       	sbis	0x0e, 7	; 14
    13de:	fe cf       	rjmp	.-4      	; 0x13dc <rf_rx_on+0xc>
    13e0:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    13e2:	c0 98       	cbi	0x18, 0	; 24
    13e4:	88 e0       	ldi	r24, 0x08	; 8
    13e6:	8f b9       	out	0x0f, r24	; 15
    13e8:	77 9b       	sbis	0x0e, 7	; 14
    13ea:	fe cf       	rjmp	.-4      	; 0x13e8 <rf_rx_on+0x18>
    13ec:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    13ee:	10 92 9e 07 	sts	0x079E, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	ENABLE_FIFOP_INT();
} // rf_rx_on()
    13f2:	08 95       	ret

000013f4 <rf_polling_rx_on>:
void rf_polling_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    13f4:	81 e0       	ldi	r24, 0x01	; 1
    13f6:	80 93 95 07 	sts	0x0795, r24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    13fa:	c0 98       	cbi	0x18, 0	; 24
    13fc:	83 e0       	ldi	r24, 0x03	; 3
    13fe:	8f b9       	out	0x0f, r24	; 15
    1400:	77 9b       	sbis	0x0e, 7	; 14
    1402:	fe cf       	rjmp	.-4      	; 0x1400 <rf_polling_rx_on+0xc>
    1404:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1406:	c0 98       	cbi	0x18, 0	; 24
    1408:	88 e0       	ldi	r24, 0x08	; 8
    140a:	8f b9       	out	0x0f, r24	; 15
    140c:	77 9b       	sbis	0x0e, 7	; 14
    140e:	fe cf       	rjmp	.-4      	; 0x140c <rf_polling_rx_on+0x18>
    1410:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    1412:	10 92 9e 07 	sts	0x079E, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
} // rf_rx_on()
    1416:	08 95       	ret

00001418 <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    // XXX
    //SET_VREG_INACTIVE();
    rfSettings.receiveOn = FALSE;
    1418:	10 92 95 07 	sts	0x0795, r1
    FASTSPI_STROBE(CC2420_SRFOFF);
    141c:	c0 98       	cbi	0x18, 0	; 24
    141e:	86 e0       	ldi	r24, 0x06	; 6
    1420:	8f b9       	out	0x0f, r24	; 15
    1422:	77 9b       	sbis	0x0e, 7	; 14
    1424:	fe cf       	rjmp	.-4      	; 0x1422 <rf_rx_off+0xa>
    1426:	c0 9a       	sbi	0x18, 0	; 24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    rx_ready=0;
    1428:	10 92 9e 07 	sts	0x079E, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	DISABLE_FIFOP_INT();
} // rf_rx_off()
    142c:	08 95       	ret

0000142e <rf_busy>:

}

uint8_t rf_busy()
{
    return SFD_IS_1;
    142e:	80 b3       	in	r24, 0x10	; 16
    1430:	90 e0       	ldi	r25, 0x00	; 0
    1432:	24 e0       	ldi	r18, 0x04	; 4
    1434:	96 95       	lsr	r25
    1436:	87 95       	ror	r24
    1438:	2a 95       	dec	r18
    143a:	e1 f7       	brne	.-8      	; 0x1434 <rf_busy+0x6>
}
    143c:	81 70       	andi	r24, 0x01	; 1
    143e:	08 95       	ret

00001440 <rf_rx_check_fifop>:

uint8_t rf_rx_check_fifop()
{
    return FIFOP_IS_1;
    1440:	81 b1       	in	r24, 0x01	; 1
    1442:	90 e0       	ldi	r25, 0x00	; 0
    1444:	36 e0       	ldi	r19, 0x06	; 6
    1446:	96 95       	lsr	r25
    1448:	87 95       	ror	r24
    144a:	3a 95       	dec	r19
    144c:	e1 f7       	brne	.-8      	; 0x1446 <rf_rx_check_fifop+0x6>
}
    144e:	81 70       	andi	r24, 0x01	; 1
    1450:	08 95       	ret

00001452 <rf_rx_check_sfd>:


uint8_t rf_rx_check_sfd()
{
    return SFD_IS_1;
    1452:	80 b3       	in	r24, 0x10	; 16
    1454:	90 e0       	ldi	r25, 0x00	; 0
    1456:	44 e0       	ldi	r20, 0x04	; 4
    1458:	96 95       	lsr	r25
    145a:	87 95       	ror	r24
    145c:	4a 95       	dec	r20
    145e:	e1 f7       	brne	.-8      	; 0x1458 <rf_rx_check_sfd+0x6>
}
    1460:	81 70       	andi	r24, 0x01	; 1
    1462:	08 95       	ret

00001464 <rf_polling_rx_packet>:
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
{
    1464:	df 93       	push	r29
    1466:	cf 93       	push	r28
    1468:	00 d0       	rcall	.+0      	; 0x146a <rf_polling_rx_packet+0x6>
    146a:	00 d0       	rcall	.+0      	; 0x146c <rf_polling_rx_packet+0x8>
    146c:	0f 92       	push	r0
    146e:	cd b7       	in	r28, 0x3d	; 61
    1470:	de b7       	in	r29, 0x3e	; 62

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    if(FIFOP_IS_1 )
    1472:	0e 99       	sbic	0x01, 6	; 1
    1474:	02 c0       	rjmp	.+4      	; 0x147a <rf_polling_rx_packet+0x16>
    1476:	80 e0       	ldi	r24, 0x00	; 0
    1478:	d1 c1       	rjmp	.+930    	; 0x181c <rf_polling_rx_packet+0x3b8>
        uint16_t frameControlField;
        int8_t length;
        uint8_t pFooter[2];
        uint8_t checksum,rx_checksum,i;

        last_pkt_encrypted=0;
    147a:	10 92 99 07 	sts	0x0799, r1

//	while(!SFD_IS_1);
//  XXX Need to make sure SFD has gone down to be sure packet finished!
//	while(SFD_IS_1);
        // Clean up and exit in case of FIFO overflow, which is indicated by FIFOP = 1 and FIFO = 0
        if((FIFOP_IS_1) && (!(FIFO_IS_1)))
    147e:	0e 9b       	sbis	0x01, 6	; 1
    1480:	1a c0       	rjmp	.+52     	; 0x14b6 <rf_polling_rx_packet+0x52>
    1482:	b7 99       	sbic	0x16, 7	; 22
    1484:	18 c0       	rjmp	.+48     	; 0x14b6 <rf_polling_rx_packet+0x52>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1486:	c0 98       	cbi	0x18, 0	; 24
    1488:	8f e7       	ldi	r24, 0x7F	; 127
    148a:	8f b9       	out	0x0f, r24	; 15
    148c:	77 9b       	sbis	0x0e, 7	; 14
    148e:	fe cf       	rjmp	.-4      	; 0x148c <rf_polling_rx_packet+0x28>
    1490:	1f b8       	out	0x0f, r1	; 15
    1492:	77 9b       	sbis	0x0e, 7	; 14
    1494:	fe cf       	rjmp	.-4      	; 0x1492 <rf_polling_rx_packet+0x2e>
    1496:	8f b1       	in	r24, 0x0f	; 15
    1498:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    149a:	c0 98       	cbi	0x18, 0	; 24
    149c:	88 e0       	ldi	r24, 0x08	; 8
    149e:	8f b9       	out	0x0f, r24	; 15
    14a0:	77 9b       	sbis	0x0e, 7	; 14
    14a2:	fe cf       	rjmp	.-4      	; 0x14a0 <rf_polling_rx_packet+0x3c>
    14a4:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    14a6:	c0 98       	cbi	0x18, 0	; 24
    14a8:	88 e0       	ldi	r24, 0x08	; 8
    14aa:	8f b9       	out	0x0f, r24	; 15
    14ac:	77 9b       	sbis	0x0e, 7	; 14
    14ae:	fe cf       	rjmp	.-4      	; 0x14ac <rf_polling_rx_packet+0x48>
    14b0:	c0 9a       	sbi	0x18, 0	; 24
    14b2:	8f ef       	ldi	r24, 0xFF	; 255
    14b4:	b3 c1       	rjmp	.+870    	; 0x181c <rf_polling_rx_packet+0x3b8>
#endif
            return -1;
        }

        // Payload length
        FASTSPI_READ_FIFO_BYTE(length);
    14b6:	c0 98       	cbi	0x18, 0	; 24
    14b8:	8f e7       	ldi	r24, 0x7F	; 127
    14ba:	8f b9       	out	0x0f, r24	; 15
    14bc:	77 9b       	sbis	0x0e, 7	; 14
    14be:	fe cf       	rjmp	.-4      	; 0x14bc <rf_polling_rx_packet+0x58>
    14c0:	1f b8       	out	0x0f, r1	; 15
    14c2:	77 9b       	sbis	0x0e, 7	; 14
    14c4:	fe cf       	rjmp	.-4      	; 0x14c2 <rf_polling_rx_packet+0x5e>
    14c6:	4f b1       	in	r20, 0x0f	; 15
    14c8:	c0 9a       	sbi	0x18, 0	; 24
        length &= RF_LENGTH_MASK; // Ignore MSB
    14ca:	4f 77       	andi	r20, 0x7F	; 127
        // Ignore the packet if the length is too short
        if(length<=0)
    14cc:	c1 f4       	brne	.+48     	; 0x14fe <rf_polling_rx_packet+0x9a>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    14ce:	c0 98       	cbi	0x18, 0	; 24
    14d0:	8f e7       	ldi	r24, 0x7F	; 127
    14d2:	8f b9       	out	0x0f, r24	; 15
    14d4:	77 9b       	sbis	0x0e, 7	; 14
    14d6:	fe cf       	rjmp	.-4      	; 0x14d4 <rf_polling_rx_packet+0x70>
    14d8:	1f b8       	out	0x0f, r1	; 15
    14da:	77 9b       	sbis	0x0e, 7	; 14
    14dc:	fe cf       	rjmp	.-4      	; 0x14da <rf_polling_rx_packet+0x76>
    14de:	8f b1       	in	r24, 0x0f	; 15
    14e0:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    14e2:	c0 98       	cbi	0x18, 0	; 24
    14e4:	88 e0       	ldi	r24, 0x08	; 8
    14e6:	8f b9       	out	0x0f, r24	; 15
    14e8:	77 9b       	sbis	0x0e, 7	; 14
    14ea:	fe cf       	rjmp	.-4      	; 0x14e8 <rf_polling_rx_packet+0x84>
    14ec:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    14ee:	c0 98       	cbi	0x18, 0	; 24
    14f0:	88 e0       	ldi	r24, 0x08	; 8
    14f2:	8f b9       	out	0x0f, r24	; 15
    14f4:	77 9b       	sbis	0x0e, 7	; 14
    14f6:	fe cf       	rjmp	.-4      	; 0x14f4 <rf_polling_rx_packet+0x90>
    14f8:	c0 9a       	sbi	0x18, 0	; 24
    14fa:	8e ef       	ldi	r24, 0xFE	; 254
    14fc:	8f c1       	rjmp	.+798    	; 0x181c <rf_polling_rx_packet+0x3b8>
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -2;
        }
        if (length < (RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD)/*RF_ACK_PACKET_SIZE*/ || (length-RF_PACKET_OVERHEAD_SIZE)> rfSettings.pRxInfo->max_length)
    14fe:	4c 30       	cpi	r20, 0x0C	; 12
    1500:	8c f0       	brlt	.+34     	; 0x1524 <rf_polling_rx_packet+0xc0>
    1502:	e0 91 8d 07 	lds	r30, 0x078D
    1506:	f0 91 8e 07 	lds	r31, 0x078E
    150a:	24 2f       	mov	r18, r20
    150c:	33 27       	eor	r19, r19
    150e:	27 fd       	sbrc	r18, 7
    1510:	30 95       	com	r19
    1512:	2b 50       	subi	r18, 0x0B	; 11
    1514:	30 40       	sbci	r19, 0x00	; 0
    1516:	84 81       	ldd	r24, Z+4	; 0x04
    1518:	99 27       	eor	r25, r25
    151a:	87 fd       	sbrc	r24, 7
    151c:	90 95       	com	r25
    151e:	82 17       	cp	r24, r18
    1520:	93 07       	cpc	r25, r19
    1522:	7c f5       	brge	.+94     	; 0x1582 <rf_polling_rx_packet+0x11e>
        {
            FASTSPI_READ_FIFO_GARBAGE(length);
    1524:	c0 98       	cbi	0x18, 0	; 24
    1526:	8f e7       	ldi	r24, 0x7F	; 127
    1528:	8f b9       	out	0x0f, r24	; 15
    152a:	77 9b       	sbis	0x0e, 7	; 14
    152c:	fe cf       	rjmp	.-4      	; 0x152a <rf_polling_rx_packet+0xc6>
    152e:	50 e0       	ldi	r21, 0x00	; 0
    1530:	24 2f       	mov	r18, r20
    1532:	33 27       	eor	r19, r19
    1534:	27 fd       	sbrc	r18, 7
    1536:	30 95       	com	r19
    1538:	04 c0       	rjmp	.+8      	; 0x1542 <rf_polling_rx_packet+0xde>
    153a:	1f b8       	out	0x0f, r1	; 15
    153c:	77 9b       	sbis	0x0e, 7	; 14
    153e:	fe cf       	rjmp	.-4      	; 0x153c <rf_polling_rx_packet+0xd8>
    1540:	5f 5f       	subi	r21, 0xFF	; 255
    1542:	85 2f       	mov	r24, r21
    1544:	90 e0       	ldi	r25, 0x00	; 0
    1546:	82 17       	cp	r24, r18
    1548:	93 07       	cpc	r25, r19
    154a:	14 f4       	brge	.+4      	; 0x1550 <rf_polling_rx_packet+0xec>
    154c:	b7 99       	sbic	0x16, 7	; 22
    154e:	f5 cf       	rjmp	.-22     	; 0x153a <rf_polling_rx_packet+0xd6>
    1550:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_BYTE(tmp);
    1552:	c0 98       	cbi	0x18, 0	; 24
    1554:	8f e7       	ldi	r24, 0x7F	; 127
    1556:	8f b9       	out	0x0f, r24	; 15
    1558:	77 9b       	sbis	0x0e, 7	; 14
    155a:	fe cf       	rjmp	.-4      	; 0x1558 <rf_polling_rx_packet+0xf4>
    155c:	1f b8       	out	0x0f, r1	; 15
    155e:	77 9b       	sbis	0x0e, 7	; 14
    1560:	fe cf       	rjmp	.-4      	; 0x155e <rf_polling_rx_packet+0xfa>
    1562:	8f b1       	in	r24, 0x0f	; 15
    1564:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1566:	c0 98       	cbi	0x18, 0	; 24
    1568:	88 e0       	ldi	r24, 0x08	; 8
    156a:	8f b9       	out	0x0f, r24	; 15
    156c:	77 9b       	sbis	0x0e, 7	; 14
    156e:	fe cf       	rjmp	.-4      	; 0x156c <rf_polling_rx_packet+0x108>
    1570:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1572:	c0 98       	cbi	0x18, 0	; 24
    1574:	88 e0       	ldi	r24, 0x08	; 8
    1576:	8f b9       	out	0x0f, r24	; 15
    1578:	77 9b       	sbis	0x0e, 7	; 14
    157a:	fe cf       	rjmp	.-4      	; 0x1578 <rf_polling_rx_packet+0x114>
    157c:	c0 9a       	sbi	0x18, 0	; 24
    157e:	8d ef       	ldi	r24, 0xFD	; 253
    1580:	4d c1       	rjmp	.+666    	; 0x181c <rf_polling_rx_packet+0x3b8>
            // Otherwise, if the length is valid, then proceed with the rest of the packet
        }
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
    1582:	e0 91 8d 07 	lds	r30, 0x078D
    1586:	f0 91 8e 07 	lds	r31, 0x078E
    158a:	4c 50       	subi	r20, 0x0C	; 12
    158c:	43 83       	std	Z+3, r20	; 0x03
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    158e:	c0 98       	cbi	0x18, 0	; 24
    1590:	8f e7       	ldi	r24, 0x7F	; 127
    1592:	8f b9       	out	0x0f, r24	; 15
    1594:	77 9b       	sbis	0x0e, 7	; 14
    1596:	fe cf       	rjmp	.-4      	; 0x1594 <rf_polling_rx_packet+0x130>
    1598:	fe 01       	movw	r30, r28
    159a:	32 96       	adiw	r30, 0x02	; 2
    159c:	9f 01       	movw	r18, r30
    159e:	2e 5f       	subi	r18, 0xFE	; 254
    15a0:	3f 4f       	sbci	r19, 0xFF	; 255
    15a2:	1f b8       	out	0x0f, r1	; 15
    15a4:	77 9b       	sbis	0x0e, 7	; 14
    15a6:	fe cf       	rjmp	.-4      	; 0x15a4 <rf_polling_rx_packet+0x140>
    15a8:	8f b1       	in	r24, 0x0f	; 15
    15aa:	81 93       	st	Z+, r24
    15ac:	e2 17       	cp	r30, r18
    15ae:	f3 07       	cpc	r31, r19
    15b0:	c1 f7       	brne	.-16     	; 0x15a2 <rf_polling_rx_packet+0x13e>
    15b2:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->ackRequest = !!(frameControlField & RF_FCF_ACK_BM);
    15b4:	e0 91 8d 07 	lds	r30, 0x078D
    15b8:	f0 91 8e 07 	lds	r31, 0x078E
    15bc:	8a 81       	ldd	r24, Y+2	; 0x02
    15be:	9b 81       	ldd	r25, Y+3	; 0x03
    15c0:	55 e0       	ldi	r21, 0x05	; 5
    15c2:	96 95       	lsr	r25
    15c4:	87 95       	ror	r24
    15c6:	5a 95       	dec	r21
    15c8:	e1 f7       	brne	.-8      	; 0x15c2 <rf_polling_rx_packet+0x15e>
    15ca:	81 70       	andi	r24, 0x01	; 1
    15cc:	87 83       	std	Z+7, r24	; 0x07
            FASTSPI_READ_FIFO_BYTE(rfSettings.pRxInfo->seqNumber);
    15ce:	c0 98       	cbi	0x18, 0	; 24
    15d0:	8f e7       	ldi	r24, 0x7F	; 127
    15d2:	8f b9       	out	0x0f, r24	; 15
    15d4:	77 9b       	sbis	0x0e, 7	; 14
    15d6:	fe cf       	rjmp	.-4      	; 0x15d4 <rf_polling_rx_packet+0x170>
    15d8:	1f b8       	out	0x0f, r1	; 15
    15da:	77 9b       	sbis	0x0e, 7	; 14
    15dc:	fe cf       	rjmp	.-4      	; 0x15da <rf_polling_rx_packet+0x176>
    15de:	e0 91 8d 07 	lds	r30, 0x078D
    15e2:	f0 91 8e 07 	lds	r31, 0x078E
    15e6:	8f b1       	in	r24, 0x0f	; 15
    15e8:	80 83       	st	Z, r24
    15ea:	c0 9a       	sbi	0x18, 0	; 24

            		// Receive the rest of the packet
            		} else {
            */
            // Skip the destination PAN and address (that's taken care of by harware address recognition!)
            FASTSPI_READ_FIFO_GARBAGE(4);
    15ec:	c0 98       	cbi	0x18, 0	; 24
    15ee:	8f e7       	ldi	r24, 0x7F	; 127
    15f0:	8f b9       	out	0x0f, r24	; 15
    15f2:	77 9b       	sbis	0x0e, 7	; 14
    15f4:	fe cf       	rjmp	.-4      	; 0x15f2 <rf_polling_rx_packet+0x18e>
    15f6:	80 e0       	ldi	r24, 0x00	; 0
    15f8:	06 c0       	rjmp	.+12     	; 0x1606 <rf_polling_rx_packet+0x1a2>
    15fa:	1f b8       	out	0x0f, r1	; 15
    15fc:	77 9b       	sbis	0x0e, 7	; 14
    15fe:	fe cf       	rjmp	.-4      	; 0x15fc <rf_polling_rx_packet+0x198>
    1600:	8f 5f       	subi	r24, 0xFF	; 255
    1602:	84 30       	cpi	r24, 0x04	; 4
    1604:	11 f0       	breq	.+4      	; 0x160a <rf_polling_rx_packet+0x1a6>
    1606:	b7 99       	sbic	0x16, 7	; 22
    1608:	f8 cf       	rjmp	.-16     	; 0x15fa <rf_polling_rx_packet+0x196>
    160a:	c0 9a       	sbi	0x18, 0	; 24

            // Read the source address
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rfSettings.pRxInfo->srcAddr, 2);
    160c:	c0 98       	cbi	0x18, 0	; 24
    160e:	8f e7       	ldi	r24, 0x7F	; 127
    1610:	8f b9       	out	0x0f, r24	; 15
    1612:	77 9b       	sbis	0x0e, 7	; 14
    1614:	fe cf       	rjmp	.-4      	; 0x1612 <rf_polling_rx_packet+0x1ae>
    1616:	20 e0       	ldi	r18, 0x00	; 0
    1618:	30 e0       	ldi	r19, 0x00	; 0
    161a:	1f b8       	out	0x0f, r1	; 15
    161c:	77 9b       	sbis	0x0e, 7	; 14
    161e:	fe cf       	rjmp	.-4      	; 0x161c <rf_polling_rx_packet+0x1b8>
    1620:	e0 91 8d 07 	lds	r30, 0x078D
    1624:	f0 91 8e 07 	lds	r31, 0x078E
    1628:	8f b1       	in	r24, 0x0f	; 15
    162a:	e2 0f       	add	r30, r18
    162c:	f3 1f       	adc	r31, r19
    162e:	81 83       	std	Z+1, r24	; 0x01
    1630:	2f 5f       	subi	r18, 0xFF	; 255
    1632:	3f 4f       	sbci	r19, 0xFF	; 255
    1634:	22 30       	cpi	r18, 0x02	; 2
    1636:	31 05       	cpc	r19, r1
    1638:	81 f7       	brne	.-32     	; 0x161a <rf_polling_rx_packet+0x1b6>
    163a:	c0 9a       	sbi	0x18, 0	; 24

            if(frameControlField & RF_SEC_BM)
    163c:	8a 81       	ldd	r24, Y+2	; 0x02
    163e:	83 ff       	sbrs	r24, 3
    1640:	4d c0       	rjmp	.+154    	; 0x16dc <rf_polling_rx_packet+0x278>
            {
                uint8_t n;
                // READ rx_ctr and set it
                FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rx_ctr, 4);
    1642:	c0 98       	cbi	0x18, 0	; 24
    1644:	8f e7       	ldi	r24, 0x7F	; 127
    1646:	8f b9       	out	0x0f, r24	; 15
    1648:	77 9b       	sbis	0x0e, 7	; 14
    164a:	fe cf       	rjmp	.-4      	; 0x1648 <rf_polling_rx_packet+0x1e4>
    164c:	e4 e8       	ldi	r30, 0x84	; 132
    164e:	f7 e0       	ldi	r31, 0x07	; 7
    1650:	1f b8       	out	0x0f, r1	; 15
    1652:	77 9b       	sbis	0x0e, 7	; 14
    1654:	fe cf       	rjmp	.-4      	; 0x1652 <rf_polling_rx_packet+0x1ee>
    1656:	8f b1       	in	r24, 0x0f	; 15
    1658:	81 93       	st	Z+, r24
    165a:	87 e0       	ldi	r24, 0x07	; 7
    165c:	e8 38       	cpi	r30, 0x88	; 136
    165e:	f8 07       	cpc	r31, r24
    1660:	b9 f7       	brne	.-18     	; 0x1650 <rf_polling_rx_packet+0x1ec>
    1662:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[0],(CC2420RAM_RXNONCE+9),2,n);
    1664:	c0 98       	cbi	0x18, 0	; 24
    1666:	89 e9       	ldi	r24, 0x99	; 153
    1668:	8f b9       	out	0x0f, r24	; 15
    166a:	77 9b       	sbis	0x0e, 7	; 14
    166c:	fe cf       	rjmp	.-4      	; 0x166a <rf_polling_rx_packet+0x206>
    166e:	80 e8       	ldi	r24, 0x80	; 128
    1670:	8f b9       	out	0x0f, r24	; 15
    1672:	77 9b       	sbis	0x0e, 7	; 14
    1674:	fe cf       	rjmp	.-4      	; 0x1672 <rf_polling_rx_packet+0x20e>
    1676:	92 e0       	ldi	r25, 0x02	; 2
    1678:	91 50       	subi	r25, 0x01	; 1
    167a:	e9 2f       	mov	r30, r25
    167c:	f0 e0       	ldi	r31, 0x00	; 0
    167e:	ec 57       	subi	r30, 0x7C	; 124
    1680:	f8 4f       	sbci	r31, 0xF8	; 248
    1682:	80 81       	ld	r24, Z
    1684:	8f b9       	out	0x0f, r24	; 15
    1686:	77 9b       	sbis	0x0e, 7	; 14
    1688:	fe cf       	rjmp	.-4      	; 0x1686 <rf_polling_rx_packet+0x222>
    168a:	99 23       	and	r25, r25
    168c:	a9 f7       	brne	.-22     	; 0x1678 <rf_polling_rx_packet+0x214>
    168e:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[2],(CC2420RAM_RXNONCE+11),2,n);
    1690:	c0 98       	cbi	0x18, 0	; 24
    1692:	8b e9       	ldi	r24, 0x9B	; 155
    1694:	8f b9       	out	0x0f, r24	; 15
    1696:	77 9b       	sbis	0x0e, 7	; 14
    1698:	fe cf       	rjmp	.-4      	; 0x1696 <rf_polling_rx_packet+0x232>
    169a:	80 e8       	ldi	r24, 0x80	; 128
    169c:	8f b9       	out	0x0f, r24	; 15
    169e:	77 9b       	sbis	0x0e, 7	; 14
    16a0:	fe cf       	rjmp	.-4      	; 0x169e <rf_polling_rx_packet+0x23a>
    16a2:	92 e0       	ldi	r25, 0x02	; 2
    16a4:	91 50       	subi	r25, 0x01	; 1
    16a6:	e9 2f       	mov	r30, r25
    16a8:	f0 e0       	ldi	r31, 0x00	; 0
    16aa:	ea 57       	subi	r30, 0x7A	; 122
    16ac:	f8 4f       	sbci	r31, 0xF8	; 248
    16ae:	80 81       	ld	r24, Z
    16b0:	8f b9       	out	0x0f, r24	; 15
    16b2:	77 9b       	sbis	0x0e, 7	; 14
    16b4:	fe cf       	rjmp	.-4      	; 0x16b2 <rf_polling_rx_packet+0x24e>
    16b6:	99 23       	and	r25, r25
    16b8:	a9 f7       	brne	.-22     	; 0x16a4 <rf_polling_rx_packet+0x240>
    16ba:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SRXDEC);  // if packet is encrypted then decrypt
    16bc:	c0 98       	cbi	0x18, 0	; 24
    16be:	8c e0       	ldi	r24, 0x0C	; 12
    16c0:	8f b9       	out	0x0f, r24	; 15
    16c2:	77 9b       	sbis	0x0e, 7	; 14
    16c4:	fe cf       	rjmp	.-4      	; 0x16c2 <rf_polling_rx_packet+0x25e>
    16c6:	c0 9a       	sbi	0x18, 0	; 24
                last_pkt_encrypted=1;
    16c8:	81 e0       	ldi	r24, 0x01	; 1
    16ca:	80 93 99 07 	sts	0x0799, r24
                rfSettings.pRxInfo->length -= 4;
    16ce:	e0 91 8d 07 	lds	r30, 0x078D
    16d2:	f0 91 8e 07 	lds	r31, 0x078E
    16d6:	83 81       	ldd	r24, Z+3	; 0x03
    16d8:	84 50       	subi	r24, 0x04	; 4
    16da:	83 83       	std	Z+3, r24	; 0x03
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
    16dc:	c0 98       	cbi	0x18, 0	; 24
    16de:	8f e7       	ldi	r24, 0x7F	; 127
    16e0:	8f b9       	out	0x0f, r24	; 15
    16e2:	77 9b       	sbis	0x0e, 7	; 14
    16e4:	fe cf       	rjmp	.-4      	; 0x16e2 <rf_polling_rx_packet+0x27e>
    16e6:	40 e0       	ldi	r20, 0x00	; 0
    16e8:	0f c0       	rjmp	.+30     	; 0x1708 <rf_polling_rx_packet+0x2a4>
    16ea:	1f b8       	out	0x0f, r1	; 15
    16ec:	77 9b       	sbis	0x0e, 7	; 14
    16ee:	fe cf       	rjmp	.-4      	; 0x16ec <rf_polling_rx_packet+0x288>
    16f0:	e0 91 8d 07 	lds	r30, 0x078D
    16f4:	f0 91 8e 07 	lds	r31, 0x078E
    16f8:	8f b1       	in	r24, 0x0f	; 15
    16fa:	05 80       	ldd	r0, Z+5	; 0x05
    16fc:	f6 81       	ldd	r31, Z+6	; 0x06
    16fe:	e0 2d       	mov	r30, r0
    1700:	e4 0f       	add	r30, r20
    1702:	f1 1d       	adc	r31, r1
    1704:	80 83       	st	Z, r24
    1706:	4f 5f       	subi	r20, 0xFF	; 255
    1708:	e0 91 8d 07 	lds	r30, 0x078D
    170c:	f0 91 8e 07 	lds	r31, 0x078E
    1710:	24 2f       	mov	r18, r20
    1712:	30 e0       	ldi	r19, 0x00	; 0
    1714:	83 81       	ldd	r24, Z+3	; 0x03
    1716:	99 27       	eor	r25, r25
    1718:	87 fd       	sbrc	r24, 7
    171a:	90 95       	com	r25
    171c:	28 17       	cp	r18, r24
    171e:	39 07       	cpc	r19, r25
    1720:	24 f3       	brlt	.-56     	; 0x16ea <rf_polling_rx_packet+0x286>
    1722:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    1724:	c0 98       	cbi	0x18, 0	; 24
    1726:	8f e7       	ldi	r24, 0x7F	; 127
    1728:	8f b9       	out	0x0f, r24	; 15
    172a:	77 9b       	sbis	0x0e, 7	; 14
    172c:	fe cf       	rjmp	.-4      	; 0x172a <rf_polling_rx_packet+0x2c6>
    172e:	1f b8       	out	0x0f, r1	; 15
    1730:	77 9b       	sbis	0x0e, 7	; 14
    1732:	fe cf       	rjmp	.-4      	; 0x1730 <rf_polling_rx_packet+0x2cc>
    1734:	9f b1       	in	r25, 0x0f	; 15
    1736:	c0 9a       	sbi	0x18, 0	; 24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1738:	c0 98       	cbi	0x18, 0	; 24
    173a:	8f e7       	ldi	r24, 0x7F	; 127
    173c:	8f b9       	out	0x0f, r24	; 15
    173e:	77 9b       	sbis	0x0e, 7	; 14
    1740:	fe cf       	rjmp	.-4      	; 0x173e <rf_polling_rx_packet+0x2da>
                rfSettings.pRxInfo->length -= 4;
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    1742:	99 83       	std	Y+1, r25	; 0x01
    1744:	fe 01       	movw	r30, r28
    1746:	34 96       	adiw	r30, 0x04	; 4

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    1748:	9e 01       	movw	r18, r28
    174a:	2a 5f       	subi	r18, 0xFA	; 250
    174c:	3f 4f       	sbci	r19, 0xFF	; 255
    174e:	1f b8       	out	0x0f, r1	; 15
    1750:	77 9b       	sbis	0x0e, 7	; 14
    1752:	fe cf       	rjmp	.-4      	; 0x1750 <rf_polling_rx_packet+0x2ec>
    1754:	8f b1       	in	r24, 0x0f	; 15
    1756:	81 93       	st	Z+, r24
    1758:	e2 17       	cp	r30, r18
    175a:	f3 07       	cpc	r31, r19
    175c:	c1 f7       	brne	.-16     	; 0x174e <rf_polling_rx_packet+0x2ea>
    175e:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->rssi = pFooter[0];
    1760:	e0 91 8d 07 	lds	r30, 0x078D
    1764:	f0 91 8e 07 	lds	r31, 0x078E
    1768:	8c 81       	ldd	r24, Y+4	; 0x04
    176a:	80 87       	std	Z+8, r24	; 0x08
    176c:	50 e0       	ldi	r21, 0x00	; 0
    176e:	40 e0       	ldi	r20, 0x00	; 0
    1770:	0c c0       	rjmp	.+24     	; 0x178a <rf_polling_rx_packet+0x326>
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
    1772:	e0 91 8d 07 	lds	r30, 0x078D
    1776:	f0 91 8e 07 	lds	r31, 0x078E
    177a:	05 80       	ldd	r0, Z+5	; 0x05
    177c:	f6 81       	ldd	r31, Z+6	; 0x06
    177e:	e0 2d       	mov	r30, r0
    1780:	e2 0f       	add	r30, r18
    1782:	f3 1f       	adc	r31, r19
    1784:	80 81       	ld	r24, Z
    1786:	58 0f       	add	r21, r24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    1788:	4f 5f       	subi	r20, 0xFF	; 255
    178a:	e0 91 8d 07 	lds	r30, 0x078D
    178e:	f0 91 8e 07 	lds	r31, 0x078E
    1792:	24 2f       	mov	r18, r20
    1794:	30 e0       	ldi	r19, 0x00	; 0
    1796:	83 81       	ldd	r24, Z+3	; 0x03
    1798:	99 27       	eor	r25, r25
    179a:	87 fd       	sbrc	r24, 7
    179c:	90 95       	com	r25
    179e:	28 17       	cp	r18, r24
    17a0:	39 07       	cpc	r19, r25
    17a2:	3c f3       	brlt	.-50     	; 0x1772 <rf_polling_rx_packet+0x30e>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
                //printf( "%d ", rfSettings.pRxInfo->pPayload[i]);
            }

            if(checksum!=rx_checksum)
    17a4:	89 81       	ldd	r24, Y+1	; 0x01
    17a6:	58 17       	cp	r21, r24
    17a8:	c1 f0       	breq	.+48     	; 0x17da <rf_polling_rx_packet+0x376>
            {
                //printf( "Checksum failed %d %d\r",rx_checksum, checksum );
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    17aa:	c0 98       	cbi	0x18, 0	; 24
    17ac:	8f e7       	ldi	r24, 0x7F	; 127
    17ae:	8f b9       	out	0x0f, r24	; 15
    17b0:	77 9b       	sbis	0x0e, 7	; 14
    17b2:	fe cf       	rjmp	.-4      	; 0x17b0 <rf_polling_rx_packet+0x34c>
    17b4:	1f b8       	out	0x0f, r1	; 15
    17b6:	77 9b       	sbis	0x0e, 7	; 14
    17b8:	fe cf       	rjmp	.-4      	; 0x17b6 <rf_polling_rx_packet+0x352>
    17ba:	8f b1       	in	r24, 0x0f	; 15
    17bc:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    17be:	c0 98       	cbi	0x18, 0	; 24
    17c0:	88 e0       	ldi	r24, 0x08	; 8
    17c2:	8f b9       	out	0x0f, r24	; 15
    17c4:	77 9b       	sbis	0x0e, 7	; 14
    17c6:	fe cf       	rjmp	.-4      	; 0x17c4 <rf_polling_rx_packet+0x360>
    17c8:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    17ca:	c0 98       	cbi	0x18, 0	; 24
    17cc:	88 e0       	ldi	r24, 0x08	; 8
    17ce:	8f b9       	out	0x0f, r24	; 15
    17d0:	77 9b       	sbis	0x0e, 7	; 14
    17d2:	fe cf       	rjmp	.-4      	; 0x17d0 <rf_polling_rx_packet+0x36c>
    17d4:	c0 9a       	sbi	0x18, 0	; 24
    17d6:	8c ef       	ldi	r24, 0xFC	; 252
    17d8:	21 c0       	rjmp	.+66     	; 0x181c <rf_polling_rx_packet+0x3b8>
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -4;
            }
            if (pFooter[1] & RF_CRC_OK_BM)
    17da:	8d 81       	ldd	r24, Y+5	; 0x05
    17dc:	87 ff       	sbrs	r24, 7
    17de:	07 c0       	rjmp	.+14     	; 0x17ee <rf_polling_rx_packet+0x38a>
            {
                //rfSettings.pRxInfo = rf_rx_callback(rfSettings.pRxInfo);
                rx_ready++;
    17e0:	80 91 9e 07 	lds	r24, 0x079E
    17e4:	8f 5f       	subi	r24, 0xFF	; 255
    17e6:	80 93 9e 07 	sts	0x079E, r24
    17ea:	81 e0       	ldi	r24, 0x01	; 1
    17ec:	17 c0       	rjmp	.+46     	; 0x181c <rf_polling_rx_packet+0x3b8>
                return 1;
            }
            else
            {
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    17ee:	c0 98       	cbi	0x18, 0	; 24
    17f0:	8f e7       	ldi	r24, 0x7F	; 127
    17f2:	8f b9       	out	0x0f, r24	; 15
    17f4:	77 9b       	sbis	0x0e, 7	; 14
    17f6:	fe cf       	rjmp	.-4      	; 0x17f4 <rf_polling_rx_packet+0x390>
    17f8:	1f b8       	out	0x0f, r1	; 15
    17fa:	77 9b       	sbis	0x0e, 7	; 14
    17fc:	fe cf       	rjmp	.-4      	; 0x17fa <rf_polling_rx_packet+0x396>
    17fe:	8f b1       	in	r24, 0x0f	; 15
    1800:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    1802:	c0 98       	cbi	0x18, 0	; 24
    1804:	88 e0       	ldi	r24, 0x08	; 8
    1806:	8f b9       	out	0x0f, r24	; 15
    1808:	77 9b       	sbis	0x0e, 7	; 14
    180a:	fe cf       	rjmp	.-4      	; 0x1808 <rf_polling_rx_packet+0x3a4>
    180c:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    180e:	c0 98       	cbi	0x18, 0	; 24
    1810:	88 e0       	ldi	r24, 0x08	; 8
    1812:	8f b9       	out	0x0f, r24	; 15
    1814:	77 9b       	sbis	0x0e, 7	; 14
    1816:	fe cf       	rjmp	.-4      	; 0x1814 <rf_polling_rx_packet+0x3b0>
    1818:	c0 9a       	sbi	0x18, 0	; 24
    181a:	8b ef       	ldi	r24, 0xFB	; 251
    }
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return 0;
}
    181c:	0f 90       	pop	r0
    181e:	0f 90       	pop	r0
    1820:	0f 90       	pop	r0
    1822:	0f 90       	pop	r0
    1824:	0f 90       	pop	r0
    1826:	cf 91       	pop	r28
    1828:	df 91       	pop	r29
    182a:	08 95       	ret

0000182c <rf_rx_packet>:

int8_t rf_rx_packet()
{
    int8_t tmp;
    if(rx_ready>0)
    182c:	80 91 9e 07 	lds	r24, 0x079E
    1830:	88 23       	and	r24, r24
    1832:	21 f0       	breq	.+8      	; 0x183c <rf_rx_packet+0x10>
    {
        tmp=rx_ready;
    1834:	80 91 9e 07 	lds	r24, 0x079E
        rx_ready=0;
    1838:	10 92 9e 07 	sts	0x079E, r1
        return tmp;
    }
    return 0;
}
    183c:	08 95       	ret

0000183e <rf_flush_rx_fifo>:


inline void rf_flush_rx_fifo()
{
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    183e:	c0 98       	cbi	0x18, 0	; 24
    1840:	88 e0       	ldi	r24, 0x08	; 8
    1842:	8f b9       	out	0x0f, r24	; 15
    1844:	77 9b       	sbis	0x0e, 7	; 14
    1846:	fe cf       	rjmp	.-4      	; 0x1844 <rf_flush_rx_fifo+0x6>
    1848:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    184a:	c0 98       	cbi	0x18, 0	; 24
    184c:	88 e0       	ldi	r24, 0x08	; 8
    184e:	8f b9       	out	0x0f, r24	; 15
    1850:	77 9b       	sbis	0x0e, 7	; 14
    1852:	fe cf       	rjmp	.-4      	; 0x1850 <rf_flush_rx_fifo+0x12>
    1854:	c0 9a       	sbi	0x18, 0	; 24
}
    1856:	08 95       	ret

00001858 <rf_set_cca_thresh>:
    uint16_t val;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    val=(t<<8) | 0x80;
    1858:	99 27       	eor	r25, r25
    185a:	87 fd       	sbrc	r24, 7
    185c:	90 95       	com	r25
    185e:	38 2f       	mov	r19, r24
    1860:	22 27       	eor	r18, r18
    1862:	20 68       	ori	r18, 0x80	; 128
    FASTSPI_SETREG(CC2420_RSSI, val);
    1864:	c0 98       	cbi	0x18, 0	; 24
    1866:	83 e1       	ldi	r24, 0x13	; 19
    1868:	8f b9       	out	0x0f, r24	; 15
    186a:	77 9b       	sbis	0x0e, 7	; 14
    186c:	fe cf       	rjmp	.-4      	; 0x186a <rf_set_cca_thresh+0x12>
    186e:	3f b9       	out	0x0f, r19	; 15
    1870:	77 9b       	sbis	0x0e, 7	; 14
    1872:	fe cf       	rjmp	.-4      	; 0x1870 <rf_set_cca_thresh+0x18>
    1874:	2f b9       	out	0x0f, r18	; 15
    1876:	77 9b       	sbis	0x0e, 7	; 14
    1878:	fe cf       	rjmp	.-4      	; 0x1876 <rf_set_cca_thresh+0x1e>
    187a:	c0 9a       	sbi	0x18, 0	; 24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    187c:	08 95       	ret

0000187e <rf_test_mode>:
{

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    187e:	c0 98       	cbi	0x18, 0	; 24
    1880:	86 e0       	ldi	r24, 0x06	; 6
    1882:	8f b9       	out	0x0f, r24	; 15
    1884:	77 9b       	sbis	0x0e, 7	; 14
    1886:	fe cf       	rjmp	.-4      	; 0x1884 <rf_test_mode+0x6>
    1888:	c0 9a       	sbi	0x18, 0	; 24
    // RF studio" uses TX_MODE=3 (CC2420_MDMCTRL1=0x050C)
    // to send an unmodulated carrier; data sheet says TX_MODE
    // can be 2 or 3. So it should not matter...
    // HOWEVER, using (TX_MODE=3) sometimes causes problems when
    // going back to "data" mode!
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0508); // MDMCTRL1 with TX_MODE=2
    188a:	c0 98       	cbi	0x18, 0	; 24
    188c:	82 e1       	ldi	r24, 0x12	; 18
    188e:	8f b9       	out	0x0f, r24	; 15
    1890:	77 9b       	sbis	0x0e, 7	; 14
    1892:	fe cf       	rjmp	.-4      	; 0x1890 <rf_test_mode+0x12>
    1894:	85 e0       	ldi	r24, 0x05	; 5
    1896:	8f b9       	out	0x0f, r24	; 15
    1898:	77 9b       	sbis	0x0e, 7	; 14
    189a:	fe cf       	rjmp	.-4      	; 0x1898 <rf_test_mode+0x1a>
    189c:	88 e0       	ldi	r24, 0x08	; 8
    189e:	8f b9       	out	0x0f, r24	; 15
    18a0:	77 9b       	sbis	0x0e, 7	; 14
    18a2:	fe cf       	rjmp	.-4      	; 0x18a0 <rf_test_mode+0x22>
    18a4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0x1800); // send unmodulated carrier
    18a6:	c0 98       	cbi	0x18, 0	; 24
    18a8:	8e e2       	ldi	r24, 0x2E	; 46
    18aa:	8f b9       	out	0x0f, r24	; 15
    18ac:	77 9b       	sbis	0x0e, 7	; 14
    18ae:	fe cf       	rjmp	.-4      	; 0x18ac <rf_test_mode+0x2e>
    18b0:	88 e1       	ldi	r24, 0x18	; 24
    18b2:	8f b9       	out	0x0f, r24	; 15
    18b4:	77 9b       	sbis	0x0e, 7	; 14
    18b6:	fe cf       	rjmp	.-4      	; 0x18b4 <rf_test_mode+0x36>
    18b8:	1f b8       	out	0x0f, r1	; 15
    18ba:	77 9b       	sbis	0x0e, 7	; 14
    18bc:	fe cf       	rjmp	.-4      	; 0x18ba <rf_test_mode+0x3c>
    18be:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    18c0:	0e 94 1f 0c 	call	0x183e	; 0x183e <rf_flush_rx_fifo>

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    18c4:	08 95       	ret

000018c6 <rf_data_mode>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    18c6:	c0 98       	cbi	0x18, 0	; 24
    18c8:	86 e0       	ldi	r24, 0x06	; 6
    18ca:	8f b9       	out	0x0f, r24	; 15
    18cc:	77 9b       	sbis	0x0e, 7	; 14
    18ce:	fe cf       	rjmp	.-4      	; 0x18cc <rf_data_mode+0x6>
    18d0:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // default MDMCTRL1 value
    18d2:	c0 98       	cbi	0x18, 0	; 24
    18d4:	82 e1       	ldi	r24, 0x12	; 18
    18d6:	8f b9       	out	0x0f, r24	; 15
    18d8:	77 9b       	sbis	0x0e, 7	; 14
    18da:	fe cf       	rjmp	.-4      	; 0x18d8 <rf_data_mode+0x12>
    18dc:	85 e0       	ldi	r24, 0x05	; 5
    18de:	8f b9       	out	0x0f, r24	; 15
    18e0:	77 9b       	sbis	0x0e, 7	; 14
    18e2:	fe cf       	rjmp	.-4      	; 0x18e0 <rf_data_mode+0x1a>
    18e4:	1f b8       	out	0x0f, r1	; 15
    18e6:	77 9b       	sbis	0x0e, 7	; 14
    18e8:	fe cf       	rjmp	.-4      	; 0x18e6 <rf_data_mode+0x20>
    18ea:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0); // default value
    18ec:	c0 98       	cbi	0x18, 0	; 24
    18ee:	8e e2       	ldi	r24, 0x2E	; 46
    18f0:	8f b9       	out	0x0f, r24	; 15
    18f2:	77 9b       	sbis	0x0e, 7	; 14
    18f4:	fe cf       	rjmp	.-4      	; 0x18f2 <rf_data_mode+0x2c>
    18f6:	1f b8       	out	0x0f, r1	; 15
    18f8:	77 9b       	sbis	0x0e, 7	; 14
    18fa:	fe cf       	rjmp	.-4      	; 0x18f8 <rf_data_mode+0x32>
    18fc:	1f b8       	out	0x0f, r1	; 15
    18fe:	77 9b       	sbis	0x0e, 7	; 14
    1900:	fe cf       	rjmp	.-4      	; 0x18fe <rf_data_mode+0x38>
    1902:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1904:	0e 94 1f 0c 	call	0x183e	; 0x183e <rf_flush_rx_fifo>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1908:	08 95       	ret

0000190a <rf_rx_set_serial>:
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    FASTSPI_STROBE(CC2420_SRFOFF);           // stop radio
    190a:	c0 98       	cbi	0x18, 0	; 24
    190c:	86 e0       	ldi	r24, 0x06	; 6
    190e:	8f b9       	out	0x0f, r24	; 15
    1910:	77 9b       	sbis	0x0e, 7	; 14
    1912:	fe cf       	rjmp	.-4      	; 0x1910 <rf_rx_set_serial+0x6>
    1914:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0501); // Set RX_MODE to 1
    1916:	c0 98       	cbi	0x18, 0	; 24
    1918:	82 e1       	ldi	r24, 0x12	; 18
    191a:	8f b9       	out	0x0f, r24	; 15
    191c:	77 9b       	sbis	0x0e, 7	; 14
    191e:	fe cf       	rjmp	.-4      	; 0x191c <rf_rx_set_serial+0x12>
    1920:	85 e0       	ldi	r24, 0x05	; 5
    1922:	8f b9       	out	0x0f, r24	; 15
    1924:	77 9b       	sbis	0x0e, 7	; 14
    1926:	fe cf       	rjmp	.-4      	; 0x1924 <rf_rx_set_serial+0x1a>
    1928:	81 e0       	ldi	r24, 0x01	; 1
    192a:	8f b9       	out	0x0f, r24	; 15
    192c:	77 9b       	sbis	0x0e, 7	; 14
    192e:	fe cf       	rjmp	.-4      	; 0x192c <rf_rx_set_serial+0x22>
    1930:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1932:	0e 94 1f 0c 	call	0x183e	; 0x183e <rf_flush_rx_fifo>
}
    1936:	08 95       	ret

00001938 <rf_tx_set_serial>:
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0504); // set TXMODE to 1
    1938:	c0 98       	cbi	0x18, 0	; 24
    193a:	82 e1       	ldi	r24, 0x12	; 18
    193c:	8f b9       	out	0x0f, r24	; 15
    193e:	77 9b       	sbis	0x0e, 7	; 14
    1940:	fe cf       	rjmp	.-4      	; 0x193e <rf_tx_set_serial+0x6>
    1942:	85 e0       	ldi	r24, 0x05	; 5
    1944:	8f b9       	out	0x0f, r24	; 15
    1946:	77 9b       	sbis	0x0e, 7	; 14
    1948:	fe cf       	rjmp	.-4      	; 0x1946 <rf_tx_set_serial+0xe>
    194a:	84 e0       	ldi	r24, 0x04	; 4
    194c:	8f b9       	out	0x0f, r24	; 15
    194e:	77 9b       	sbis	0x0e, 7	; 14
    1950:	fe cf       	rjmp	.-4      	; 0x194e <rf_tx_set_serial+0x16>
    1952:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    1954:	0e 94 1f 0c 	call	0x183e	; 0x183e <rf_flush_rx_fifo>
}
    1958:	08 95       	ret

0000195a <rf_set_preamble_length>:
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    mdmctrl0 |= (length & 0x000F);
    195a:	28 2f       	mov	r18, r24
    195c:	30 e0       	ldi	r19, 0x00	; 0
    195e:	2f 70       	andi	r18, 0x0F	; 15
    1960:	30 70       	andi	r19, 0x00	; 0
    1962:	80 91 8b 07 	lds	r24, 0x078B
    1966:	90 91 8c 07 	lds	r25, 0x078C
    196a:	80 7f       	andi	r24, 0xF0	; 240
    196c:	28 2b       	or	r18, r24
    196e:	39 2b       	or	r19, r25
    1970:	30 93 8c 07 	sts	0x078C, r19
    1974:	20 93 8b 07 	sts	0x078B, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1978:	c0 98       	cbi	0x18, 0	; 24
    197a:	81 e1       	ldi	r24, 0x11	; 17
    197c:	8f b9       	out	0x0f, r24	; 15
    197e:	77 9b       	sbis	0x0e, 7	; 14
    1980:	fe cf       	rjmp	.-4      	; 0x197e <rf_set_preamble_length+0x24>
    1982:	3f b9       	out	0x0f, r19	; 15
    1984:	77 9b       	sbis	0x0e, 7	; 14
    1986:	fe cf       	rjmp	.-4      	; 0x1984 <rf_set_preamble_length+0x2a>
    1988:	2f b9       	out	0x0f, r18	; 15
    198a:	77 9b       	sbis	0x0e, 7	; 14
    198c:	fe cf       	rjmp	.-4      	; 0x198a <rf_set_preamble_length+0x30>
    198e:	c0 9a       	sbi	0x18, 0	; 24
}
    1990:	08 95       	ret

00001992 <rf_set_cca_mode>:
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    mdmctrl0 |= ((mode & 0x3) << 6);
    1992:	28 2f       	mov	r18, r24
    1994:	30 e0       	ldi	r19, 0x00	; 0
    1996:	76 e0       	ldi	r23, 0x06	; 6
    1998:	22 0f       	add	r18, r18
    199a:	33 1f       	adc	r19, r19
    199c:	7a 95       	dec	r23
    199e:	e1 f7       	brne	.-8      	; 0x1998 <rf_set_cca_mode+0x6>
    19a0:	30 70       	andi	r19, 0x00	; 0
    19a2:	80 91 8b 07 	lds	r24, 0x078B
    19a6:	90 91 8c 07 	lds	r25, 0x078C
    19aa:	8f 73       	andi	r24, 0x3F	; 63
    19ac:	28 2b       	or	r18, r24
    19ae:	39 2b       	or	r19, r25
    19b0:	30 93 8c 07 	sts	0x078C, r19
    19b4:	20 93 8b 07 	sts	0x078B, r18
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    19b8:	c0 98       	cbi	0x18, 0	; 24
    19ba:	81 e1       	ldi	r24, 0x11	; 17
    19bc:	8f b9       	out	0x0f, r24	; 15
    19be:	77 9b       	sbis	0x0e, 7	; 14
    19c0:	fe cf       	rjmp	.-4      	; 0x19be <rf_set_cca_mode+0x2c>
    19c2:	3f b9       	out	0x0f, r19	; 15
    19c4:	77 9b       	sbis	0x0e, 7	; 14
    19c6:	fe cf       	rjmp	.-4      	; 0x19c4 <rf_set_cca_mode+0x32>
    19c8:	2f b9       	out	0x0f, r18	; 15
    19ca:	77 9b       	sbis	0x0e, 7	; 14
    19cc:	fe cf       	rjmp	.-4      	; 0x19ca <rf_set_cca_mode+0x38>
    19ce:	c0 9a       	sbi	0x18, 0	; 24
}
    19d0:	08 95       	ret

000019d2 <rf_carrier_on>:
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif



    FASTSPI_STROBE(CC2420_STXON); // tell radio to start sending
    19d2:	c0 98       	cbi	0x18, 0	; 24
    19d4:	84 e0       	ldi	r24, 0x04	; 4
    19d6:	8f b9       	out	0x0f, r24	; 15
    19d8:	77 9b       	sbis	0x0e, 7	; 14
    19da:	fe cf       	rjmp	.-4      	; 0x19d8 <rf_carrier_on+0x6>
    19dc:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    19de:	08 95       	ret

000019e0 <rf_carrier_off>:
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); // stop radio
    19e0:	c0 98       	cbi	0x18, 0	; 24
    19e2:	86 e0       	ldi	r24, 0x06	; 6
    19e4:	8f b9       	out	0x0f, r24	; 15
    19e6:	77 9b       	sbis	0x0e, 7	; 14
    19e8:	fe cf       	rjmp	.-4      	; 0x19e6 <rf_carrier_off+0x6>
    19ea:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    19ec:	08 95       	ret

000019ee <rf_tx_packet>:
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    19ee:	ff 92       	push	r15
    19f0:	0f 93       	push	r16
    19f2:	1f 93       	push	r17
    19f4:	df 93       	push	r29
    19f6:	cf 93       	push	r28
    19f8:	00 d0       	rcall	.+0      	; 0x19fa <rf_tx_packet+0xc>
    19fa:	00 d0       	rcall	.+0      	; 0x19fc <rf_tx_packet+0xe>
    19fc:	cd b7       	in	r28, 0x3d	; 61
    19fe:	de b7       	in	r29, 0x3e	; 62
    1a00:	dc 01       	movw	r26, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
    1a02:	40 91 8a 07 	lds	r20, 0x078A
    1a06:	44 23       	and	r20, r20
    1a08:	31 f0       	breq	.+12     	; 0x1a16 <rf_tx_packet+0x28>
        FASTSPI_STROBE(CC2420_STXENC);
    1a0a:	c0 98       	cbi	0x18, 0	; 24
    1a0c:	8d e0       	ldi	r24, 0x0D	; 13
    1a0e:	8f b9       	out	0x0f, r24	; 15
    1a10:	77 9b       	sbis	0x0e, 7	; 14
    1a12:	fe cf       	rjmp	.-4      	; 0x1a10 <rf_tx_packet+0x22>
    1a14:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    1a16:	1a 82       	std	Y+2, r1	; 0x02
    for(i=0; i<pRTI->length; i++ )
    1a18:	12 96       	adiw	r26, 0x02	; 2
    1a1a:	2c 91       	ld	r18, X
    1a1c:	12 97       	sbiw	r26, 0x02	; 2
    1a1e:	62 2f       	mov	r22, r18
    1a20:	77 27       	eor	r23, r23
    1a22:	67 fd       	sbrc	r22, 7
    1a24:	70 95       	com	r23
    1a26:	30 e0       	ldi	r19, 0x00	; 0
    1a28:	0b c0       	rjmp	.+22     	; 0x1a40 <rf_tx_packet+0x52>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    1a2a:	13 96       	adiw	r26, 0x03	; 3
    1a2c:	ed 91       	ld	r30, X+
    1a2e:	fc 91       	ld	r31, X
    1a30:	14 97       	sbiw	r26, 0x04	; 4
    1a32:	e8 0f       	add	r30, r24
    1a34:	f9 1f       	adc	r31, r25
    1a36:	8a 81       	ldd	r24, Y+2	; 0x02
    1a38:	90 81       	ld	r25, Z
    1a3a:	89 0f       	add	r24, r25
    1a3c:	8a 83       	std	Y+2, r24	; 0x02
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1a3e:	3f 5f       	subi	r19, 0xFF	; 255
    1a40:	83 2f       	mov	r24, r19
    1a42:	90 e0       	ldi	r25, 0x00	; 0
    1a44:	86 17       	cp	r24, r22
    1a46:	97 07       	cpc	r25, r23
    1a48:	84 f3       	brlt	.-32     	; 0x1a2a <rf_tx_packet+0x3c>
    }
    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)

    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a slighly higher later since they assume TDMA
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    1a4a:	24 5f       	subi	r18, 0xF4	; 244
    1a4c:	29 83       	std	Y+1, r18	; 0x01
    1a4e:	2c 50       	subi	r18, 0x0C	; 12
    if(security_enable) packetLength+=4;  // for CTR counter
    1a50:	44 23       	and	r20, r20
    1a52:	11 f0       	breq	.+4      	; 0x1a58 <rf_tx_packet+0x6a>
    1a54:	20 5f       	subi	r18, 0xF0	; 240
    1a56:	29 83       	std	Y+1, r18	; 0x01


    // XXX 2 below are hacks...
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1a58:	c0 98       	cbi	0x18, 0	; 24
    1a5a:	88 e0       	ldi	r24, 0x08	; 8
    1a5c:	8f b9       	out	0x0f, r24	; 15
    1a5e:	77 9b       	sbis	0x0e, 7	; 14
    1a60:	fe cf       	rjmp	.-4      	; 0x1a5e <rf_tx_packet+0x70>
    1a62:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1a64:	c0 98       	cbi	0x18, 0	; 24
    1a66:	88 e0       	ldi	r24, 0x08	; 8
    1a68:	8f b9       	out	0x0f, r24	; 15
    1a6a:	77 9b       	sbis	0x0e, 7	; 14
    1a6c:	fe cf       	rjmp	.-4      	; 0x1a6a <rf_tx_packet+0x7c>
    1a6e:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1a70:	0e 99       	sbic	0x01, 6	; 1
    1a72:	fe cf       	rjmp	.-4      	; 0x1a70 <rf_tx_packet+0x82>
    1a74:	84 99       	sbic	0x10, 4	; 16
    1a76:	fc cf       	rjmp	.-8      	; 0x1a70 <rf_tx_packet+0x82>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    1a78:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1a7a:	c0 98       	cbi	0x18, 0	; 24
    1a7c:	89 e0       	ldi	r24, 0x09	; 9
    1a7e:	8f b9       	out	0x0f, r24	; 15
    1a80:	77 9b       	sbis	0x0e, 7	; 14
    1a82:	fe cf       	rjmp	.-4      	; 0x1a80 <rf_tx_packet+0x92>
    1a84:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1a86:	c0 98       	cbi	0x18, 0	; 24
    1a88:	89 e0       	ldi	r24, 0x09	; 9
    1a8a:	8f b9       	out	0x0f, r24	; 15
    1a8c:	77 9b       	sbis	0x0e, 7	; 14
    1a8e:	fe cf       	rjmp	.-4      	; 0x1a8c <rf_tx_packet+0x9e>
    1a90:	c0 9a       	sbi	0x18, 0	; 24
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    1a92:	c0 98       	cbi	0x18, 0	; 24
    1a94:	8e e3       	ldi	r24, 0x3E	; 62
    1a96:	8f b9       	out	0x0f, r24	; 15
    1a98:	77 9b       	sbis	0x0e, 7	; 14
    1a9a:	fe cf       	rjmp	.-4      	; 0x1a98 <rf_tx_packet+0xaa>
    1a9c:	89 81       	ldd	r24, Y+1	; 0x01
    1a9e:	8f b9       	out	0x0f, r24	; 15
    1aa0:	77 9b       	sbis	0x0e, 7	; 14
    1aa2:	fe cf       	rjmp	.-4      	; 0x1aa0 <rf_tx_packet+0xb2>
    1aa4:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = RF_FCF_NOACK;   // default
    1aa6:	81 e4       	ldi	r24, 0x41	; 65
    1aa8:	98 e8       	ldi	r25, 0x88	; 136
    1aaa:	9c 83       	std	Y+4, r25	; 0x04
    1aac:	8b 83       	std	Y+3, r24	; 0x03
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    1aae:	80 91 98 07 	lds	r24, 0x0798
    1ab2:	88 23       	and	r24, r24
    1ab4:	21 f0       	breq	.+8      	; 0x1abe <rf_tx_packet+0xd0>
    1ab6:	81 e6       	ldi	r24, 0x61	; 97
    1ab8:	98 e8       	ldi	r25, 0x88	; 136
    1aba:	9c 83       	std	Y+4, r25	; 0x04
    1abc:	8b 83       	std	Y+3, r24	; 0x03
    if(security_enable) frameControlField |= RF_SEC_BM;
    1abe:	44 23       	and	r20, r20
    1ac0:	29 f0       	breq	.+10     	; 0x1acc <rf_tx_packet+0xde>
    1ac2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ac4:	9c 81       	ldd	r25, Y+4	; 0x04
    1ac6:	88 60       	ori	r24, 0x08	; 8
    1ac8:	9c 83       	std	Y+4, r25	; 0x04
    1aca:	8b 83       	std	Y+3, r24	; 0x03
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1acc:	c0 98       	cbi	0x18, 0	; 24
    1ace:	8e e3       	ldi	r24, 0x3E	; 62
    1ad0:	8f b9       	out	0x0f, r24	; 15
    1ad2:	77 9b       	sbis	0x0e, 7	; 14
    1ad4:	fe cf       	rjmp	.-4      	; 0x1ad2 <rf_tx_packet+0xe4>
    1ad6:	fe 01       	movw	r30, r28
    1ad8:	33 96       	adiw	r30, 0x03	; 3
    1ada:	9e 01       	movw	r18, r28
    1adc:	2b 5f       	subi	r18, 0xFB	; 251
    1ade:	3f 4f       	sbci	r19, 0xFF	; 255
    1ae0:	80 81       	ld	r24, Z
    1ae2:	8f b9       	out	0x0f, r24	; 15
    1ae4:	77 9b       	sbis	0x0e, 7	; 14
    1ae6:	fe cf       	rjmp	.-4      	; 0x1ae4 <rf_tx_packet+0xf6>
    1ae8:	31 96       	adiw	r30, 0x01	; 1
    1aea:	e2 17       	cp	r30, r18
    1aec:	f3 07       	cpc	r31, r19
    1aee:	c1 f7       	brne	.-16     	; 0x1ae0 <rf_tx_packet+0xf2>
    1af0:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    1af2:	c0 98       	cbi	0x18, 0	; 24
    1af4:	8e e3       	ldi	r24, 0x3E	; 62
    1af6:	8f b9       	out	0x0f, r24	; 15
    1af8:	77 9b       	sbis	0x0e, 7	; 14
    1afa:	fe cf       	rjmp	.-4      	; 0x1af8 <rf_tx_packet+0x10a>
    1afc:	80 91 8f 07 	lds	r24, 0x078F
    1b00:	8f b9       	out	0x0f, r24	; 15
    1b02:	77 9b       	sbis	0x0e, 7	; 14
    1b04:	fe cf       	rjmp	.-4      	; 0x1b02 <rf_tx_packet+0x114>
    1b06:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1b08:	c0 98       	cbi	0x18, 0	; 24
    1b0a:	8e e3       	ldi	r24, 0x3E	; 62
    1b0c:	8f b9       	out	0x0f, r24	; 15
    1b0e:	77 9b       	sbis	0x0e, 7	; 14
    1b10:	fe cf       	rjmp	.-4      	; 0x1b0e <rf_tx_packet+0x120>
    1b12:	20 e0       	ldi	r18, 0x00	; 0
    1b14:	30 e0       	ldi	r19, 0x00	; 0
    1b16:	f9 01       	movw	r30, r18
    1b18:	e3 57       	subi	r30, 0x73	; 115
    1b1a:	f8 4f       	sbci	r31, 0xF8	; 248
    1b1c:	84 81       	ldd	r24, Z+4	; 0x04
    1b1e:	8f b9       	out	0x0f, r24	; 15
    1b20:	77 9b       	sbis	0x0e, 7	; 14
    1b22:	fe cf       	rjmp	.-4      	; 0x1b20 <rf_tx_packet+0x132>
    1b24:	2f 5f       	subi	r18, 0xFF	; 255
    1b26:	3f 4f       	sbci	r19, 0xFF	; 255
    1b28:	22 30       	cpi	r18, 0x02	; 2
    1b2a:	31 05       	cpc	r19, r1
    1b2c:	a1 f7       	brne	.-24     	; 0x1b16 <rf_tx_packet+0x128>
    1b2e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1b30:	c0 98       	cbi	0x18, 0	; 24
    1b32:	8e e3       	ldi	r24, 0x3E	; 62
    1b34:	8f b9       	out	0x0f, r24	; 15
    1b36:	77 9b       	sbis	0x0e, 7	; 14
    1b38:	fe cf       	rjmp	.-4      	; 0x1b36 <rf_tx_packet+0x148>
    1b3a:	fd 01       	movw	r30, r26
    1b3c:	9d 01       	movw	r18, r26
    1b3e:	2e 5f       	subi	r18, 0xFE	; 254
    1b40:	3f 4f       	sbci	r19, 0xFF	; 255
    1b42:	80 81       	ld	r24, Z
    1b44:	8f b9       	out	0x0f, r24	; 15
    1b46:	77 9b       	sbis	0x0e, 7	; 14
    1b48:	fe cf       	rjmp	.-4      	; 0x1b46 <rf_tx_packet+0x158>
    1b4a:	31 96       	adiw	r30, 0x01	; 1
    1b4c:	e2 17       	cp	r30, r18
    1b4e:	f3 07       	cpc	r31, r19
    1b50:	c1 f7       	brne	.-16     	; 0x1b42 <rf_tx_packet+0x154>
    1b52:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1b54:	c0 98       	cbi	0x18, 0	; 24
    1b56:	8e e3       	ldi	r24, 0x3E	; 62
    1b58:	8f b9       	out	0x0f, r24	; 15
    1b5a:	77 9b       	sbis	0x0e, 7	; 14
    1b5c:	fe cf       	rjmp	.-4      	; 0x1b5a <rf_tx_packet+0x16c>
    1b5e:	20 e0       	ldi	r18, 0x00	; 0
    1b60:	30 e0       	ldi	r19, 0x00	; 0
    1b62:	f9 01       	movw	r30, r18
    1b64:	e3 57       	subi	r30, 0x73	; 115
    1b66:	f8 4f       	sbci	r31, 0xF8	; 248
    1b68:	86 81       	ldd	r24, Z+6	; 0x06
    1b6a:	8f b9       	out	0x0f, r24	; 15
    1b6c:	77 9b       	sbis	0x0e, 7	; 14
    1b6e:	fe cf       	rjmp	.-4      	; 0x1b6c <rf_tx_packet+0x17e>
    1b70:	2f 5f       	subi	r18, 0xFF	; 255
    1b72:	3f 4f       	sbci	r19, 0xFF	; 255
    1b74:	22 30       	cpi	r18, 0x02	; 2
    1b76:	31 05       	cpc	r19, r1
    1b78:	a1 f7       	brne	.-24     	; 0x1b62 <rf_tx_packet+0x174>
    1b7a:	c0 9a       	sbi	0x18, 0	; 24
    if(security_enable)
    1b7c:	44 23       	and	r20, r20
    1b7e:	89 f0       	breq	.+34     	; 0x1ba2 <rf_tx_packet+0x1b4>
        FASTSPI_WRITE_FIFO((uint8_t*) &tx_ctr, 4);         // CTR counter
    1b80:	c0 98       	cbi	0x18, 0	; 24
    1b82:	8e e3       	ldi	r24, 0x3E	; 62
    1b84:	8f b9       	out	0x0f, r24	; 15
    1b86:	77 9b       	sbis	0x0e, 7	; 14
    1b88:	fe cf       	rjmp	.-4      	; 0x1b86 <rf_tx_packet+0x198>
    1b8a:	ea e9       	ldi	r30, 0x9A	; 154
    1b8c:	f7 e0       	ldi	r31, 0x07	; 7
    1b8e:	80 81       	ld	r24, Z
    1b90:	8f b9       	out	0x0f, r24	; 15
    1b92:	77 9b       	sbis	0x0e, 7	; 14
    1b94:	fe cf       	rjmp	.-4      	; 0x1b92 <rf_tx_packet+0x1a4>
    1b96:	31 96       	adiw	r30, 0x01	; 1
    1b98:	87 e0       	ldi	r24, 0x07	; 7
    1b9a:	ee 39       	cpi	r30, 0x9E	; 158
    1b9c:	f8 07       	cpc	r31, r24
    1b9e:	b9 f7       	brne	.-18     	; 0x1b8e <rf_tx_packet+0x1a0>
    1ba0:	c0 9a       	sbi	0x18, 0	; 24

    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1ba2:	c0 98       	cbi	0x18, 0	; 24
    1ba4:	8e e3       	ldi	r24, 0x3E	; 62
    1ba6:	8f b9       	out	0x0f, r24	; 15
    1ba8:	77 9b       	sbis	0x0e, 7	; 14
    1baa:	fe cf       	rjmp	.-4      	; 0x1ba8 <rf_tx_packet+0x1ba>
    1bac:	20 e0       	ldi	r18, 0x00	; 0
    1bae:	0b c0       	rjmp	.+22     	; 0x1bc6 <rf_tx_packet+0x1d8>
    1bb0:	13 96       	adiw	r26, 0x03	; 3
    1bb2:	ed 91       	ld	r30, X+
    1bb4:	fc 91       	ld	r31, X
    1bb6:	14 97       	sbiw	r26, 0x04	; 4
    1bb8:	e8 0f       	add	r30, r24
    1bba:	f9 1f       	adc	r31, r25
    1bbc:	80 81       	ld	r24, Z
    1bbe:	8f b9       	out	0x0f, r24	; 15
    1bc0:	77 9b       	sbis	0x0e, 7	; 14
    1bc2:	fe cf       	rjmp	.-4      	; 0x1bc0 <rf_tx_packet+0x1d2>
    1bc4:	2f 5f       	subi	r18, 0xFF	; 255
    1bc6:	82 2f       	mov	r24, r18
    1bc8:	90 e0       	ldi	r25, 0x00	; 0
    1bca:	86 17       	cp	r24, r22
    1bcc:	97 07       	cpc	r25, r23
    1bce:	84 f3       	brlt	.-32     	; 0x1bb0 <rf_tx_packet+0x1c2>
    1bd0:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1bd2:	c0 98       	cbi	0x18, 0	; 24
    1bd4:	8e e3       	ldi	r24, 0x3E	; 62
    1bd6:	8f b9       	out	0x0f, r24	; 15
    1bd8:	77 9b       	sbis	0x0e, 7	; 14
    1bda:	fe cf       	rjmp	.-4      	; 0x1bd8 <rf_tx_packet+0x1ea>
    1bdc:	8a 81       	ldd	r24, Y+2	; 0x02
    1bde:	8f b9       	out	0x0f, r24	; 15
    1be0:	77 9b       	sbis	0x0e, 7	; 14
    1be2:	fe cf       	rjmp	.-4      	; 0x1be0 <rf_tx_packet+0x1f2>
    1be4:	c0 9a       	sbi	0x18, 0	; 24

    if (pRTI->cca == TRUE)
    1be6:	15 96       	adiw	r26, 0x05	; 5
    1be8:	8c 91       	ld	r24, X
    1bea:	88 23       	and	r24, r24
    1bec:	99 f1       	breq	.+102    	; 0x1c54 <rf_tx_packet+0x266>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1bee:	80 91 95 07 	lds	r24, 0x0795
    1bf2:	88 23       	and	r24, r24
    1bf4:	31 f4       	brne	.+12     	; 0x1c02 <rf_tx_packet+0x214>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1bf6:	c0 98       	cbi	0x18, 0	; 24
    1bf8:	83 e0       	ldi	r24, 0x03	; 3
    1bfa:	8f b9       	out	0x0f, r24	; 15
    1bfc:	77 9b       	sbis	0x0e, 7	; 14
    1bfe:	fe cf       	rjmp	.-4      	; 0x1bfc <rf_tx_packet+0x20e>
    1c00:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1c02:	c0 98       	cbi	0x18, 0	; 24
    1c04:	1f b8       	out	0x0f, r1	; 15
    1c06:	77 9b       	sbis	0x0e, 7	; 14
    1c08:	fe cf       	rjmp	.-4      	; 0x1c06 <rf_tx_packet+0x218>
    1c0a:	8f b1       	in	r24, 0x0f	; 15
    1c0c:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    1c0e:	81 ff       	sbrs	r24, 1
    1c10:	f8 cf       	rjmp	.-16     	; 0x1c02 <rf_tx_packet+0x214>
    1c12:	10 e0       	ldi	r17, 0x00	; 0
        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    1c14:	e5 e0       	ldi	r30, 0x05	; 5
    1c16:	fe 2e       	mov	r15, r30
    1c18:	c0 98       	cbi	0x18, 0	; 24
    1c1a:	ff b8       	out	0x0f, r15	; 15
    1c1c:	77 9b       	sbis	0x0e, 7	; 14
    1c1e:	fe cf       	rjmp	.-4      	; 0x1c1c <rf_tx_packet+0x22e>
    1c20:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1c22:	c0 98       	cbi	0x18, 0	; 24
    1c24:	1f b8       	out	0x0f, r1	; 15
    1c26:	77 9b       	sbis	0x0e, 7	; 14
    1c28:	fe cf       	rjmp	.-4      	; 0x1c26 <rf_tx_packet+0x238>
    1c2a:	0f b1       	in	r16, 0x0f	; 15
    1c2c:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    1c2e:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    1c30:	15 36       	cpi	r17, 0x65	; 101
    1c32:	49 f4       	brne	.+18     	; 0x1c46 <rf_tx_packet+0x258>
            {
                ENABLE_GLOBAL_INT ();
    1c34:	78 94       	sei
                nrk_sem_post(radio_sem);
    1c36:	80 91 88 07 	lds	r24, 0x0788
    1c3a:	90 91 89 07 	lds	r25, 0x0789
    1c3e:	0e 94 63 22 	call	0x44c6	; 0x44c6 <nrk_sem_post>
    1c42:	90 e0       	ldi	r25, 0x00	; 0
    1c44:	42 c0       	rjmp	.+132    	; 0x1cca <rf_tx_packet+0x2dc>
                return FALSE;
            }
            halWait (100);
    1c46:	84 e6       	ldi	r24, 0x64	; 100
    1c48:	90 e0       	ldi	r25, 0x00	; 0
    1c4a:	0e 94 56 14 	call	0x28ac	; 0x28ac <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1c4e:	03 ff       	sbrs	r16, 3
    1c50:	e3 cf       	rjmp	.-58     	; 0x1c18 <rf_tx_packet+0x22a>
    1c52:	06 c0       	rjmp	.+12     	; 0x1c60 <rf_tx_packet+0x272>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1c54:	c0 98       	cbi	0x18, 0	; 24
    1c56:	84 e0       	ldi	r24, 0x04	; 4
    1c58:	8f b9       	out	0x0f, r24	; 15
    1c5a:	77 9b       	sbis	0x0e, 7	; 14
    1c5c:	fe cf       	rjmp	.-4      	; 0x1c5a <rf_tx_packet+0x26c>
    1c5e:	c0 9a       	sbi	0x18, 0	; 24

    ENABLE_GLOBAL_INT();
    1c60:	78 94       	sei
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1c62:	84 9b       	sbis	0x10, 4	; 16
    1c64:	fe cf       	rjmp	.-4      	; 0x1c62 <rf_tx_packet+0x274>
    success = TRUE;

    // Turn interrupts back on
//	ENABLE_GLOBAL_INT();

    while (SFD_IS_1); // wait for packet to finish
    1c66:	84 99       	sbic	0x10, 4	; 16
    1c68:	fe cf       	rjmp	.-4      	; 0x1c66 <rf_tx_packet+0x278>

    // Wait for the acknowledge to be received, if any
    if (auto_ack_enable)
    1c6a:	80 91 98 07 	lds	r24, 0x0798
    1c6e:	88 23       	and	r24, r24
    1c70:	81 f0       	breq	.+32     	; 0x1c92 <rf_tx_packet+0x2a4>
        //	while (SFD_IS_1);
        // We'll enter RX automatically, so just wait until we can be sure that the
        // ack reception should have finished
        // The timeout consists of a 12-symbol turnaround time, the ack packet duration,
        // and a small margin
        halWait((12 * RF_SYMBOL_DURATION) + (RF_ACK_DURATION) + (2 * RF_SYMBOL_DURATION) + 100);
    1c72:	84 ea       	ldi	r24, 0xA4	; 164
    1c74:	92 e0       	ldi	r25, 0x02	; 2
    1c76:	0e 94 56 14 	call	0x28ac	; 0x28ac <halWait>

        if(FIFO_IS_1)
    1c7a:	b7 9b       	sbis	0x16, 7	; 22
    1c7c:	0c c0       	rjmp	.+24     	; 0x1c96 <rf_tx_packet+0x2a8>
        {
            FASTSPI_READ_FIFO_BYTE(length);
    1c7e:	c0 98       	cbi	0x18, 0	; 24
    1c80:	8f e7       	ldi	r24, 0x7F	; 127
    1c82:	8f b9       	out	0x0f, r24	; 15
    1c84:	77 9b       	sbis	0x0e, 7	; 14
    1c86:	fe cf       	rjmp	.-4      	; 0x1c84 <rf_tx_packet+0x296>
    1c88:	1f b8       	out	0x0f, r1	; 15
    1c8a:	77 9b       	sbis	0x0e, 7	; 14
    1c8c:	fe cf       	rjmp	.-4      	; 0x1c8a <rf_tx_packet+0x29c>
    1c8e:	8f b1       	in	r24, 0x0f	; 15
    1c90:	c0 9a       	sbi	0x18, 0	; 24
    1c92:	91 e0       	ldi	r25, 0x01	; 1
    1c94:	0d c0       	rjmp	.+26     	; 0x1cb0 <rf_tx_packet+0x2c2>
            success = TRUE;

        }
        else
        {
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1c96:	c0 98       	cbi	0x18, 0	; 24
    1c98:	88 e0       	ldi	r24, 0x08	; 8
    1c9a:	8f b9       	out	0x0f, r24	; 15
    1c9c:	77 9b       	sbis	0x0e, 7	; 14
    1c9e:	fe cf       	rjmp	.-4      	; 0x1c9c <rf_tx_packet+0x2ae>
    1ca0:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1ca2:	c0 98       	cbi	0x18, 0	; 24
    1ca4:	88 e0       	ldi	r24, 0x08	; 8
    1ca6:	8f b9       	out	0x0f, r24	; 15
    1ca8:	77 9b       	sbis	0x0e, 7	; 14
    1caa:	fe cf       	rjmp	.-4      	; 0x1ca8 <rf_tx_packet+0x2ba>
    1cac:	c0 9a       	sbi	0x18, 0	; 24
    1cae:	90 e0       	ldi	r25, 0x00	; 0
    }


    // Turn off the receiver if it should not continue to be enabled

    DISABLE_GLOBAL_INT();
    1cb0:	f8 94       	cli
    //FASTSPI_STROBE(CC2420_SFLUSHTX);

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1cb2:	c0 98       	cbi	0x18, 0	; 24
    1cb4:	86 e0       	ldi	r24, 0x06	; 6
    1cb6:	8f b9       	out	0x0f, r24	; 15
    1cb8:	77 9b       	sbis	0x0e, 7	; 14
    1cba:	fe cf       	rjmp	.-4      	; 0x1cb8 <rf_tx_packet+0x2ca>
    1cbc:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1cbe:	78 94       	sei

    // agr XXX hack to test time issue
    //rf_rx_on();

    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1cc0:	80 91 8f 07 	lds	r24, 0x078F
    1cc4:	8f 5f       	subi	r24, 0xFF	; 255
    1cc6:	80 93 8f 07 	sts	0x078F, r24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return success;

}
    1cca:	89 2f       	mov	r24, r25
    1ccc:	0f 90       	pop	r0
    1cce:	0f 90       	pop	r0
    1cd0:	0f 90       	pop	r0
    1cd2:	0f 90       	pop	r0
    1cd4:	cf 91       	pop	r28
    1cd6:	df 91       	pop	r29
    1cd8:	1f 91       	pop	r17
    1cda:	0f 91       	pop	r16
    1cdc:	ff 90       	pop	r15
    1cde:	08 95       	ret

00001ce0 <rf_tx_tdma_packet>:
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
{
    1ce0:	cf 92       	push	r12
    1ce2:	df 92       	push	r13
    1ce4:	ef 92       	push	r14
    1ce6:	ff 92       	push	r15
    1ce8:	0f 93       	push	r16
    1cea:	1f 93       	push	r17
    1cec:	df 93       	push	r29
    1cee:	cf 93       	push	r28
    1cf0:	00 d0       	rcall	.+0      	; 0x1cf2 <rf_tx_tdma_packet+0x12>
    1cf2:	00 d0       	rcall	.+0      	; 0x1cf4 <rf_tx_tdma_packet+0x14>
    1cf4:	cd b7       	in	r28, 0x3d	; 61
    1cf6:	de b7       	in	r29, 0x3e	; 62
    1cf8:	7c 01       	movw	r14, r24
    1cfa:	8b 01       	movw	r16, r22
    1cfc:	6a 01       	movw	r12, r20
    uint8_t timestamp;

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    timestamp=_nrk_os_timer_get();
    1cfe:	0e 94 ae 2f 	call	0x5f5c	; 0x5f5c <_nrk_os_timer_get>
    // XXX 2 below are hacks...
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1d02:	c0 98       	cbi	0x18, 0	; 24
    1d04:	88 e0       	ldi	r24, 0x08	; 8
    1d06:	8f b9       	out	0x0f, r24	; 15
    1d08:	77 9b       	sbis	0x0e, 7	; 14
    1d0a:	fe cf       	rjmp	.-4      	; 0x1d08 <rf_tx_tdma_packet+0x28>
    1d0c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1d0e:	c0 98       	cbi	0x18, 0	; 24
    1d10:	88 e0       	ldi	r24, 0x08	; 8
    1d12:	8f b9       	out	0x0f, r24	; 15
    1d14:	77 9b       	sbis	0x0e, 7	; 14
    1d16:	fe cf       	rjmp	.-4      	; 0x1d14 <rf_tx_tdma_packet+0x34>
    1d18:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1d1a:	0e 99       	sbic	0x01, 6	; 1
    1d1c:	fe cf       	rjmp	.-4      	; 0x1d1a <rf_tx_tdma_packet+0x3a>
    1d1e:	84 99       	sbic	0x10, 4	; 16
    1d20:	fc cf       	rjmp	.-8      	; 0x1d1a <rf_tx_tdma_packet+0x3a>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    1d22:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1d24:	c0 98       	cbi	0x18, 0	; 24
    1d26:	89 e0       	ldi	r24, 0x09	; 9
    1d28:	8f b9       	out	0x0f, r24	; 15
    1d2a:	77 9b       	sbis	0x0e, 7	; 14
    1d2c:	fe cf       	rjmp	.-4      	; 0x1d2a <rf_tx_tdma_packet+0x4a>
    1d2e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1d30:	c0 98       	cbi	0x18, 0	; 24
    1d32:	89 e0       	ldi	r24, 0x09	; 9
    1d34:	8f b9       	out	0x0f, r24	; 15
    1d36:	77 9b       	sbis	0x0e, 7	; 14
    1d38:	fe cf       	rjmp	.-4      	; 0x1d36 <rf_tx_tdma_packet+0x56>
    1d3a:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    1d3c:	1a 82       	std	Y+2, r1	; 0x02
    for(i=0; i<pRTI->length; i++ )
    1d3e:	d7 01       	movw	r26, r14
    1d40:	12 96       	adiw	r26, 0x02	; 2
    1d42:	3c 91       	ld	r19, X
    1d44:	43 2f       	mov	r20, r19
    1d46:	55 27       	eor	r21, r21
    1d48:	47 fd       	sbrc	r20, 7
    1d4a:	50 95       	com	r21
    1d4c:	20 e0       	ldi	r18, 0x00	; 0
    1d4e:	0c c0       	rjmp	.+24     	; 0x1d68 <rf_tx_tdma_packet+0x88>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    1d50:	d7 01       	movw	r26, r14
    1d52:	13 96       	adiw	r26, 0x03	; 3
    1d54:	ed 91       	ld	r30, X+
    1d56:	fc 91       	ld	r31, X
    1d58:	14 97       	sbiw	r26, 0x04	; 4
    1d5a:	e8 0f       	add	r30, r24
    1d5c:	f9 1f       	adc	r31, r25
    1d5e:	8a 81       	ldd	r24, Y+2	; 0x02
    1d60:	90 81       	ld	r25, Z
    1d62:	89 0f       	add	r24, r25
    1d64:	8a 83       	std	Y+2, r24	; 0x02
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1d66:	2f 5f       	subi	r18, 0xFF	; 255
    1d68:	82 2f       	mov	r24, r18
    1d6a:	90 e0       	ldi	r25, 0x00	; 0
    1d6c:	84 17       	cp	r24, r20
    1d6e:	95 07       	cpc	r25, r21
    1d70:	7c f3       	brlt	.-34     	; 0x1d50 <rf_tx_tdma_packet+0x70>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    }
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    1d72:	93 2f       	mov	r25, r19
    1d74:	94 5f       	subi	r25, 0xF4	; 244
    1d76:	99 83       	std	Y+1, r25	; 0x01

    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    1d78:	c0 98       	cbi	0x18, 0	; 24
    1d7a:	8e e3       	ldi	r24, 0x3E	; 62
    1d7c:	8f b9       	out	0x0f, r24	; 15
    1d7e:	77 9b       	sbis	0x0e, 7	; 14
    1d80:	fe cf       	rjmp	.-4      	; 0x1d7e <rf_tx_tdma_packet+0x9e>
    1d82:	9f b9       	out	0x0f, r25	; 15
    1d84:	77 9b       	sbis	0x0e, 7	; 14
    1d86:	fe cf       	rjmp	.-4      	; 0x1d84 <rf_tx_tdma_packet+0xa4>
    1d88:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    1d8a:	f7 01       	movw	r30, r14
    1d8c:	86 81       	ldd	r24, Z+6	; 0x06
    1d8e:	88 23       	and	r24, r24
    1d90:	19 f4       	brne	.+6      	; 0x1d98 <rf_tx_tdma_packet+0xb8>
    1d92:	81 e4       	ldi	r24, 0x41	; 65
    1d94:	98 e8       	ldi	r25, 0x88	; 136
    1d96:	02 c0       	rjmp	.+4      	; 0x1d9c <rf_tx_tdma_packet+0xbc>
    1d98:	81 e6       	ldi	r24, 0x61	; 97
    1d9a:	98 e8       	ldi	r25, 0x88	; 136
    1d9c:	9c 83       	std	Y+4, r25	; 0x04
    1d9e:	8b 83       	std	Y+3, r24	; 0x03
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1da0:	c0 98       	cbi	0x18, 0	; 24
    1da2:	8e e3       	ldi	r24, 0x3E	; 62
    1da4:	8f b9       	out	0x0f, r24	; 15
    1da6:	77 9b       	sbis	0x0e, 7	; 14
    1da8:	fe cf       	rjmp	.-4      	; 0x1da6 <rf_tx_tdma_packet+0xc6>
    1daa:	fe 01       	movw	r30, r28
    1dac:	33 96       	adiw	r30, 0x03	; 3
    1dae:	9e 01       	movw	r18, r28
    1db0:	2b 5f       	subi	r18, 0xFB	; 251
    1db2:	3f 4f       	sbci	r19, 0xFF	; 255
    1db4:	80 81       	ld	r24, Z
    1db6:	8f b9       	out	0x0f, r24	; 15
    1db8:	77 9b       	sbis	0x0e, 7	; 14
    1dba:	fe cf       	rjmp	.-4      	; 0x1db8 <rf_tx_tdma_packet+0xd8>
    1dbc:	31 96       	adiw	r30, 0x01	; 1
    1dbe:	e2 17       	cp	r30, r18
    1dc0:	f3 07       	cpc	r31, r19
    1dc2:	c1 f7       	brne	.-16     	; 0x1db4 <rf_tx_tdma_packet+0xd4>
    1dc4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    1dc6:	c0 98       	cbi	0x18, 0	; 24
    1dc8:	8e e3       	ldi	r24, 0x3E	; 62
    1dca:	8f b9       	out	0x0f, r24	; 15
    1dcc:	77 9b       	sbis	0x0e, 7	; 14
    1dce:	fe cf       	rjmp	.-4      	; 0x1dcc <rf_tx_tdma_packet+0xec>
    1dd0:	80 91 8f 07 	lds	r24, 0x078F
    1dd4:	8f b9       	out	0x0f, r24	; 15
    1dd6:	77 9b       	sbis	0x0e, 7	; 14
    1dd8:	fe cf       	rjmp	.-4      	; 0x1dd6 <rf_tx_tdma_packet+0xf6>
    1dda:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1ddc:	c0 98       	cbi	0x18, 0	; 24
    1dde:	8e e3       	ldi	r24, 0x3E	; 62
    1de0:	8f b9       	out	0x0f, r24	; 15
    1de2:	77 9b       	sbis	0x0e, 7	; 14
    1de4:	fe cf       	rjmp	.-4      	; 0x1de2 <rf_tx_tdma_packet+0x102>
    1de6:	20 e0       	ldi	r18, 0x00	; 0
    1de8:	30 e0       	ldi	r19, 0x00	; 0
    1dea:	f9 01       	movw	r30, r18
    1dec:	e3 57       	subi	r30, 0x73	; 115
    1dee:	f8 4f       	sbci	r31, 0xF8	; 248
    1df0:	84 81       	ldd	r24, Z+4	; 0x04
    1df2:	8f b9       	out	0x0f, r24	; 15
    1df4:	77 9b       	sbis	0x0e, 7	; 14
    1df6:	fe cf       	rjmp	.-4      	; 0x1df4 <rf_tx_tdma_packet+0x114>
    1df8:	2f 5f       	subi	r18, 0xFF	; 255
    1dfa:	3f 4f       	sbci	r19, 0xFF	; 255
    1dfc:	22 30       	cpi	r18, 0x02	; 2
    1dfe:	31 05       	cpc	r19, r1
    1e00:	a1 f7       	brne	.-24     	; 0x1dea <rf_tx_tdma_packet+0x10a>
    1e02:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1e04:	c0 98       	cbi	0x18, 0	; 24
    1e06:	8e e3       	ldi	r24, 0x3E	; 62
    1e08:	8f b9       	out	0x0f, r24	; 15
    1e0a:	77 9b       	sbis	0x0e, 7	; 14
    1e0c:	fe cf       	rjmp	.-4      	; 0x1e0a <rf_tx_tdma_packet+0x12a>
    1e0e:	f7 01       	movw	r30, r14
    1e10:	97 01       	movw	r18, r14
    1e12:	2e 5f       	subi	r18, 0xFE	; 254
    1e14:	3f 4f       	sbci	r19, 0xFF	; 255
    1e16:	80 81       	ld	r24, Z
    1e18:	8f b9       	out	0x0f, r24	; 15
    1e1a:	77 9b       	sbis	0x0e, 7	; 14
    1e1c:	fe cf       	rjmp	.-4      	; 0x1e1a <rf_tx_tdma_packet+0x13a>
    1e1e:	31 96       	adiw	r30, 0x01	; 1
    1e20:	e2 17       	cp	r30, r18
    1e22:	f3 07       	cpc	r31, r19
    1e24:	c1 f7       	brne	.-16     	; 0x1e16 <rf_tx_tdma_packet+0x136>
    1e26:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1e28:	c0 98       	cbi	0x18, 0	; 24
    1e2a:	8e e3       	ldi	r24, 0x3E	; 62
    1e2c:	8f b9       	out	0x0f, r24	; 15
    1e2e:	77 9b       	sbis	0x0e, 7	; 14
    1e30:	fe cf       	rjmp	.-4      	; 0x1e2e <rf_tx_tdma_packet+0x14e>
    1e32:	20 e0       	ldi	r18, 0x00	; 0
    1e34:	30 e0       	ldi	r19, 0x00	; 0
    1e36:	f9 01       	movw	r30, r18
    1e38:	e3 57       	subi	r30, 0x73	; 115
    1e3a:	f8 4f       	sbci	r31, 0xF8	; 248
    1e3c:	86 81       	ldd	r24, Z+6	; 0x06
    1e3e:	8f b9       	out	0x0f, r24	; 15
    1e40:	77 9b       	sbis	0x0e, 7	; 14
    1e42:	fe cf       	rjmp	.-4      	; 0x1e40 <rf_tx_tdma_packet+0x160>
    1e44:	2f 5f       	subi	r18, 0xFF	; 255
    1e46:	3f 4f       	sbci	r19, 0xFF	; 255
    1e48:	22 30       	cpi	r18, 0x02	; 2
    1e4a:	31 05       	cpc	r19, r1
    1e4c:	a1 f7       	brne	.-24     	; 0x1e36 <rf_tx_tdma_packet+0x156>
    1e4e:	c0 9a       	sbi	0x18, 0	; 24

    nrk_high_speed_timer_wait(slot_start_time,tx_guard_time);
    1e50:	c8 01       	movw	r24, r16
    1e52:	b6 01       	movw	r22, r12
    1e54:	0e 94 45 2f 	call	0x5e8a	; 0x5e8a <nrk_high_speed_timer_wait>
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    if (pRTI->cca == TRUE)
    1e58:	d7 01       	movw	r26, r14
    1e5a:	15 96       	adiw	r26, 0x05	; 5
    1e5c:	8c 91       	ld	r24, X
    1e5e:	88 23       	and	r24, r24
    1e60:	99 f1       	breq	.+102    	; 0x1ec8 <rf_tx_tdma_packet+0x1e8>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1e62:	80 91 95 07 	lds	r24, 0x0795
    1e66:	88 23       	and	r24, r24
    1e68:	31 f4       	brne	.+12     	; 0x1e76 <rf_tx_tdma_packet+0x196>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1e6a:	c0 98       	cbi	0x18, 0	; 24
    1e6c:	83 e0       	ldi	r24, 0x03	; 3
    1e6e:	8f b9       	out	0x0f, r24	; 15
    1e70:	77 9b       	sbis	0x0e, 7	; 14
    1e72:	fe cf       	rjmp	.-4      	; 0x1e70 <rf_tx_tdma_packet+0x190>
    1e74:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1e76:	c0 98       	cbi	0x18, 0	; 24
    1e78:	1f b8       	out	0x0f, r1	; 15
    1e7a:	77 9b       	sbis	0x0e, 7	; 14
    1e7c:	fe cf       	rjmp	.-4      	; 0x1e7a <rf_tx_tdma_packet+0x19a>
    1e7e:	8f b1       	in	r24, 0x0f	; 15
    1e80:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    1e82:	81 ff       	sbrs	r24, 1
    1e84:	f8 cf       	rjmp	.-16     	; 0x1e76 <rf_tx_tdma_packet+0x196>
    1e86:	10 e0       	ldi	r17, 0x00	; 0

        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    1e88:	f5 e0       	ldi	r31, 0x05	; 5
    1e8a:	df 2e       	mov	r13, r31
    1e8c:	c0 98       	cbi	0x18, 0	; 24
    1e8e:	df b8       	out	0x0f, r13	; 15
    1e90:	77 9b       	sbis	0x0e, 7	; 14
    1e92:	fe cf       	rjmp	.-4      	; 0x1e90 <rf_tx_tdma_packet+0x1b0>
    1e94:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1e96:	c0 98       	cbi	0x18, 0	; 24
    1e98:	1f b8       	out	0x0f, r1	; 15
    1e9a:	77 9b       	sbis	0x0e, 7	; 14
    1e9c:	fe cf       	rjmp	.-4      	; 0x1e9a <rf_tx_tdma_packet+0x1ba>
    1e9e:	0f b1       	in	r16, 0x0f	; 15
    1ea0:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    1ea2:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    1ea4:	15 36       	cpi	r17, 0x65	; 101
    1ea6:	49 f4       	brne	.+18     	; 0x1eba <rf_tx_tdma_packet+0x1da>
            {
                ENABLE_GLOBAL_INT ();
    1ea8:	78 94       	sei
                nrk_sem_post(radio_sem);
    1eaa:	80 91 88 07 	lds	r24, 0x0788
    1eae:	90 91 89 07 	lds	r25, 0x0789
    1eb2:	0e 94 63 22 	call	0x44c6	; 0x44c6 <nrk_sem_post>
    1eb6:	80 e0       	ldi	r24, 0x00	; 0
    1eb8:	60 c0       	rjmp	.+192    	; 0x1f7a <rf_tx_tdma_packet+0x29a>
                return FALSE;
            }
            halWait (100);
    1eba:	84 e6       	ldi	r24, 0x64	; 100
    1ebc:	90 e0       	ldi	r25, 0x00	; 0
    1ebe:	0e 94 56 14 	call	0x28ac	; 0x28ac <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1ec2:	03 ff       	sbrs	r16, 3
    1ec4:	e3 cf       	rjmp	.-58     	; 0x1e8c <rf_tx_tdma_packet+0x1ac>
    1ec6:	06 c0       	rjmp	.+12     	; 0x1ed4 <rf_tx_tdma_packet+0x1f4>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1ec8:	c0 98       	cbi	0x18, 0	; 24
    1eca:	84 e0       	ldi	r24, 0x04	; 4
    1ecc:	8f b9       	out	0x0f, r24	; 15
    1ece:	77 9b       	sbis	0x0e, 7	; 14
    1ed0:	fe cf       	rjmp	.-4      	; 0x1ece <rf_tx_tdma_packet+0x1ee>
    1ed2:	c0 9a       	sbi	0x18, 0	; 24
    //nrk_gpio_set(DEBUG_0);


    // Fill in the rest of the packet now
    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1ed4:	c0 98       	cbi	0x18, 0	; 24
    1ed6:	8e e3       	ldi	r24, 0x3E	; 62
    1ed8:	8f b9       	out	0x0f, r24	; 15
    1eda:	77 9b       	sbis	0x0e, 7	; 14
    1edc:	fe cf       	rjmp	.-4      	; 0x1eda <rf_tx_tdma_packet+0x1fa>
    1ede:	f7 01       	movw	r30, r14
    1ee0:	82 81       	ldd	r24, Z+2	; 0x02
    1ee2:	48 2f       	mov	r20, r24
    1ee4:	55 27       	eor	r21, r21
    1ee6:	47 fd       	sbrc	r20, 7
    1ee8:	50 95       	com	r21
    1eea:	20 e0       	ldi	r18, 0x00	; 0
    1eec:	0c c0       	rjmp	.+24     	; 0x1f06 <rf_tx_tdma_packet+0x226>
    1eee:	d7 01       	movw	r26, r14
    1ef0:	13 96       	adiw	r26, 0x03	; 3
    1ef2:	ed 91       	ld	r30, X+
    1ef4:	fc 91       	ld	r31, X
    1ef6:	14 97       	sbiw	r26, 0x04	; 4
    1ef8:	e8 0f       	add	r30, r24
    1efa:	f9 1f       	adc	r31, r25
    1efc:	80 81       	ld	r24, Z
    1efe:	8f b9       	out	0x0f, r24	; 15
    1f00:	77 9b       	sbis	0x0e, 7	; 14
    1f02:	fe cf       	rjmp	.-4      	; 0x1f00 <rf_tx_tdma_packet+0x220>
    1f04:	2f 5f       	subi	r18, 0xFF	; 255
    1f06:	82 2f       	mov	r24, r18
    1f08:	90 e0       	ldi	r25, 0x00	; 0
    1f0a:	84 17       	cp	r24, r20
    1f0c:	95 07       	cpc	r25, r21
    1f0e:	7c f3       	brlt	.-34     	; 0x1eee <rf_tx_tdma_packet+0x20e>
    1f10:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1f12:	c0 98       	cbi	0x18, 0	; 24
    1f14:	8e e3       	ldi	r24, 0x3E	; 62
    1f16:	8f b9       	out	0x0f, r24	; 15
    1f18:	77 9b       	sbis	0x0e, 7	; 14
    1f1a:	fe cf       	rjmp	.-4      	; 0x1f18 <rf_tx_tdma_packet+0x238>
    1f1c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f1e:	8f b9       	out	0x0f, r24	; 15
    1f20:	77 9b       	sbis	0x0e, 7	; 14
    1f22:	fe cf       	rjmp	.-4      	; 0x1f20 <rf_tx_tdma_packet+0x240>
    1f24:	c0 9a       	sbi	0x18, 0	; 24

    //nrk_spin_wait_us(200);
//  FASTSPI_STROBE(CC2420_STXON);
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1f26:	84 9b       	sbis	0x10, 4	; 16
    1f28:	fe cf       	rjmp	.-4      	; 0x1f26 <rf_tx_tdma_packet+0x246>
    	success = rfSettings.ackReceived;
    }*/


    // Turn off the receiver if it should not continue to be enabled
    DISABLE_GLOBAL_INT();
    1f2a:	f8 94       	cli
    // XXX hack, temp out
    //if (!rfSettings.receiveOn) { while (SFD_IS_1); /*FASTSPI_STROBE(CC2420_SRFOFF);*/ }
    // while (SFD_IS_1);
    while (SFD_IS_1); // wait for packet to finish
    1f2c:	84 99       	sbic	0x10, 4	; 16
    1f2e:	fe cf       	rjmp	.-4      	; 0x1f2c <rf_tx_tdma_packet+0x24c>

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1f30:	c0 98       	cbi	0x18, 0	; 24
    1f32:	88 e0       	ldi	r24, 0x08	; 8
    1f34:	8f b9       	out	0x0f, r24	; 15
    1f36:	77 9b       	sbis	0x0e, 7	; 14
    1f38:	fe cf       	rjmp	.-4      	; 0x1f36 <rf_tx_tdma_packet+0x256>
    1f3a:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1f3c:	c0 98       	cbi	0x18, 0	; 24
    1f3e:	88 e0       	ldi	r24, 0x08	; 8
    1f40:	8f b9       	out	0x0f, r24	; 15
    1f42:	77 9b       	sbis	0x0e, 7	; 14
    1f44:	fe cf       	rjmp	.-4      	; 0x1f42 <rf_tx_tdma_packet+0x262>
    1f46:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1f48:	c0 98       	cbi	0x18, 0	; 24
    1f4a:	89 e0       	ldi	r24, 0x09	; 9
    1f4c:	8f b9       	out	0x0f, r24	; 15
    1f4e:	77 9b       	sbis	0x0e, 7	; 14
    1f50:	fe cf       	rjmp	.-4      	; 0x1f4e <rf_tx_tdma_packet+0x26e>
    1f52:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1f54:	c0 98       	cbi	0x18, 0	; 24
    1f56:	89 e0       	ldi	r24, 0x09	; 9
    1f58:	8f b9       	out	0x0f, r24	; 15
    1f5a:	77 9b       	sbis	0x0e, 7	; 14
    1f5c:	fe cf       	rjmp	.-4      	; 0x1f5a <rf_tx_tdma_packet+0x27a>
    1f5e:	c0 9a       	sbi	0x18, 0	; 24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1f60:	c0 98       	cbi	0x18, 0	; 24
    1f62:	86 e0       	ldi	r24, 0x06	; 6
    1f64:	8f b9       	out	0x0f, r24	; 15
    1f66:	77 9b       	sbis	0x0e, 7	; 14
    1f68:	fe cf       	rjmp	.-4      	; 0x1f66 <rf_tx_tdma_packet+0x286>
    1f6a:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1f6c:	78 94       	sei


    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1f6e:	80 91 8f 07 	lds	r24, 0x078F
    1f72:	8f 5f       	subi	r24, 0xFF	; 255
    1f74:	80 93 8f 07 	sts	0x078F, r24
    1f78:	81 e0       	ldi	r24, 0x01	; 1
    nrk_sem_post(radio_sem);
#endif

    return success;

}
    1f7a:	0f 90       	pop	r0
    1f7c:	0f 90       	pop	r0
    1f7e:	0f 90       	pop	r0
    1f80:	0f 90       	pop	r0
    1f82:	cf 91       	pop	r28
    1f84:	df 91       	pop	r29
    1f86:	1f 91       	pop	r17
    1f88:	0f 91       	pop	r16
    1f8a:	ff 90       	pop	r15
    1f8c:	ef 90       	pop	r14
    1f8e:	df 90       	pop	r13
    1f90:	cf 90       	pop	r12
    1f92:	08 95       	ret

00001f94 <rf_addr_decode_set_my_mac>:
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
}


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
    1f94:	df 93       	push	r29
    1f96:	cf 93       	push	r28
    1f98:	00 d0       	rcall	.+0      	; 0x1f9a <rf_addr_decode_set_my_mac+0x6>
    1f9a:	cd b7       	in	r28, 0x3d	; 61
    1f9c:	de b7       	in	r29, 0x3e	; 62
    1f9e:	9a 83       	std	Y+2, r25	; 0x02
    1fa0:	89 83       	std	Y+1, r24	; 0x01
    uint8_t n;
    rfSettings.myAddr = my_mac;
    1fa2:	90 93 94 07 	sts	0x0794, r25
    1fa6:	80 93 93 07 	sts	0x0793, r24
    nrk_spin_wait_us(500);
    1faa:	84 ef       	ldi	r24, 0xF4	; 244
    1fac:	91 e0       	ldi	r25, 0x01	; 1
    1fae:	0e 94 13 2f 	call	0x5e26	; 0x5e26 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    1fb2:	c0 98       	cbi	0x18, 0	; 24
    1fb4:	8a ee       	ldi	r24, 0xEA	; 234
    1fb6:	8f b9       	out	0x0f, r24	; 15
    1fb8:	77 9b       	sbis	0x0e, 7	; 14
    1fba:	fe cf       	rjmp	.-4      	; 0x1fb8 <rf_addr_decode_set_my_mac+0x24>
    1fbc:	80 e8       	ldi	r24, 0x80	; 128
    1fbe:	8f b9       	out	0x0f, r24	; 15
    1fc0:	77 9b       	sbis	0x0e, 7	; 14
    1fc2:	fe cf       	rjmp	.-4      	; 0x1fc0 <rf_addr_decode_set_my_mac+0x2c>
    1fc4:	fe 01       	movw	r30, r28
    1fc6:	31 96       	adiw	r30, 0x01	; 1
    1fc8:	9e 01       	movw	r18, r28
    1fca:	2d 5f       	subi	r18, 0xFD	; 253
    1fcc:	3f 4f       	sbci	r19, 0xFF	; 255
    1fce:	80 81       	ld	r24, Z
    1fd0:	8f b9       	out	0x0f, r24	; 15
    1fd2:	77 9b       	sbis	0x0e, 7	; 14
    1fd4:	fe cf       	rjmp	.-4      	; 0x1fd2 <rf_addr_decode_set_my_mac+0x3e>
    1fd6:	31 96       	adiw	r30, 0x01	; 1
    1fd8:	e2 17       	cp	r30, r18
    1fda:	f3 07       	cpc	r31, r19
    1fdc:	c1 f7       	brne	.-16     	; 0x1fce <rf_addr_decode_set_my_mac+0x3a>
    1fde:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    1fe0:	84 ef       	ldi	r24, 0xF4	; 244
    1fe2:	91 e0       	ldi	r25, 0x01	; 1
    1fe4:	0e 94 13 2f 	call	0x5e26	; 0x5e26 <nrk_spin_wait_us>
}
    1fe8:	0f 90       	pop	r0
    1fea:	0f 90       	pop	r0
    1fec:	cf 91       	pop	r28
    1fee:	df 91       	pop	r29
    1ff0:	08 95       	ret

00001ff2 <rf_security_set_key>:
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
{
    1ff2:	4f 92       	push	r4
    1ff4:	5f 92       	push	r5
    1ff6:	6f 92       	push	r6
    1ff8:	7f 92       	push	r7
    1ffa:	8f 92       	push	r8
    1ffc:	9f 92       	push	r9
    1ffe:	af 92       	push	r10
    2000:	bf 92       	push	r11
    2002:	cf 92       	push	r12
    2004:	df 92       	push	r13
    2006:	ef 92       	push	r14
    2008:	ff 92       	push	r15
    200a:	0f 93       	push	r16
    200c:	1f 93       	push	r17
    200e:	df 93       	push	r29
    2010:	cf 93       	push	r28
    2012:	00 d0       	rcall	.+0      	; 0x2014 <rf_security_set_key+0x22>
    2014:	cd b7       	in	r28, 0x3d	; 61
    2016:	de b7       	in	r29, 0x3e	; 62
    2018:	18 2f       	mov	r17, r24
    201a:	09 2f       	mov	r16, r25
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    201c:	84 e6       	ldi	r24, 0x64	; 100
    201e:	90 e0       	ldi	r25, 0x00	; 0
    2020:	0e 94 13 2f 	call	0x5e26	; 0x5e26 <nrk_spin_wait_us>
    2024:	21 2f       	mov	r18, r17
    2026:	30 2f       	mov	r19, r16
    2028:	c9 01       	movw	r24, r18
    202a:	6c 01       	movw	r12, r24
    202c:	00 e0       	ldi	r16, 0x00	; 0
    202e:	11 e0       	ldi	r17, 0x01	; 1
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    2030:	3e 01       	movw	r6, r28
    2032:	08 94       	sec
    2034:	61 1c       	adc	r6, r1
    2036:	71 1c       	adc	r7, r1
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
{
    2038:	33 e0       	ldi	r19, 0x03	; 3
    203a:	43 2e       	mov	r4, r19
    203c:	51 2c       	mov	r5, r1
    203e:	4c 0e       	add	r4, r28
    2040:	5d 1e       	adc	r5, r29

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
    2042:	f6 01       	movw	r30, r12
    2044:	f0 80       	ld	r15, Z
    2046:	ee 24       	eor	r14, r14
    2048:	81 81       	ldd	r24, Z+1	; 0x01
    204a:	90 e0       	ldi	r25, 0x00	; 0
    204c:	8e 29       	or	r24, r14
    204e:	9f 29       	or	r25, r15
    2050:	9a 83       	std	Y+2, r25	; 0x02
    2052:	89 83       	std	Y+1, r24	; 0x01
        nrk_spin_wait_us(100);
    2054:	84 e6       	ldi	r24, 0x64	; 100
    2056:	90 e0       	ldi	r25, 0x00	; 0
    2058:	0e 94 13 2f 	call	0x5e26	; 0x5e26 <nrk_spin_wait_us>
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    205c:	c0 98       	cbi	0x18, 0	; 24
    205e:	80 2f       	mov	r24, r16
    2060:	80 68       	ori	r24, 0x80	; 128
    2062:	8f b9       	out	0x0f, r24	; 15
    2064:	77 9b       	sbis	0x0e, 7	; 14
    2066:	fe cf       	rjmp	.-4      	; 0x2064 <rf_security_set_key+0x72>
    2068:	c8 01       	movw	r24, r16
    206a:	95 95       	asr	r25
    206c:	87 95       	ror	r24
    206e:	80 7c       	andi	r24, 0xC0	; 192
    2070:	8f b9       	out	0x0f, r24	; 15
    2072:	77 9b       	sbis	0x0e, 7	; 14
    2074:	fe cf       	rjmp	.-4      	; 0x2072 <rf_security_set_key+0x80>
    2076:	43 01       	movw	r8, r6
    2078:	53 01       	movw	r10, r6
    207a:	f5 01       	movw	r30, r10
    207c:	80 81       	ld	r24, Z
    207e:	8f b9       	out	0x0f, r24	; 15
    2080:	77 9b       	sbis	0x0e, 7	; 14
    2082:	fe cf       	rjmp	.-4      	; 0x2080 <rf_security_set_key+0x8e>
    2084:	08 94       	sec
    2086:	a1 1c       	adc	r10, r1
    2088:	b1 1c       	adc	r11, r1
    208a:	4a 14       	cp	r4, r10
    208c:	5b 04       	cpc	r5, r11
    208e:	a9 f7       	brne	.-22     	; 0x207a <rf_security_set_key+0x88>
    2090:	c0 9a       	sbi	0x18, 0	; 24
    2092:	08 94       	sec
    2094:	c1 1c       	adc	r12, r1
    2096:	d1 1c       	adc	r13, r1
    2098:	0e 5f       	subi	r16, 0xFE	; 254
    209a:	1f 4f       	sbci	r17, 0xFF	; 255
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    209c:	f1 e0       	ldi	r31, 0x01	; 1
    209e:	00 31       	cpi	r16, 0x10	; 16
    20a0:	1f 07       	cpc	r17, r31
    20a2:	79 f6       	brne	.-98     	; 0x2042 <rf_security_set_key+0x50>
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    20a4:	84 e6       	ldi	r24, 0x64	; 100
    20a6:	90 e0       	ldi	r25, 0x00	; 0
    20a8:	0e 94 13 2f 	call	0x5e26	; 0x5e26 <nrk_spin_wait_us>
    20ac:	20 e1       	ldi	r18, 0x10	; 16
    20ae:	31 e0       	ldi	r19, 0x01	; 1
    20b0:	40 e4       	ldi	r20, 0x40	; 64
    20b2:	51 e0       	ldi	r21, 0x01	; 1
    for(i=0; i<7; i++ )
    {
        key_buf=0;
    20b4:	1a 82       	std	Y+2, r1	; 0x02
    20b6:	19 82       	std	Y+1, r1	; 0x01
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
    20b8:	c0 98       	cbi	0x18, 0	; 24
    20ba:	84 2f       	mov	r24, r20
    20bc:	80 68       	ori	r24, 0x80	; 128
    20be:	8f b9       	out	0x0f, r24	; 15
    20c0:	77 9b       	sbis	0x0e, 7	; 14
    20c2:	fe cf       	rjmp	.-4      	; 0x20c0 <rf_security_set_key+0xce>
    20c4:	ca 01       	movw	r24, r20
    20c6:	95 95       	asr	r25
    20c8:	87 95       	ror	r24
    20ca:	80 7c       	andi	r24, 0xC0	; 192
    20cc:	8f b9       	out	0x0f, r24	; 15
    20ce:	77 9b       	sbis	0x0e, 7	; 14
    20d0:	fe cf       	rjmp	.-4      	; 0x20ce <rf_security_set_key+0xdc>
    20d2:	f3 01       	movw	r30, r6
    20d4:	80 81       	ld	r24, Z
    20d6:	8f b9       	out	0x0f, r24	; 15
    20d8:	77 9b       	sbis	0x0e, 7	; 14
    20da:	fe cf       	rjmp	.-4      	; 0x20d8 <rf_security_set_key+0xe6>
    20dc:	31 96       	adiw	r30, 0x01	; 1
    20de:	ea 15       	cp	r30, r10
    20e0:	fb 05       	cpc	r31, r11
    20e2:	c1 f7       	brne	.-16     	; 0x20d4 <rf_security_set_key+0xe2>
    20e4:	c0 9a       	sbi	0x18, 0	; 24
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    20e6:	c0 98       	cbi	0x18, 0	; 24
    20e8:	82 2f       	mov	r24, r18
    20ea:	80 68       	ori	r24, 0x80	; 128
    20ec:	8f b9       	out	0x0f, r24	; 15
    20ee:	77 9b       	sbis	0x0e, 7	; 14
    20f0:	fe cf       	rjmp	.-4      	; 0x20ee <rf_security_set_key+0xfc>
    20f2:	c9 01       	movw	r24, r18
    20f4:	95 95       	asr	r25
    20f6:	87 95       	ror	r24
    20f8:	80 7c       	andi	r24, 0xC0	; 192
    20fa:	8f b9       	out	0x0f, r24	; 15
    20fc:	77 9b       	sbis	0x0e, 7	; 14
    20fe:	fe cf       	rjmp	.-4      	; 0x20fc <rf_security_set_key+0x10a>
    2100:	f3 01       	movw	r30, r6
    2102:	80 81       	ld	r24, Z
    2104:	8f b9       	out	0x0f, r24	; 15
    2106:	77 9b       	sbis	0x0e, 7	; 14
    2108:	fe cf       	rjmp	.-4      	; 0x2106 <rf_security_set_key+0x114>
    210a:	31 96       	adiw	r30, 0x01	; 1
    210c:	ea 15       	cp	r30, r10
    210e:	fb 05       	cpc	r31, r11
    2110:	c1 f7       	brne	.-16     	; 0x2102 <rf_security_set_key+0x110>
    2112:	c0 9a       	sbi	0x18, 0	; 24
    2114:	2e 5f       	subi	r18, 0xFE	; 254
    2116:	3f 4f       	sbci	r19, 0xFF	; 255
    2118:	4e 5f       	subi	r20, 0xFE	; 254
    211a:	5f 4f       	sbci	r21, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    for(i=0; i<7; i++ )
    211c:	81 e0       	ldi	r24, 0x01	; 1
    211e:	2e 31       	cpi	r18, 0x1E	; 30
    2120:	38 07       	cpc	r19, r24
    2122:	41 f6       	brne	.-112    	; 0x20b4 <rf_security_set_key+0xc2>
        key_buf=0;
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    2124:	81 e0       	ldi	r24, 0x01	; 1
    2126:	90 e0       	ldi	r25, 0x00	; 0
    2128:	9a 83       	std	Y+2, r25	; 0x02
    212a:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    212c:	c0 98       	cbi	0x18, 0	; 24
    212e:	8e ec       	ldi	r24, 0xCE	; 206
    2130:	8f b9       	out	0x0f, r24	; 15
    2132:	77 9b       	sbis	0x0e, 7	; 14
    2134:	fe cf       	rjmp	.-4      	; 0x2132 <rf_security_set_key+0x140>
    2136:	80 e8       	ldi	r24, 0x80	; 128
    2138:	8f b9       	out	0x0f, r24	; 15
    213a:	77 9b       	sbis	0x0e, 7	; 14
    213c:	fe cf       	rjmp	.-4      	; 0x213a <rf_security_set_key+0x148>
    213e:	f3 01       	movw	r30, r6
    2140:	80 81       	ld	r24, Z
    2142:	8f b9       	out	0x0f, r24	; 15
    2144:	77 9b       	sbis	0x0e, 7	; 14
    2146:	fe cf       	rjmp	.-4      	; 0x2144 <rf_security_set_key+0x152>
    2148:	31 96       	adiw	r30, 0x01	; 1
    214a:	4e 16       	cp	r4, r30
    214c:	5f 06       	cpc	r5, r31
    214e:	c1 f7       	brne	.-16     	; 0x2140 <rf_security_set_key+0x14e>
    2150:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    2152:	c0 98       	cbi	0x18, 0	; 24
    2154:	8e e9       	ldi	r24, 0x9E	; 158
    2156:	8f b9       	out	0x0f, r24	; 15
    2158:	77 9b       	sbis	0x0e, 7	; 14
    215a:	fe cf       	rjmp	.-4      	; 0x2158 <rf_security_set_key+0x166>
    215c:	80 e8       	ldi	r24, 0x80	; 128
    215e:	8f b9       	out	0x0f, r24	; 15
    2160:	77 9b       	sbis	0x0e, 7	; 14
    2162:	fe cf       	rjmp	.-4      	; 0x2160 <rf_security_set_key+0x16e>
    2164:	f4 01       	movw	r30, r8
    2166:	80 81       	ld	r24, Z
    2168:	8f b9       	out	0x0f, r24	; 15
    216a:	77 9b       	sbis	0x0e, 7	; 14
    216c:	fe cf       	rjmp	.-4      	; 0x216a <rf_security_set_key+0x178>
    216e:	08 94       	sec
    2170:	81 1c       	adc	r8, r1
    2172:	91 1c       	adc	r9, r1
    2174:	48 14       	cp	r4, r8
    2176:	59 04       	cpc	r5, r9
    2178:	a9 f7       	brne	.-22     	; 0x2164 <rf_security_set_key+0x172>
    217a:	c0 9a       	sbi	0x18, 0	; 24
}
    217c:	0f 90       	pop	r0
    217e:	0f 90       	pop	r0
    2180:	cf 91       	pop	r28
    2182:	df 91       	pop	r29
    2184:	1f 91       	pop	r17
    2186:	0f 91       	pop	r16
    2188:	ff 90       	pop	r15
    218a:	ef 90       	pop	r14
    218c:	df 90       	pop	r13
    218e:	cf 90       	pop	r12
    2190:	bf 90       	pop	r11
    2192:	af 90       	pop	r10
    2194:	9f 90       	pop	r9
    2196:	8f 90       	pop	r8
    2198:	7f 90       	pop	r7
    219a:	6f 90       	pop	r6
    219c:	5f 90       	pop	r5
    219e:	4f 90       	pop	r4
    21a0:	08 95       	ret

000021a2 <rf_power_up>:
}

void rf_power_up()
{

    DISABLE_GLOBAL_INT();
    21a2:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCON);
    21a4:	c0 98       	cbi	0x18, 0	; 24
    21a6:	81 e0       	ldi	r24, 0x01	; 1
    21a8:	8f b9       	out	0x0f, r24	; 15
    21aa:	77 9b       	sbis	0x0e, 7	; 14
    21ac:	fe cf       	rjmp	.-4      	; 0x21aa <rf_power_up+0x8>
    21ae:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
    21b0:	88 ee       	ldi	r24, 0xE8	; 232
    21b2:	93 e0       	ldi	r25, 0x03	; 3
    21b4:	0e 94 13 2f 	call	0x5e26	; 0x5e26 <nrk_spin_wait_us>
    ENABLE_GLOBAL_INT();
    21b8:	78 94       	sei

}
    21ba:	08 95       	ret

000021bc <rf_set_rx>:
}



void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
    21bc:	cf 93       	push	r28
    21be:	df 93       	push	r29
    21c0:	ec 01       	movw	r28, r24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    21c2:	c0 98       	cbi	0x18, 0	; 24
    21c4:	88 e0       	ldi	r24, 0x08	; 8
    21c6:	8f b9       	out	0x0f, r24	; 15
    21c8:	77 9b       	sbis	0x0e, 7	; 14
    21ca:	fe cf       	rjmp	.-4      	; 0x21c8 <rf_set_rx+0xc>
    21cc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    21ce:	c0 98       	cbi	0x18, 0	; 24
    21d0:	88 e0       	ldi	r24, 0x08	; 8
    21d2:	8f b9       	out	0x0f, r24	; 15
    21d4:	77 9b       	sbis	0x0e, 7	; 14
    21d6:	fe cf       	rjmp	.-4      	; 0x21d4 <rf_set_rx+0x18>
    21d8:	c0 9a       	sbi	0x18, 0	; 24
    halRfSetChannel(channel);
    21da:	86 2f       	mov	r24, r22
    21dc:	0e 94 ce 08 	call	0x119c	; 0x119c <halRfSetChannel>
    rfSettings.pRxInfo = pRRI;
    21e0:	d0 93 8e 07 	sts	0x078E, r29
    21e4:	c0 93 8d 07 	sts	0x078D, r28

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    21e8:	df 91       	pop	r29
    21ea:	cf 91       	pop	r28
    21ec:	08 95       	ret

000021ee <rf_set_channel>:
void rf_set_channel( uint8_t channel )
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    halRfSetChannel(channel);
    21ee:	0e 94 ce 08 	call	0x119c	; 0x119c <halRfSetChannel>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    21f2:	08 95       	ret

000021f4 <rf_init>:
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{
    21f4:	df 92       	push	r13
    21f6:	ef 92       	push	r14
    21f8:	ff 92       	push	r15
    21fa:	0f 93       	push	r16
    21fc:	1f 93       	push	r17
    21fe:	df 93       	push	r29
    2200:	cf 93       	push	r28
    2202:	00 d0       	rcall	.+0      	; 0x2204 <rf_init+0x10>
    2204:	cd b7       	in	r28, 0x3d	; 61
    2206:	de b7       	in	r29, 0x3e	; 62
    2208:	8c 01       	movw	r16, r24
    220a:	d6 2e       	mov	r13, r22
    220c:	5a 83       	std	Y+2, r21	; 0x02
    220e:	49 83       	std	Y+1, r20	; 0x01
    2210:	79 01       	movw	r14, r18
        nrk_kprintf (PSTR ("CC2420 ERROR:  Access to semaphore failed\r\n"));
    }
#endif

    // Make sure that the voltage regulator is on, and that the reset pin is inactive
    SET_VREG_ACTIVE();
    2212:	dd 9a       	sbi	0x1b, 5	; 27
    halWait(1000);
    2214:	88 ee       	ldi	r24, 0xE8	; 232
    2216:	93 e0       	ldi	r25, 0x03	; 3
    2218:	0e 94 56 14 	call	0x28ac	; 0x28ac <halWait>
    SET_RESET_ACTIVE();
    221c:	de 98       	cbi	0x1b, 6	; 27
    halWait(1);
    221e:	81 e0       	ldi	r24, 0x01	; 1
    2220:	90 e0       	ldi	r25, 0x00	; 0
    2222:	0e 94 56 14 	call	0x28ac	; 0x28ac <halWait>
    SET_RESET_INACTIVE();
    2226:	de 9a       	sbi	0x1b, 6	; 27
    halWait(100);
    2228:	84 e6       	ldi	r24, 0x64	; 100
    222a:	90 e0       	ldi	r25, 0x00	; 0
    222c:	0e 94 56 14 	call	0x28ac	; 0x28ac <halWait>
    // Initialize the FIFOP external interrupt
    //FIFOP_INT_INIT();
    //ENABLE_FIFOP_INT();

    // Turn off all interrupts while we're accessing the CC2420 registers
    DISABLE_GLOBAL_INT();
    2230:	f8 94       	cli

    FASTSPI_STROBE(CC2420_SXOSCON);
    2232:	c0 98       	cbi	0x18, 0	; 24
    2234:	81 e0       	ldi	r24, 0x01	; 1
    2236:	8f b9       	out	0x0f, r24	; 15
    2238:	77 9b       	sbis	0x0e, 7	; 14
    223a:	fe cf       	rjmp	.-4      	; 0x2238 <rf_init+0x44>
    223c:	c0 9a       	sbi	0x18, 0	; 24
    mdmctrl0=0x02E2;
    223e:	82 ee       	ldi	r24, 0xE2	; 226
    2240:	92 e0       	ldi	r25, 0x02	; 2
    2242:	90 93 8c 07 	sts	0x078C, r25
    2246:	80 93 8b 07 	sts	0x078B, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);  // Std Preamble, CRC, no auto ack, no hw addr decoding
    224a:	c0 98       	cbi	0x18, 0	; 24
    224c:	81 e1       	ldi	r24, 0x11	; 17
    224e:	8f b9       	out	0x0f, r24	; 15
    2250:	77 9b       	sbis	0x0e, 7	; 14
    2252:	fe cf       	rjmp	.-4      	; 0x2250 <rf_init+0x5c>
    2254:	82 e0       	ldi	r24, 0x02	; 2
    2256:	8f b9       	out	0x0f, r24	; 15
    2258:	77 9b       	sbis	0x0e, 7	; 14
    225a:	fe cf       	rjmp	.-4      	; 0x2258 <rf_init+0x64>
    225c:	82 ee       	ldi	r24, 0xE2	; 226
    225e:	8f b9       	out	0x0f, r24	; 15
    2260:	77 9b       	sbis	0x0e, 7	; 14
    2262:	fe cf       	rjmp	.-4      	; 0x2260 <rf_init+0x6c>
    2264:	c0 9a       	sbi	0x18, 0	; 24
    //FASTSPI_SETREG(CC2420_MDMCTRL0, 0x0AF2);  // Turn on automatic packet acknowledgment
    // Turn on hw addre decoding
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // Set the correlation threshold = 20
    2266:	c0 98       	cbi	0x18, 0	; 24
    2268:	82 e1       	ldi	r24, 0x12	; 18
    226a:	8f b9       	out	0x0f, r24	; 15
    226c:	77 9b       	sbis	0x0e, 7	; 14
    226e:	fe cf       	rjmp	.-4      	; 0x226c <rf_init+0x78>
    2270:	85 e0       	ldi	r24, 0x05	; 5
    2272:	8f b9       	out	0x0f, r24	; 15
    2274:	77 9b       	sbis	0x0e, 7	; 14
    2276:	fe cf       	rjmp	.-4      	; 0x2274 <rf_init+0x80>
    2278:	1f b8       	out	0x0f, r1	; 15
    227a:	77 9b       	sbis	0x0e, 7	; 14
    227c:	fe cf       	rjmp	.-4      	; 0x227a <rf_init+0x86>
    227e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_IOCFG0, 0x007F);   // Set the FIFOP threshold to maximum
    2280:	c0 98       	cbi	0x18, 0	; 24
    2282:	8c e1       	ldi	r24, 0x1C	; 28
    2284:	8f b9       	out	0x0f, r24	; 15
    2286:	77 9b       	sbis	0x0e, 7	; 14
    2288:	fe cf       	rjmp	.-4      	; 0x2286 <rf_init+0x92>
    228a:	1f b8       	out	0x0f, r1	; 15
    228c:	77 9b       	sbis	0x0e, 7	; 14
    228e:	fe cf       	rjmp	.-4      	; 0x228c <rf_init+0x98>
    2290:	8f e7       	ldi	r24, 0x7F	; 127
    2292:	8f b9       	out	0x0f, r24	; 15
    2294:	77 9b       	sbis	0x0e, 7	; 14
    2296:	fe cf       	rjmp	.-4      	; 0x2294 <rf_init+0xa0>
    2298:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security"
    229a:	c0 98       	cbi	0x18, 0	; 24
    229c:	89 e1       	ldi	r24, 0x19	; 25
    229e:	8f b9       	out	0x0f, r24	; 15
    22a0:	77 9b       	sbis	0x0e, 7	; 14
    22a2:	fe cf       	rjmp	.-4      	; 0x22a0 <rf_init+0xac>
    22a4:	81 e0       	ldi	r24, 0x01	; 1
    22a6:	8f b9       	out	0x0f, r24	; 15
    22a8:	77 9b       	sbis	0x0e, 7	; 14
    22aa:	fe cf       	rjmp	.-4      	; 0x22a8 <rf_init+0xb4>
    22ac:	84 ec       	ldi	r24, 0xC4	; 196
    22ae:	8f b9       	out	0x0f, r24	; 15
    22b0:	77 9b       	sbis	0x0e, 7	; 14
    22b2:	fe cf       	rjmp	.-4      	; 0x22b0 <rf_init+0xbc>
    22b4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_RXCTRL1, 0x1A56); // All default except
    22b6:	c0 98       	cbi	0x18, 0	; 24
    22b8:	87 e1       	ldi	r24, 0x17	; 23
    22ba:	8f b9       	out	0x0f, r24	; 15
    22bc:	77 9b       	sbis	0x0e, 7	; 14
    22be:	fe cf       	rjmp	.-4      	; 0x22bc <rf_init+0xc8>
    22c0:	8a e1       	ldi	r24, 0x1A	; 26
    22c2:	8f b9       	out	0x0f, r24	; 15
    22c4:	77 9b       	sbis	0x0e, 7	; 14
    22c6:	fe cf       	rjmp	.-4      	; 0x22c4 <rf_init+0xd0>
    22c8:	86 e5       	ldi	r24, 0x56	; 86
    22ca:	8f b9       	out	0x0f, r24	; 15
    22cc:	77 9b       	sbis	0x0e, 7	; 14
    22ce:	fe cf       	rjmp	.-4      	; 0x22cc <rf_init+0xd8>
    22d0:	c0 9a       	sbi	0x18, 0	; 24
        nrk_spin_wait_us(500);

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    22d2:	84 ef       	ldi	r24, 0xF4	; 244
    22d4:	91 e0       	ldi	r25, 0x01	; 1
    22d6:	0e 94 13 2f 	call	0x5e26	; 0x5e26 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    22da:	c0 98       	cbi	0x18, 0	; 24
    22dc:	88 ee       	ldi	r24, 0xE8	; 232
    22de:	8f b9       	out	0x0f, r24	; 15
    22e0:	77 9b       	sbis	0x0e, 7	; 14
    22e2:	fe cf       	rjmp	.-4      	; 0x22e0 <rf_init+0xec>
    22e4:	80 e8       	ldi	r24, 0x80	; 128
    22e6:	8f b9       	out	0x0f, r24	; 15
    22e8:	77 9b       	sbis	0x0e, 7	; 14
    22ea:	fe cf       	rjmp	.-4      	; 0x22e8 <rf_init+0xf4>
    22ec:	fe 01       	movw	r30, r28
    22ee:	31 96       	adiw	r30, 0x01	; 1
    22f0:	9e 01       	movw	r18, r28
    22f2:	2d 5f       	subi	r18, 0xFD	; 253
    22f4:	3f 4f       	sbci	r19, 0xFF	; 255
    22f6:	80 81       	ld	r24, Z
    22f8:	8f b9       	out	0x0f, r24	; 15
    22fa:	77 9b       	sbis	0x0e, 7	; 14
    22fc:	fe cf       	rjmp	.-4      	; 0x22fa <rf_init+0x106>
    22fe:	31 96       	adiw	r30, 0x01	; 1
    2300:	e2 17       	cp	r30, r18
    2302:	f3 07       	cpc	r31, r19
    2304:	c1 f7       	brne	.-16     	; 0x22f6 <rf_init+0x102>
    2306:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    2308:	84 ef       	ldi	r24, 0xF4	; 244
    230a:	91 e0       	ldi	r25, 0x01	; 1
    230c:	0e 94 13 2f 	call	0x5e26	; 0x5e26 <nrk_spin_wait_us>

    ENABLE_GLOBAL_INT();
    2310:	78 94       	sei

    // Set the RF channel
    halRfSetChannel(channel);
    2312:	8d 2d       	mov	r24, r13
    2314:	0e 94 ce 08 	call	0x119c	; 0x119c <halRfSetChannel>

    // Turn interrupts back on
    ENABLE_GLOBAL_INT();
    2318:	78 94       	sei

    // Set the protocol configuration
    rfSettings.pRxInfo = pRRI;
    231a:	10 93 8e 07 	sts	0x078E, r17
    231e:	00 93 8d 07 	sts	0x078D, r16
    rfSettings.panId = panId;
    2322:	89 81       	ldd	r24, Y+1	; 0x01
    2324:	9a 81       	ldd	r25, Y+2	; 0x02
    2326:	90 93 92 07 	sts	0x0792, r25
    232a:	80 93 91 07 	sts	0x0791, r24
    rfSettings.myAddr = myAddr;
    232e:	f0 92 94 07 	sts	0x0794, r15
    2332:	e0 92 93 07 	sts	0x0793, r14
    rfSettings.txSeqNumber = 0;
    2336:	10 92 8f 07 	sts	0x078F, r1
    rfSettings.receiveOn = FALSE;
    233a:	10 92 95 07 	sts	0x0795, r1

    // Wait for the crystal oscillator to become stable
    halRfWaitForCrystalOscillator();
    233e:	0e 94 e8 08 	call	0x11d0	; 0x11d0 <halRfWaitForCrystalOscillator>
        nrk_kprintf (PSTR ("CC2420 ERROR:  Release of semaphore failed\r\n"));
        _nrk_errno_set (2);
    }
#endif

    auto_ack_enable=0;
    2342:	10 92 98 07 	sts	0x0798, r1
    security_enable=0;
    2346:	10 92 8a 07 	sts	0x078A, r1
    last_pkt_encrypted=0;
    234a:	10 92 99 07 	sts	0x0799, r1
} // rf_init()
    234e:	0f 90       	pop	r0
    2350:	0f 90       	pop	r0
    2352:	cf 91       	pop	r28
    2354:	df 91       	pop	r29
    2356:	1f 91       	pop	r17
    2358:	0f 91       	pop	r16
    235a:	ff 90       	pop	r15
    235c:	ef 90       	pop	r14
    235e:	df 90       	pop	r13
    2360:	08 95       	ret

00002362 <cc259x_tx>:
}


void cc259x_tx()
{
    nrk_gpio_set(NRK_DEBUG_1);
    2362:	80 91 d6 01 	lds	r24, 0x01D6
    2366:	0e 94 db 11 	call	0x23b6	; 0x23b6 <nrk_gpio_set>
    nrk_gpio_set(NRK_DEBUG_0);
    236a:	80 91 d5 01 	lds	r24, 0x01D5
    236e:	0e 94 db 11 	call	0x23b6	; 0x23b6 <nrk_gpio_set>
}
    2372:	08 95       	ret

00002374 <cc259x_rx>:

#define OSC_STARTUP_DELAY	1000

void cc259x_rx()
{
    nrk_gpio_set(NRK_DEBUG_1);
    2374:	80 91 d6 01 	lds	r24, 0x01D6
    2378:	0e 94 db 11 	call	0x23b6	; 0x23b6 <nrk_gpio_set>
    nrk_gpio_clr(NRK_DEBUG_0);
    237c:	80 91 d5 01 	lds	r24, 0x01D5
    2380:	0e 94 23 12 	call	0x2446	; 0x2446 <nrk_gpio_clr>
}
    2384:	08 95       	ret

00002386 <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
    return NRK_ERROR;
}
    2386:	8f ef       	ldi	r24, 0xFF	; 255
    2388:	08 95       	ret

0000238a <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
    if(uart_num==0)
    238a:	88 23       	and	r24, r24
    238c:	29 f4       	brne	.+10     	; 0x2398 <nrk_uart_data_ready+0xe>
    {
        if( UCSR0A & BM(RXC0) ) return 1;
    238e:	8b b1       	in	r24, 0x0b	; 11
    2390:	88 1f       	adc	r24, r24
    2392:	88 27       	eor	r24, r24
    2394:	88 1f       	adc	r24, r24
    2396:	08 95       	ret
    }
    if(uart_num==1)
    2398:	81 30       	cpi	r24, 0x01	; 1
    239a:	11 f0       	breq	.+4      	; 0x23a0 <nrk_uart_data_ready+0x16>
    239c:	80 e0       	ldi	r24, 0x00	; 0
    239e:	08 95       	ret
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    23a0:	80 91 9b 00 	lds	r24, 0x009B
    23a4:	88 1f       	adc	r24, r24
    23a6:	88 27       	eor	r24, r24
    23a8:	88 1f       	adc	r24, r24
    }
    return 0;
}
    23aa:	08 95       	ret

000023ac <getc0>:

char getc0(void)
{
    unsigned char tmp;
    UART0_WAIT_AND_RECEIVE(tmp);
    23ac:	5f 9b       	sbis	0x0b, 7	; 11
    23ae:	fe cf       	rjmp	.-4      	; 0x23ac <getc0>
    23b0:	5f 98       	cbi	0x0b, 7	; 11
    23b2:	8c b1       	in	r24, 0x0c	; 12
    return tmp;
}
    23b4:	08 95       	ret

000023b6 <nrk_gpio_set>:
NRK_INVALID_PIN( GPIO34 )

//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    23b6:	38 2f       	mov	r19, r24
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    23b8:	8f 3f       	cpi	r24, 0xFF	; 255
    23ba:	09 f4       	brne	.+2      	; 0x23be <nrk_gpio_set+0x8>
    23bc:	42 c0       	rjmp	.+132    	; 0x2442 <nrk_gpio_set+0x8c>
//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    23be:	28 2f       	mov	r18, r24
    23c0:	26 95       	lsr	r18
    23c2:	26 95       	lsr	r18
    23c4:	26 95       	lsr	r18
    23c6:	81 e0       	ldi	r24, 0x01	; 1
    23c8:	90 e0       	ldi	r25, 0x00	; 0
    23ca:	02 c0       	rjmp	.+4      	; 0x23d0 <nrk_gpio_set+0x1a>
    23cc:	88 0f       	add	r24, r24
    23ce:	99 1f       	adc	r25, r25
    23d0:	2a 95       	dec	r18
    23d2:	e2 f7       	brpl	.-8      	; 0x23cc <nrk_gpio_set+0x16>
    23d4:	98 2f       	mov	r25, r24

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    23d6:	23 2f       	mov	r18, r19
    23d8:	30 e0       	ldi	r19, 0x00	; 0
    23da:	27 70       	andi	r18, 0x07	; 7
    23dc:	30 70       	andi	r19, 0x00	; 0
    23de:	22 30       	cpi	r18, 0x02	; 2
    23e0:	31 05       	cpc	r19, r1
    23e2:	e1 f0       	breq	.+56     	; 0x241c <nrk_gpio_set+0x66>
    23e4:	23 30       	cpi	r18, 0x03	; 3
    23e6:	31 05       	cpc	r19, r1
    23e8:	3c f4       	brge	.+14     	; 0x23f8 <nrk_gpio_set+0x42>
    23ea:	21 15       	cp	r18, r1
    23ec:	31 05       	cpc	r19, r1
    23ee:	71 f0       	breq	.+28     	; 0x240c <nrk_gpio_set+0x56>
    23f0:	21 30       	cpi	r18, 0x01	; 1
    23f2:	31 05       	cpc	r19, r1
    23f4:	31 f5       	brne	.+76     	; 0x2442 <nrk_gpio_set+0x8c>
    23f6:	0e c0       	rjmp	.+28     	; 0x2414 <nrk_gpio_set+0x5e>
    23f8:	24 30       	cpi	r18, 0x04	; 4
    23fa:	31 05       	cpc	r19, r1
    23fc:	b9 f0       	breq	.+46     	; 0x242c <nrk_gpio_set+0x76>
    23fe:	24 30       	cpi	r18, 0x04	; 4
    2400:	31 05       	cpc	r19, r1
    2402:	84 f0       	brlt	.+32     	; 0x2424 <nrk_gpio_set+0x6e>
    2404:	25 30       	cpi	r18, 0x05	; 5
    2406:	31 05       	cpc	r19, r1
    2408:	e1 f4       	brne	.+56     	; 0x2442 <nrk_gpio_set+0x8c>
    240a:	14 c0       	rjmp	.+40     	; 0x2434 <nrk_gpio_set+0x7e>
    {
        case NRK_PORTA: PORTA |= bitvalue;
    240c:	8b b3       	in	r24, 0x1b	; 27
    240e:	98 2b       	or	r25, r24
    2410:	9b bb       	out	0x1b, r25	; 27
    2412:	15 c0       	rjmp	.+42     	; 0x243e <nrk_gpio_set+0x88>
            break;
        case NRK_PORTB: PORTB |= bitvalue;
    2414:	88 b3       	in	r24, 0x18	; 24
    2416:	98 2b       	or	r25, r24
    2418:	98 bb       	out	0x18, r25	; 24
    241a:	11 c0       	rjmp	.+34     	; 0x243e <nrk_gpio_set+0x88>
            break;
        case NRK_PORTC: PORTC |= bitvalue;
    241c:	85 b3       	in	r24, 0x15	; 21
    241e:	98 2b       	or	r25, r24
    2420:	95 bb       	out	0x15, r25	; 21
    2422:	0d c0       	rjmp	.+26     	; 0x243e <nrk_gpio_set+0x88>
            break;
        case NRK_PORTD: PORTD |= bitvalue;
    2424:	82 b3       	in	r24, 0x12	; 18
    2426:	98 2b       	or	r25, r24
    2428:	92 bb       	out	0x12, r25	; 18
    242a:	09 c0       	rjmp	.+18     	; 0x243e <nrk_gpio_set+0x88>
            break;
        case NRK_PORTE: PORTE |= bitvalue;
    242c:	83 b1       	in	r24, 0x03	; 3
    242e:	98 2b       	or	r25, r24
    2430:	93 b9       	out	0x03, r25	; 3
    2432:	05 c0       	rjmp	.+10     	; 0x243e <nrk_gpio_set+0x88>
            break;
        case NRK_PORTF: PORTF |= bitvalue;
    2434:	80 91 62 00 	lds	r24, 0x0062
    2438:	98 2b       	or	r25, r24
    243a:	90 93 62 00 	sts	0x0062, r25
    243e:	81 e0       	ldi	r24, 0x01	; 1
    2440:	08 95       	ret
            break;
    2442:	8f ef       	ldi	r24, 0xFF	; 255
        default:
            return -1;
    }
    return 1;
}
    2444:	08 95       	ret

00002446 <nrk_gpio_clr>:

int8_t nrk_gpio_clr(uint8_t pin)
{
    2446:	38 2f       	mov	r19, r24
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2448:	8f 3f       	cpi	r24, 0xFF	; 255
    244a:	09 f4       	brne	.+2      	; 0x244e <nrk_gpio_clr+0x8>
    244c:	43 c0       	rjmp	.+134    	; 0x24d4 <nrk_gpio_clr+0x8e>
}

int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);
    244e:	28 2f       	mov	r18, r24
    2450:	26 95       	lsr	r18
    2452:	26 95       	lsr	r18
    2454:	26 95       	lsr	r18
    2456:	81 e0       	ldi	r24, 0x01	; 1
    2458:	90 e0       	ldi	r25, 0x00	; 0
    245a:	02 c0       	rjmp	.+4      	; 0x2460 <nrk_gpio_clr+0x1a>
    245c:	88 0f       	add	r24, r24
    245e:	99 1f       	adc	r25, r25
    2460:	2a 95       	dec	r18
    2462:	e2 f7       	brpl	.-8      	; 0x245c <nrk_gpio_clr+0x16>
    2464:	98 2f       	mov	r25, r24
    2466:	90 95       	com	r25

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    2468:	23 2f       	mov	r18, r19
    246a:	30 e0       	ldi	r19, 0x00	; 0
    246c:	27 70       	andi	r18, 0x07	; 7
    246e:	30 70       	andi	r19, 0x00	; 0
    2470:	22 30       	cpi	r18, 0x02	; 2
    2472:	31 05       	cpc	r19, r1
    2474:	e1 f0       	breq	.+56     	; 0x24ae <nrk_gpio_clr+0x68>
    2476:	23 30       	cpi	r18, 0x03	; 3
    2478:	31 05       	cpc	r19, r1
    247a:	3c f4       	brge	.+14     	; 0x248a <nrk_gpio_clr+0x44>
    247c:	21 15       	cp	r18, r1
    247e:	31 05       	cpc	r19, r1
    2480:	71 f0       	breq	.+28     	; 0x249e <nrk_gpio_clr+0x58>
    2482:	21 30       	cpi	r18, 0x01	; 1
    2484:	31 05       	cpc	r19, r1
    2486:	31 f5       	brne	.+76     	; 0x24d4 <nrk_gpio_clr+0x8e>
    2488:	0e c0       	rjmp	.+28     	; 0x24a6 <nrk_gpio_clr+0x60>
    248a:	24 30       	cpi	r18, 0x04	; 4
    248c:	31 05       	cpc	r19, r1
    248e:	b9 f0       	breq	.+46     	; 0x24be <nrk_gpio_clr+0x78>
    2490:	24 30       	cpi	r18, 0x04	; 4
    2492:	31 05       	cpc	r19, r1
    2494:	84 f0       	brlt	.+32     	; 0x24b6 <nrk_gpio_clr+0x70>
    2496:	25 30       	cpi	r18, 0x05	; 5
    2498:	31 05       	cpc	r19, r1
    249a:	e1 f4       	brne	.+56     	; 0x24d4 <nrk_gpio_clr+0x8e>
    249c:	14 c0       	rjmp	.+40     	; 0x24c6 <nrk_gpio_clr+0x80>
    {
        case NRK_PORTA: PORTA &= bitvalue;
    249e:	8b b3       	in	r24, 0x1b	; 27
    24a0:	98 23       	and	r25, r24
    24a2:	9b bb       	out	0x1b, r25	; 27
    24a4:	15 c0       	rjmp	.+42     	; 0x24d0 <nrk_gpio_clr+0x8a>
            break;
        case NRK_PORTB: PORTB &= bitvalue;
    24a6:	88 b3       	in	r24, 0x18	; 24
    24a8:	98 23       	and	r25, r24
    24aa:	98 bb       	out	0x18, r25	; 24
    24ac:	11 c0       	rjmp	.+34     	; 0x24d0 <nrk_gpio_clr+0x8a>
            break;
        case NRK_PORTC: PORTC &= bitvalue;
    24ae:	85 b3       	in	r24, 0x15	; 21
    24b0:	98 23       	and	r25, r24
    24b2:	95 bb       	out	0x15, r25	; 21
    24b4:	0d c0       	rjmp	.+26     	; 0x24d0 <nrk_gpio_clr+0x8a>
            break;
        case NRK_PORTD: PORTD &= bitvalue;
    24b6:	82 b3       	in	r24, 0x12	; 18
    24b8:	98 23       	and	r25, r24
    24ba:	92 bb       	out	0x12, r25	; 18
    24bc:	09 c0       	rjmp	.+18     	; 0x24d0 <nrk_gpio_clr+0x8a>
            break;
        case NRK_PORTE: PORTE &= bitvalue;
    24be:	83 b1       	in	r24, 0x03	; 3
    24c0:	98 23       	and	r25, r24
    24c2:	93 b9       	out	0x03, r25	; 3
    24c4:	05 c0       	rjmp	.+10     	; 0x24d0 <nrk_gpio_clr+0x8a>
            break;
        case NRK_PORTF: PORTF &= bitvalue;
    24c6:	80 91 62 00 	lds	r24, 0x0062
    24ca:	98 23       	and	r25, r24
    24cc:	90 93 62 00 	sts	0x0062, r25
    24d0:	81 e0       	ldi	r24, 0x01	; 1
    24d2:	08 95       	ret
            break;
    24d4:	8f ef       	ldi	r24, 0xFF	; 255
        default:
            return -1;
    }
    return 1;
}
    24d6:	08 95       	ret

000024d8 <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    24d8:	28 2f       	mov	r18, r24
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    24da:	8f 3f       	cpi	r24, 0xFF	; 255
    24dc:	69 f1       	breq	.+90     	; 0x2538 <nrk_gpio_get+0x60>
    switch (pin & 0x07)
    24de:	90 e0       	ldi	r25, 0x00	; 0
    24e0:	87 70       	andi	r24, 0x07	; 7
    24e2:	90 70       	andi	r25, 0x00	; 0
    24e4:	82 30       	cpi	r24, 0x02	; 2
    24e6:	91 05       	cpc	r25, r1
    24e8:	a9 f0       	breq	.+42     	; 0x2514 <nrk_gpio_get+0x3c>
    24ea:	83 30       	cpi	r24, 0x03	; 3
    24ec:	91 05       	cpc	r25, r1
    24ee:	2c f4       	brge	.+10     	; 0x24fa <nrk_gpio_get+0x22>
    24f0:	00 97       	sbiw	r24, 0x00	; 0
    24f2:	61 f0       	breq	.+24     	; 0x250c <nrk_gpio_get+0x34>
    24f4:	01 97       	sbiw	r24, 0x01	; 1
    24f6:	01 f5       	brne	.+64     	; 0x2538 <nrk_gpio_get+0x60>
    24f8:	0b c0       	rjmp	.+22     	; 0x2510 <nrk_gpio_get+0x38>
    24fa:	84 30       	cpi	r24, 0x04	; 4
    24fc:	91 05       	cpc	r25, r1
    24fe:	71 f0       	breq	.+28     	; 0x251c <nrk_gpio_get+0x44>
    2500:	84 30       	cpi	r24, 0x04	; 4
    2502:	91 05       	cpc	r25, r1
    2504:	4c f0       	brlt	.+18     	; 0x2518 <nrk_gpio_get+0x40>
    2506:	05 97       	sbiw	r24, 0x05	; 5
    2508:	b9 f4       	brne	.+46     	; 0x2538 <nrk_gpio_get+0x60>
    250a:	0a c0       	rjmp	.+20     	; 0x2520 <nrk_gpio_get+0x48>
    {
        case NRK_PORTA:
            return !!(PINA & BM((pin & 0xF8) >> 3));
    250c:	89 b3       	in	r24, 0x19	; 25
    250e:	09 c0       	rjmp	.+18     	; 0x2522 <nrk_gpio_get+0x4a>
        case NRK_PORTB:
            return !!(PINB & BM((pin & 0xF8) >> 3));
    2510:	86 b3       	in	r24, 0x16	; 22
    2512:	07 c0       	rjmp	.+14     	; 0x2522 <nrk_gpio_get+0x4a>
        case NRK_PORTC:
            return !!(PINC & BM((pin & 0xF8) >> 3));
    2514:	83 b3       	in	r24, 0x13	; 19
    2516:	05 c0       	rjmp	.+10     	; 0x2522 <nrk_gpio_get+0x4a>
        case NRK_PORTD:
            return !!(PIND & BM((pin & 0xF8) >> 3));
    2518:	80 b3       	in	r24, 0x10	; 16
    251a:	03 c0       	rjmp	.+6      	; 0x2522 <nrk_gpio_get+0x4a>
        case NRK_PORTE:
            return !!(PINE & BM((pin & 0xF8) >> 3));
    251c:	81 b1       	in	r24, 0x01	; 1
    251e:	01 c0       	rjmp	.+2      	; 0x2522 <nrk_gpio_get+0x4a>
        case NRK_PORTF:
            return !!(PINF & BM((pin & 0xF8) >> 3));
    2520:	80 b1       	in	r24, 0x00	; 0
    2522:	90 e0       	ldi	r25, 0x00	; 0
    2524:	26 95       	lsr	r18
    2526:	26 95       	lsr	r18
    2528:	26 95       	lsr	r18
    252a:	02 c0       	rjmp	.+4      	; 0x2530 <nrk_gpio_get+0x58>
    252c:	95 95       	asr	r25
    252e:	87 95       	ror	r24
    2530:	2a 95       	dec	r18
    2532:	e2 f7       	brpl	.-8      	; 0x252c <nrk_gpio_get+0x54>
    2534:	81 70       	andi	r24, 0x01	; 1
    2536:	08 95       	ret
    2538:	8f ef       	ldi	r24, 0xFF	; 255
        default:
            return -1;
    }
    return -1;
}
    253a:	08 95       	ret

0000253c <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
    if(enable) SFIOR &= ~BM(PUD);
    253c:	88 23       	and	r24, r24
    253e:	19 f0       	breq	.+6      	; 0x2546 <nrk_gpio_pullups+0xa>
    2540:	80 b5       	in	r24, 0x20	; 32
    2542:	8b 7f       	andi	r24, 0xFB	; 251
    2544:	02 c0       	rjmp	.+4      	; 0x254a <nrk_gpio_pullups+0xe>
    else SFIOR |= BM(PUD);
    2546:	80 b5       	in	r24, 0x20	; 32
    2548:	84 60       	ori	r24, 0x04	; 4
    254a:	80 bd       	out	0x20, r24	; 32
    return NRK_OK;
}
    254c:	81 e0       	ldi	r24, 0x01	; 1
    254e:	08 95       	ret

00002550 <nrk_gpio_toggle>:

int8_t nrk_gpio_toggle(uint8_t pin)
{
    2550:	38 2f       	mov	r19, r24
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2552:	8f 3f       	cpi	r24, 0xFF	; 255
    2554:	09 f4       	brne	.+2      	; 0x2558 <nrk_gpio_toggle+0x8>
    2556:	42 c0       	rjmp	.+132    	; 0x25dc <nrk_gpio_toggle+0x8c>
}

int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    2558:	28 2f       	mov	r18, r24
    255a:	26 95       	lsr	r18
    255c:	26 95       	lsr	r18
    255e:	26 95       	lsr	r18
    2560:	81 e0       	ldi	r24, 0x01	; 1
    2562:	90 e0       	ldi	r25, 0x00	; 0
    2564:	02 c0       	rjmp	.+4      	; 0x256a <nrk_gpio_toggle+0x1a>
    2566:	88 0f       	add	r24, r24
    2568:	99 1f       	adc	r25, r25
    256a:	2a 95       	dec	r18
    256c:	e2 f7       	brpl	.-8      	; 0x2566 <nrk_gpio_toggle+0x16>
    256e:	98 2f       	mov	r25, r24

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    2570:	23 2f       	mov	r18, r19
    2572:	30 e0       	ldi	r19, 0x00	; 0
    2574:	27 70       	andi	r18, 0x07	; 7
    2576:	30 70       	andi	r19, 0x00	; 0
    2578:	22 30       	cpi	r18, 0x02	; 2
    257a:	31 05       	cpc	r19, r1
    257c:	e1 f0       	breq	.+56     	; 0x25b6 <nrk_gpio_toggle+0x66>
    257e:	23 30       	cpi	r18, 0x03	; 3
    2580:	31 05       	cpc	r19, r1
    2582:	3c f4       	brge	.+14     	; 0x2592 <nrk_gpio_toggle+0x42>
    2584:	21 15       	cp	r18, r1
    2586:	31 05       	cpc	r19, r1
    2588:	71 f0       	breq	.+28     	; 0x25a6 <nrk_gpio_toggle+0x56>
    258a:	21 30       	cpi	r18, 0x01	; 1
    258c:	31 05       	cpc	r19, r1
    258e:	31 f5       	brne	.+76     	; 0x25dc <nrk_gpio_toggle+0x8c>
    2590:	0e c0       	rjmp	.+28     	; 0x25ae <nrk_gpio_toggle+0x5e>
    2592:	24 30       	cpi	r18, 0x04	; 4
    2594:	31 05       	cpc	r19, r1
    2596:	b9 f0       	breq	.+46     	; 0x25c6 <nrk_gpio_toggle+0x76>
    2598:	24 30       	cpi	r18, 0x04	; 4
    259a:	31 05       	cpc	r19, r1
    259c:	84 f0       	brlt	.+32     	; 0x25be <nrk_gpio_toggle+0x6e>
    259e:	25 30       	cpi	r18, 0x05	; 5
    25a0:	31 05       	cpc	r19, r1
    25a2:	e1 f4       	brne	.+56     	; 0x25dc <nrk_gpio_toggle+0x8c>
    25a4:	14 c0       	rjmp	.+40     	; 0x25ce <nrk_gpio_toggle+0x7e>
    {
        case NRK_PORTA: PORTA ^= bitvalue;
    25a6:	8b b3       	in	r24, 0x1b	; 27
    25a8:	98 27       	eor	r25, r24
    25aa:	9b bb       	out	0x1b, r25	; 27
    25ac:	15 c0       	rjmp	.+42     	; 0x25d8 <nrk_gpio_toggle+0x88>
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
    25ae:	88 b3       	in	r24, 0x18	; 24
    25b0:	98 27       	eor	r25, r24
    25b2:	98 bb       	out	0x18, r25	; 24
    25b4:	11 c0       	rjmp	.+34     	; 0x25d8 <nrk_gpio_toggle+0x88>
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
    25b6:	85 b3       	in	r24, 0x15	; 21
    25b8:	98 27       	eor	r25, r24
    25ba:	95 bb       	out	0x15, r25	; 21
    25bc:	0d c0       	rjmp	.+26     	; 0x25d8 <nrk_gpio_toggle+0x88>
            break;
        case NRK_PORTD: PORTD ^= bitvalue;
    25be:	82 b3       	in	r24, 0x12	; 18
    25c0:	98 27       	eor	r25, r24
    25c2:	92 bb       	out	0x12, r25	; 18
    25c4:	09 c0       	rjmp	.+18     	; 0x25d8 <nrk_gpio_toggle+0x88>
            break;
        case NRK_PORTE: PORTE ^= bitvalue;
    25c6:	83 b1       	in	r24, 0x03	; 3
    25c8:	98 27       	eor	r25, r24
    25ca:	93 b9       	out	0x03, r25	; 3
    25cc:	05 c0       	rjmp	.+10     	; 0x25d8 <nrk_gpio_toggle+0x88>
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
    25ce:	80 91 62 00 	lds	r24, 0x0062
    25d2:	98 27       	eor	r25, r24
    25d4:	90 93 62 00 	sts	0x0062, r25
    25d8:	81 e0       	ldi	r24, 0x01	; 1
    25da:	08 95       	ret
            break;
    25dc:	8f ef       	ldi	r24, 0xFF	; 255
        default:
            return -1;
    }
    return 1;
}
    25de:	08 95       	ret

000025e0 <nrk_gpio_direction>:

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    25e0:	98 2f       	mov	r25, r24
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    25e2:	8f 3f       	cpi	r24, 0xFF	; 255
    25e4:	09 f4       	brne	.+2      	; 0x25e8 <nrk_gpio_direction+0x8>
    25e6:	88 c0       	rjmp	.+272    	; 0x26f8 <nrk_gpio_direction+0x118>
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    25e8:	86 95       	lsr	r24
    25ea:	86 95       	lsr	r24
    25ec:	86 95       	lsr	r24
    25ee:	21 e0       	ldi	r18, 0x01	; 1
    25f0:	30 e0       	ldi	r19, 0x00	; 0
    25f2:	02 c0       	rjmp	.+4      	; 0x25f8 <nrk_gpio_direction+0x18>
    25f4:	22 0f       	add	r18, r18
    25f6:	33 1f       	adc	r19, r19
    25f8:	8a 95       	dec	r24
    25fa:	e2 f7       	brpl	.-8      	; 0x25f4 <nrk_gpio_direction+0x14>
    25fc:	42 2f       	mov	r20, r18
    25fe:	89 2f       	mov	r24, r25
    2600:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    2602:	66 23       	and	r22, r22
    2604:	09 f0       	breq	.+2      	; 0x2608 <nrk_gpio_direction+0x28>
    2606:	47 c0       	rjmp	.+142    	; 0x2696 <nrk_gpio_direction+0xb6>

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);
    2608:	20 95       	com	r18

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    {
        switch (pin & 0x07)
    260a:	87 70       	andi	r24, 0x07	; 7
    260c:	90 70       	andi	r25, 0x00	; 0
    260e:	82 30       	cpi	r24, 0x02	; 2
    2610:	91 05       	cpc	r25, r1
    2612:	09 f1       	breq	.+66     	; 0x2656 <nrk_gpio_direction+0x76>
    2614:	83 30       	cpi	r24, 0x03	; 3
    2616:	91 05       	cpc	r25, r1
    2618:	34 f4       	brge	.+12     	; 0x2626 <nrk_gpio_direction+0x46>
    261a:	00 97       	sbiw	r24, 0x00	; 0
    261c:	71 f0       	breq	.+28     	; 0x263a <nrk_gpio_direction+0x5a>
    261e:	01 97       	sbiw	r24, 0x01	; 1
    2620:	09 f0       	breq	.+2      	; 0x2624 <nrk_gpio_direction+0x44>
    2622:	6a c0       	rjmp	.+212    	; 0x26f8 <nrk_gpio_direction+0x118>
    2624:	11 c0       	rjmp	.+34     	; 0x2648 <nrk_gpio_direction+0x68>
    2626:	84 30       	cpi	r24, 0x04	; 4
    2628:	91 05       	cpc	r25, r1
    262a:	19 f1       	breq	.+70     	; 0x2672 <nrk_gpio_direction+0x92>
    262c:	84 30       	cpi	r24, 0x04	; 4
    262e:	91 05       	cpc	r25, r1
    2630:	cc f0       	brlt	.+50     	; 0x2664 <nrk_gpio_direction+0x84>
    2632:	05 97       	sbiw	r24, 0x05	; 5
    2634:	09 f0       	breq	.+2      	; 0x2638 <nrk_gpio_direction+0x58>
    2636:	60 c0       	rjmp	.+192    	; 0x26f8 <nrk_gpio_direction+0x118>
    2638:	23 c0       	rjmp	.+70     	; 0x2680 <nrk_gpio_direction+0xa0>
        {
        case NRK_PORTA:
            DDRA &= bitvalue_inv;
    263a:	8a b3       	in	r24, 0x1a	; 26
    263c:	28 23       	and	r18, r24
    263e:	2a bb       	out	0x1a, r18	; 26
            PORTA |= bitvalue;
    2640:	8b b3       	in	r24, 0x1b	; 27
    2642:	48 2b       	or	r20, r24
    2644:	4b bb       	out	0x1b, r20	; 27
    2646:	56 c0       	rjmp	.+172    	; 0x26f4 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTB:
            DDRB &= bitvalue_inv;
    2648:	87 b3       	in	r24, 0x17	; 23
    264a:	28 23       	and	r18, r24
    264c:	27 bb       	out	0x17, r18	; 23
            PORTB |= bitvalue;
    264e:	88 b3       	in	r24, 0x18	; 24
    2650:	48 2b       	or	r20, r24
    2652:	48 bb       	out	0x18, r20	; 24
    2654:	4f c0       	rjmp	.+158    	; 0x26f4 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTC:
            DDRC &= bitvalue_inv;
    2656:	84 b3       	in	r24, 0x14	; 20
    2658:	28 23       	and	r18, r24
    265a:	24 bb       	out	0x14, r18	; 20
            PORTC |= bitvalue;
    265c:	85 b3       	in	r24, 0x15	; 21
    265e:	48 2b       	or	r20, r24
    2660:	45 bb       	out	0x15, r20	; 21
    2662:	48 c0       	rjmp	.+144    	; 0x26f4 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTD:
            DDRD &= bitvalue_inv;
    2664:	81 b3       	in	r24, 0x11	; 17
    2666:	28 23       	and	r18, r24
    2668:	21 bb       	out	0x11, r18	; 17
            PORTD |= bitvalue;
    266a:	82 b3       	in	r24, 0x12	; 18
    266c:	48 2b       	or	r20, r24
    266e:	42 bb       	out	0x12, r20	; 18
    2670:	41 c0       	rjmp	.+130    	; 0x26f4 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTE:
            DDRE &= bitvalue_inv;
    2672:	82 b1       	in	r24, 0x02	; 2
    2674:	28 23       	and	r18, r24
    2676:	22 b9       	out	0x02, r18	; 2
            PORTE |= bitvalue;
    2678:	83 b1       	in	r24, 0x03	; 3
    267a:	48 2b       	or	r20, r24
    267c:	43 b9       	out	0x03, r20	; 3
    267e:	3a c0       	rjmp	.+116    	; 0x26f4 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
    2680:	80 91 61 00 	lds	r24, 0x0061
    2684:	28 23       	and	r18, r24
    2686:	20 93 61 00 	sts	0x0061, r18
            PORTF |= bitvalue;
    268a:	80 91 62 00 	lds	r24, 0x0062
    268e:	48 2b       	or	r20, r24
    2690:	40 93 62 00 	sts	0x0062, r20
    2694:	2f c0       	rjmp	.+94     	; 0x26f4 <nrk_gpio_direction+0x114>
            return -1;
        }
    }
    else
    {
        switch (pin & 0x07)
    2696:	87 70       	andi	r24, 0x07	; 7
    2698:	90 70       	andi	r25, 0x00	; 0
    269a:	82 30       	cpi	r24, 0x02	; 2
    269c:	91 05       	cpc	r25, r1
    269e:	c9 f0       	breq	.+50     	; 0x26d2 <nrk_gpio_direction+0xf2>
    26a0:	83 30       	cpi	r24, 0x03	; 3
    26a2:	91 05       	cpc	r25, r1
    26a4:	2c f4       	brge	.+10     	; 0x26b0 <nrk_gpio_direction+0xd0>
    26a6:	00 97       	sbiw	r24, 0x00	; 0
    26a8:	61 f0       	breq	.+24     	; 0x26c2 <nrk_gpio_direction+0xe2>
    26aa:	01 97       	sbiw	r24, 0x01	; 1
    26ac:	29 f5       	brne	.+74     	; 0x26f8 <nrk_gpio_direction+0x118>
    26ae:	0d c0       	rjmp	.+26     	; 0x26ca <nrk_gpio_direction+0xea>
    26b0:	84 30       	cpi	r24, 0x04	; 4
    26b2:	91 05       	cpc	r25, r1
    26b4:	b1 f0       	breq	.+44     	; 0x26e2 <nrk_gpio_direction+0x102>
    26b6:	84 30       	cpi	r24, 0x04	; 4
    26b8:	91 05       	cpc	r25, r1
    26ba:	7c f0       	brlt	.+30     	; 0x26da <nrk_gpio_direction+0xfa>
    26bc:	05 97       	sbiw	r24, 0x05	; 5
    26be:	e1 f4       	brne	.+56     	; 0x26f8 <nrk_gpio_direction+0x118>
    26c0:	14 c0       	rjmp	.+40     	; 0x26ea <nrk_gpio_direction+0x10a>
        {
        case NRK_PORTA:
            DDRA |= bitvalue;
    26c2:	8a b3       	in	r24, 0x1a	; 26
    26c4:	48 2b       	or	r20, r24
    26c6:	4a bb       	out	0x1a, r20	; 26
    26c8:	15 c0       	rjmp	.+42     	; 0x26f4 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTB:
            DDRB |= bitvalue;
    26ca:	87 b3       	in	r24, 0x17	; 23
    26cc:	48 2b       	or	r20, r24
    26ce:	47 bb       	out	0x17, r20	; 23
    26d0:	11 c0       	rjmp	.+34     	; 0x26f4 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTC:
            DDRC |= bitvalue;
    26d2:	84 b3       	in	r24, 0x14	; 20
    26d4:	48 2b       	or	r20, r24
    26d6:	44 bb       	out	0x14, r20	; 20
    26d8:	0d c0       	rjmp	.+26     	; 0x26f4 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTD:
            DDRD |= bitvalue;
    26da:	81 b3       	in	r24, 0x11	; 17
    26dc:	48 2b       	or	r20, r24
    26de:	41 bb       	out	0x11, r20	; 17
    26e0:	09 c0       	rjmp	.+18     	; 0x26f4 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTE:
            DDRE |= bitvalue;
    26e2:	82 b1       	in	r24, 0x02	; 2
    26e4:	48 2b       	or	r20, r24
    26e6:	42 b9       	out	0x02, r20	; 2
    26e8:	05 c0       	rjmp	.+10     	; 0x26f4 <nrk_gpio_direction+0x114>
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
    26ea:	80 91 61 00 	lds	r24, 0x0061
    26ee:	48 2b       	or	r20, r24
    26f0:	40 93 61 00 	sts	0x0061, r20
    26f4:	81 e0       	ldi	r24, 0x01	; 1
    26f6:	08 95       	ret
            break;
    26f8:	8f ef       	ldi	r24, 0xFF	; 255
        default:
            return -1;
        }
    }
    return 1;
}
    26fa:	08 95       	ret

000026fc <nrk_get_button>:


int8_t nrk_get_button(uint8_t b)
{
    return NRK_ERROR;
}
    26fc:	8f ef       	ldi	r24, 0xFF	; 255
    26fe:	08 95       	ret

00002700 <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    2700:	00 97       	sbiw	r24, 0x00	; 0
    2702:	11 f4       	brne	.+4      	; 0x2708 <nrk_led_toggle+0x8>
    2704:	80 e0       	ldi	r24, 0x00	; 0
    2706:	04 c0       	rjmp	.+8      	; 0x2710 <nrk_led_toggle+0x10>
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    2708:	81 30       	cpi	r24, 0x01	; 1
    270a:	91 05       	cpc	r25, r1
    270c:	29 f4       	brne	.+10     	; 0x2718 <nrk_led_toggle+0x18>
    270e:	88 e0       	ldi	r24, 0x08	; 8
    2710:	0e 94 a8 12 	call	0x2550	; 0x2550 <nrk_gpio_toggle>
    2714:	81 e0       	ldi	r24, 0x01	; 1
    2716:	08 95       	ret
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    2718:	02 97       	sbiw	r24, 0x02	; 2
    271a:	11 f0       	breq	.+4      	; 0x2720 <nrk_led_toggle+0x20>
    271c:	8f ef       	ldi	r24, 0xFF	; 255
    271e:	08 95       	ret
    2720:	80 e1       	ldi	r24, 0x10	; 16
    2722:	0e 94 a8 12 	call	0x2550	; 0x2550 <nrk_gpio_toggle>
    2726:	81 e0       	ldi	r24, 0x01	; 1
    else            return -1;

    return 1;
}
    2728:	08 95       	ret

0000272a <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    272a:	00 97       	sbiw	r24, 0x00	; 0
    272c:	11 f4       	brne	.+4      	; 0x2732 <nrk_led_clr+0x8>
    272e:	80 e0       	ldi	r24, 0x00	; 0
    2730:	04 c0       	rjmp	.+8      	; 0x273a <nrk_led_clr+0x10>
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    2732:	81 30       	cpi	r24, 0x01	; 1
    2734:	91 05       	cpc	r25, r1
    2736:	29 f4       	brne	.+10     	; 0x2742 <nrk_led_clr+0x18>
    2738:	88 e0       	ldi	r24, 0x08	; 8
    273a:	0e 94 db 11 	call	0x23b6	; 0x23b6 <nrk_gpio_set>
    273e:	81 e0       	ldi	r24, 0x01	; 1
    2740:	08 95       	ret
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    2742:	02 97       	sbiw	r24, 0x02	; 2
    2744:	11 f0       	breq	.+4      	; 0x274a <nrk_led_clr+0x20>
    2746:	8f ef       	ldi	r24, 0xFF	; 255
    2748:	08 95       	ret
    274a:	80 e1       	ldi	r24, 0x10	; 16
    274c:	0e 94 db 11 	call	0x23b6	; 0x23b6 <nrk_gpio_set>
    2750:	81 e0       	ldi	r24, 0x01	; 1
    else            return -1;

    return 1;
}
    2752:	08 95       	ret

00002754 <nrk_setup_ports>:
}


void nrk_setup_ports()
{
    PORT_INIT();
    2754:	80 b5       	in	r24, 0x20	; 32
    2756:	84 60       	ori	r24, 0x04	; 4
    2758:	80 bd       	out	0x20, r24	; 32
    275a:	87 e0       	ldi	r24, 0x07	; 7
    275c:	87 bb       	out	0x17, r24	; 23
    275e:	88 bb       	out	0x18, r24	; 24
    2760:	8f ef       	ldi	r24, 0xFF	; 255
    2762:	84 bb       	out	0x14, r24	; 20
    2764:	15 ba       	out	0x15, r1	; 21
    2766:	82 e0       	ldi	r24, 0x02	; 2
    2768:	82 b9       	out	0x02, r24	; 2
    276a:	87 e6       	ldi	r24, 0x67	; 103
    276c:	8a bb       	out	0x1a, r24	; 26
    276e:	80 e4       	ldi	r24, 0x40	; 64
    2770:	8b bb       	out	0x1b, r24	; 27
    SPI_INIT();
    2772:	80 e5       	ldi	r24, 0x50	; 80
    2774:	8d b9       	out	0x0d, r24	; 13
    2776:	81 e0       	ldi	r24, 0x01	; 1
    2778:	8e b9       	out	0x0e, r24	; 14
    // pdiener: switch off all LEDs
    nrk_led_clr(0);
    277a:	80 e0       	ldi	r24, 0x00	; 0
    277c:	90 e0       	ldi	r25, 0x00	; 0
    277e:	0e 94 95 13 	call	0x272a	; 0x272a <nrk_led_clr>
    nrk_led_clr(1);
    2782:	81 e0       	ldi	r24, 0x01	; 1
    2784:	90 e0       	ldi	r25, 0x00	; 0
    2786:	0e 94 95 13 	call	0x272a	; 0x272a <nrk_led_clr>
    nrk_led_clr(2);
    278a:	82 e0       	ldi	r24, 0x02	; 2
    278c:	90 e0       	ldi	r25, 0x00	; 0
    278e:	0e 94 95 13 	call	0x272a	; 0x272a <nrk_led_clr>
    nrk_led_clr(3);
    2792:	83 e0       	ldi	r24, 0x03	; 3
    2794:	90 e0       	ldi	r25, 0x00	; 0
    2796:	0e 94 95 13 	call	0x272a	; 0x272a <nrk_led_clr>
}
    279a:	08 95       	ret

0000279c <nrk_led_set>:

int8_t nrk_led_set( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    279c:	00 97       	sbiw	r24, 0x00	; 0
    279e:	11 f4       	brne	.+4      	; 0x27a4 <nrk_led_set+0x8>
    27a0:	80 e0       	ldi	r24, 0x00	; 0
    27a2:	04 c0       	rjmp	.+8      	; 0x27ac <nrk_led_set+0x10>
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    27a4:	81 30       	cpi	r24, 0x01	; 1
    27a6:	91 05       	cpc	r25, r1
    27a8:	29 f4       	brne	.+10     	; 0x27b4 <nrk_led_set+0x18>
    27aa:	88 e0       	ldi	r24, 0x08	; 8
    27ac:	0e 94 23 12 	call	0x2446	; 0x2446 <nrk_gpio_clr>
    27b0:	81 e0       	ldi	r24, 0x01	; 1
    27b2:	08 95       	ret
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    27b4:	02 97       	sbiw	r24, 0x02	; 2
    27b6:	11 f0       	breq	.+4      	; 0x27bc <nrk_led_set+0x20>
    27b8:	8f ef       	ldi	r24, 0xFF	; 255
    27ba:	08 95       	ret
    27bc:	80 e1       	ldi	r24, 0x10	; 16
    27be:	0e 94 23 12 	call	0x2446	; 0x2446 <nrk_gpio_clr>
    27c2:	81 e0       	ldi	r24, 0x01	; 1
    else            return -1;

    return 1;
}
    27c4:	08 95       	ret

000027c6 <putc0>:
}
*/

void putc0(char x)
{
    UART0_WAIT_AND_SEND(x);
    27c6:	5d 9b       	sbis	0x0b, 5	; 11
    27c8:	fe cf       	rjmp	.-4      	; 0x27c6 <putc0>
    27ca:	5d 98       	cbi	0x0b, 5	; 11
    27cc:	8c b9       	out	0x0c, r24	; 12
}
    27ce:	08 95       	ret

000027d0 <putc1>:

void putc1(char x)
{
    27d0:	98 2f       	mov	r25, r24
    UART1_WAIT_AND_SEND(x);
    27d2:	80 91 9b 00 	lds	r24, 0x009B
    27d6:	85 ff       	sbrs	r24, 5
    27d8:	fc cf       	rjmp	.-8      	; 0x27d2 <putc1+0x2>
    27da:	80 91 9b 00 	lds	r24, 0x009B
    27de:	8f 7d       	andi	r24, 0xDF	; 223
    27e0:	80 93 9b 00 	sts	0x009B, r24
    27e4:	90 93 9c 00 	sts	0x009C, r25
}
    27e8:	08 95       	ret

000027ea <setup_uart0>:
}
*/
void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    27ea:	90 93 90 00 	sts	0x0090, r25
    27ee:	89 b9       	out	0x09, r24	; 9
    27f0:	86 e0       	ldi	r24, 0x06	; 6
    27f2:	80 93 95 00 	sts	0x0095, r24
    27f6:	52 98       	cbi	0x0a, 2	; 10
    27f8:	59 9a       	sbi	0x0b, 1	; 11
    ENABLE_UART0();
    27fa:	8a b1       	in	r24, 0x0a	; 10
    27fc:	88 61       	ori	r24, 0x18	; 24
    27fe:	8a b9       	out	0x0a, r24	; 10
}
    2800:	08 95       	ret

00002802 <setup_uart1>:
}

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2802:	90 93 98 00 	sts	0x0098, r25
    2806:	80 93 99 00 	sts	0x0099, r24
    280a:	86 e0       	ldi	r24, 0x06	; 6
    280c:	80 93 9d 00 	sts	0x009D, r24
    2810:	ea e9       	ldi	r30, 0x9A	; 154
    2812:	f0 e0       	ldi	r31, 0x00	; 0
    2814:	80 81       	ld	r24, Z
    2816:	8b 7f       	andi	r24, 0xFB	; 251
    2818:	80 83       	st	Z, r24
    281a:	ab e9       	ldi	r26, 0x9B	; 155
    281c:	b0 e0       	ldi	r27, 0x00	; 0
    281e:	8c 91       	ld	r24, X
    2820:	82 60       	ori	r24, 0x02	; 2
    2822:	8c 93       	st	X, r24
    ENABLE_UART1();
    2824:	80 81       	ld	r24, Z
    2826:	88 61       	ori	r24, 0x18	; 24
    2828:	80 83       	st	Z, r24
}
    282a:	08 95       	ret

0000282c <getc1>:


char getc1(void)
{
    unsigned char tmp;
    UART1_WAIT_AND_RECEIVE(tmp);
    282c:	80 91 9b 00 	lds	r24, 0x009B
    2830:	87 ff       	sbrs	r24, 7
    2832:	fc cf       	rjmp	.-8      	; 0x282c <getc1>
    2834:	80 91 9b 00 	lds	r24, 0x009B
    2838:	8f 77       	andi	r24, 0x7F	; 127
    283a:	80 93 9b 00 	sts	0x009B, r24
    283e:	80 91 9c 00 	lds	r24, 0x009C
    return tmp;
}
    2842:	08 95       	ret

00002844 <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    2844:	ef 92       	push	r14
    2846:	ff 92       	push	r15
    2848:	0f 93       	push	r16
    284a:	1f 93       	push	r17

    //setup_uart1(baudrate);
    setup_uart0(baudrate);
    284c:	0e 94 f5 13 	call	0x27ea	; 0x27ea <setup_uart0>

    stdout = fdevopen( putc0, getc0);
    2850:	03 ee       	ldi	r16, 0xE3	; 227
    2852:	13 e1       	ldi	r17, 0x13	; 19
    2854:	86 ed       	ldi	r24, 0xD6	; 214
    2856:	e8 2e       	mov	r14, r24
    2858:	81 e1       	ldi	r24, 0x11	; 17
    285a:	f8 2e       	mov	r15, r24
    285c:	c8 01       	movw	r24, r16
    285e:	b7 01       	movw	r22, r14
    2860:	0e 94 01 4d 	call	0x9a02	; 0x9a02 <fdevopen>
    2864:	90 93 cb 08 	sts	0x08CB, r25
    2868:	80 93 ca 08 	sts	0x08CA, r24
    stdin = fdevopen( putc0, getc0);
    286c:	c8 01       	movw	r24, r16
    286e:	b7 01       	movw	r22, r14
    2870:	0e 94 01 4d 	call	0x9a02	; 0x9a02 <fdevopen>
    2874:	90 93 c9 08 	sts	0x08C9, r25
    2878:	80 93 c8 08 	sts	0x08C8, r24
    ENABLE_UART0_RX_INT();
#endif



}
    287c:	1f 91       	pop	r17
    287e:	0f 91       	pop	r16
    2880:	ff 90       	pop	r15
    2882:	ef 90       	pop	r14
    2884:	08 95       	ret

00002886 <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    2886:	cf 93       	push	r28
    2888:	df 93       	push	r29
    288a:	ec 01       	movw	r28, r24
    288c:	07 c0       	rjmp	.+14     	; 0x289c <nrk_kprintf+0x16>
    char c;
    while((c=pgm_read_byte(addr++)))
        putchar(c);
    288e:	60 91 ca 08 	lds	r22, 0x08CA
    2892:	70 91 cb 08 	lds	r23, 0x08CB
    2896:	90 e0       	ldi	r25, 0x00	; 0
    2898:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    289c:	fe 01       	movw	r30, r28
#endif

void nrk_kprintf( const char *addr)
{
    char c;
    while((c=pgm_read_byte(addr++)))
    289e:	21 96       	adiw	r28, 0x01	; 1
    28a0:	84 91       	lpm	r24, Z+
    28a2:	88 23       	and	r24, r24
    28a4:	a1 f7       	brne	.-24     	; 0x288e <nrk_kprintf+0x8>
        putchar(c);
}
    28a6:	df 91       	pop	r29
    28a8:	cf 91       	pop	r28
    28aa:	08 95       	ret

000028ac <halWait>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    28b4:	01 97       	sbiw	r24, 0x01	; 1
    28b6:	d1 f7       	brne	.-12     	; 0x28ac <halWait>

} // halWait
    28b8:	08 95       	ret

000028ba <write_eeprom_current_image_checksum>:
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    return NRK_OK;
}

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    28ba:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    28bc:	87 e0       	ldi	r24, 0x07	; 7
    28be:	90 e0       	ldi	r25, 0x00	; 0
    28c0:	60 81       	ld	r22, Z
    28c2:	0e 94 99 4e 	call	0x9d32	; 0x9d32 <__eewr_byte_m128>
    return NRK_OK;
}
    28c6:	81 e0       	ldi	r24, 0x01	; 1
    28c8:	08 95       	ret

000028ca <write_eeprom_aes_key>:
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    28ca:	0f 93       	push	r16
    28cc:	1f 93       	push	r17
    28ce:	cf 93       	push	r28
    28d0:	df 93       	push	r29
    28d2:	8c 01       	movw	r16, r24
    28d4:	c8 e0       	ldi	r28, 0x08	; 8
    28d6:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    28d8:	ce 01       	movw	r24, r28
    28da:	f8 01       	movw	r30, r16
    28dc:	61 91       	ld	r22, Z+
    28de:	8f 01       	movw	r16, r30
    28e0:	0e 94 99 4e 	call	0x9d32	; 0x9d32 <__eewr_byte_m128>
    28e4:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    28e6:	c8 31       	cpi	r28, 0x18	; 24
    28e8:	d1 05       	cpc	r29, r1
    28ea:	b1 f7       	brne	.-20     	; 0x28d8 <write_eeprom_aes_key+0xe>
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}
    28ec:	81 e0       	ldi	r24, 0x01	; 1
    28ee:	df 91       	pop	r29
    28f0:	cf 91       	pop	r28
    28f2:	1f 91       	pop	r17
    28f4:	0f 91       	pop	r16
    28f6:	08 95       	ret

000028f8 <write_eeprom_load_img_pages>:
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    return NRK_OK;
}

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
    28f8:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    28fa:	86 e0       	ldi	r24, 0x06	; 6
    28fc:	90 e0       	ldi	r25, 0x00	; 0
    28fe:	60 81       	ld	r22, Z
    2900:	0e 94 99 4e 	call	0x9d32	; 0x9d32 <__eewr_byte_m128>
    return NRK_OK;
}
    2904:	81 e0       	ldi	r24, 0x01	; 1
    2906:	08 95       	ret

00002908 <nrk_eeprom_write_byte>:
    return eeprom_read_byte((uint8_t*)addr);
}

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
    eeprom_write_byte( (uint8_t*)addr, value );
    2908:	0e 94 99 4e 	call	0x9d32	; 0x9d32 <__eewr_byte_m128>
    return 0;
}
    290c:	80 e0       	ldi	r24, 0x00	; 0
    290e:	08 95       	ret

00002910 <read_eeprom_current_image_checksum>:
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    2910:	0f 93       	push	r16
    2912:	1f 93       	push	r17
    2914:	8c 01       	movw	r16, r24
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    2916:	87 e0       	ldi	r24, 0x07	; 7
    2918:	90 e0       	ldi	r25, 0x00	; 0
    291a:	0e 94 91 4e 	call	0x9d22	; 0x9d22 <__eerd_byte_m128>
    291e:	f8 01       	movw	r30, r16
    2920:	80 83       	st	Z, r24
    return NRK_OK;
}
    2922:	81 e0       	ldi	r24, 0x01	; 1
    2924:	1f 91       	pop	r17
    2926:	0f 91       	pop	r16
    2928:	08 95       	ret

0000292a <read_eeprom_aes_key>:
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    return NRK_OK;
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    292a:	0f 93       	push	r16
    292c:	1f 93       	push	r17
    292e:	cf 93       	push	r28
    2930:	df 93       	push	r29
    2932:	8c 01       	movw	r16, r24
    2934:	c8 e0       	ldi	r28, 0x08	; 8
    2936:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    2938:	ce 01       	movw	r24, r28
    293a:	0e 94 91 4e 	call	0x9d22	; 0x9d22 <__eerd_byte_m128>
    293e:	f8 01       	movw	r30, r16
    2940:	81 93       	st	Z+, r24
    2942:	8f 01       	movw	r16, r30
    2944:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    2946:	c8 31       	cpi	r28, 0x18	; 24
    2948:	d1 05       	cpc	r29, r1
    294a:	b1 f7       	brne	.-20     	; 0x2938 <read_eeprom_aes_key+0xe>
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}
    294c:	81 e0       	ldi	r24, 0x01	; 1
    294e:	df 91       	pop	r29
    2950:	cf 91       	pop	r28
    2952:	1f 91       	pop	r17
    2954:	0f 91       	pop	r16
    2956:	08 95       	ret

00002958 <read_eeprom_load_img_pages>:
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    return NRK_OK;
}

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    2958:	0f 93       	push	r16
    295a:	1f 93       	push	r17
    295c:	8c 01       	movw	r16, r24
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    295e:	86 e0       	ldi	r24, 0x06	; 6
    2960:	90 e0       	ldi	r25, 0x00	; 0
    2962:	0e 94 91 4e 	call	0x9d22	; 0x9d22 <__eerd_byte_m128>
    2966:	f8 01       	movw	r30, r16
    2968:	80 83       	st	Z, r24
    return NRK_OK;
}
    296a:	81 e0       	ldi	r24, 0x01	; 1
    296c:	1f 91       	pop	r17
    296e:	0f 91       	pop	r16
    2970:	08 95       	ret

00002972 <read_eeprom_channel>:

    return NRK_ERROR;
}

int8_t read_eeprom_channel(uint8_t *channel)
{
    2972:	0f 93       	push	r16
    2974:	1f 93       	push	r17
    2976:	8c 01       	movw	r16, r24
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    2978:	85 e0       	ldi	r24, 0x05	; 5
    297a:	90 e0       	ldi	r25, 0x00	; 0
    297c:	0e 94 91 4e 	call	0x9d22	; 0x9d22 <__eerd_byte_m128>
    2980:	f8 01       	movw	r30, r16
    2982:	80 83       	st	Z, r24
    return NRK_OK;
}
    2984:	81 e0       	ldi	r24, 0x01	; 1
    2986:	1f 91       	pop	r17
    2988:	0f 91       	pop	r16
    298a:	08 95       	ret

0000298c <read_eeprom_mac_address>:
    eeprom_write_byte( (uint8_t*)addr, value );
    return 0;
}

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    298c:	ff 92       	push	r15
    298e:	0f 93       	push	r16
    2990:	1f 93       	push	r17
    uint8_t checksum,ct;
    uint8_t *buf;
    buf=(uint8_t *)mac_addr;
    2992:	8c 01       	movw	r16, r24
    checksum=buf[0]+buf[1]+buf[2]+buf[3];
    buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    2994:	80 e0       	ldi	r24, 0x00	; 0
    2996:	90 e0       	ldi	r25, 0x00	; 0
    2998:	0e 94 91 4e 	call	0x9d22	; 0x9d22 <__eerd_byte_m128>
    299c:	f8 01       	movw	r30, r16
    299e:	83 83       	std	Z+3, r24	; 0x03
    buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    29a0:	81 e0       	ldi	r24, 0x01	; 1
    29a2:	90 e0       	ldi	r25, 0x00	; 0
    29a4:	0e 94 91 4e 	call	0x9d22	; 0x9d22 <__eerd_byte_m128>
    29a8:	f8 01       	movw	r30, r16
    29aa:	82 83       	std	Z+2, r24	; 0x02
    buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    29ac:	82 e0       	ldi	r24, 0x02	; 2
    29ae:	90 e0       	ldi	r25, 0x00	; 0
    29b0:	0e 94 91 4e 	call	0x9d22	; 0x9d22 <__eerd_byte_m128>
    29b4:	f8 01       	movw	r30, r16
    29b6:	81 83       	std	Z+1, r24	; 0x01
    buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    29b8:	83 e0       	ldi	r24, 0x03	; 3
    29ba:	90 e0       	ldi	r25, 0x00	; 0
    29bc:	0e 94 91 4e 	call	0x9d22	; 0x9d22 <__eerd_byte_m128>
    29c0:	f8 2e       	mov	r15, r24
    29c2:	f8 01       	movw	r30, r16
    29c4:	80 83       	st	Z, r24
    checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    29c6:	84 e0       	ldi	r24, 0x04	; 4
    29c8:	90 e0       	ldi	r25, 0x00	; 0
    29ca:	0e 94 91 4e 	call	0x9d22	; 0x9d22 <__eerd_byte_m128>
    ct=buf[0];
    ct+=buf[1];
    29ce:	f8 01       	movw	r30, r16
    29d0:	91 81       	ldd	r25, Z+1	; 0x01
    29d2:	22 81       	ldd	r18, Z+2	; 0x02
    29d4:	92 0f       	add	r25, r18
    ct+=buf[2];
    29d6:	9f 0d       	add	r25, r15
    ct+=buf[3];
    if(checksum==ct) return NRK_OK;
    29d8:	23 81       	ldd	r18, Z+3	; 0x03
    29da:	92 0f       	add	r25, r18
    29dc:	89 17       	cp	r24, r25
    29de:	11 f0       	breq	.+4      	; 0x29e4 <read_eeprom_mac_address+0x58>
    29e0:	8f ef       	ldi	r24, 0xFF	; 255
    29e2:	01 c0       	rjmp	.+2      	; 0x29e6 <read_eeprom_mac_address+0x5a>
    29e4:	81 e0       	ldi	r24, 0x01	; 1

    return NRK_ERROR;
}
    29e6:	1f 91       	pop	r17
    29e8:	0f 91       	pop	r16
    29ea:	ff 90       	pop	r15
    29ec:	08 95       	ret

000029ee <nrk_eeprom_read_byte>:

// Some optimizations by pdiener

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
    return eeprom_read_byte((uint8_t*)addr);
    29ee:	0e 94 91 4e 	call	0x9d22	; 0x9d22 <__eerd_byte_m128>
}
    29f2:	08 95       	ret

000029f4 <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    29f4:	f8 94       	cli
};
    29f6:	08 95       	ret

000029f8 <nrk_int_enable>:

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    29f8:	78 94       	sei
};
    29fa:	08 95       	ret

000029fc <nrk_halt>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    29fc:	f8 94       	cli
    29fe:	ff cf       	rjmp	.-2      	; 0x29fe <nrk_halt+0x2>

00002a00 <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    2a00:	85 e6       	ldi	r24, 0x65	; 101
    2a02:	90 e0       	ldi	r25, 0x00	; 0
    2a04:	08 95       	ret

00002a06 <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    2a06:	0e 94 11 2b 	call	0x5622	; 0x5622 <_nrk_scheduler>

  	return;
}
    2a0a:	08 95       	ret

00002a0c <nrk_TCB_init>:
    while(1);
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    2a0c:	ef 92       	push	r14
    2a0e:	ff 92       	push	r15
    2a10:	0f 93       	push	r16
    2a12:	1f 93       	push	r17
    2a14:	cf 93       	push	r28
    2a16:	df 93       	push	r29
    2a18:	ec 01       	movw	r28, r24
    2a1a:	8b 01       	movw	r16, r22
    2a1c:	7a 01       	movw	r14, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    2a1e:	89 85       	ldd	r24, Y+9	; 0x09
    2a20:	82 30       	cpi	r24, 0x02	; 2
    2a22:	21 f0       	breq	.+8      	; 0x2a2c <nrk_TCB_init+0x20>
    	Task->task_ID=nrk_task_init_cnt;
    2a24:	80 91 50 08 	lds	r24, 0x0850
    2a28:	88 83       	st	Y, r24
    2a2a:	01 c0       	rjmp	.+2      	; 0x2a2e <nrk_TCB_init+0x22>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    2a2c:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    2a2e:	80 91 50 08 	lds	r24, 0x0850
    2a32:	85 30       	cpi	r24, 0x05	; 5
    2a34:	20 f0       	brcs	.+8      	; 0x2a3e <nrk_TCB_init+0x32>
    2a36:	87 e0       	ldi	r24, 0x07	; 7
    2a38:	60 e0       	ldi	r22, 0x00	; 0
    2a3a:	0e 94 f7 1f 	call	0x3fee	; 0x3fee <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    2a3e:	89 85       	ldd	r24, Y+9	; 0x09
    2a40:	82 30       	cpi	r24, 0x02	; 2
    2a42:	29 f0       	breq	.+10     	; 0x2a4e <nrk_TCB_init+0x42>
    2a44:	80 91 50 08 	lds	r24, 0x0850
    2a48:	8f 5f       	subi	r24, 0xFF	; 255
    2a4a:	80 93 50 08 	sts	0x0850, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    2a4e:	80 91 50 08 	lds	r24, 0x0850
    2a52:	88 23       	and	r24, r24
    2a54:	19 f4       	brne	.+6      	; 0x2a5c <nrk_TCB_init+0x50>
    2a56:	81 e0       	ldi	r24, 0x01	; 1
    2a58:	80 93 50 08 	sts	0x0850, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    2a5c:	88 81       	ld	r24, Y
    2a5e:	99 27       	eor	r25, r25
    2a60:	87 fd       	sbrc	r24, 7
    2a62:	90 95       	com	r25
    2a64:	fc 01       	movw	r30, r24
    2a66:	35 e0       	ldi	r19, 0x05	; 5
    2a68:	ee 0f       	add	r30, r30
    2a6a:	ff 1f       	adc	r31, r31
    2a6c:	3a 95       	dec	r19
    2a6e:	e1 f7       	brne	.-8      	; 0x2a68 <nrk_TCB_init+0x5c>
    2a70:	88 0f       	add	r24, r24
    2a72:	99 1f       	adc	r25, r25
    2a74:	e8 0f       	add	r30, r24
    2a76:	f9 1f       	adc	r31, r25
    2a78:	ef 55       	subi	r30, 0x5F	; 95
    2a7a:	f8 4f       	sbci	r31, 0xF8	; 248
    2a7c:	11 83       	std	Z+1, r17	; 0x01
    2a7e:	00 83       	st	Z, r16
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    2a80:	88 81       	ld	r24, Y
    2a82:	99 27       	eor	r25, r25
    2a84:	87 fd       	sbrc	r24, 7
    2a86:	90 95       	com	r25
    2a88:	fc 01       	movw	r30, r24
    2a8a:	15 e0       	ldi	r17, 0x05	; 5
    2a8c:	ee 0f       	add	r30, r30
    2a8e:	ff 1f       	adc	r31, r31
    2a90:	1a 95       	dec	r17
    2a92:	e1 f7       	brne	.-8      	; 0x2a8c <nrk_TCB_init+0x80>
    2a94:	88 0f       	add	r24, r24
    2a96:	99 1f       	adc	r25, r25
    2a98:	e8 0f       	add	r30, r24
    2a9a:	f9 1f       	adc	r31, r25
    2a9c:	ef 55       	subi	r30, 0x5F	; 95
    2a9e:	f8 4f       	sbci	r31, 0xF8	; 248
    2aa0:	88 85       	ldd	r24, Y+8	; 0x08
    2aa2:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    2aa4:	88 81       	ld	r24, Y
    2aa6:	99 27       	eor	r25, r25
    2aa8:	87 fd       	sbrc	r24, 7
    2aaa:	90 95       	com	r25
    2aac:	fc 01       	movw	r30, r24
    2aae:	a5 e0       	ldi	r26, 0x05	; 5
    2ab0:	ee 0f       	add	r30, r30
    2ab2:	ff 1f       	adc	r31, r31
    2ab4:	aa 95       	dec	r26
    2ab6:	e1 f7       	brne	.-8      	; 0x2ab0 <nrk_TCB_init+0xa4>
    2ab8:	88 0f       	add	r24, r24
    2aba:	99 1f       	adc	r25, r25
    2abc:	e8 0f       	add	r30, r24
    2abe:	f9 1f       	adc	r31, r25
    2ac0:	ef 55       	subi	r30, 0x5F	; 95
    2ac2:	f8 4f       	sbci	r31, 0xF8	; 248
    2ac4:	83 e0       	ldi	r24, 0x03	; 3
    2ac6:	81 87       	std	Z+9, r24	; 0x09
   nrk_task_TCB[Task->task_ID].task_prelevel = Task->prelevel;    
    2ac8:	88 81       	ld	r24, Y
    2aca:	99 27       	eor	r25, r25
    2acc:	87 fd       	sbrc	r24, 7
    2ace:	90 95       	com	r25
    2ad0:	fc 01       	movw	r30, r24
    2ad2:	65 e0       	ldi	r22, 0x05	; 5
    2ad4:	ee 0f       	add	r30, r30
    2ad6:	ff 1f       	adc	r31, r31
    2ad8:	6a 95       	dec	r22
    2ada:	e1 f7       	brne	.-8      	; 0x2ad4 <nrk_TCB_init+0xc8>
    2adc:	88 0f       	add	r24, r24
    2ade:	99 1f       	adc	r25, r25
    2ae0:	e8 0f       	add	r30, r24
    2ae2:	f9 1f       	adc	r31, r25
    2ae4:	ef 55       	subi	r30, 0x5F	; 95
    2ae6:	f8 4f       	sbci	r31, 0xF8	; 248
    2ae8:	8b a1       	ldd	r24, Y+35	; 0x23
    2aea:	85 8b       	std	Z+21, r24	; 0x15
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    2aec:	28 81       	ld	r18, Y
    2aee:	82 2f       	mov	r24, r18
    2af0:	99 27       	eor	r25, r25
    2af2:	87 fd       	sbrc	r24, 7
    2af4:	90 95       	com	r25
    2af6:	fc 01       	movw	r30, r24
    2af8:	45 e0       	ldi	r20, 0x05	; 5
    2afa:	ee 0f       	add	r30, r30
    2afc:	ff 1f       	adc	r31, r31
    2afe:	4a 95       	dec	r20
    2b00:	e1 f7       	brne	.-8      	; 0x2afa <nrk_TCB_init+0xee>
    2b02:	88 0f       	add	r24, r24
    2b04:	99 1f       	adc	r25, r25
    2b06:	e8 0f       	add	r30, r24
    2b08:	f9 1f       	adc	r31, r25
    2b0a:	ef 55       	subi	r30, 0x5F	; 95
    2b0c:	f8 4f       	sbci	r31, 0xF8	; 248
    2b0e:	20 87       	std	Z+8, r18	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    2b10:	88 81       	ld	r24, Y
    2b12:	99 27       	eor	r25, r25
    2b14:	87 fd       	sbrc	r24, 7
    2b16:	90 95       	com	r25
    2b18:	fc 01       	movw	r30, r24
    2b1a:	05 e0       	ldi	r16, 0x05	; 5
    2b1c:	ee 0f       	add	r30, r30
    2b1e:	ff 1f       	adc	r31, r31
    2b20:	0a 95       	dec	r16
    2b22:	e1 f7       	brne	.-8      	; 0x2b1c <nrk_TCB_init+0x110>
    2b24:	88 0f       	add	r24, r24
    2b26:	99 1f       	adc	r25, r25
    2b28:	e8 0f       	add	r30, r24
    2b2a:	f9 1f       	adc	r31, r25
    2b2c:	ef 55       	subi	r30, 0x5F	; 95
    2b2e:	f8 4f       	sbci	r31, 0xF8	; 248
    2b30:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks( &(Task->period) );
    2b32:	08 81       	ld	r16, Y
    2b34:	11 27       	eor	r17, r17
    2b36:	07 fd       	sbrc	r16, 7
    2b38:	10 95       	com	r17
    2b3a:	ce 01       	movw	r24, r28
    2b3c:	0b 96       	adiw	r24, 0x0b	; 11
    2b3e:	0e 94 2a 29 	call	0x5254	; 0x5254 <_nrk_time_to_ticks>
    2b42:	f8 01       	movw	r30, r16
    2b44:	b5 e0       	ldi	r27, 0x05	; 5
    2b46:	ee 0f       	add	r30, r30
    2b48:	ff 1f       	adc	r31, r31
    2b4a:	ba 95       	dec	r27
    2b4c:	e1 f7       	brne	.-8      	; 0x2b46 <nrk_TCB_init+0x13a>
    2b4e:	00 0f       	add	r16, r16
    2b50:	11 1f       	adc	r17, r17
    2b52:	e0 0f       	add	r30, r16
    2b54:	f1 1f       	adc	r31, r17
    2b56:	ef 55       	subi	r30, 0x5F	; 95
    2b58:	f8 4f       	sbci	r31, 0xF8	; 248
    2b5a:	95 8f       	std	Z+29, r25	; 0x1d
    2b5c:	84 8f       	std	Z+28, r24	; 0x1c
    if(Task->period.secs > 61) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    2b5e:	8b 85       	ldd	r24, Y+11	; 0x0b
    2b60:	9c 85       	ldd	r25, Y+12	; 0x0c
    2b62:	ad 85       	ldd	r26, Y+13	; 0x0d
    2b64:	be 85       	ldd	r27, Y+14	; 0x0e
    2b66:	ce 97       	sbiw	r24, 0x3e	; 62
    2b68:	a1 05       	cpc	r26, r1
    2b6a:	b1 05       	cpc	r27, r1
    2b6c:	20 f0       	brcs	.+8      	; 0x2b76 <nrk_TCB_init+0x16a>
    2b6e:	86 e1       	ldi	r24, 0x16	; 22
    2b70:	68 81       	ld	r22, Y
    2b72:	0e 94 f7 1f 	call	0x3fee	; 0x3fee <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks( &(Task->offset));
    2b76:	08 81       	ld	r16, Y
    2b78:	11 27       	eor	r17, r17
    2b7a:	07 fd       	sbrc	r16, 7
    2b7c:	10 95       	com	r17
    2b7e:	ce 01       	movw	r24, r28
    2b80:	4b 96       	adiw	r24, 0x1b	; 27
    2b82:	0e 94 2a 29 	call	0x5254	; 0x5254 <_nrk_time_to_ticks>
    2b86:	f8 01       	movw	r30, r16
    2b88:	75 e0       	ldi	r23, 0x05	; 5
    2b8a:	ee 0f       	add	r30, r30
    2b8c:	ff 1f       	adc	r31, r31
    2b8e:	7a 95       	dec	r23
    2b90:	e1 f7       	brne	.-8      	; 0x2b8a <nrk_TCB_init+0x17e>
    2b92:	00 0f       	add	r16, r16
    2b94:	11 1f       	adc	r17, r17
    2b96:	e0 0f       	add	r30, r16
    2b98:	f1 1f       	adc	r31, r17
    2b9a:	ef 55       	subi	r30, 0x5F	; 95
    2b9c:	f8 4f       	sbci	r31, 0xF8	; 248
    2b9e:	97 8b       	std	Z+23, r25	; 0x17
    2ba0:	86 8b       	std	Z+22, r24	; 0x16
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    2ba2:	88 81       	ld	r24, Y
    2ba4:	99 27       	eor	r25, r25
    2ba6:	87 fd       	sbrc	r24, 7
    2ba8:	90 95       	com	r25
    2baa:	fc 01       	movw	r30, r24
    2bac:	55 e0       	ldi	r21, 0x05	; 5
    2bae:	ee 0f       	add	r30, r30
    2bb0:	ff 1f       	adc	r31, r31
    2bb2:	5a 95       	dec	r21
    2bb4:	e1 f7       	brne	.-8      	; 0x2bae <nrk_TCB_init+0x1a2>
    2bb6:	88 0f       	add	r24, r24
    2bb8:	99 1f       	adc	r25, r25
    2bba:	e8 0f       	add	r30, r24
    2bbc:	f9 1f       	adc	r31, r25
    2bbe:	ef 55       	subi	r30, 0x5F	; 95
    2bc0:	f8 4f       	sbci	r31, 0xF8	; 248
    2bc2:	86 89       	ldd	r24, Z+22	; 0x16
    2bc4:	97 89       	ldd	r25, Z+23	; 0x17
    2bc6:	24 8d       	ldd	r18, Z+28	; 0x1c
    2bc8:	35 8d       	ldd	r19, Z+29	; 0x1d
    2bca:	82 0f       	add	r24, r18
    2bcc:	93 1f       	adc	r25, r19
    2bce:	91 8f       	std	Z+25, r25	; 0x19
    2bd0:	80 8f       	std	Z+24, r24	; 0x18
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks(&(Task->cpu_reserve));
    2bd2:	08 81       	ld	r16, Y
    2bd4:	11 27       	eor	r17, r17
    2bd6:	07 fd       	sbrc	r16, 7
    2bd8:	10 95       	com	r17
    2bda:	ce 01       	movw	r24, r28
    2bdc:	43 96       	adiw	r24, 0x13	; 19
    2bde:	0e 94 2a 29 	call	0x5254	; 0x5254 <_nrk_time_to_ticks>
    2be2:	f8 01       	movw	r30, r16
    2be4:	35 e0       	ldi	r19, 0x05	; 5
    2be6:	ee 0f       	add	r30, r30
    2be8:	ff 1f       	adc	r31, r31
    2bea:	3a 95       	dec	r19
    2bec:	e1 f7       	brne	.-8      	; 0x2be6 <nrk_TCB_init+0x1da>
    2bee:	00 0f       	add	r16, r16
    2bf0:	11 1f       	adc	r17, r17
    2bf2:	e0 0f       	add	r30, r16
    2bf4:	f1 1f       	adc	r31, r17
    2bf6:	ef 55       	subi	r30, 0x5F	; 95
    2bf8:	f8 4f       	sbci	r31, 0xF8	; 248
    2bfa:	97 8f       	std	Z+31, r25	; 0x1f
    2bfc:	86 8f       	std	Z+30, r24	; 0x1e
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    2bfe:	88 81       	ld	r24, Y
    2c00:	99 27       	eor	r25, r25
    2c02:	87 fd       	sbrc	r24, 7
    2c04:	90 95       	com	r25
    2c06:	fc 01       	movw	r30, r24
    2c08:	b5 e0       	ldi	r27, 0x05	; 5
    2c0a:	ee 0f       	add	r30, r30
    2c0c:	ff 1f       	adc	r31, r31
    2c0e:	ba 95       	dec	r27
    2c10:	e1 f7       	brne	.-8      	; 0x2c0a <nrk_TCB_init+0x1fe>
    2c12:	88 0f       	add	r24, r24
    2c14:	99 1f       	adc	r25, r25
    2c16:	e8 0f       	add	r30, r24
    2c18:	f9 1f       	adc	r31, r25
    2c1a:	ef 55       	subi	r30, 0x5F	; 95
    2c1c:	f8 4f       	sbci	r31, 0xF8	; 248
    2c1e:	86 8d       	ldd	r24, Z+30	; 0x1e
    2c20:	97 8d       	ldd	r25, Z+31	; 0x1f
    2c22:	93 8f       	std	Z+27, r25	; 0x1b
    2c24:	82 8f       	std	Z+26, r24	; 0x1a
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    2c26:	88 81       	ld	r24, Y
    2c28:	99 27       	eor	r25, r25
    2c2a:	87 fd       	sbrc	r24, 7
    2c2c:	90 95       	com	r25
    2c2e:	fc 01       	movw	r30, r24
    2c30:	75 e0       	ldi	r23, 0x05	; 5
    2c32:	ee 0f       	add	r30, r30
    2c34:	ff 1f       	adc	r31, r31
    2c36:	7a 95       	dec	r23
    2c38:	e1 f7       	brne	.-8      	; 0x2c32 <nrk_TCB_init+0x226>
    2c3a:	88 0f       	add	r24, r24
    2c3c:	99 1f       	adc	r25, r25
    2c3e:	e8 0f       	add	r30, r24
    2c40:	f9 1f       	adc	r31, r25
    2c42:	ef 55       	subi	r30, 0x5F	; 95
    2c44:	f8 4f       	sbci	r31, 0xF8	; 248
    2c46:	81 e0       	ldi	r24, 0x01	; 1
    2c48:	90 e0       	ldi	r25, 0x00	; 0
    2c4a:	91 a3       	std	Z+33, r25	; 0x21
    2c4c:	80 a3       	std	Z+32, r24	; 0x20
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    2c4e:	88 81       	ld	r24, Y
    2c50:	99 27       	eor	r25, r25
    2c52:	87 fd       	sbrc	r24, 7
    2c54:	90 95       	com	r25
    2c56:	fc 01       	movw	r30, r24
    2c58:	54 e0       	ldi	r21, 0x04	; 4
    2c5a:	ee 0f       	add	r30, r30
    2c5c:	ff 1f       	adc	r31, r31
    2c5e:	5a 95       	dec	r21
    2c60:	e1 f7       	brne	.-8      	; 0x2c5a <nrk_TCB_init+0x24e>
    2c62:	e8 0f       	add	r30, r24
    2c64:	f9 1f       	adc	r31, r25
    2c66:	ee 0f       	add	r30, r30
    2c68:	ff 1f       	adc	r31, r31
    2c6a:	ed 55       	subi	r30, 0x5D	; 93
    2c6c:	f8 4f       	sbci	r31, 0xF8	; 248
    2c6e:	f1 82       	std	Z+1, r15	; 0x01
    2c70:	e0 82       	st	Z, r14
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    2c72:	88 81       	ld	r24, Y
    2c74:	99 27       	eor	r25, r25
    2c76:	87 fd       	sbrc	r24, 7
    2c78:	90 95       	com	r25
    2c7a:	fc 01       	movw	r30, r24
    2c7c:	35 e0       	ldi	r19, 0x05	; 5
    2c7e:	ee 0f       	add	r30, r30
    2c80:	ff 1f       	adc	r31, r31
    2c82:	3a 95       	dec	r19
    2c84:	e1 f7       	brne	.-8      	; 0x2c7e <nrk_TCB_init+0x272>
    2c86:	88 0f       	add	r24, r24
    2c88:	99 1f       	adc	r25, r25
    2c8a:	e8 0f       	add	r30, r24
    2c8c:	f9 1f       	adc	r31, r25
    2c8e:	ef 55       	subi	r30, 0x5F	; 95
    2c90:	f8 4f       	sbci	r31, 0xF8	; 248
    2c92:	81 e0       	ldi	r24, 0x01	; 1
    2c94:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    2c96:	df 91       	pop	r29
    2c98:	cf 91       	pop	r28
    2c9a:	1f 91       	pop	r17
    2c9c:	0f 91       	pop	r16
    2c9e:	ff 90       	pop	r15
    2ca0:	ef 90       	pop	r14
    2ca2:	08 95       	ret

00002ca4 <nrk_start>:




void nrk_start (void)
{
    2ca4:	cf 92       	push	r12
    2ca6:	df 92       	push	r13
    2ca8:	ef 92       	push	r14
    2caa:	ff 92       	push	r15
    2cac:	0f 93       	push	r16
    2cae:	1f 93       	push	r17
    2cb0:	df 93       	push	r29
    2cb2:	cf 93       	push	r28
    2cb4:	0f 92       	push	r0
    2cb6:	cd b7       	in	r28, 0x3d	; 61
    2cb8:	de b7       	in	r29, 0x3e	; 62
    2cba:	79 ea       	ldi	r23, 0xA9	; 169
    2cbc:	e7 2e       	mov	r14, r23
    2cbe:	77 e0       	ldi	r23, 0x07	; 7
    2cc0:	f7 2e       	mov	r15, r23
    2cc2:	90 e0       	ldi	r25, 0x00	; 0
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
	task_ID = nrk_task_TCB[i].task_ID;
    2cc4:	f7 01       	movw	r30, r14
    2cc6:	00 81       	ld	r16, Z
	// only check activated tasks
	if(task_ID!=-1)
    2cc8:	0f 3f       	cpi	r16, 0xFF	; 255
    2cca:	c1 f0       	breq	.+48     	; 0x2cfc <nrk_start+0x58>
    2ccc:	69 ea       	ldi	r22, 0xA9	; 169
    2cce:	c6 2e       	mov	r12, r22
    2cd0:	67 e0       	ldi	r22, 0x07	; 7
    2cd2:	d6 2e       	mov	r13, r22
    2cd4:	10 e0       	ldi	r17, 0x00	; 0
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    2cd6:	91 17       	cp	r25, r17
    2cd8:	51 f0       	breq	.+20     	; 0x2cee <nrk_start+0x4a>
    2cda:	f6 01       	movw	r30, r12
    2cdc:	80 81       	ld	r24, Z
    2cde:	08 17       	cp	r16, r24
    2ce0:	31 f4       	brne	.+12     	; 0x2cee <nrk_start+0x4a>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    2ce2:	85 e0       	ldi	r24, 0x05	; 5
    2ce4:	60 2f       	mov	r22, r16
    2ce6:	99 83       	std	Y+1, r25	; 0x01
    2ce8:	0e 94 f7 1f 	call	0x3fee	; 0x3fee <nrk_kernel_error_add>
    2cec:	99 81       	ldd	r25, Y+1	; 0x01
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    2cee:	1f 5f       	subi	r17, 0xFF	; 255
    2cf0:	22 e2       	ldi	r18, 0x22	; 34
    2cf2:	30 e0       	ldi	r19, 0x00	; 0
    2cf4:	c2 0e       	add	r12, r18
    2cf6:	d3 1e       	adc	r13, r19
    2cf8:	15 30       	cpi	r17, 0x05	; 5
    2cfa:	69 f7       	brne	.-38     	; 0x2cd6 <nrk_start+0x32>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2cfc:	9f 5f       	subi	r25, 0xFF	; 255
    2cfe:	e2 e2       	ldi	r30, 0x22	; 34
    2d00:	f0 e0       	ldi	r31, 0x00	; 0
    2d02:	ee 0e       	add	r14, r30
    2d04:	ff 1e       	adc	r15, r31
    2d06:	95 30       	cpi	r25, 0x05	; 5
    2d08:	e9 f6       	brne	.-70     	; 0x2cc4 <nrk_start+0x20>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    2d0a:	0e 94 43 24 	call	0x4886	; 0x4886 <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    2d0e:	28 2f       	mov	r18, r24
    2d10:	33 27       	eor	r19, r19
    2d12:	27 fd       	sbrc	r18, 7
    2d14:	30 95       	com	r19
    2d16:	f9 01       	movw	r30, r18
    2d18:	55 e0       	ldi	r21, 0x05	; 5
    2d1a:	ee 0f       	add	r30, r30
    2d1c:	ff 1f       	adc	r31, r31
    2d1e:	5a 95       	dec	r21
    2d20:	e1 f7       	brne	.-8      	; 0x2d1a <nrk_start+0x76>
    2d22:	22 0f       	add	r18, r18
    2d24:	33 1f       	adc	r19, r19
    2d26:	e2 0f       	add	r30, r18
    2d28:	f3 1f       	adc	r31, r19
    2d2a:	ef 55       	subi	r30, 0x5F	; 95
    2d2c:	f8 4f       	sbci	r31, 0xF8	; 248
    2d2e:	32 85       	ldd	r19, Z+10	; 0x0a
    2d30:	30 93 63 08 	sts	0x0863, r19
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    2d34:	22 e2       	ldi	r18, 0x22	; 34
    2d36:	82 02       	muls	r24, r18
    2d38:	c0 01       	movw	r24, r0
    2d3a:	11 24       	eor	r1, r1
    2d3c:	8f 55       	subi	r24, 0x5F	; 95
    2d3e:	98 4f       	sbci	r25, 0xF8	; 248
    2d40:	90 93 62 08 	sts	0x0862, r25
    2d44:	80 93 61 08 	sts	0x0861, r24
    2d48:	90 93 53 08 	sts	0x0853, r25
    2d4c:	80 93 52 08 	sts	0x0852, r24
    nrk_cur_task_prio = nrk_high_ready_prio;
    2d50:	30 93 54 08 	sts	0x0854, r19
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    2d54:	0e 94 66 31 	call	0x62cc	; 0x62cc <nrk_target_start>
    nrk_stack_pointer_init(); 
    2d58:	0e 94 57 31 	call	0x62ae	; 0x62ae <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    2d5c:	0e 94 c0 3d 	call	0x7b80	; 0x7b80 <nrk_start_high_ready_task>
    2d60:	ff cf       	rjmp	.-2      	; 0x2d60 <nrk_start+0xbc>

00002d62 <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    2d62:	0f 93       	push	r16
    2d64:	1f 93       	push	r17
    2d66:	df 93       	push	r29
    2d68:	cf 93       	push	r28
    2d6a:	cd b7       	in	r28, 0x3d	; 61
    2d6c:	de b7       	in	r29, 0x3e	; 62
    2d6e:	a4 97       	sbiw	r28, 0x24	; 36
    2d70:	0f b6       	in	r0, 0x3f	; 63
    2d72:	f8 94       	cli
    2d74:	de bf       	out	0x3e, r29	; 62
    2d76:	0f be       	out	0x3f, r0	; 63
    2d78:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    2d7a:	0e 94 4b 21 	call	0x4296	; 0x4296 <nrk_signal_create>
    2d7e:	80 93 51 08 	sts	0x0851, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    2d82:	8f 3f       	cpi	r24, 0xFF	; 255
    2d84:	21 f4       	brne	.+8      	; 0x2d8e <nrk_init+0x2c>
    2d86:	8e e0       	ldi	r24, 0x0E	; 14
    2d88:	60 e0       	ldi	r22, 0x00	; 0
    2d8a:	0e 94 f7 1f 	call	0x3fee	; 0x3fee <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    2d8e:	0e 94 91 30 	call	0x6122	; 0x6122 <_nrk_startup_error>
   if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
    2d92:	80 ff       	sbrs	r24, 0
    2d94:	04 c0       	rjmp	.+8      	; 0x2d9e <nrk_init+0x3c>
    2d96:	86 e0       	ldi	r24, 0x06	; 6
    2d98:	60 e0       	ldi	r22, 0x00	; 0
    2d9a:	0e 94 f7 1f 	call	0x3fee	; 0x3fee <nrk_kernel_error_add>
	   }
   #endif
   #endif

   #ifdef NRK_WATCHDOG
    if(nrk_watchdog_check()==NRK_ERROR) 
    2d9e:	0e 94 e5 30 	call	0x61ca	; 0x61ca <nrk_watchdog_check>
    2da2:	8f 3f       	cpi	r24, 0xFF	; 255
    2da4:	31 f4       	brne	.+12     	; 0x2db2 <nrk_init+0x50>
	{
    	nrk_watchdog_disable();
    2da6:	0e 94 fc 30 	call	0x61f8	; 0x61f8 <nrk_watchdog_disable>
	nrk_kernel_error_add(NRK_WATCHDOG_ERROR,0);
    2daa:	80 e1       	ldi	r24, 0x10	; 16
    2dac:	60 e0       	ldi	r22, 0x00	; 0
    2dae:	0e 94 f7 1f 	call	0x3fee	; 0x3fee <nrk_kernel_error_add>
	}
    nrk_watchdog_enable();
    2db2:	0e 94 ee 30 	call	0x61dc	; 0x61dc <nrk_watchdog_enable>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    2db6:	10 92 54 08 	sts	0x0854, r1
    nrk_cur_task_TCB = NULL;
    2dba:	10 92 62 08 	sts	0x0862, r1
    2dbe:	10 92 61 08 	sts	0x0861, r1
    
    nrk_high_ready_TCB = NULL;
    2dc2:	10 92 53 08 	sts	0x0853, r1
    2dc6:	10 92 52 08 	sts	0x0852, r1
    nrk_high_ready_prio = 0; 
    2dca:	10 92 63 08 	sts	0x0863, r1

   #ifdef NRK_STATS_TRACKER
	nrk_stats_reset();
    2dce:	0e 94 56 17 	call	0x2eac	; 0x2eac <nrk_stats_reset>
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    2dd2:	10 92 60 08 	sts	0x0860, r1

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    2dd6:	8f ef       	ldi	r24, 0xFF	; 255
    2dd8:	80 93 4d 08 	sts	0x084D, r24
    nrk_sem_list[i].value=-1;
    2ddc:	80 93 4f 08 	sts	0x084F, r24
    nrk_sem_list[i].resource_ceiling=-1;
    2de0:	80 93 4e 08 	sts	0x084E, r24
    2de4:	e9 ea       	ldi	r30, 0xA9	; 169
    2de6:	f7 e0       	ldi	r31, 0x07	; 7
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2de8:	93 e6       	ldi	r25, 0x63	; 99
    2dea:	92 83       	std	Z+2, r25	; 0x02
        nrk_task_TCB[i].task_ID = -1; 
    2dec:	80 83       	st	Z, r24
    2dee:	b2 96       	adiw	r30, 0x22	; 34
    //nrk_resource_count[i]=-1;
    //nrk_resource_value[i]=-1;
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
    2df0:	28 e0       	ldi	r18, 0x08	; 8
    2df2:	e3 35       	cpi	r30, 0x53	; 83
    2df4:	f2 07       	cpc	r31, r18
    2df6:	c9 f7       	brne	.-14     	; 0x2dea <nrk_init+0x88>
    2df8:	ed e9       	ldi	r30, 0x9D	; 157
    2dfa:	f8 e0       	ldi	r31, 0x08	; 8
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    2dfc:	cf 01       	movw	r24, r30
    2dfe:	05 96       	adiw	r24, 0x05	; 5
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    2e00:	94 83       	std	Z+4, r25	; 0x04
    2e02:	83 83       	std	Z+3, r24	; 0x03
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2e04:	f7 83       	std	Z+7, r31	; 0x07
    2e06:	e6 83       	std	Z+6, r30	; 0x06
    2e08:	fc 01       	movw	r30, r24
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2e0a:	88 e0       	ldi	r24, 0x08	; 8
    2e0c:	e6 3b       	cpi	r30, 0xB6	; 182
    2e0e:	f8 07       	cpc	r31, r24
    2e10:	a9 f7       	brne	.-22     	; 0x2dfc <nrk_init+0x9a>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    2e12:	10 92 9f 08 	sts	0x089F, r1
    2e16:	10 92 9e 08 	sts	0x089E, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    2e1a:	14 82       	std	Z+4, r1	; 0x04
    2e1c:	13 82       	std	Z+3, r1	; 0x03
	_head_node = NULL;
    2e1e:	10 92 57 08 	sts	0x0857, r1
    2e22:	10 92 56 08 	sts	0x0856, r1
	_free_node = &_nrk_readyQ[0];
    2e26:	79 97       	sbiw	r30, 0x19	; 25
    2e28:	f0 93 a0 07 	sts	0x07A0, r31
    2e2c:	e0 93 9f 07 	sts	0x079F, r30
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    2e30:	8e 01       	movw	r16, r28
    2e32:	0f 5f       	subi	r16, 0xFF	; 255
    2e34:	1f 4f       	sbci	r17, 0xFF	; 255
    2e36:	c8 01       	movw	r24, r16
    2e38:	6b ee       	ldi	r22, 0xEB	; 235
    2e3a:	7a e2       	ldi	r23, 0x2A	; 42
    2e3c:	0e 94 0a 31 	call	0x6214	; 0x6214 <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    2e40:	c8 01       	movw	r24, r16
    2e42:	60 e6       	ldi	r22, 0x60	; 96
    2e44:	76 e0       	ldi	r23, 0x06	; 6
    2e46:	40 e8       	ldi	r20, 0x80	; 128
    2e48:	50 e0       	ldi	r21, 0x00	; 0
    2e4a:	0e 94 6b 31 	call	0x62d6	; 0x62d6 <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    2e4e:	85 e5       	ldi	r24, 0x55	; 85
    2e50:	80 93 60 06 	sts	0x0660, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    2e54:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    2e56:	1c 86       	std	Y+12, r1	; 0x0c
    2e58:	1d 86       	std	Y+13, r1	; 0x0d
    2e5a:	1e 86       	std	Y+14, r1	; 0x0e
    2e5c:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    2e5e:	18 8a       	std	Y+16, r1	; 0x10
    2e60:	19 8a       	std	Y+17, r1	; 0x11
    2e62:	1a 8a       	std	Y+18, r1	; 0x12
    2e64:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    2e66:	1c 8a       	std	Y+20, r1	; 0x14
    2e68:	1d 8a       	std	Y+21, r1	; 0x15
    2e6a:	1e 8a       	std	Y+22, r1	; 0x16
    2e6c:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    2e6e:	18 8e       	std	Y+24, r1	; 0x18
    2e70:	19 8e       	std	Y+25, r1	; 0x19
    2e72:	1a 8e       	std	Y+26, r1	; 0x1a
    2e74:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    2e76:	1c 8e       	std	Y+28, r1	; 0x1c
    2e78:	1d 8e       	std	Y+29, r1	; 0x1d
    2e7a:	1e 8e       	std	Y+30, r1	; 0x1e
    2e7c:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    2e7e:	18 a2       	std	Y+32, r1	; 0x20
    2e80:	19 a2       	std	Y+33, r1	; 0x21
    2e82:	1a a2       	std	Y+34, r1	; 0x22
    2e84:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    2e86:	91 e0       	ldi	r25, 0x01	; 1
    2e88:	98 87       	std	Y+8, r25	; 0x08
	IdleTask.Type = IDLE_TASK;
    2e8a:	82 e0       	ldi	r24, 0x02	; 2
    2e8c:	8a 87       	std	Y+10, r24	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    2e8e:	9b 87       	std	Y+11, r25	; 0x0b
	nrk_activate_task(&IdleTask);
    2e90:	c8 01       	movw	r24, r16
    2e92:	0e 94 9a 27 	call	0x4f34	; 0x4f34 <nrk_activate_task>
	
}
    2e96:	a4 96       	adiw	r28, 0x24	; 36
    2e98:	0f b6       	in	r0, 0x3f	; 63
    2e9a:	f8 94       	cli
    2e9c:	de bf       	out	0x3e, r29	; 62
    2e9e:	0f be       	out	0x3f, r0	; 63
    2ea0:	cd bf       	out	0x3d, r28	; 61
    2ea2:	cf 91       	pop	r28
    2ea4:	df 91       	pop	r29
    2ea6:	1f 91       	pop	r17
    2ea8:	0f 91       	pop	r16
    2eaa:	08 95       	ret

00002eac <nrk_stats_reset>:
#ifdef NRK_STATS_TRACKER
void nrk_stats_reset()
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    2eac:	10 92 8d 04 	sts	0x048D, r1
    2eb0:	10 92 8e 04 	sts	0x048E, r1
    2eb4:	10 92 8f 04 	sts	0x048F, r1
    2eb8:	10 92 90 04 	sts	0x0490, r1
    _nrk_stats_sleep_time.nano_secs=0;
    2ebc:	10 92 91 04 	sts	0x0491, r1
    2ec0:	10 92 92 04 	sts	0x0492, r1
    2ec4:	10 92 93 04 	sts	0x0493, r1
    2ec8:	10 92 94 04 	sts	0x0494, r1
    2ecc:	e5 ec       	ldi	r30, 0xC5	; 197
    2ece:	f5 e0       	ldi	r31, 0x05	; 5
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        cur_task_stats[i].total_ticks=0;
    2ed0:	10 82       	st	Z, r1
    2ed2:	11 82       	std	Z+1, r1	; 0x01
    2ed4:	12 82       	std	Z+2, r1	; 0x02
    2ed6:	13 82       	std	Z+3, r1	; 0x03
        cur_task_stats[i].max_exec_ticks=0;
    2ed8:	10 86       	std	Z+8, r1	; 0x08
    2eda:	11 86       	std	Z+9, r1	; 0x09
    2edc:	12 86       	std	Z+10, r1	; 0x0a
    2ede:	13 86       	std	Z+11, r1	; 0x0b
        cur_task_stats[i].min_exec_ticks=0;
    2ee0:	14 82       	std	Z+4, r1	; 0x04
    2ee2:	15 82       	std	Z+5, r1	; 0x05
    2ee4:	16 82       	std	Z+6, r1	; 0x06
    2ee6:	17 82       	std	Z+7, r1	; 0x07
        cur_task_stats[i].last_exec_ticks=0;
    2ee8:	14 86       	std	Z+12, r1	; 0x0c
    2eea:	15 86       	std	Z+13, r1	; 0x0d
    2eec:	16 86       	std	Z+14, r1	; 0x0e
    2eee:	17 86       	std	Z+15, r1	; 0x0f
        cur_task_stats[i].swapped_in=0;
    2ef0:	10 8a       	std	Z+16, r1	; 0x10
    2ef2:	11 8a       	std	Z+17, r1	; 0x11
    2ef4:	12 8a       	std	Z+18, r1	; 0x12
    2ef6:	13 8a       	std	Z+19, r1	; 0x13
        cur_task_stats[i].preempted=0;
    2ef8:	10 8e       	std	Z+24, r1	; 0x18
    2efa:	11 8e       	std	Z+25, r1	; 0x19
    2efc:	12 8e       	std	Z+26, r1	; 0x1a
    2efe:	13 8e       	std	Z+27, r1	; 0x1b
        cur_task_stats[i].violations=0;
    2f00:	14 8e       	std	Z+28, r1	; 0x1c
        cur_task_stats[i].overflow=0;
    2f02:	15 8e       	std	Z+29, r1	; 0x1d
    2f04:	7e 96       	adiw	r30, 0x1e	; 30
{
    uint8_t i;

    _nrk_stats_sleep_time.secs=0;
    _nrk_stats_sleep_time.nano_secs=0;
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2f06:	86 e0       	ldi	r24, 0x06	; 6
    2f08:	eb 35       	cpi	r30, 0x5B	; 91
    2f0a:	f8 07       	cpc	r31, r24
    2f0c:	09 f7       	brne	.-62     	; 0x2ed0 <nrk_stats_reset+0x24>
        cur_task_stats[i].preempted=0;
        cur_task_stats[i].violations=0;
        cur_task_stats[i].overflow=0;
    }

}
    2f0e:	08 95       	ret

00002f10 <nrk_stats_get_deep_sleep>:
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
}

void nrk_stats_get_deep_sleep(nrk_time_t *t)
{
    2f10:	fc 01       	movw	r30, r24
    t->secs=_nrk_stats_sleep_time.secs;
    2f12:	80 91 8d 04 	lds	r24, 0x048D
    2f16:	90 91 8e 04 	lds	r25, 0x048E
    2f1a:	a0 91 8f 04 	lds	r26, 0x048F
    2f1e:	b0 91 90 04 	lds	r27, 0x0490
    2f22:	80 83       	st	Z, r24
    2f24:	91 83       	std	Z+1, r25	; 0x01
    2f26:	a2 83       	std	Z+2, r26	; 0x02
    2f28:	b3 83       	std	Z+3, r27	; 0x03
    t->nano_secs=_nrk_stats_sleep_time.nano_secs;
    2f2a:	80 91 91 04 	lds	r24, 0x0491
    2f2e:	90 91 92 04 	lds	r25, 0x0492
    2f32:	a0 91 93 04 	lds	r26, 0x0493
    2f36:	b0 91 94 04 	lds	r27, 0x0494
    2f3a:	84 83       	std	Z+4, r24	; 0x04
    2f3c:	95 83       	std	Z+5, r25	; 0x05
    2f3e:	a6 83       	std	Z+6, r26	; 0x06
    2f40:	b7 83       	std	Z+7, r27	; 0x07
}
    2f42:	08 95       	ret

00002f44 <_nrk_stats_add_violation>:

void _nrk_stats_add_violation(uint8_t task_id)
{
    2f44:	38 2f       	mov	r19, r24
    if( cur_task_stats[task_id].overflow==1) return;
    2f46:	90 e0       	ldi	r25, 0x00	; 0
    2f48:	fc 01       	movw	r30, r24
    2f4a:	b5 e0       	ldi	r27, 0x05	; 5
    2f4c:	ee 0f       	add	r30, r30
    2f4e:	ff 1f       	adc	r31, r31
    2f50:	ba 95       	dec	r27
    2f52:	e1 f7       	brne	.-8      	; 0x2f4c <_nrk_stats_add_violation+0x8>
    2f54:	88 0f       	add	r24, r24
    2f56:	99 1f       	adc	r25, r25
    2f58:	e8 1b       	sub	r30, r24
    2f5a:	f9 0b       	sbc	r31, r25
    2f5c:	eb 53       	subi	r30, 0x3B	; 59
    2f5e:	fa 4f       	sbci	r31, 0xFA	; 250
    2f60:	85 8d       	ldd	r24, Z+29	; 0x1d
    2f62:	81 30       	cpi	r24, 0x01	; 1
    2f64:	89 f1       	breq	.+98     	; 0x2fc8 <_nrk_stats_add_violation+0x84>
    cur_task_stats[task_id].violations++;
    2f66:	83 2f       	mov	r24, r19
    2f68:	90 e0       	ldi	r25, 0x00	; 0
    2f6a:	fc 01       	movw	r30, r24
    2f6c:	75 e0       	ldi	r23, 0x05	; 5
    2f6e:	ee 0f       	add	r30, r30
    2f70:	ff 1f       	adc	r31, r31
    2f72:	7a 95       	dec	r23
    2f74:	e1 f7       	brne	.-8      	; 0x2f6e <_nrk_stats_add_violation+0x2a>
    2f76:	88 0f       	add	r24, r24
    2f78:	99 1f       	adc	r25, r25
    2f7a:	e8 1b       	sub	r30, r24
    2f7c:	f9 0b       	sbc	r31, r25
    2f7e:	eb 53       	subi	r30, 0x3B	; 59
    2f80:	fa 4f       	sbci	r31, 0xFA	; 250
    2f82:	24 8d       	ldd	r18, Z+28	; 0x1c
    2f84:	2f 5f       	subi	r18, 0xFF	; 255
    2f86:	83 2f       	mov	r24, r19
    2f88:	90 e0       	ldi	r25, 0x00	; 0
    2f8a:	fc 01       	movw	r30, r24
    2f8c:	55 e0       	ldi	r21, 0x05	; 5
    2f8e:	ee 0f       	add	r30, r30
    2f90:	ff 1f       	adc	r31, r31
    2f92:	5a 95       	dec	r21
    2f94:	e1 f7       	brne	.-8      	; 0x2f8e <_nrk_stats_add_violation+0x4a>
    2f96:	88 0f       	add	r24, r24
    2f98:	99 1f       	adc	r25, r25
    2f9a:	e8 1b       	sub	r30, r24
    2f9c:	f9 0b       	sbc	r31, r25
    2f9e:	eb 53       	subi	r30, 0x3B	; 59
    2fa0:	fa 4f       	sbci	r31, 0xFA	; 250
    2fa2:	24 8f       	std	Z+28, r18	; 0x1c
    if(cur_task_stats[task_id].violations==255) cur_task_stats[task_id].overflow=1;
    2fa4:	2f 3f       	cpi	r18, 0xFF	; 255
    2fa6:	81 f4       	brne	.+32     	; 0x2fc8 <_nrk_stats_add_violation+0x84>
    2fa8:	83 2f       	mov	r24, r19
    2faa:	90 e0       	ldi	r25, 0x00	; 0
    2fac:	fc 01       	movw	r30, r24
    2fae:	35 e0       	ldi	r19, 0x05	; 5
    2fb0:	ee 0f       	add	r30, r30
    2fb2:	ff 1f       	adc	r31, r31
    2fb4:	3a 95       	dec	r19
    2fb6:	e1 f7       	brne	.-8      	; 0x2fb0 <_nrk_stats_add_violation+0x6c>
    2fb8:	88 0f       	add	r24, r24
    2fba:	99 1f       	adc	r25, r25
    2fbc:	e8 1b       	sub	r30, r24
    2fbe:	f9 0b       	sbc	r31, r25
    2fc0:	eb 53       	subi	r30, 0x3B	; 59
    2fc2:	fa 4f       	sbci	r31, 0xFA	; 250
    2fc4:	81 e0       	ldi	r24, 0x01	; 1
    2fc6:	85 8f       	std	Z+29, r24	; 0x1d
    2fc8:	08 95       	ret

00002fca <_nrk_stats_task_start>:
}


// task_id is the PID of the task in question
void _nrk_stats_task_start(uint8_t task_id)
{
    2fca:	68 2f       	mov	r22, r24
    if( cur_task_stats[task_id].overflow==1) return;
    2fcc:	90 e0       	ldi	r25, 0x00	; 0
    2fce:	fc 01       	movw	r30, r24
    2fd0:	75 e0       	ldi	r23, 0x05	; 5
    2fd2:	ee 0f       	add	r30, r30
    2fd4:	ff 1f       	adc	r31, r31
    2fd6:	7a 95       	dec	r23
    2fd8:	e1 f7       	brne	.-8      	; 0x2fd2 <_nrk_stats_task_start+0x8>
    2fda:	88 0f       	add	r24, r24
    2fdc:	99 1f       	adc	r25, r25
    2fde:	e8 1b       	sub	r30, r24
    2fe0:	f9 0b       	sbc	r31, r25
    2fe2:	eb 53       	subi	r30, 0x3B	; 59
    2fe4:	fa 4f       	sbci	r31, 0xFA	; 250
    2fe6:	85 8d       	ldd	r24, Z+29	; 0x1d
    2fe8:	81 30       	cpi	r24, 0x01	; 1
    2fea:	09 f4       	brne	.+2      	; 0x2fee <_nrk_stats_task_start+0x24>
    2fec:	4f c0       	rjmp	.+158    	; 0x308c <_nrk_stats_task_start+0xc2>
    cur_task_stats[task_id].cur_ticks=0;
    2fee:	86 2f       	mov	r24, r22
    2ff0:	90 e0       	ldi	r25, 0x00	; 0
    2ff2:	fc 01       	movw	r30, r24
    2ff4:	45 e0       	ldi	r20, 0x05	; 5
    2ff6:	ee 0f       	add	r30, r30
    2ff8:	ff 1f       	adc	r31, r31
    2ffa:	4a 95       	dec	r20
    2ffc:	e1 f7       	brne	.-8      	; 0x2ff6 <_nrk_stats_task_start+0x2c>
    2ffe:	88 0f       	add	r24, r24
    3000:	99 1f       	adc	r25, r25
    3002:	e8 1b       	sub	r30, r24
    3004:	f9 0b       	sbc	r31, r25
    3006:	eb 53       	subi	r30, 0x3B	; 59
    3008:	fa 4f       	sbci	r31, 0xFA	; 250
    300a:	14 8a       	std	Z+20, r1	; 0x14
    300c:	15 8a       	std	Z+21, r1	; 0x15
    300e:	16 8a       	std	Z+22, r1	; 0x16
    3010:	17 8a       	std	Z+23, r1	; 0x17
    cur_task_stats[task_id].swapped_in++;
    3012:	86 2f       	mov	r24, r22
    3014:	90 e0       	ldi	r25, 0x00	; 0
    3016:	fc 01       	movw	r30, r24
    3018:	25 e0       	ldi	r18, 0x05	; 5
    301a:	ee 0f       	add	r30, r30
    301c:	ff 1f       	adc	r31, r31
    301e:	2a 95       	dec	r18
    3020:	e1 f7       	brne	.-8      	; 0x301a <_nrk_stats_task_start+0x50>
    3022:	88 0f       	add	r24, r24
    3024:	99 1f       	adc	r25, r25
    3026:	e8 1b       	sub	r30, r24
    3028:	f9 0b       	sbc	r31, r25
    302a:	eb 53       	subi	r30, 0x3B	; 59
    302c:	fa 4f       	sbci	r31, 0xFA	; 250
    302e:	20 89       	ldd	r18, Z+16	; 0x10
    3030:	31 89       	ldd	r19, Z+17	; 0x11
    3032:	42 89       	ldd	r20, Z+18	; 0x12
    3034:	53 89       	ldd	r21, Z+19	; 0x13
    3036:	2f 5f       	subi	r18, 0xFF	; 255
    3038:	3f 4f       	sbci	r19, 0xFF	; 255
    303a:	4f 4f       	sbci	r20, 0xFF	; 255
    303c:	5f 4f       	sbci	r21, 0xFF	; 255
    303e:	86 2f       	mov	r24, r22
    3040:	90 e0       	ldi	r25, 0x00	; 0
    3042:	fc 01       	movw	r30, r24
    3044:	a5 e0       	ldi	r26, 0x05	; 5
    3046:	ee 0f       	add	r30, r30
    3048:	ff 1f       	adc	r31, r31
    304a:	aa 95       	dec	r26
    304c:	e1 f7       	brne	.-8      	; 0x3046 <_nrk_stats_task_start+0x7c>
    304e:	88 0f       	add	r24, r24
    3050:	99 1f       	adc	r25, r25
    3052:	e8 1b       	sub	r30, r24
    3054:	f9 0b       	sbc	r31, r25
    3056:	eb 53       	subi	r30, 0x3B	; 59
    3058:	fa 4f       	sbci	r31, 0xFA	; 250
    305a:	20 8b       	std	Z+16, r18	; 0x10
    305c:	31 8b       	std	Z+17, r19	; 0x11
    305e:	42 8b       	std	Z+18, r20	; 0x12
    3060:	53 8b       	std	Z+19, r21	; 0x13
    if(cur_task_stats[task_id].swapped_in==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    3062:	2e 5f       	subi	r18, 0xFE	; 254
    3064:	3f 4f       	sbci	r19, 0xFF	; 255
    3066:	4f 4f       	sbci	r20, 0xFF	; 255
    3068:	5f 4f       	sbci	r21, 0xFF	; 255
    306a:	81 f4       	brne	.+32     	; 0x308c <_nrk_stats_task_start+0xc2>
    306c:	86 2f       	mov	r24, r22
    306e:	90 e0       	ldi	r25, 0x00	; 0
    3070:	fc 01       	movw	r30, r24
    3072:	35 e0       	ldi	r19, 0x05	; 5
    3074:	ee 0f       	add	r30, r30
    3076:	ff 1f       	adc	r31, r31
    3078:	3a 95       	dec	r19
    307a:	e1 f7       	brne	.-8      	; 0x3074 <_nrk_stats_task_start+0xaa>
    307c:	88 0f       	add	r24, r24
    307e:	99 1f       	adc	r25, r25
    3080:	e8 1b       	sub	r30, r24
    3082:	f9 0b       	sbc	r31, r25
    3084:	eb 53       	subi	r30, 0x3B	; 59
    3086:	fa 4f       	sbci	r31, 0xFA	; 250
    3088:	81 e0       	ldi	r24, 0x01	; 1
    308a:	85 8f       	std	Z+29, r24	; 0x1d
    308c:	08 95       	ret

0000308e <_nrk_stats_task_preempted>:
}


void _nrk_stats_task_preempted(uint8_t task_id, uint8_t ticks)
{
    308e:	1f 93       	push	r17
    3090:	18 2f       	mov	r17, r24
    if( cur_task_stats[task_id].overflow==1) return;
    3092:	90 e0       	ldi	r25, 0x00	; 0
    3094:	fc 01       	movw	r30, r24
    3096:	a5 e0       	ldi	r26, 0x05	; 5
    3098:	ee 0f       	add	r30, r30
    309a:	ff 1f       	adc	r31, r31
    309c:	aa 95       	dec	r26
    309e:	e1 f7       	brne	.-8      	; 0x3098 <_nrk_stats_task_preempted+0xa>
    30a0:	88 0f       	add	r24, r24
    30a2:	99 1f       	adc	r25, r25
    30a4:	e8 1b       	sub	r30, r24
    30a6:	f9 0b       	sbc	r31, r25
    30a8:	eb 53       	subi	r30, 0x3B	; 59
    30aa:	fa 4f       	sbci	r31, 0xFA	; 250
    30ac:	85 8d       	ldd	r24, Z+29	; 0x1d
    30ae:	81 30       	cpi	r24, 0x01	; 1
    30b0:	09 f4       	brne	.+2      	; 0x30b4 <_nrk_stats_task_preempted+0x26>
    30b2:	a5 c0       	rjmp	.+330    	; 0x31fe <_nrk_stats_task_preempted+0x170>
    cur_task_stats[task_id].preempted++;
    30b4:	81 2f       	mov	r24, r17
    30b6:	90 e0       	ldi	r25, 0x00	; 0
    30b8:	9c 01       	movw	r18, r24
    30ba:	55 e0       	ldi	r21, 0x05	; 5
    30bc:	22 0f       	add	r18, r18
    30be:	33 1f       	adc	r19, r19
    30c0:	5a 95       	dec	r21
    30c2:	e1 f7       	brne	.-8      	; 0x30bc <_nrk_stats_task_preempted+0x2e>
    30c4:	88 0f       	add	r24, r24
    30c6:	99 1f       	adc	r25, r25
    30c8:	28 1b       	sub	r18, r24
    30ca:	39 0b       	sbc	r19, r25
    30cc:	2b 53       	subi	r18, 0x3B	; 59
    30ce:	3a 4f       	sbci	r19, 0xFA	; 250
    30d0:	81 2f       	mov	r24, r17
    30d2:	90 e0       	ldi	r25, 0x00	; 0
    30d4:	fc 01       	movw	r30, r24
    30d6:	b5 e0       	ldi	r27, 0x05	; 5
    30d8:	ee 0f       	add	r30, r30
    30da:	ff 1f       	adc	r31, r31
    30dc:	ba 95       	dec	r27
    30de:	e1 f7       	brne	.-8      	; 0x30d8 <_nrk_stats_task_preempted+0x4a>
    30e0:	88 0f       	add	r24, r24
    30e2:	99 1f       	adc	r25, r25
    30e4:	e8 1b       	sub	r30, r24
    30e6:	f9 0b       	sbc	r31, r25
    30e8:	eb 53       	subi	r30, 0x3B	; 59
    30ea:	fa 4f       	sbci	r31, 0xFA	; 250
    30ec:	80 8d       	ldd	r24, Z+24	; 0x18
    30ee:	91 8d       	ldd	r25, Z+25	; 0x19
    30f0:	a2 8d       	ldd	r26, Z+26	; 0x1a
    30f2:	b3 8d       	ldd	r27, Z+27	; 0x1b
    30f4:	01 96       	adiw	r24, 0x01	; 1
    30f6:	a1 1d       	adc	r26, r1
    30f8:	b1 1d       	adc	r27, r1
    30fa:	f9 01       	movw	r30, r18
    30fc:	80 8f       	std	Z+24, r24	; 0x18
    30fe:	91 8f       	std	Z+25, r25	; 0x19
    3100:	a2 8f       	std	Z+26, r26	; 0x1a
    3102:	b3 8f       	std	Z+27, r27	; 0x1b
    cur_task_stats[task_id].cur_ticks+=ticks;
    3104:	46 2f       	mov	r20, r22
    3106:	50 e0       	ldi	r21, 0x00	; 0
    3108:	60 e0       	ldi	r22, 0x00	; 0
    310a:	70 e0       	ldi	r23, 0x00	; 0
    310c:	81 2f       	mov	r24, r17
    310e:	90 e0       	ldi	r25, 0x00	; 0
    3110:	9c 01       	movw	r18, r24
    3112:	f5 e0       	ldi	r31, 0x05	; 5
    3114:	22 0f       	add	r18, r18
    3116:	33 1f       	adc	r19, r19
    3118:	fa 95       	dec	r31
    311a:	e1 f7       	brne	.-8      	; 0x3114 <_nrk_stats_task_preempted+0x86>
    311c:	88 0f       	add	r24, r24
    311e:	99 1f       	adc	r25, r25
    3120:	28 1b       	sub	r18, r24
    3122:	39 0b       	sbc	r19, r25
    3124:	2b 53       	subi	r18, 0x3B	; 59
    3126:	3a 4f       	sbci	r19, 0xFA	; 250
    3128:	81 2f       	mov	r24, r17
    312a:	90 e0       	ldi	r25, 0x00	; 0
    312c:	fc 01       	movw	r30, r24
    312e:	b5 e0       	ldi	r27, 0x05	; 5
    3130:	ee 0f       	add	r30, r30
    3132:	ff 1f       	adc	r31, r31
    3134:	ba 95       	dec	r27
    3136:	e1 f7       	brne	.-8      	; 0x3130 <_nrk_stats_task_preempted+0xa2>
    3138:	88 0f       	add	r24, r24
    313a:	99 1f       	adc	r25, r25
    313c:	e8 1b       	sub	r30, r24
    313e:	f9 0b       	sbc	r31, r25
    3140:	eb 53       	subi	r30, 0x3B	; 59
    3142:	fa 4f       	sbci	r31, 0xFA	; 250
    3144:	84 89       	ldd	r24, Z+20	; 0x14
    3146:	95 89       	ldd	r25, Z+21	; 0x15
    3148:	a6 89       	ldd	r26, Z+22	; 0x16
    314a:	b7 89       	ldd	r27, Z+23	; 0x17
    314c:	84 0f       	add	r24, r20
    314e:	95 1f       	adc	r25, r21
    3150:	a6 1f       	adc	r26, r22
    3152:	b7 1f       	adc	r27, r23
    3154:	f9 01       	movw	r30, r18
    3156:	84 8b       	std	Z+20, r24	; 0x14
    3158:	95 8b       	std	Z+21, r25	; 0x15
    315a:	a6 8b       	std	Z+22, r26	; 0x16
    315c:	b7 8b       	std	Z+23, r27	; 0x17
    cur_task_stats[task_id].total_ticks+=ticks;
    315e:	81 2f       	mov	r24, r17
    3160:	90 e0       	ldi	r25, 0x00	; 0
    3162:	9c 01       	movw	r18, r24
    3164:	f5 e0       	ldi	r31, 0x05	; 5
    3166:	22 0f       	add	r18, r18
    3168:	33 1f       	adc	r19, r19
    316a:	fa 95       	dec	r31
    316c:	e1 f7       	brne	.-8      	; 0x3166 <_nrk_stats_task_preempted+0xd8>
    316e:	88 0f       	add	r24, r24
    3170:	99 1f       	adc	r25, r25
    3172:	28 1b       	sub	r18, r24
    3174:	39 0b       	sbc	r19, r25
    3176:	2b 53       	subi	r18, 0x3B	; 59
    3178:	3a 4f       	sbci	r19, 0xFA	; 250
    317a:	81 2f       	mov	r24, r17
    317c:	90 e0       	ldi	r25, 0x00	; 0
    317e:	fc 01       	movw	r30, r24
    3180:	b5 e0       	ldi	r27, 0x05	; 5
    3182:	ee 0f       	add	r30, r30
    3184:	ff 1f       	adc	r31, r31
    3186:	ba 95       	dec	r27
    3188:	e1 f7       	brne	.-8      	; 0x3182 <_nrk_stats_task_preempted+0xf4>
    318a:	88 0f       	add	r24, r24
    318c:	99 1f       	adc	r25, r25
    318e:	e8 1b       	sub	r30, r24
    3190:	f9 0b       	sbc	r31, r25
    3192:	eb 53       	subi	r30, 0x3B	; 59
    3194:	fa 4f       	sbci	r31, 0xFA	; 250
    3196:	80 81       	ld	r24, Z
    3198:	91 81       	ldd	r25, Z+1	; 0x01
    319a:	a2 81       	ldd	r26, Z+2	; 0x02
    319c:	b3 81       	ldd	r27, Z+3	; 0x03
    319e:	48 0f       	add	r20, r24
    31a0:	59 1f       	adc	r21, r25
    31a2:	6a 1f       	adc	r22, r26
    31a4:	7b 1f       	adc	r23, r27
    31a6:	f9 01       	movw	r30, r18
    31a8:	40 83       	st	Z, r20
    31aa:	51 83       	std	Z+1, r21	; 0x01
    31ac:	62 83       	std	Z+2, r22	; 0x02
    31ae:	73 83       	std	Z+3, r23	; 0x03
    if(cur_task_stats[task_id].preempted==(UINT32_MAX-1)) cur_task_stats[task_id].overflow=1;
    31b0:	81 2f       	mov	r24, r17
    31b2:	90 e0       	ldi	r25, 0x00	; 0
    31b4:	fc 01       	movw	r30, r24
    31b6:	35 e0       	ldi	r19, 0x05	; 5
    31b8:	ee 0f       	add	r30, r30
    31ba:	ff 1f       	adc	r31, r31
    31bc:	3a 95       	dec	r19
    31be:	e1 f7       	brne	.-8      	; 0x31b8 <_nrk_stats_task_preempted+0x12a>
    31c0:	88 0f       	add	r24, r24
    31c2:	99 1f       	adc	r25, r25
    31c4:	e8 1b       	sub	r30, r24
    31c6:	f9 0b       	sbc	r31, r25
    31c8:	eb 53       	subi	r30, 0x3B	; 59
    31ca:	fa 4f       	sbci	r31, 0xFA	; 250
    31cc:	80 8d       	ldd	r24, Z+24	; 0x18
    31ce:	91 8d       	ldd	r25, Z+25	; 0x19
    31d0:	a2 8d       	ldd	r26, Z+26	; 0x1a
    31d2:	b3 8d       	ldd	r27, Z+27	; 0x1b
    31d4:	8e 5f       	subi	r24, 0xFE	; 254
    31d6:	9f 4f       	sbci	r25, 0xFF	; 255
    31d8:	af 4f       	sbci	r26, 0xFF	; 255
    31da:	bf 4f       	sbci	r27, 0xFF	; 255
    31dc:	81 f4       	brne	.+32     	; 0x31fe <_nrk_stats_task_preempted+0x170>
    31de:	81 2f       	mov	r24, r17
    31e0:	90 e0       	ldi	r25, 0x00	; 0
    31e2:	fc 01       	movw	r30, r24
    31e4:	b5 e0       	ldi	r27, 0x05	; 5
    31e6:	ee 0f       	add	r30, r30
    31e8:	ff 1f       	adc	r31, r31
    31ea:	ba 95       	dec	r27
    31ec:	e1 f7       	brne	.-8      	; 0x31e6 <_nrk_stats_task_preempted+0x158>
    31ee:	88 0f       	add	r24, r24
    31f0:	99 1f       	adc	r25, r25
    31f2:	e8 1b       	sub	r30, r24
    31f4:	f9 0b       	sbc	r31, r25
    31f6:	eb 53       	subi	r30, 0x3B	; 59
    31f8:	fa 4f       	sbci	r31, 0xFA	; 250
    31fa:	81 e0       	ldi	r24, 0x01	; 1
    31fc:	85 8f       	std	Z+29, r24	; 0x1d
}
    31fe:	1f 91       	pop	r17
    3200:	08 95       	ret

00003202 <_nrk_stats_task_suspend>:

void _nrk_stats_task_suspend(uint8_t task_id, uint8_t ticks)
{
    3202:	1f 93       	push	r17
    3204:	18 2f       	mov	r17, r24
    if( cur_task_stats[task_id].overflow==1) return;
    3206:	90 e0       	ldi	r25, 0x00	; 0
    3208:	fc 01       	movw	r30, r24
    320a:	b5 e0       	ldi	r27, 0x05	; 5
    320c:	ee 0f       	add	r30, r30
    320e:	ff 1f       	adc	r31, r31
    3210:	ba 95       	dec	r27
    3212:	e1 f7       	brne	.-8      	; 0x320c <_nrk_stats_task_suspend+0xa>
    3214:	88 0f       	add	r24, r24
    3216:	99 1f       	adc	r25, r25
    3218:	e8 1b       	sub	r30, r24
    321a:	f9 0b       	sbc	r31, r25
    321c:	eb 53       	subi	r30, 0x3B	; 59
    321e:	fa 4f       	sbci	r31, 0xFA	; 250
    3220:	85 8d       	ldd	r24, Z+29	; 0x1d
    3222:	81 30       	cpi	r24, 0x01	; 1
    3224:	09 f4       	brne	.+2      	; 0x3228 <_nrk_stats_task_suspend+0x26>
    3226:	e4 c0       	rjmp	.+456    	; 0x33f0 <_nrk_stats_task_suspend+0x1ee>
    cur_task_stats[task_id].last_exec_ticks = cur_task_stats[task_id].cur_ticks+ticks;
    3228:	46 2f       	mov	r20, r22
    322a:	50 e0       	ldi	r21, 0x00	; 0
    322c:	60 e0       	ldi	r22, 0x00	; 0
    322e:	70 e0       	ldi	r23, 0x00	; 0
    3230:	81 2f       	mov	r24, r17
    3232:	90 e0       	ldi	r25, 0x00	; 0
    3234:	9c 01       	movw	r18, r24
    3236:	f5 e0       	ldi	r31, 0x05	; 5
    3238:	22 0f       	add	r18, r18
    323a:	33 1f       	adc	r19, r19
    323c:	fa 95       	dec	r31
    323e:	e1 f7       	brne	.-8      	; 0x3238 <_nrk_stats_task_suspend+0x36>
    3240:	88 0f       	add	r24, r24
    3242:	99 1f       	adc	r25, r25
    3244:	28 1b       	sub	r18, r24
    3246:	39 0b       	sbc	r19, r25
    3248:	2b 53       	subi	r18, 0x3B	; 59
    324a:	3a 4f       	sbci	r19, 0xFA	; 250
    324c:	81 2f       	mov	r24, r17
    324e:	90 e0       	ldi	r25, 0x00	; 0
    3250:	fc 01       	movw	r30, r24
    3252:	b5 e0       	ldi	r27, 0x05	; 5
    3254:	ee 0f       	add	r30, r30
    3256:	ff 1f       	adc	r31, r31
    3258:	ba 95       	dec	r27
    325a:	e1 f7       	brne	.-8      	; 0x3254 <_nrk_stats_task_suspend+0x52>
    325c:	88 0f       	add	r24, r24
    325e:	99 1f       	adc	r25, r25
    3260:	e8 1b       	sub	r30, r24
    3262:	f9 0b       	sbc	r31, r25
    3264:	eb 53       	subi	r30, 0x3B	; 59
    3266:	fa 4f       	sbci	r31, 0xFA	; 250
    3268:	84 89       	ldd	r24, Z+20	; 0x14
    326a:	95 89       	ldd	r25, Z+21	; 0x15
    326c:	a6 89       	ldd	r26, Z+22	; 0x16
    326e:	b7 89       	ldd	r27, Z+23	; 0x17
    3270:	84 0f       	add	r24, r20
    3272:	95 1f       	adc	r25, r21
    3274:	a6 1f       	adc	r26, r22
    3276:	b7 1f       	adc	r27, r23
    3278:	f9 01       	movw	r30, r18
    327a:	84 87       	std	Z+12, r24	; 0x0c
    327c:	95 87       	std	Z+13, r25	; 0x0d
    327e:	a6 87       	std	Z+14, r26	; 0x0e
    3280:	b7 87       	std	Z+15, r27	; 0x0f
    cur_task_stats[task_id].total_ticks+=ticks;
    3282:	81 2f       	mov	r24, r17
    3284:	90 e0       	ldi	r25, 0x00	; 0
    3286:	9c 01       	movw	r18, r24
    3288:	f5 e0       	ldi	r31, 0x05	; 5
    328a:	22 0f       	add	r18, r18
    328c:	33 1f       	adc	r19, r19
    328e:	fa 95       	dec	r31
    3290:	e1 f7       	brne	.-8      	; 0x328a <_nrk_stats_task_suspend+0x88>
    3292:	88 0f       	add	r24, r24
    3294:	99 1f       	adc	r25, r25
    3296:	28 1b       	sub	r18, r24
    3298:	39 0b       	sbc	r19, r25
    329a:	2b 53       	subi	r18, 0x3B	; 59
    329c:	3a 4f       	sbci	r19, 0xFA	; 250
    329e:	81 2f       	mov	r24, r17
    32a0:	90 e0       	ldi	r25, 0x00	; 0
    32a2:	fc 01       	movw	r30, r24
    32a4:	b5 e0       	ldi	r27, 0x05	; 5
    32a6:	ee 0f       	add	r30, r30
    32a8:	ff 1f       	adc	r31, r31
    32aa:	ba 95       	dec	r27
    32ac:	e1 f7       	brne	.-8      	; 0x32a6 <_nrk_stats_task_suspend+0xa4>
    32ae:	88 0f       	add	r24, r24
    32b0:	99 1f       	adc	r25, r25
    32b2:	e8 1b       	sub	r30, r24
    32b4:	f9 0b       	sbc	r31, r25
    32b6:	eb 53       	subi	r30, 0x3B	; 59
    32b8:	fa 4f       	sbci	r31, 0xFA	; 250
    32ba:	80 81       	ld	r24, Z
    32bc:	91 81       	ldd	r25, Z+1	; 0x01
    32be:	a2 81       	ldd	r26, Z+2	; 0x02
    32c0:	b3 81       	ldd	r27, Z+3	; 0x03
    32c2:	48 0f       	add	r20, r24
    32c4:	59 1f       	adc	r21, r25
    32c6:	6a 1f       	adc	r22, r26
    32c8:	7b 1f       	adc	r23, r27
    32ca:	f9 01       	movw	r30, r18
    32cc:	40 83       	st	Z, r20
    32ce:	51 83       	std	Z+1, r21	; 0x01
    32d0:	62 83       	std	Z+2, r22	; 0x02
    32d2:	73 83       	std	Z+3, r23	; 0x03

    if(cur_task_stats[task_id].min_exec_ticks==0 || cur_task_stats[task_id].last_exec_ticks<cur_task_stats[task_id].min_exec_ticks)
    32d4:	81 2f       	mov	r24, r17
    32d6:	90 e0       	ldi	r25, 0x00	; 0
    32d8:	fc 01       	movw	r30, r24
    32da:	35 e0       	ldi	r19, 0x05	; 5
    32dc:	ee 0f       	add	r30, r30
    32de:	ff 1f       	adc	r31, r31
    32e0:	3a 95       	dec	r19
    32e2:	e1 f7       	brne	.-8      	; 0x32dc <_nrk_stats_task_suspend+0xda>
    32e4:	88 0f       	add	r24, r24
    32e6:	99 1f       	adc	r25, r25
    32e8:	e8 1b       	sub	r30, r24
    32ea:	f9 0b       	sbc	r31, r25
    32ec:	eb 53       	subi	r30, 0x3B	; 59
    32ee:	fa 4f       	sbci	r31, 0xFA	; 250
    32f0:	24 81       	ldd	r18, Z+4	; 0x04
    32f2:	35 81       	ldd	r19, Z+5	; 0x05
    32f4:	46 81       	ldd	r20, Z+6	; 0x06
    32f6:	57 81       	ldd	r21, Z+7	; 0x07
    32f8:	21 15       	cp	r18, r1
    32fa:	31 05       	cpc	r19, r1
    32fc:	41 05       	cpc	r20, r1
    32fe:	51 05       	cpc	r21, r1
    3300:	b9 f0       	breq	.+46     	; 0x3330 <_nrk_stats_task_suspend+0x12e>
    3302:	81 2f       	mov	r24, r17
    3304:	90 e0       	ldi	r25, 0x00	; 0
    3306:	fc 01       	movw	r30, r24
    3308:	b5 e0       	ldi	r27, 0x05	; 5
    330a:	ee 0f       	add	r30, r30
    330c:	ff 1f       	adc	r31, r31
    330e:	ba 95       	dec	r27
    3310:	e1 f7       	brne	.-8      	; 0x330a <_nrk_stats_task_suspend+0x108>
    3312:	88 0f       	add	r24, r24
    3314:	99 1f       	adc	r25, r25
    3316:	e8 1b       	sub	r30, r24
    3318:	f9 0b       	sbc	r31, r25
    331a:	eb 53       	subi	r30, 0x3B	; 59
    331c:	fa 4f       	sbci	r31, 0xFA	; 250
    331e:	84 85       	ldd	r24, Z+12	; 0x0c
    3320:	95 85       	ldd	r25, Z+13	; 0x0d
    3322:	a6 85       	ldd	r26, Z+14	; 0x0e
    3324:	b7 85       	ldd	r27, Z+15	; 0x0f
    3326:	82 17       	cp	r24, r18
    3328:	93 07       	cpc	r25, r19
    332a:	a4 07       	cpc	r26, r20
    332c:	b5 07       	cpc	r27, r21
    332e:	28 f5       	brcc	.+74     	; 0x337a <_nrk_stats_task_suspend+0x178>
        cur_task_stats[task_id].min_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    3330:	81 2f       	mov	r24, r17
    3332:	90 e0       	ldi	r25, 0x00	; 0
    3334:	9c 01       	movw	r18, r24
    3336:	75 e0       	ldi	r23, 0x05	; 5
    3338:	22 0f       	add	r18, r18
    333a:	33 1f       	adc	r19, r19
    333c:	7a 95       	dec	r23
    333e:	e1 f7       	brne	.-8      	; 0x3338 <_nrk_stats_task_suspend+0x136>
    3340:	88 0f       	add	r24, r24
    3342:	99 1f       	adc	r25, r25
    3344:	28 1b       	sub	r18, r24
    3346:	39 0b       	sbc	r19, r25
    3348:	2b 53       	subi	r18, 0x3B	; 59
    334a:	3a 4f       	sbci	r19, 0xFA	; 250
    334c:	81 2f       	mov	r24, r17
    334e:	90 e0       	ldi	r25, 0x00	; 0
    3350:	fc 01       	movw	r30, r24
    3352:	55 e0       	ldi	r21, 0x05	; 5
    3354:	ee 0f       	add	r30, r30
    3356:	ff 1f       	adc	r31, r31
    3358:	5a 95       	dec	r21
    335a:	e1 f7       	brne	.-8      	; 0x3354 <_nrk_stats_task_suspend+0x152>
    335c:	88 0f       	add	r24, r24
    335e:	99 1f       	adc	r25, r25
    3360:	e8 1b       	sub	r30, r24
    3362:	f9 0b       	sbc	r31, r25
    3364:	eb 53       	subi	r30, 0x3B	; 59
    3366:	fa 4f       	sbci	r31, 0xFA	; 250
    3368:	84 85       	ldd	r24, Z+12	; 0x0c
    336a:	95 85       	ldd	r25, Z+13	; 0x0d
    336c:	a6 85       	ldd	r26, Z+14	; 0x0e
    336e:	b7 85       	ldd	r27, Z+15	; 0x0f
    3370:	f9 01       	movw	r30, r18
    3372:	84 83       	std	Z+4, r24	; 0x04
    3374:	95 83       	std	Z+5, r25	; 0x05
    3376:	a6 83       	std	Z+6, r26	; 0x06
    3378:	b7 83       	std	Z+7, r27	; 0x07

    if(cur_task_stats[task_id].last_exec_ticks>cur_task_stats[task_id].max_exec_ticks)
    337a:	81 2f       	mov	r24, r17
    337c:	90 e0       	ldi	r25, 0x00	; 0
    337e:	fc 01       	movw	r30, r24
    3380:	b5 e0       	ldi	r27, 0x05	; 5
    3382:	ee 0f       	add	r30, r30
    3384:	ff 1f       	adc	r31, r31
    3386:	ba 95       	dec	r27
    3388:	e1 f7       	brne	.-8      	; 0x3382 <_nrk_stats_task_suspend+0x180>
    338a:	88 0f       	add	r24, r24
    338c:	99 1f       	adc	r25, r25
    338e:	e8 1b       	sub	r30, r24
    3390:	f9 0b       	sbc	r31, r25
    3392:	eb 53       	subi	r30, 0x3B	; 59
    3394:	fa 4f       	sbci	r31, 0xFA	; 250
    3396:	24 85       	ldd	r18, Z+12	; 0x0c
    3398:	35 85       	ldd	r19, Z+13	; 0x0d
    339a:	46 85       	ldd	r20, Z+14	; 0x0e
    339c:	57 85       	ldd	r21, Z+15	; 0x0f
    339e:	81 2f       	mov	r24, r17
    33a0:	90 e0       	ldi	r25, 0x00	; 0
    33a2:	fc 01       	movw	r30, r24
    33a4:	75 e0       	ldi	r23, 0x05	; 5
    33a6:	ee 0f       	add	r30, r30
    33a8:	ff 1f       	adc	r31, r31
    33aa:	7a 95       	dec	r23
    33ac:	e1 f7       	brne	.-8      	; 0x33a6 <_nrk_stats_task_suspend+0x1a4>
    33ae:	88 0f       	add	r24, r24
    33b0:	99 1f       	adc	r25, r25
    33b2:	e8 1b       	sub	r30, r24
    33b4:	f9 0b       	sbc	r31, r25
    33b6:	eb 53       	subi	r30, 0x3B	; 59
    33b8:	fa 4f       	sbci	r31, 0xFA	; 250
    33ba:	80 85       	ldd	r24, Z+8	; 0x08
    33bc:	91 85       	ldd	r25, Z+9	; 0x09
    33be:	a2 85       	ldd	r26, Z+10	; 0x0a
    33c0:	b3 85       	ldd	r27, Z+11	; 0x0b
    33c2:	82 17       	cp	r24, r18
    33c4:	93 07       	cpc	r25, r19
    33c6:	a4 07       	cpc	r26, r20
    33c8:	b5 07       	cpc	r27, r21
    33ca:	90 f4       	brcc	.+36     	; 0x33f0 <_nrk_stats_task_suspend+0x1ee>
        cur_task_stats[task_id].max_exec_ticks=cur_task_stats[task_id].last_exec_ticks;
    33cc:	81 2f       	mov	r24, r17
    33ce:	90 e0       	ldi	r25, 0x00	; 0
    33d0:	fc 01       	movw	r30, r24
    33d2:	15 e0       	ldi	r17, 0x05	; 5
    33d4:	ee 0f       	add	r30, r30
    33d6:	ff 1f       	adc	r31, r31
    33d8:	1a 95       	dec	r17
    33da:	e1 f7       	brne	.-8      	; 0x33d4 <_nrk_stats_task_suspend+0x1d2>
    33dc:	88 0f       	add	r24, r24
    33de:	99 1f       	adc	r25, r25
    33e0:	e8 1b       	sub	r30, r24
    33e2:	f9 0b       	sbc	r31, r25
    33e4:	eb 53       	subi	r30, 0x3B	; 59
    33e6:	fa 4f       	sbci	r31, 0xFA	; 250
    33e8:	20 87       	std	Z+8, r18	; 0x08
    33ea:	31 87       	std	Z+9, r19	; 0x09
    33ec:	42 87       	std	Z+10, r20	; 0x0a
    33ee:	53 87       	std	Z+11, r21	; 0x0b

}
    33f0:	1f 91       	pop	r17
    33f2:	08 95       	ret

000033f4 <nrk_stats_get>:
        nrk_stats_display_pid(i);
}


int8_t nrk_stats_get(uint8_t pid, nrk_task_stat_t *t)
{
    33f4:	cf 93       	push	r28
    33f6:	df 93       	push	r29
    33f8:	28 2f       	mov	r18, r24
    33fa:	eb 01       	movw	r28, r22
    if(pid>=NRK_MAX_TASKS) return NRK_ERROR;
    33fc:	85 30       	cpi	r24, 0x05	; 5
    33fe:	10 f0       	brcs	.+4      	; 0x3404 <nrk_stats_get+0x10>
    3400:	8f ef       	ldi	r24, 0xFF	; 255
    3402:	ba c0       	rjmp	.+372    	; 0x3578 <nrk_stats_get+0x184>

    t->total_ticks=cur_task_stats[pid].total_ticks;
    3404:	90 e0       	ldi	r25, 0x00	; 0
    3406:	fc 01       	movw	r30, r24
    3408:	55 e0       	ldi	r21, 0x05	; 5
    340a:	ee 0f       	add	r30, r30
    340c:	ff 1f       	adc	r31, r31
    340e:	5a 95       	dec	r21
    3410:	e1 f7       	brne	.-8      	; 0x340a <nrk_stats_get+0x16>
    3412:	88 0f       	add	r24, r24
    3414:	99 1f       	adc	r25, r25
    3416:	e8 1b       	sub	r30, r24
    3418:	f9 0b       	sbc	r31, r25
    341a:	eb 53       	subi	r30, 0x3B	; 59
    341c:	fa 4f       	sbci	r31, 0xFA	; 250
    341e:	80 81       	ld	r24, Z
    3420:	91 81       	ldd	r25, Z+1	; 0x01
    3422:	a2 81       	ldd	r26, Z+2	; 0x02
    3424:	b3 81       	ldd	r27, Z+3	; 0x03
    3426:	88 83       	st	Y, r24
    3428:	99 83       	std	Y+1, r25	; 0x01
    342a:	aa 83       	std	Y+2, r26	; 0x02
    342c:	bb 83       	std	Y+3, r27	; 0x03
    t->min_exec_ticks=cur_task_stats[pid].min_exec_ticks;
    342e:	82 2f       	mov	r24, r18
    3430:	90 e0       	ldi	r25, 0x00	; 0
    3432:	fc 01       	movw	r30, r24
    3434:	35 e0       	ldi	r19, 0x05	; 5
    3436:	ee 0f       	add	r30, r30
    3438:	ff 1f       	adc	r31, r31
    343a:	3a 95       	dec	r19
    343c:	e1 f7       	brne	.-8      	; 0x3436 <nrk_stats_get+0x42>
    343e:	88 0f       	add	r24, r24
    3440:	99 1f       	adc	r25, r25
    3442:	e8 1b       	sub	r30, r24
    3444:	f9 0b       	sbc	r31, r25
    3446:	eb 53       	subi	r30, 0x3B	; 59
    3448:	fa 4f       	sbci	r31, 0xFA	; 250
    344a:	84 81       	ldd	r24, Z+4	; 0x04
    344c:	95 81       	ldd	r25, Z+5	; 0x05
    344e:	a6 81       	ldd	r26, Z+6	; 0x06
    3450:	b7 81       	ldd	r27, Z+7	; 0x07
    3452:	8c 83       	std	Y+4, r24	; 0x04
    3454:	9d 83       	std	Y+5, r25	; 0x05
    3456:	ae 83       	std	Y+6, r26	; 0x06
    3458:	bf 83       	std	Y+7, r27	; 0x07
    t->max_exec_ticks=cur_task_stats[pid].max_exec_ticks;
    345a:	82 2f       	mov	r24, r18
    345c:	90 e0       	ldi	r25, 0x00	; 0
    345e:	fc 01       	movw	r30, r24
    3460:	a5 e0       	ldi	r26, 0x05	; 5
    3462:	ee 0f       	add	r30, r30
    3464:	ff 1f       	adc	r31, r31
    3466:	aa 95       	dec	r26
    3468:	e1 f7       	brne	.-8      	; 0x3462 <nrk_stats_get+0x6e>
    346a:	88 0f       	add	r24, r24
    346c:	99 1f       	adc	r25, r25
    346e:	e8 1b       	sub	r30, r24
    3470:	f9 0b       	sbc	r31, r25
    3472:	eb 53       	subi	r30, 0x3B	; 59
    3474:	fa 4f       	sbci	r31, 0xFA	; 250
    3476:	80 85       	ldd	r24, Z+8	; 0x08
    3478:	91 85       	ldd	r25, Z+9	; 0x09
    347a:	a2 85       	ldd	r26, Z+10	; 0x0a
    347c:	b3 85       	ldd	r27, Z+11	; 0x0b
    347e:	88 87       	std	Y+8, r24	; 0x08
    3480:	99 87       	std	Y+9, r25	; 0x09
    3482:	aa 87       	std	Y+10, r26	; 0x0a
    3484:	bb 87       	std	Y+11, r27	; 0x0b
    t->last_exec_ticks=cur_task_stats[pid].last_exec_ticks;
    3486:	82 2f       	mov	r24, r18
    3488:	90 e0       	ldi	r25, 0x00	; 0
    348a:	fc 01       	movw	r30, r24
    348c:	65 e0       	ldi	r22, 0x05	; 5
    348e:	ee 0f       	add	r30, r30
    3490:	ff 1f       	adc	r31, r31
    3492:	6a 95       	dec	r22
    3494:	e1 f7       	brne	.-8      	; 0x348e <nrk_stats_get+0x9a>
    3496:	88 0f       	add	r24, r24
    3498:	99 1f       	adc	r25, r25
    349a:	e8 1b       	sub	r30, r24
    349c:	f9 0b       	sbc	r31, r25
    349e:	eb 53       	subi	r30, 0x3B	; 59
    34a0:	fa 4f       	sbci	r31, 0xFA	; 250
    34a2:	84 85       	ldd	r24, Z+12	; 0x0c
    34a4:	95 85       	ldd	r25, Z+13	; 0x0d
    34a6:	a6 85       	ldd	r26, Z+14	; 0x0e
    34a8:	b7 85       	ldd	r27, Z+15	; 0x0f
    34aa:	8c 87       	std	Y+12, r24	; 0x0c
    34ac:	9d 87       	std	Y+13, r25	; 0x0d
    34ae:	ae 87       	std	Y+14, r26	; 0x0e
    34b0:	bf 87       	std	Y+15, r27	; 0x0f
    t->swapped_in=cur_task_stats[pid].swapped_in;
    34b2:	82 2f       	mov	r24, r18
    34b4:	90 e0       	ldi	r25, 0x00	; 0
    34b6:	fc 01       	movw	r30, r24
    34b8:	45 e0       	ldi	r20, 0x05	; 5
    34ba:	ee 0f       	add	r30, r30
    34bc:	ff 1f       	adc	r31, r31
    34be:	4a 95       	dec	r20
    34c0:	e1 f7       	brne	.-8      	; 0x34ba <nrk_stats_get+0xc6>
    34c2:	88 0f       	add	r24, r24
    34c4:	99 1f       	adc	r25, r25
    34c6:	e8 1b       	sub	r30, r24
    34c8:	f9 0b       	sbc	r31, r25
    34ca:	eb 53       	subi	r30, 0x3B	; 59
    34cc:	fa 4f       	sbci	r31, 0xFA	; 250
    34ce:	80 89       	ldd	r24, Z+16	; 0x10
    34d0:	91 89       	ldd	r25, Z+17	; 0x11
    34d2:	a2 89       	ldd	r26, Z+18	; 0x12
    34d4:	b3 89       	ldd	r27, Z+19	; 0x13
    34d6:	88 8b       	std	Y+16, r24	; 0x10
    34d8:	99 8b       	std	Y+17, r25	; 0x11
    34da:	aa 8b       	std	Y+18, r26	; 0x12
    34dc:	bb 8b       	std	Y+19, r27	; 0x13
    t->cur_ticks=cur_task_stats[pid].cur_ticks;
    34de:	82 2f       	mov	r24, r18
    34e0:	90 e0       	ldi	r25, 0x00	; 0
    34e2:	fc 01       	movw	r30, r24
    34e4:	b5 e0       	ldi	r27, 0x05	; 5
    34e6:	ee 0f       	add	r30, r30
    34e8:	ff 1f       	adc	r31, r31
    34ea:	ba 95       	dec	r27
    34ec:	e1 f7       	brne	.-8      	; 0x34e6 <nrk_stats_get+0xf2>
    34ee:	88 0f       	add	r24, r24
    34f0:	99 1f       	adc	r25, r25
    34f2:	e8 1b       	sub	r30, r24
    34f4:	f9 0b       	sbc	r31, r25
    34f6:	eb 53       	subi	r30, 0x3B	; 59
    34f8:	fa 4f       	sbci	r31, 0xFA	; 250
    34fa:	84 89       	ldd	r24, Z+20	; 0x14
    34fc:	95 89       	ldd	r25, Z+21	; 0x15
    34fe:	a6 89       	ldd	r26, Z+22	; 0x16
    3500:	b7 89       	ldd	r27, Z+23	; 0x17
    3502:	8c 8b       	std	Y+20, r24	; 0x14
    3504:	9d 8b       	std	Y+21, r25	; 0x15
    3506:	ae 8b       	std	Y+22, r26	; 0x16
    3508:	bf 8b       	std	Y+23, r27	; 0x17
    t->preempted=cur_task_stats[pid].preempted;
    350a:	82 2f       	mov	r24, r18
    350c:	90 e0       	ldi	r25, 0x00	; 0
    350e:	fc 01       	movw	r30, r24
    3510:	75 e0       	ldi	r23, 0x05	; 5
    3512:	ee 0f       	add	r30, r30
    3514:	ff 1f       	adc	r31, r31
    3516:	7a 95       	dec	r23
    3518:	e1 f7       	brne	.-8      	; 0x3512 <nrk_stats_get+0x11e>
    351a:	88 0f       	add	r24, r24
    351c:	99 1f       	adc	r25, r25
    351e:	e8 1b       	sub	r30, r24
    3520:	f9 0b       	sbc	r31, r25
    3522:	eb 53       	subi	r30, 0x3B	; 59
    3524:	fa 4f       	sbci	r31, 0xFA	; 250
    3526:	80 8d       	ldd	r24, Z+24	; 0x18
    3528:	91 8d       	ldd	r25, Z+25	; 0x19
    352a:	a2 8d       	ldd	r26, Z+26	; 0x1a
    352c:	b3 8d       	ldd	r27, Z+27	; 0x1b
    352e:	88 8f       	std	Y+24, r24	; 0x18
    3530:	99 8f       	std	Y+25, r25	; 0x19
    3532:	aa 8f       	std	Y+26, r26	; 0x1a
    3534:	bb 8f       	std	Y+27, r27	; 0x1b
    t->violations=cur_task_stats[pid].violations;
    3536:	82 2f       	mov	r24, r18
    3538:	90 e0       	ldi	r25, 0x00	; 0
    353a:	fc 01       	movw	r30, r24
    353c:	55 e0       	ldi	r21, 0x05	; 5
    353e:	ee 0f       	add	r30, r30
    3540:	ff 1f       	adc	r31, r31
    3542:	5a 95       	dec	r21
    3544:	e1 f7       	brne	.-8      	; 0x353e <nrk_stats_get+0x14a>
    3546:	88 0f       	add	r24, r24
    3548:	99 1f       	adc	r25, r25
    354a:	e8 1b       	sub	r30, r24
    354c:	f9 0b       	sbc	r31, r25
    354e:	eb 53       	subi	r30, 0x3B	; 59
    3550:	fa 4f       	sbci	r31, 0xFA	; 250
    3552:	84 8d       	ldd	r24, Z+28	; 0x1c
    3554:	8c 8f       	std	Y+28, r24	; 0x1c
    t->overflow=cur_task_stats[pid].overflow;
    3556:	82 2f       	mov	r24, r18
    3558:	90 e0       	ldi	r25, 0x00	; 0
    355a:	fc 01       	movw	r30, r24
    355c:	35 e0       	ldi	r19, 0x05	; 5
    355e:	ee 0f       	add	r30, r30
    3560:	ff 1f       	adc	r31, r31
    3562:	3a 95       	dec	r19
    3564:	e1 f7       	brne	.-8      	; 0x355e <nrk_stats_get+0x16a>
    3566:	88 0f       	add	r24, r24
    3568:	99 1f       	adc	r25, r25
    356a:	e8 1b       	sub	r30, r24
    356c:	f9 0b       	sbc	r31, r25
    356e:	eb 53       	subi	r30, 0x3B	; 59
    3570:	fa 4f       	sbci	r31, 0xFA	; 250
    3572:	85 8d       	ldd	r24, Z+29	; 0x1d
    3574:	8d 8f       	std	Y+29, r24	; 0x1d
    3576:	81 e0       	ldi	r24, 0x01	; 1

    return NRK_OK;
}
    3578:	df 91       	pop	r29
    357a:	cf 91       	pop	r28
    357c:	08 95       	ret

0000357e <nrk_stats_display_pid>:
}



void nrk_stats_display_pid(uint8_t pid)
{
    357e:	df 92       	push	r13
    3580:	ef 92       	push	r14
    3582:	ff 92       	push	r15
    3584:	0f 93       	push	r16
    3586:	1f 93       	push	r17
    3588:	df 93       	push	r29
    358a:	cf 93       	push	r28
    358c:	cd b7       	in	r28, 0x3d	; 61
    358e:	de b7       	in	r29, 0x3e	; 62
    3590:	60 97       	sbiw	r28, 0x10	; 16
    3592:	0f b6       	in	r0, 0x3f	; 63
    3594:	f8 94       	cli
    3596:	de bf       	out	0x3e, r29	; 62
    3598:	0f be       	out	0x3f, r0	; 63
    359a:	cd bf       	out	0x3d, r28	; 61
    359c:	d8 2e       	mov	r13, r24
    nrk_time_t t;

    nrk_kprintf( PSTR( " Task ID: "));
    359e:	88 e0       	ldi	r24, 0x08	; 8
    35a0:	93 e0       	ldi	r25, 0x03	; 3
    35a2:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
    printf( "%d",pid );
    35a6:	00 d0       	rcall	.+0      	; 0x35a8 <nrk_stats_display_pid+0x2a>
    35a8:	00 d0       	rcall	.+0      	; 0x35aa <nrk_stats_display_pid+0x2c>
    35aa:	ed b7       	in	r30, 0x3d	; 61
    35ac:	fe b7       	in	r31, 0x3e	; 62
    35ae:	31 96       	adiw	r30, 0x01	; 1
    35b0:	8f ed       	ldi	r24, 0xDF	; 223
    35b2:	91 e0       	ldi	r25, 0x01	; 1
    35b4:	ad b7       	in	r26, 0x3d	; 61
    35b6:	be b7       	in	r27, 0x3e	; 62
    35b8:	12 96       	adiw	r26, 0x02	; 2
    35ba:	9c 93       	st	X, r25
    35bc:	8e 93       	st	-X, r24
    35be:	11 97       	sbiw	r26, 0x01	; 1
    35c0:	d2 82       	std	Z+2, r13	; 0x02
    35c2:	13 82       	std	Z+3, r1	; 0x03
    35c4:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
    if(pid==NRK_IDLE_TASK_ID)
    35c8:	0f 90       	pop	r0
    35ca:	0f 90       	pop	r0
    35cc:	0f 90       	pop	r0
    35ce:	0f 90       	pop	r0
    35d0:	dd 20       	and	r13, r13
    35d2:	09 f0       	breq	.+2      	; 0x35d6 <nrk_stats_display_pid+0x58>
    35d4:	80 c0       	rjmp	.+256    	; 0x36d6 <nrk_stats_display_pid+0x158>
    {
        nrk_kprintf( PSTR( "\r\n   Total System Uptime: "));
    35d6:	8d ee       	ldi	r24, 0xED	; 237
    35d8:	92 e0       	ldi	r25, 0x02	; 2
    35da:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
        nrk_time_get(&t);
    35de:	ce 01       	movw	r24, r28
    35e0:	01 96       	adiw	r24, 0x01	; 1
    35e2:	0e 94 8c 2a 	call	0x5518	; 0x5518 <nrk_time_get>
        printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    35e6:	ed b7       	in	r30, 0x3d	; 61
    35e8:	fe b7       	in	r31, 0x3e	; 62
    35ea:	3a 97       	sbiw	r30, 0x0a	; 10
    35ec:	0f b6       	in	r0, 0x3f	; 63
    35ee:	f8 94       	cli
    35f0:	fe bf       	out	0x3e, r31	; 62
    35f2:	0f be       	out	0x3f, r0	; 63
    35f4:	ed bf       	out	0x3d, r30	; 61
    35f6:	0d b7       	in	r16, 0x3d	; 61
    35f8:	1e b7       	in	r17, 0x3e	; 62
    35fa:	0f 5f       	subi	r16, 0xFF	; 255
    35fc:	1f 4f       	sbci	r17, 0xFF	; 255
    35fe:	62 ee       	ldi	r22, 0xE2	; 226
    3600:	e6 2e       	mov	r14, r22
    3602:	61 e0       	ldi	r22, 0x01	; 1
    3604:	f6 2e       	mov	r15, r22
    3606:	f2 82       	std	Z+2, r15	; 0x02
    3608:	e1 82       	std	Z+1, r14	; 0x01
    360a:	89 81       	ldd	r24, Y+1	; 0x01
    360c:	9a 81       	ldd	r25, Y+2	; 0x02
    360e:	ab 81       	ldd	r26, Y+3	; 0x03
    3610:	bc 81       	ldd	r27, Y+4	; 0x04
    3612:	f8 01       	movw	r30, r16
    3614:	82 83       	std	Z+2, r24	; 0x02
    3616:	93 83       	std	Z+3, r25	; 0x03
    3618:	a4 83       	std	Z+4, r26	; 0x04
    361a:	b5 83       	std	Z+5, r27	; 0x05
    361c:	6d 81       	ldd	r22, Y+5	; 0x05
    361e:	7e 81       	ldd	r23, Y+6	; 0x06
    3620:	8f 81       	ldd	r24, Y+7	; 0x07
    3622:	98 85       	ldd	r25, Y+8	; 0x08
    3624:	20 e4       	ldi	r18, 0x40	; 64
    3626:	32 e4       	ldi	r19, 0x42	; 66
    3628:	4f e0       	ldi	r20, 0x0F	; 15
    362a:	50 e0       	ldi	r21, 0x00	; 0
    362c:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    3630:	d8 01       	movw	r26, r16
    3632:	16 96       	adiw	r26, 0x06	; 6
    3634:	2d 93       	st	X+, r18
    3636:	3d 93       	st	X+, r19
    3638:	4d 93       	st	X+, r20
    363a:	5c 93       	st	X, r21
    363c:	19 97       	sbiw	r26, 0x09	; 9
    363e:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
        nrk_kprintf( PSTR( "\r\n   Idle Task Deep Sleep Time: "));
    3642:	ed b7       	in	r30, 0x3d	; 61
    3644:	fe b7       	in	r31, 0x3e	; 62
    3646:	3a 96       	adiw	r30, 0x0a	; 10
    3648:	0f b6       	in	r0, 0x3f	; 63
    364a:	f8 94       	cli
    364c:	fe bf       	out	0x3e, r31	; 62
    364e:	0f be       	out	0x3f, r0	; 63
    3650:	ed bf       	out	0x3d, r30	; 61
    3652:	8c ec       	ldi	r24, 0xCC	; 204
    3654:	92 e0       	ldi	r25, 0x02	; 2
    3656:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
        //t=_nrk_ticks_to_time(_nrk_stats_sleep_time);
        //printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
        printf( "%lu secs %lu ms", _nrk_stats_sleep_time.secs, _nrk_stats_sleep_time.nano_secs/NANOS_PER_MS);
    365a:	8d b7       	in	r24, 0x3d	; 61
    365c:	9e b7       	in	r25, 0x3e	; 62
    365e:	0a 97       	sbiw	r24, 0x0a	; 10
    3660:	0f b6       	in	r0, 0x3f	; 63
    3662:	f8 94       	cli
    3664:	9e bf       	out	0x3e, r25	; 62
    3666:	0f be       	out	0x3f, r0	; 63
    3668:	8d bf       	out	0x3d, r24	; 61
    366a:	0d b7       	in	r16, 0x3d	; 61
    366c:	1e b7       	in	r17, 0x3e	; 62
    366e:	0f 5f       	subi	r16, 0xFF	; 255
    3670:	1f 4f       	sbci	r17, 0xFF	; 255
    3672:	ad b7       	in	r26, 0x3d	; 61
    3674:	be b7       	in	r27, 0x3e	; 62
    3676:	12 96       	adiw	r26, 0x02	; 2
    3678:	fc 92       	st	X, r15
    367a:	ee 92       	st	-X, r14
    367c:	11 97       	sbiw	r26, 0x01	; 1
    367e:	80 91 8d 04 	lds	r24, 0x048D
    3682:	90 91 8e 04 	lds	r25, 0x048E
    3686:	a0 91 8f 04 	lds	r26, 0x048F
    368a:	b0 91 90 04 	lds	r27, 0x0490
    368e:	f8 01       	movw	r30, r16
    3690:	82 83       	std	Z+2, r24	; 0x02
    3692:	93 83       	std	Z+3, r25	; 0x03
    3694:	a4 83       	std	Z+4, r26	; 0x04
    3696:	b5 83       	std	Z+5, r27	; 0x05
    3698:	60 91 91 04 	lds	r22, 0x0491
    369c:	70 91 92 04 	lds	r23, 0x0492
    36a0:	80 91 93 04 	lds	r24, 0x0493
    36a4:	90 91 94 04 	lds	r25, 0x0494
    36a8:	20 e4       	ldi	r18, 0x40	; 64
    36aa:	32 e4       	ldi	r19, 0x42	; 66
    36ac:	4f e0       	ldi	r20, 0x0F	; 15
    36ae:	50 e0       	ldi	r21, 0x00	; 0
    36b0:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    36b4:	d8 01       	movw	r26, r16
    36b6:	16 96       	adiw	r26, 0x06	; 6
    36b8:	2d 93       	st	X+, r18
    36ba:	3d 93       	st	X+, r19
    36bc:	4d 93       	st	X+, r20
    36be:	5c 93       	st	X, r21
    36c0:	19 97       	sbiw	r26, 0x09	; 9
    36c2:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
    36c6:	ed b7       	in	r30, 0x3d	; 61
    36c8:	fe b7       	in	r31, 0x3e	; 62
    36ca:	3a 96       	adiw	r30, 0x0a	; 10
    36cc:	0f b6       	in	r0, 0x3f	; 63
    36ce:	f8 94       	cli
    36d0:	fe bf       	out	0x3e, r31	; 62
    36d2:	0f be       	out	0x3f, r0	; 63
    36d4:	ed bf       	out	0x3d, r30	; 61
    }
    nrk_kprintf( PSTR( "\r\n   Total CPU: "));
    36d6:	8b eb       	ldi	r24, 0xBB	; 187
    36d8:	92 e0       	ldi	r25, 0x02	; 2
    36da:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].total_ticks);
    36de:	8d 2d       	mov	r24, r13
    36e0:	90 e0       	ldi	r25, 0x00	; 0
    36e2:	fc 01       	movw	r30, r24
    36e4:	55 e0       	ldi	r21, 0x05	; 5
    36e6:	ee 0f       	add	r30, r30
    36e8:	ff 1f       	adc	r31, r31
    36ea:	5a 95       	dec	r21
    36ec:	e1 f7       	brne	.-8      	; 0x36e6 <nrk_stats_display_pid+0x168>
    36ee:	88 0f       	add	r24, r24
    36f0:	99 1f       	adc	r25, r25
    36f2:	e8 1b       	sub	r30, r24
    36f4:	f9 0b       	sbc	r31, r25
    36f6:	eb 53       	subi	r30, 0x3B	; 59
    36f8:	fa 4f       	sbci	r31, 0xFA	; 250
    36fa:	60 81       	ld	r22, Z
    36fc:	71 81       	ldd	r23, Z+1	; 0x01
    36fe:	82 81       	ldd	r24, Z+2	; 0x02
    3700:	93 81       	ldd	r25, Z+3	; 0x03
    3702:	0e 94 c2 29 	call	0x5384	; 0x5384 <_nrk_ticks_to_time>
    3706:	29 87       	std	Y+9, r18	; 0x09
    3708:	3a 87       	std	Y+10, r19	; 0x0a
    370a:	4b 87       	std	Y+11, r20	; 0x0b
    370c:	5c 87       	std	Y+12, r21	; 0x0c
    370e:	6d 87       	std	Y+13, r22	; 0x0d
    3710:	7e 87       	std	Y+14, r23	; 0x0e
    3712:	8f 87       	std	Y+15, r24	; 0x0f
    3714:	98 8b       	std	Y+16, r25	; 0x10
    3716:	de 01       	movw	r26, r28
    3718:	11 96       	adiw	r26, 0x01	; 1
    371a:	fe 01       	movw	r30, r28
    371c:	39 96       	adiw	r30, 0x09	; 9
    371e:	88 e0       	ldi	r24, 0x08	; 8
    3720:	01 90       	ld	r0, Z+
    3722:	0d 92       	st	X+, r0
    3724:	81 50       	subi	r24, 0x01	; 1
    3726:	e1 f7       	brne	.-8      	; 0x3720 <nrk_stats_display_pid+0x1a2>
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    3728:	8d b7       	in	r24, 0x3d	; 61
    372a:	9e b7       	in	r25, 0x3e	; 62
    372c:	0a 97       	sbiw	r24, 0x0a	; 10
    372e:	0f b6       	in	r0, 0x3f	; 63
    3730:	f8 94       	cli
    3732:	9e bf       	out	0x3e, r25	; 62
    3734:	0f be       	out	0x3f, r0	; 63
    3736:	8d bf       	out	0x3d, r24	; 61
    3738:	0d b7       	in	r16, 0x3d	; 61
    373a:	1e b7       	in	r17, 0x3e	; 62
    373c:	0f 5f       	subi	r16, 0xFF	; 255
    373e:	1f 4f       	sbci	r17, 0xFF	; 255
    3740:	82 ee       	ldi	r24, 0xE2	; 226
    3742:	91 e0       	ldi	r25, 0x01	; 1
    3744:	ad b7       	in	r26, 0x3d	; 61
    3746:	be b7       	in	r27, 0x3e	; 62
    3748:	12 96       	adiw	r26, 0x02	; 2
    374a:	9c 93       	st	X, r25
    374c:	8e 93       	st	-X, r24
    374e:	11 97       	sbiw	r26, 0x01	; 1
    3750:	89 81       	ldd	r24, Y+1	; 0x01
    3752:	9a 81       	ldd	r25, Y+2	; 0x02
    3754:	ab 81       	ldd	r26, Y+3	; 0x03
    3756:	bc 81       	ldd	r27, Y+4	; 0x04
    3758:	f8 01       	movw	r30, r16
    375a:	82 83       	std	Z+2, r24	; 0x02
    375c:	93 83       	std	Z+3, r25	; 0x03
    375e:	a4 83       	std	Z+4, r26	; 0x04
    3760:	b5 83       	std	Z+5, r27	; 0x05
    3762:	6d 81       	ldd	r22, Y+5	; 0x05
    3764:	7e 81       	ldd	r23, Y+6	; 0x06
    3766:	8f 81       	ldd	r24, Y+7	; 0x07
    3768:	98 85       	ldd	r25, Y+8	; 0x08
    376a:	20 e4       	ldi	r18, 0x40	; 64
    376c:	32 e4       	ldi	r19, 0x42	; 66
    376e:	4f e0       	ldi	r20, 0x0F	; 15
    3770:	50 e0       	ldi	r21, 0x00	; 0
    3772:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    3776:	d8 01       	movw	r26, r16
    3778:	16 96       	adiw	r26, 0x06	; 6
    377a:	2d 93       	st	X+, r18
    377c:	3d 93       	st	X+, r19
    377e:	4d 93       	st	X+, r20
    3780:	5c 93       	st	X, r21
    3782:	19 97       	sbiw	r26, 0x09	; 9
    3784:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
    nrk_kprintf( PSTR( "\r\n   Time [Min,Last,Max]: "));
    3788:	ed b7       	in	r30, 0x3d	; 61
    378a:	fe b7       	in	r31, 0x3e	; 62
    378c:	3a 96       	adiw	r30, 0x0a	; 10
    378e:	0f b6       	in	r0, 0x3f	; 63
    3790:	f8 94       	cli
    3792:	fe bf       	out	0x3e, r31	; 62
    3794:	0f be       	out	0x3f, r0	; 63
    3796:	ed bf       	out	0x3d, r30	; 61
    3798:	80 ea       	ldi	r24, 0xA0	; 160
    379a:	92 e0       	ldi	r25, 0x02	; 2
    379c:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].min_exec_ticks);
    37a0:	8d 2d       	mov	r24, r13
    37a2:	90 e0       	ldi	r25, 0x00	; 0
    37a4:	fc 01       	movw	r30, r24
    37a6:	35 e0       	ldi	r19, 0x05	; 5
    37a8:	ee 0f       	add	r30, r30
    37aa:	ff 1f       	adc	r31, r31
    37ac:	3a 95       	dec	r19
    37ae:	e1 f7       	brne	.-8      	; 0x37a8 <nrk_stats_display_pid+0x22a>
    37b0:	88 0f       	add	r24, r24
    37b2:	99 1f       	adc	r25, r25
    37b4:	e8 1b       	sub	r30, r24
    37b6:	f9 0b       	sbc	r31, r25
    37b8:	eb 53       	subi	r30, 0x3B	; 59
    37ba:	fa 4f       	sbci	r31, 0xFA	; 250
    37bc:	64 81       	ldd	r22, Z+4	; 0x04
    37be:	75 81       	ldd	r23, Z+5	; 0x05
    37c0:	86 81       	ldd	r24, Z+6	; 0x06
    37c2:	97 81       	ldd	r25, Z+7	; 0x07
    37c4:	0e 94 c2 29 	call	0x5384	; 0x5384 <_nrk_ticks_to_time>
    37c8:	29 87       	std	Y+9, r18	; 0x09
    37ca:	3a 87       	std	Y+10, r19	; 0x0a
    37cc:	4b 87       	std	Y+11, r20	; 0x0b
    37ce:	5c 87       	std	Y+12, r21	; 0x0c
    37d0:	6d 87       	std	Y+13, r22	; 0x0d
    37d2:	7e 87       	std	Y+14, r23	; 0x0e
    37d4:	8f 87       	std	Y+15, r24	; 0x0f
    37d6:	98 8b       	std	Y+16, r25	; 0x10
    37d8:	de 01       	movw	r26, r28
    37da:	11 96       	adiw	r26, 0x01	; 1
    37dc:	fe 01       	movw	r30, r28
    37de:	39 96       	adiw	r30, 0x09	; 9
    37e0:	88 e0       	ldi	r24, 0x08	; 8
    37e2:	01 90       	ld	r0, Z+
    37e4:	0d 92       	st	X+, r0
    37e6:	81 50       	subi	r24, 0x01	; 1
    37e8:	e1 f7       	brne	.-8      	; 0x37e2 <nrk_stats_display_pid+0x264>
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    37ea:	8d b7       	in	r24, 0x3d	; 61
    37ec:	9e b7       	in	r25, 0x3e	; 62
    37ee:	0a 97       	sbiw	r24, 0x0a	; 10
    37f0:	0f b6       	in	r0, 0x3f	; 63
    37f2:	f8 94       	cli
    37f4:	9e bf       	out	0x3e, r25	; 62
    37f6:	0f be       	out	0x3f, r0	; 63
    37f8:	8d bf       	out	0x3d, r24	; 61
    37fa:	0d b7       	in	r16, 0x3d	; 61
    37fc:	1e b7       	in	r17, 0x3e	; 62
    37fe:	0f 5f       	subi	r16, 0xFF	; 255
    3800:	1f 4f       	sbci	r17, 0xFF	; 255
    3802:	82 ef       	ldi	r24, 0xF2	; 242
    3804:	91 e0       	ldi	r25, 0x01	; 1
    3806:	ad b7       	in	r26, 0x3d	; 61
    3808:	be b7       	in	r27, 0x3e	; 62
    380a:	12 96       	adiw	r26, 0x02	; 2
    380c:	9c 93       	st	X, r25
    380e:	8e 93       	st	-X, r24
    3810:	11 97       	sbiw	r26, 0x01	; 1
    3812:	89 81       	ldd	r24, Y+1	; 0x01
    3814:	9a 81       	ldd	r25, Y+2	; 0x02
    3816:	ab 81       	ldd	r26, Y+3	; 0x03
    3818:	bc 81       	ldd	r27, Y+4	; 0x04
    381a:	f8 01       	movw	r30, r16
    381c:	82 83       	std	Z+2, r24	; 0x02
    381e:	93 83       	std	Z+3, r25	; 0x03
    3820:	a4 83       	std	Z+4, r26	; 0x04
    3822:	b5 83       	std	Z+5, r27	; 0x05
    3824:	6d 81       	ldd	r22, Y+5	; 0x05
    3826:	7e 81       	ldd	r23, Y+6	; 0x06
    3828:	8f 81       	ldd	r24, Y+7	; 0x07
    382a:	98 85       	ldd	r25, Y+8	; 0x08
    382c:	20 e4       	ldi	r18, 0x40	; 64
    382e:	32 e4       	ldi	r19, 0x42	; 66
    3830:	4f e0       	ldi	r20, 0x0F	; 15
    3832:	50 e0       	ldi	r21, 0x00	; 0
    3834:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    3838:	d8 01       	movw	r26, r16
    383a:	16 96       	adiw	r26, 0x06	; 6
    383c:	2d 93       	st	X+, r18
    383e:	3d 93       	st	X+, r19
    3840:	4d 93       	st	X+, r20
    3842:	5c 93       	st	X, r21
    3844:	19 97       	sbiw	r26, 0x09	; 9
    3846:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].last_exec_ticks);
    384a:	ed b7       	in	r30, 0x3d	; 61
    384c:	fe b7       	in	r31, 0x3e	; 62
    384e:	3a 96       	adiw	r30, 0x0a	; 10
    3850:	0f b6       	in	r0, 0x3f	; 63
    3852:	f8 94       	cli
    3854:	fe bf       	out	0x3e, r31	; 62
    3856:	0f be       	out	0x3f, r0	; 63
    3858:	ed bf       	out	0x3d, r30	; 61
    385a:	8d 2d       	mov	r24, r13
    385c:	90 e0       	ldi	r25, 0x00	; 0
    385e:	fc 01       	movw	r30, r24
    3860:	05 e0       	ldi	r16, 0x05	; 5
    3862:	ee 0f       	add	r30, r30
    3864:	ff 1f       	adc	r31, r31
    3866:	0a 95       	dec	r16
    3868:	e1 f7       	brne	.-8      	; 0x3862 <nrk_stats_display_pid+0x2e4>
    386a:	88 0f       	add	r24, r24
    386c:	99 1f       	adc	r25, r25
    386e:	e8 1b       	sub	r30, r24
    3870:	f9 0b       	sbc	r31, r25
    3872:	eb 53       	subi	r30, 0x3B	; 59
    3874:	fa 4f       	sbci	r31, 0xFA	; 250
    3876:	64 85       	ldd	r22, Z+12	; 0x0c
    3878:	75 85       	ldd	r23, Z+13	; 0x0d
    387a:	86 85       	ldd	r24, Z+14	; 0x0e
    387c:	97 85       	ldd	r25, Z+15	; 0x0f
    387e:	0e 94 c2 29 	call	0x5384	; 0x5384 <_nrk_ticks_to_time>
    3882:	29 87       	std	Y+9, r18	; 0x09
    3884:	3a 87       	std	Y+10, r19	; 0x0a
    3886:	4b 87       	std	Y+11, r20	; 0x0b
    3888:	5c 87       	std	Y+12, r21	; 0x0c
    388a:	6d 87       	std	Y+13, r22	; 0x0d
    388c:	7e 87       	std	Y+14, r23	; 0x0e
    388e:	8f 87       	std	Y+15, r24	; 0x0f
    3890:	98 8b       	std	Y+16, r25	; 0x10
    3892:	de 01       	movw	r26, r28
    3894:	11 96       	adiw	r26, 0x01	; 1
    3896:	fe 01       	movw	r30, r28
    3898:	39 96       	adiw	r30, 0x09	; 9
    389a:	88 e0       	ldi	r24, 0x08	; 8
    389c:	01 90       	ld	r0, Z+
    389e:	0d 92       	st	X+, r0
    38a0:	81 50       	subi	r24, 0x01	; 1
    38a2:	e1 f7       	brne	.-8      	; 0x389c <nrk_stats_display_pid+0x31e>
    printf( "%lu secs %lu ms, ", t.secs, t.nano_secs/NANOS_PER_MS );
    38a4:	8d b7       	in	r24, 0x3d	; 61
    38a6:	9e b7       	in	r25, 0x3e	; 62
    38a8:	0a 97       	sbiw	r24, 0x0a	; 10
    38aa:	0f b6       	in	r0, 0x3f	; 63
    38ac:	f8 94       	cli
    38ae:	9e bf       	out	0x3e, r25	; 62
    38b0:	0f be       	out	0x3f, r0	; 63
    38b2:	8d bf       	out	0x3d, r24	; 61
    38b4:	0d b7       	in	r16, 0x3d	; 61
    38b6:	1e b7       	in	r17, 0x3e	; 62
    38b8:	0f 5f       	subi	r16, 0xFF	; 255
    38ba:	1f 4f       	sbci	r17, 0xFF	; 255
    38bc:	82 ef       	ldi	r24, 0xF2	; 242
    38be:	91 e0       	ldi	r25, 0x01	; 1
    38c0:	ad b7       	in	r26, 0x3d	; 61
    38c2:	be b7       	in	r27, 0x3e	; 62
    38c4:	12 96       	adiw	r26, 0x02	; 2
    38c6:	9c 93       	st	X, r25
    38c8:	8e 93       	st	-X, r24
    38ca:	11 97       	sbiw	r26, 0x01	; 1
    38cc:	89 81       	ldd	r24, Y+1	; 0x01
    38ce:	9a 81       	ldd	r25, Y+2	; 0x02
    38d0:	ab 81       	ldd	r26, Y+3	; 0x03
    38d2:	bc 81       	ldd	r27, Y+4	; 0x04
    38d4:	f8 01       	movw	r30, r16
    38d6:	82 83       	std	Z+2, r24	; 0x02
    38d8:	93 83       	std	Z+3, r25	; 0x03
    38da:	a4 83       	std	Z+4, r26	; 0x04
    38dc:	b5 83       	std	Z+5, r27	; 0x05
    38de:	6d 81       	ldd	r22, Y+5	; 0x05
    38e0:	7e 81       	ldd	r23, Y+6	; 0x06
    38e2:	8f 81       	ldd	r24, Y+7	; 0x07
    38e4:	98 85       	ldd	r25, Y+8	; 0x08
    38e6:	20 e4       	ldi	r18, 0x40	; 64
    38e8:	32 e4       	ldi	r19, 0x42	; 66
    38ea:	4f e0       	ldi	r20, 0x0F	; 15
    38ec:	50 e0       	ldi	r21, 0x00	; 0
    38ee:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    38f2:	d8 01       	movw	r26, r16
    38f4:	16 96       	adiw	r26, 0x06	; 6
    38f6:	2d 93       	st	X+, r18
    38f8:	3d 93       	st	X+, r19
    38fa:	4d 93       	st	X+, r20
    38fc:	5c 93       	st	X, r21
    38fe:	19 97       	sbiw	r26, 0x09	; 9
    3900:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
    t=_nrk_ticks_to_time(cur_task_stats[pid].max_exec_ticks);
    3904:	ed b7       	in	r30, 0x3d	; 61
    3906:	fe b7       	in	r31, 0x3e	; 62
    3908:	3a 96       	adiw	r30, 0x0a	; 10
    390a:	0f b6       	in	r0, 0x3f	; 63
    390c:	f8 94       	cli
    390e:	fe bf       	out	0x3e, r31	; 62
    3910:	0f be       	out	0x3f, r0	; 63
    3912:	ed bf       	out	0x3d, r30	; 61
    3914:	8d 2d       	mov	r24, r13
    3916:	90 e0       	ldi	r25, 0x00	; 0
    3918:	fc 01       	movw	r30, r24
    391a:	b5 e0       	ldi	r27, 0x05	; 5
    391c:	ee 0f       	add	r30, r30
    391e:	ff 1f       	adc	r31, r31
    3920:	ba 95       	dec	r27
    3922:	e1 f7       	brne	.-8      	; 0x391c <nrk_stats_display_pid+0x39e>
    3924:	88 0f       	add	r24, r24
    3926:	99 1f       	adc	r25, r25
    3928:	e8 1b       	sub	r30, r24
    392a:	f9 0b       	sbc	r31, r25
    392c:	eb 53       	subi	r30, 0x3B	; 59
    392e:	fa 4f       	sbci	r31, 0xFA	; 250
    3930:	60 85       	ldd	r22, Z+8	; 0x08
    3932:	71 85       	ldd	r23, Z+9	; 0x09
    3934:	82 85       	ldd	r24, Z+10	; 0x0a
    3936:	93 85       	ldd	r25, Z+11	; 0x0b
    3938:	0e 94 c2 29 	call	0x5384	; 0x5384 <_nrk_ticks_to_time>
    393c:	29 87       	std	Y+9, r18	; 0x09
    393e:	3a 87       	std	Y+10, r19	; 0x0a
    3940:	4b 87       	std	Y+11, r20	; 0x0b
    3942:	5c 87       	std	Y+12, r21	; 0x0c
    3944:	6d 87       	std	Y+13, r22	; 0x0d
    3946:	7e 87       	std	Y+14, r23	; 0x0e
    3948:	8f 87       	std	Y+15, r24	; 0x0f
    394a:	98 8b       	std	Y+16, r25	; 0x10
    394c:	de 01       	movw	r26, r28
    394e:	11 96       	adiw	r26, 0x01	; 1
    3950:	fe 01       	movw	r30, r28
    3952:	39 96       	adiw	r30, 0x09	; 9
    3954:	88 e0       	ldi	r24, 0x08	; 8
    3956:	01 90       	ld	r0, Z+
    3958:	0d 92       	st	X+, r0
    395a:	81 50       	subi	r24, 0x01	; 1
    395c:	e1 f7       	brne	.-8      	; 0x3956 <nrk_stats_display_pid+0x3d8>
    printf( "%lu secs %lu ms", t.secs, t.nano_secs/NANOS_PER_MS );
    395e:	8d b7       	in	r24, 0x3d	; 61
    3960:	9e b7       	in	r25, 0x3e	; 62
    3962:	0a 97       	sbiw	r24, 0x0a	; 10
    3964:	0f b6       	in	r0, 0x3f	; 63
    3966:	f8 94       	cli
    3968:	9e bf       	out	0x3e, r25	; 62
    396a:	0f be       	out	0x3f, r0	; 63
    396c:	8d bf       	out	0x3d, r24	; 61
    396e:	0d b7       	in	r16, 0x3d	; 61
    3970:	1e b7       	in	r17, 0x3e	; 62
    3972:	0f 5f       	subi	r16, 0xFF	; 255
    3974:	1f 4f       	sbci	r17, 0xFF	; 255
    3976:	82 ee       	ldi	r24, 0xE2	; 226
    3978:	91 e0       	ldi	r25, 0x01	; 1
    397a:	ad b7       	in	r26, 0x3d	; 61
    397c:	be b7       	in	r27, 0x3e	; 62
    397e:	12 96       	adiw	r26, 0x02	; 2
    3980:	9c 93       	st	X, r25
    3982:	8e 93       	st	-X, r24
    3984:	11 97       	sbiw	r26, 0x01	; 1
    3986:	89 81       	ldd	r24, Y+1	; 0x01
    3988:	9a 81       	ldd	r25, Y+2	; 0x02
    398a:	ab 81       	ldd	r26, Y+3	; 0x03
    398c:	bc 81       	ldd	r27, Y+4	; 0x04
    398e:	f8 01       	movw	r30, r16
    3990:	82 83       	std	Z+2, r24	; 0x02
    3992:	93 83       	std	Z+3, r25	; 0x03
    3994:	a4 83       	std	Z+4, r26	; 0x04
    3996:	b5 83       	std	Z+5, r27	; 0x05
    3998:	6d 81       	ldd	r22, Y+5	; 0x05
    399a:	7e 81       	ldd	r23, Y+6	; 0x06
    399c:	8f 81       	ldd	r24, Y+7	; 0x07
    399e:	98 85       	ldd	r25, Y+8	; 0x08
    39a0:	20 e4       	ldi	r18, 0x40	; 64
    39a2:	32 e4       	ldi	r19, 0x42	; 66
    39a4:	4f e0       	ldi	r20, 0x0F	; 15
    39a6:	50 e0       	ldi	r21, 0x00	; 0
    39a8:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    39ac:	d8 01       	movw	r26, r16
    39ae:	16 96       	adiw	r26, 0x06	; 6
    39b0:	2d 93       	st	X+, r18
    39b2:	3d 93       	st	X+, r19
    39b4:	4d 93       	st	X+, r20
    39b6:	5c 93       	st	X, r21
    39b8:	19 97       	sbiw	r26, 0x09	; 9
    39ba:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
    nrk_kprintf( PSTR( "\r\n   Swap-ins: "));
    39be:	ed b7       	in	r30, 0x3d	; 61
    39c0:	fe b7       	in	r31, 0x3e	; 62
    39c2:	3a 96       	adiw	r30, 0x0a	; 10
    39c4:	0f b6       	in	r0, 0x3f	; 63
    39c6:	f8 94       	cli
    39c8:	fe bf       	out	0x3e, r31	; 62
    39ca:	0f be       	out	0x3f, r0	; 63
    39cc:	ed bf       	out	0x3d, r30	; 61
    39ce:	80 e9       	ldi	r24, 0x90	; 144
    39d0:	92 e0       	ldi	r25, 0x02	; 2
    39d2:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].swapped_in );
    39d6:	00 d0       	rcall	.+0      	; 0x39d8 <nrk_stats_display_pid+0x45a>
    39d8:	00 d0       	rcall	.+0      	; 0x39da <nrk_stats_display_pid+0x45c>
    39da:	00 d0       	rcall	.+0      	; 0x39dc <nrk_stats_display_pid+0x45e>
    39dc:	04 e0       	ldi	r16, 0x04	; 4
    39de:	12 e0       	ldi	r17, 0x02	; 2
    39e0:	ad b7       	in	r26, 0x3d	; 61
    39e2:	be b7       	in	r27, 0x3e	; 62
    39e4:	12 96       	adiw	r26, 0x02	; 2
    39e6:	1c 93       	st	X, r17
    39e8:	0e 93       	st	-X, r16
    39ea:	11 97       	sbiw	r26, 0x01	; 1
    39ec:	8d 2d       	mov	r24, r13
    39ee:	90 e0       	ldi	r25, 0x00	; 0
    39f0:	fc 01       	movw	r30, r24
    39f2:	75 e0       	ldi	r23, 0x05	; 5
    39f4:	ee 0f       	add	r30, r30
    39f6:	ff 1f       	adc	r31, r31
    39f8:	7a 95       	dec	r23
    39fa:	e1 f7       	brne	.-8      	; 0x39f4 <nrk_stats_display_pid+0x476>
    39fc:	88 0f       	add	r24, r24
    39fe:	99 1f       	adc	r25, r25
    3a00:	e8 1b       	sub	r30, r24
    3a02:	f9 0b       	sbc	r31, r25
    3a04:	eb 53       	subi	r30, 0x3B	; 59
    3a06:	fa 4f       	sbci	r31, 0xFA	; 250
    3a08:	80 89       	ldd	r24, Z+16	; 0x10
    3a0a:	91 89       	ldd	r25, Z+17	; 0x11
    3a0c:	a2 89       	ldd	r26, Z+18	; 0x12
    3a0e:	b3 89       	ldd	r27, Z+19	; 0x13
    3a10:	ed b7       	in	r30, 0x3d	; 61
    3a12:	fe b7       	in	r31, 0x3e	; 62
    3a14:	83 83       	std	Z+3, r24	; 0x03
    3a16:	94 83       	std	Z+4, r25	; 0x04
    3a18:	a5 83       	std	Z+5, r26	; 0x05
    3a1a:	b6 83       	std	Z+6, r27	; 0x06
    3a1c:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
    nrk_kprintf( PSTR( "\r\n   Preemptions: "));
    3a20:	8d b7       	in	r24, 0x3d	; 61
    3a22:	9e b7       	in	r25, 0x3e	; 62
    3a24:	06 96       	adiw	r24, 0x06	; 6
    3a26:	0f b6       	in	r0, 0x3f	; 63
    3a28:	f8 94       	cli
    3a2a:	9e bf       	out	0x3e, r25	; 62
    3a2c:	0f be       	out	0x3f, r0	; 63
    3a2e:	8d bf       	out	0x3d, r24	; 61
    3a30:	8d e7       	ldi	r24, 0x7D	; 125
    3a32:	92 e0       	ldi	r25, 0x02	; 2
    3a34:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
    printf( "%lu",cur_task_stats[pid].preempted);
    3a38:	00 d0       	rcall	.+0      	; 0x3a3a <nrk_stats_display_pid+0x4bc>
    3a3a:	00 d0       	rcall	.+0      	; 0x3a3c <nrk_stats_display_pid+0x4be>
    3a3c:	00 d0       	rcall	.+0      	; 0x3a3e <nrk_stats_display_pid+0x4c0>
    3a3e:	ad b7       	in	r26, 0x3d	; 61
    3a40:	be b7       	in	r27, 0x3e	; 62
    3a42:	12 96       	adiw	r26, 0x02	; 2
    3a44:	1c 93       	st	X, r17
    3a46:	0e 93       	st	-X, r16
    3a48:	11 97       	sbiw	r26, 0x01	; 1
    3a4a:	8d 2d       	mov	r24, r13
    3a4c:	90 e0       	ldi	r25, 0x00	; 0
    3a4e:	fc 01       	movw	r30, r24
    3a50:	55 e0       	ldi	r21, 0x05	; 5
    3a52:	ee 0f       	add	r30, r30
    3a54:	ff 1f       	adc	r31, r31
    3a56:	5a 95       	dec	r21
    3a58:	e1 f7       	brne	.-8      	; 0x3a52 <nrk_stats_display_pid+0x4d4>
    3a5a:	88 0f       	add	r24, r24
    3a5c:	99 1f       	adc	r25, r25
    3a5e:	e8 1b       	sub	r30, r24
    3a60:	f9 0b       	sbc	r31, r25
    3a62:	eb 53       	subi	r30, 0x3B	; 59
    3a64:	fa 4f       	sbci	r31, 0xFA	; 250
    3a66:	80 8d       	ldd	r24, Z+24	; 0x18
    3a68:	91 8d       	ldd	r25, Z+25	; 0x19
    3a6a:	a2 8d       	ldd	r26, Z+26	; 0x1a
    3a6c:	b3 8d       	ldd	r27, Z+27	; 0x1b
    3a6e:	ed b7       	in	r30, 0x3d	; 61
    3a70:	fe b7       	in	r31, 0x3e	; 62
    3a72:	83 83       	std	Z+3, r24	; 0x03
    3a74:	94 83       	std	Z+4, r25	; 0x04
    3a76:	a5 83       	std	Z+5, r26	; 0x05
    3a78:	b6 83       	std	Z+6, r27	; 0x06
    3a7a:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
    nrk_kprintf( PSTR( "\r\n   Kernel Violations: "));
    3a7e:	8d b7       	in	r24, 0x3d	; 61
    3a80:	9e b7       	in	r25, 0x3e	; 62
    3a82:	06 96       	adiw	r24, 0x06	; 6
    3a84:	0f b6       	in	r0, 0x3f	; 63
    3a86:	f8 94       	cli
    3a88:	9e bf       	out	0x3e, r25	; 62
    3a8a:	0f be       	out	0x3f, r0	; 63
    3a8c:	8d bf       	out	0x3d, r24	; 61
    3a8e:	84 e6       	ldi	r24, 0x64	; 100
    3a90:	92 e0       	ldi	r25, 0x02	; 2
    3a92:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].violations);
    3a96:	00 d0       	rcall	.+0      	; 0x3a98 <nrk_stats_display_pid+0x51a>
    3a98:	00 d0       	rcall	.+0      	; 0x3a9a <nrk_stats_display_pid+0x51c>
    3a9a:	ad b7       	in	r26, 0x3d	; 61
    3a9c:	be b7       	in	r27, 0x3e	; 62
    3a9e:	11 96       	adiw	r26, 0x01	; 1
    3aa0:	08 e0       	ldi	r16, 0x08	; 8
    3aa2:	12 e0       	ldi	r17, 0x02	; 2
    3aa4:	ed b7       	in	r30, 0x3d	; 61
    3aa6:	fe b7       	in	r31, 0x3e	; 62
    3aa8:	12 83       	std	Z+2, r17	; 0x02
    3aaa:	01 83       	std	Z+1, r16	; 0x01
    3aac:	8d 2d       	mov	r24, r13
    3aae:	90 e0       	ldi	r25, 0x00	; 0
    3ab0:	fc 01       	movw	r30, r24
    3ab2:	35 e0       	ldi	r19, 0x05	; 5
    3ab4:	ee 0f       	add	r30, r30
    3ab6:	ff 1f       	adc	r31, r31
    3ab8:	3a 95       	dec	r19
    3aba:	e1 f7       	brne	.-8      	; 0x3ab4 <nrk_stats_display_pid+0x536>
    3abc:	88 0f       	add	r24, r24
    3abe:	99 1f       	adc	r25, r25
    3ac0:	e8 1b       	sub	r30, r24
    3ac2:	f9 0b       	sbc	r31, r25
    3ac4:	eb 53       	subi	r30, 0x3B	; 59
    3ac6:	fa 4f       	sbci	r31, 0xFA	; 250
    3ac8:	84 8d       	ldd	r24, Z+28	; 0x1c
    3aca:	12 96       	adiw	r26, 0x02	; 2
    3acc:	8c 93       	st	X, r24
    3ace:	12 97       	sbiw	r26, 0x02	; 2
    3ad0:	13 96       	adiw	r26, 0x03	; 3
    3ad2:	1c 92       	st	X, r1
    3ad4:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
    nrk_kprintf( PSTR( "\r\n   Overflow Error Status: "));
    3ad8:	0f 90       	pop	r0
    3ada:	0f 90       	pop	r0
    3adc:	0f 90       	pop	r0
    3ade:	0f 90       	pop	r0
    3ae0:	87 e4       	ldi	r24, 0x47	; 71
    3ae2:	92 e0       	ldi	r25, 0x02	; 2
    3ae4:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
    printf( "%u",cur_task_stats[pid].overflow);
    3ae8:	00 d0       	rcall	.+0      	; 0x3aea <nrk_stats_display_pid+0x56c>
    3aea:	00 d0       	rcall	.+0      	; 0x3aec <nrk_stats_display_pid+0x56e>
    3aec:	ad b7       	in	r26, 0x3d	; 61
    3aee:	be b7       	in	r27, 0x3e	; 62
    3af0:	11 96       	adiw	r26, 0x01	; 1
    3af2:	ed b7       	in	r30, 0x3d	; 61
    3af4:	fe b7       	in	r31, 0x3e	; 62
    3af6:	12 83       	std	Z+2, r17	; 0x02
    3af8:	01 83       	std	Z+1, r16	; 0x01
    3afa:	8d 2d       	mov	r24, r13
    3afc:	90 e0       	ldi	r25, 0x00	; 0
    3afe:	fc 01       	movw	r30, r24
    3b00:	75 e0       	ldi	r23, 0x05	; 5
    3b02:	ee 0f       	add	r30, r30
    3b04:	ff 1f       	adc	r31, r31
    3b06:	7a 95       	dec	r23
    3b08:	e1 f7       	brne	.-8      	; 0x3b02 <nrk_stats_display_pid+0x584>
    3b0a:	88 0f       	add	r24, r24
    3b0c:	99 1f       	adc	r25, r25
    3b0e:	e8 1b       	sub	r30, r24
    3b10:	f9 0b       	sbc	r31, r25
    3b12:	eb 53       	subi	r30, 0x3B	; 59
    3b14:	fa 4f       	sbci	r31, 0xFA	; 250
    3b16:	85 8d       	ldd	r24, Z+29	; 0x1d
    3b18:	12 96       	adiw	r26, 0x02	; 2
    3b1a:	8c 93       	st	X, r24
    3b1c:	12 97       	sbiw	r26, 0x02	; 2
    3b1e:	13 96       	adiw	r26, 0x03	; 3
    3b20:	1c 92       	st	X, r1
    3b22:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
    nrk_kprintf( PSTR("\r\n") );
    3b26:	0f 90       	pop	r0
    3b28:	0f 90       	pop	r0
    3b2a:	0f 90       	pop	r0
    3b2c:	0f 90       	pop	r0
    3b2e:	84 e4       	ldi	r24, 0x44	; 68
    3b30:	92 e0       	ldi	r25, 0x02	; 2
    3b32:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>

}
    3b36:	60 96       	adiw	r28, 0x10	; 16
    3b38:	0f b6       	in	r0, 0x3f	; 63
    3b3a:	f8 94       	cli
    3b3c:	de bf       	out	0x3e, r29	; 62
    3b3e:	0f be       	out	0x3f, r0	; 63
    3b40:	cd bf       	out	0x3d, r28	; 61
    3b42:	cf 91       	pop	r28
    3b44:	df 91       	pop	r29
    3b46:	1f 91       	pop	r17
    3b48:	0f 91       	pop	r16
    3b4a:	ff 90       	pop	r15
    3b4c:	ef 90       	pop	r14
    3b4e:	df 90       	pop	r13
    3b50:	08 95       	ret

00003b52 <nrk_stats_display_all>:


void nrk_stats_display_all()
{
    3b52:	1f 93       	push	r17
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));
    3b54:	87 e2       	ldi	r24, 0x27	; 39
    3b56:	92 e0       	ldi	r25, 0x02	; 2
    3b58:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
    3b5c:	10 e0       	ldi	r17, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
        nrk_stats_display_pid(i);
    3b5e:	81 2f       	mov	r24, r17
    3b60:	0e 94 bf 1a 	call	0x357e	; 0x357e <nrk_stats_display_pid>
void nrk_stats_display_all()
{
    uint8_t i;
    nrk_kprintf( PSTR( "\r\nNano-RK Task Statistics:\r\n" ));

    for(i=0; i<NRK_MAX_TASKS; i++ )
    3b64:	1f 5f       	subi	r17, 0xFF	; 255
    3b66:	15 30       	cpi	r17, 0x05	; 5
    3b68:	d1 f7       	brne	.-12     	; 0x3b5e <nrk_stats_display_all+0xc>
        nrk_stats_display_pid(i);
}
    3b6a:	1f 91       	pop	r17
    3b6c:	08 95       	ret

00003b6e <_nrk_stats_sleep>:


void _nrk_stats_sleep(uint8_t t)
{
//_nrk_stats_sleep_time+=t;
    _nrk_stats_sleep_time.nano_secs+=t*NANOS_PER_TICK;
    3b6e:	90 e0       	ldi	r25, 0x00	; 0
    3b70:	a0 e0       	ldi	r26, 0x00	; 0
    3b72:	b0 e0       	ldi	r27, 0x00	; 0
    3b74:	bc 01       	movw	r22, r24
    3b76:	cd 01       	movw	r24, r26
    3b78:	23 eb       	ldi	r18, 0xB3	; 179
    3b7a:	36 ee       	ldi	r19, 0xE6	; 230
    3b7c:	4e e0       	ldi	r20, 0x0E	; 14
    3b7e:	50 e0       	ldi	r21, 0x00	; 0
    3b80:	0e 94 87 4b 	call	0x970e	; 0x970e <__mulsi3>
    3b84:	20 91 91 04 	lds	r18, 0x0491
    3b88:	30 91 92 04 	lds	r19, 0x0492
    3b8c:	40 91 93 04 	lds	r20, 0x0493
    3b90:	50 91 94 04 	lds	r21, 0x0494
    3b94:	26 0f       	add	r18, r22
    3b96:	37 1f       	adc	r19, r23
    3b98:	48 1f       	adc	r20, r24
    3b9a:	59 1f       	adc	r21, r25
    3b9c:	20 93 91 04 	sts	0x0491, r18
    3ba0:	30 93 92 04 	sts	0x0492, r19
    3ba4:	40 93 93 04 	sts	0x0493, r20
    3ba8:	50 93 94 04 	sts	0x0494, r21
    nrk_time_compact_nanos(&_nrk_stats_sleep_time);
    3bac:	8d e8       	ldi	r24, 0x8D	; 141
    3bae:	94 e0       	ldi	r25, 0x04	; 4
    3bb0:	0e 94 f7 28 	call	0x51ee	; 0x51ee <nrk_time_compact_nanos>
}
    3bb4:	08 95       	ret

00003bb6 <_nrk_errno_set>:
void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    3bb6:	e0 91 61 08 	lds	r30, 0x0861
    3bba:	f0 91 62 08 	lds	r31, 0x0862
    3bbe:	84 87       	std	Z+12, r24	; 0x0c
}
    3bc0:	08 95       	ret

00003bc2 <nrk_errno_get>:

uint8_t nrk_errno_get ()
{
    3bc2:	e0 91 61 08 	lds	r30, 0x0861
    3bc6:	f0 91 62 08 	lds	r31, 0x0862
    return nrk_cur_task_TCB->errno;
}
    3bca:	84 85       	ldd	r24, Z+12	; 0x0c
    3bcc:	08 95       	ret

00003bce <nrk_error_get>:

}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    3bce:	dc 01       	movw	r26, r24
    3bd0:	fb 01       	movw	r30, r22
    if (error_num == 0)
    3bd2:	80 91 5b 06 	lds	r24, 0x065B
    3bd6:	88 23       	and	r24, r24
    3bd8:	29 f0       	breq	.+10     	; 0x3be4 <nrk_error_get+0x16>
        return 0;
    *code = error_num;
    3bda:	80 83       	st	Z, r24
    *task_id = error_task;
    3bdc:	80 91 67 04 	lds	r24, 0x0467
    3be0:	8c 93       	st	X, r24
    3be2:	81 e0       	ldi	r24, 0x01	; 1
    return 1;
}
    3be4:	08 95       	ret

00003be6 <pause>:
    }

}

void pause()
{
    3be6:	df 93       	push	r29
    3be8:	cf 93       	push	r28
    3bea:	0f 92       	push	r0
    3bec:	cd b7       	in	r28, 0x3d	; 61
    3bee:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3bf0:	19 82       	std	Y+1, r1	; 0x01
    3bf2:	07 c0       	rjmp	.+14     	; 0x3c02 <pause+0x1c>
        nrk_spin_wait_us (2000);
    3bf4:	80 ed       	ldi	r24, 0xD0	; 208
    3bf6:	97 e0       	ldi	r25, 0x07	; 7
    3bf8:	0e 94 13 2f 	call	0x5e26	; 0x5e26 <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    3bfc:	89 81       	ldd	r24, Y+1	; 0x01
    3bfe:	8f 5f       	subi	r24, 0xFF	; 255
    3c00:	89 83       	std	Y+1, r24	; 0x01
    3c02:	89 81       	ldd	r24, Y+1	; 0x01
    3c04:	84 36       	cpi	r24, 0x64	; 100
    3c06:	b0 f3       	brcs	.-20     	; 0x3bf4 <pause+0xe>
        nrk_spin_wait_us (2000);
}
    3c08:	0f 90       	pop	r0
    3c0a:	cf 91       	pop	r28
    3c0c:	df 91       	pop	r29
    3c0e:	08 95       	ret

00003c10 <blink_dot>:
    pause();
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    3c10:	81 e0       	ldi	r24, 0x01	; 1
    3c12:	90 e0       	ldi	r25, 0x00	; 0
    3c14:	0e 94 ce 13 	call	0x279c	; 0x279c <nrk_led_set>
    pause();
    3c18:	0e 94 f3 1d 	call	0x3be6	; 0x3be6 <pause>
    nrk_led_clr(GREEN_LED);
    3c1c:	81 e0       	ldi	r24, 0x01	; 1
    3c1e:	90 e0       	ldi	r25, 0x00	; 0
    3c20:	0e 94 95 13 	call	0x272a	; 0x272a <nrk_led_clr>
    pause();
    3c24:	0e 94 f3 1d 	call	0x3be6	; 0x3be6 <pause>
}
    3c28:	08 95       	ret

00003c2a <blink_dash>:
    return t;
}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    3c2a:	81 e0       	ldi	r24, 0x01	; 1
    3c2c:	90 e0       	ldi	r25, 0x00	; 0
    3c2e:	0e 94 ce 13 	call	0x279c	; 0x279c <nrk_led_set>
    pause();
    3c32:	0e 94 f3 1d 	call	0x3be6	; 0x3be6 <pause>
    pause();
    3c36:	0e 94 f3 1d 	call	0x3be6	; 0x3be6 <pause>
    pause();
    3c3a:	0e 94 f3 1d 	call	0x3be6	; 0x3be6 <pause>
    nrk_led_clr(GREEN_LED);
    3c3e:	81 e0       	ldi	r24, 0x01	; 1
    3c40:	90 e0       	ldi	r25, 0x00	; 0
    3c42:	0e 94 95 13 	call	0x272a	; 0x272a <nrk_led_clr>
    pause();
    3c46:	0e 94 f3 1d 	call	0x3be6	; 0x3be6 <pause>
}
    3c4a:	08 95       	ret

00003c4c <blink_morse_code_error>:
    pause();
}


void blink_morse_code_error( uint8_t number )
{
    3c4c:	ff 92       	push	r15
    3c4e:	0f 93       	push	r16
    3c50:	1f 93       	push	r17
    3c52:	df 93       	push	r29
    3c54:	cf 93       	push	r28
    3c56:	00 d0       	rcall	.+0      	; 0x3c58 <blink_morse_code_error+0xc>
    3c58:	0f 92       	push	r0
    3c5a:	cd b7       	in	r28, 0x3d	; 61
    3c5c:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    3c5e:	00 d0       	rcall	.+0      	; 0x3c60 <blink_morse_code_error+0x14>
    3c60:	00 d0       	rcall	.+0      	; 0x3c62 <blink_morse_code_error+0x16>
    3c62:	00 d0       	rcall	.+0      	; 0x3c64 <blink_morse_code_error+0x18>
    3c64:	ed b7       	in	r30, 0x3d	; 61
    3c66:	fe b7       	in	r31, 0x3e	; 62
    3c68:	31 96       	adiw	r30, 0x01	; 1
    3c6a:	8e 01       	movw	r16, r28
    3c6c:	0f 5f       	subi	r16, 0xFF	; 255
    3c6e:	1f 4f       	sbci	r17, 0xFF	; 255
    3c70:	ad b7       	in	r26, 0x3d	; 61
    3c72:	be b7       	in	r27, 0x3e	; 62
    3c74:	12 96       	adiw	r26, 0x02	; 2
    3c76:	1c 93       	st	X, r17
    3c78:	0e 93       	st	-X, r16
    3c7a:	11 97       	sbiw	r26, 0x01	; 1
    3c7c:	2b e0       	ldi	r18, 0x0B	; 11
    3c7e:	32 e0       	ldi	r19, 0x02	; 2
    3c80:	33 83       	std	Z+3, r19	; 0x03
    3c82:	22 83       	std	Z+2, r18	; 0x02
    3c84:	84 83       	std	Z+4, r24	; 0x04
    3c86:	15 82       	std	Z+5, r1	; 0x05
    3c88:	0e 94 02 4e 	call	0x9c04	; 0x9c04 <sprintf>
    3c8c:	ff 24       	eor	r15, r15
    3c8e:	8d b7       	in	r24, 0x3d	; 61
    3c90:	9e b7       	in	r25, 0x3e	; 62
    3c92:	06 96       	adiw	r24, 0x06	; 6
    3c94:	0f b6       	in	r0, 0x3f	; 63
    3c96:	f8 94       	cli
    3c98:	9e bf       	out	0x3e, r25	; 62
    3c9a:	0f be       	out	0x3f, r0	; 63
    3c9c:	8d bf       	out	0x3d, r24	; 61
    3c9e:	71 c0       	rjmp	.+226    	; 0x3d82 <blink_morse_code_error+0x136>

    for(i=0; i<strlen(str); i++ )
    {
        switch( str[i])
    3ca0:	a0 0f       	add	r26, r16
    3ca2:	b1 1f       	adc	r27, r17
    3ca4:	8c 91       	ld	r24, X
    3ca6:	84 33       	cpi	r24, 0x34	; 52
    3ca8:	d1 f1       	breq	.+116    	; 0x3d1e <blink_morse_code_error+0xd2>
    3caa:	85 33       	cpi	r24, 0x35	; 53
    3cac:	70 f4       	brcc	.+28     	; 0x3cca <blink_morse_code_error+0x7e>
    3cae:	81 33       	cpi	r24, 0x31	; 49
    3cb0:	f9 f0       	breq	.+62     	; 0x3cf0 <blink_morse_code_error+0xa4>
    3cb2:	82 33       	cpi	r24, 0x32	; 50
    3cb4:	20 f4       	brcc	.+8      	; 0x3cbe <blink_morse_code_error+0x72>
    3cb6:	80 33       	cpi	r24, 0x30	; 48
    3cb8:	09 f0       	breq	.+2      	; 0x3cbc <blink_morse_code_error+0x70>
    3cba:	5c c0       	rjmp	.+184    	; 0x3d74 <blink_morse_code_error+0x128>
    3cbc:	16 c0       	rjmp	.+44     	; 0x3cea <blink_morse_code_error+0x9e>
    3cbe:	82 33       	cpi	r24, 0x32	; 50
    3cc0:	11 f1       	breq	.+68     	; 0x3d06 <blink_morse_code_error+0xba>
    3cc2:	83 33       	cpi	r24, 0x33	; 51
    3cc4:	09 f0       	breq	.+2      	; 0x3cc8 <blink_morse_code_error+0x7c>
    3cc6:	56 c0       	rjmp	.+172    	; 0x3d74 <blink_morse_code_error+0x128>
    3cc8:	23 c0       	rjmp	.+70     	; 0x3d10 <blink_morse_code_error+0xc4>
    3cca:	87 33       	cpi	r24, 0x37	; 55
    3ccc:	c9 f1       	breq	.+114    	; 0x3d40 <blink_morse_code_error+0xf4>
    3cce:	88 33       	cpi	r24, 0x38	; 56
    3cd0:	30 f4       	brcc	.+12     	; 0x3cde <blink_morse_code_error+0x92>
    3cd2:	85 33       	cpi	r24, 0x35	; 53
    3cd4:	69 f1       	breq	.+90     	; 0x3d30 <blink_morse_code_error+0xe4>
    3cd6:	86 33       	cpi	r24, 0x36	; 54
    3cd8:	09 f0       	breq	.+2      	; 0x3cdc <blink_morse_code_error+0x90>
    3cda:	4c c0       	rjmp	.+152    	; 0x3d74 <blink_morse_code_error+0x128>
    3cdc:	2c c0       	rjmp	.+88     	; 0x3d36 <blink_morse_code_error+0xea>
    3cde:	88 33       	cpi	r24, 0x38	; 56
    3ce0:	b1 f1       	breq	.+108    	; 0x3d4e <blink_morse_code_error+0x102>
    3ce2:	89 33       	cpi	r24, 0x39	; 57
    3ce4:	09 f0       	breq	.+2      	; 0x3ce8 <blink_morse_code_error+0x9c>
    3ce6:	46 c0       	rjmp	.+140    	; 0x3d74 <blink_morse_code_error+0x128>
    3ce8:	3b c0       	rjmp	.+118    	; 0x3d60 <blink_morse_code_error+0x114>
        {
        case '0':
            blink_dash();
    3cea:	0e 94 15 1e 	call	0x3c2a	; 0x3c2a <blink_dash>
    3cee:	02 c0       	rjmp	.+4      	; 0x3cf4 <blink_morse_code_error+0xa8>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    3cf0:	0e 94 08 1e 	call	0x3c10	; 0x3c10 <blink_dot>
            blink_dash();
    3cf4:	0e 94 15 1e 	call	0x3c2a	; 0x3c2a <blink_dash>
            blink_dash();
    3cf8:	0e 94 15 1e 	call	0x3c2a	; 0x3c2a <blink_dash>
            blink_dash();
    3cfc:	0e 94 15 1e 	call	0x3c2a	; 0x3c2a <blink_dash>
            blink_dash();
    3d00:	0e 94 15 1e 	call	0x3c2a	; 0x3c2a <blink_dash>
    3d04:	37 c0       	rjmp	.+110    	; 0x3d74 <blink_morse_code_error+0x128>
            break;
        case '2':
            blink_dot();
    3d06:	0e 94 08 1e 	call	0x3c10	; 0x3c10 <blink_dot>
            blink_dot();
    3d0a:	0e 94 08 1e 	call	0x3c10	; 0x3c10 <blink_dot>
    3d0e:	f4 cf       	rjmp	.-24     	; 0x3cf8 <blink_morse_code_error+0xac>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    3d10:	0e 94 08 1e 	call	0x3c10	; 0x3c10 <blink_dot>
            blink_dot();
    3d14:	0e 94 08 1e 	call	0x3c10	; 0x3c10 <blink_dot>
            blink_dot();
    3d18:	0e 94 08 1e 	call	0x3c10	; 0x3c10 <blink_dot>
    3d1c:	ef cf       	rjmp	.-34     	; 0x3cfc <blink_morse_code_error+0xb0>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    3d1e:	0e 94 08 1e 	call	0x3c10	; 0x3c10 <blink_dot>
            blink_dot();
    3d22:	0e 94 08 1e 	call	0x3c10	; 0x3c10 <blink_dot>
            blink_dot();
    3d26:	0e 94 08 1e 	call	0x3c10	; 0x3c10 <blink_dot>
            blink_dot();
    3d2a:	0e 94 08 1e 	call	0x3c10	; 0x3c10 <blink_dot>
    3d2e:	e8 cf       	rjmp	.-48     	; 0x3d00 <blink_morse_code_error+0xb4>
            blink_dash();
            break;
        case '5':
            blink_dot();
    3d30:	0e 94 08 1e 	call	0x3c10	; 0x3c10 <blink_dot>
    3d34:	02 c0       	rjmp	.+4      	; 0x3d3a <blink_morse_code_error+0xee>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    3d36:	0e 94 15 1e 	call	0x3c2a	; 0x3c2a <blink_dash>
            blink_dot();
    3d3a:	0e 94 08 1e 	call	0x3c10	; 0x3c10 <blink_dot>
    3d3e:	04 c0       	rjmp	.+8      	; 0x3d48 <blink_morse_code_error+0xfc>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    3d40:	0e 94 15 1e 	call	0x3c2a	; 0x3c2a <blink_dash>
            blink_dash();
    3d44:	0e 94 15 1e 	call	0x3c2a	; 0x3c2a <blink_dash>
            blink_dot();
    3d48:	0e 94 08 1e 	call	0x3c10	; 0x3c10 <blink_dot>
    3d4c:	06 c0       	rjmp	.+12     	; 0x3d5a <blink_morse_code_error+0x10e>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    3d4e:	0e 94 15 1e 	call	0x3c2a	; 0x3c2a <blink_dash>
            blink_dash();
    3d52:	0e 94 15 1e 	call	0x3c2a	; 0x3c2a <blink_dash>
            blink_dash();
    3d56:	0e 94 15 1e 	call	0x3c2a	; 0x3c2a <blink_dash>
            blink_dot();
    3d5a:	0e 94 08 1e 	call	0x3c10	; 0x3c10 <blink_dot>
    3d5e:	08 c0       	rjmp	.+16     	; 0x3d70 <blink_morse_code_error+0x124>
            blink_dot();
            break;
        case '9':
            blink_dash();
    3d60:	0e 94 15 1e 	call	0x3c2a	; 0x3c2a <blink_dash>
            blink_dash();
    3d64:	0e 94 15 1e 	call	0x3c2a	; 0x3c2a <blink_dash>
            blink_dash();
    3d68:	0e 94 15 1e 	call	0x3c2a	; 0x3c2a <blink_dash>
            blink_dash();
    3d6c:	0e 94 15 1e 	call	0x3c2a	; 0x3c2a <blink_dash>
            blink_dot();
    3d70:	0e 94 08 1e 	call	0x3c10	; 0x3c10 <blink_dot>
            break;
        }
        pause();
    3d74:	0e 94 f3 1d 	call	0x3be6	; 0x3be6 <pause>
        pause();
    3d78:	0e 94 f3 1d 	call	0x3be6	; 0x3be6 <pause>
        pause();
    3d7c:	0e 94 f3 1d 	call	0x3be6	; 0x3be6 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    3d80:	f3 94       	inc	r15
    3d82:	f8 01       	movw	r30, r16
    3d84:	01 90       	ld	r0, Z+
    3d86:	00 20       	and	r0, r0
    3d88:	e9 f7       	brne	.-6      	; 0x3d84 <blink_morse_code_error+0x138>
    3d8a:	31 97       	sbiw	r30, 0x01	; 1
    3d8c:	e0 1b       	sub	r30, r16
    3d8e:	f1 0b       	sbc	r31, r17
    3d90:	af 2d       	mov	r26, r15
    3d92:	b0 e0       	ldi	r27, 0x00	; 0
    3d94:	ae 17       	cp	r26, r30
    3d96:	bf 07       	cpc	r27, r31
    3d98:	08 f4       	brcc	.+2      	; 0x3d9c <blink_morse_code_error+0x150>
    3d9a:	82 cf       	rjmp	.-252    	; 0x3ca0 <blink_morse_code_error+0x54>
        pause();
        pause();
        pause();
    }

}
    3d9c:	0f 90       	pop	r0
    3d9e:	0f 90       	pop	r0
    3da0:	0f 90       	pop	r0
    3da2:	cf 91       	pop	r28
    3da4:	df 91       	pop	r29
    3da6:	1f 91       	pop	r17
    3da8:	0f 91       	pop	r16
    3daa:	ff 90       	pop	r15
    3dac:	08 95       	ret

00003dae <nrk_error_print>:
}

int8_t nrk_error_print ()
{
    int8_t t=0,i=0;
    if (error_num == 0)
    3dae:	80 91 5b 06 	lds	r24, 0x065B
    3db2:	88 23       	and	r24, r24
    3db4:	09 f4       	brne	.+2      	; 0x3db8 <nrk_error_print+0xa>
    3db6:	9b c0       	rjmp	.+310    	; 0x3eee <nrk_error_print+0x140>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    3db8:	8f e3       	ldi	r24, 0x3F	; 63
    3dba:	95 e0       	ldi	r25, 0x05	; 5
    3dbc:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
        printf ("%d", error_task);
    3dc0:	00 d0       	rcall	.+0      	; 0x3dc2 <nrk_error_print+0x14>
    3dc2:	00 d0       	rcall	.+0      	; 0x3dc4 <nrk_error_print+0x16>
    3dc4:	ed b7       	in	r30, 0x3d	; 61
    3dc6:	fe b7       	in	r31, 0x3e	; 62
    3dc8:	31 96       	adiw	r30, 0x01	; 1
    3dca:	8b e0       	ldi	r24, 0x0B	; 11
    3dcc:	92 e0       	ldi	r25, 0x02	; 2
    3dce:	ad b7       	in	r26, 0x3d	; 61
    3dd0:	be b7       	in	r27, 0x3e	; 62
    3dd2:	12 96       	adiw	r26, 0x02	; 2
    3dd4:	9c 93       	st	X, r25
    3dd6:	8e 93       	st	-X, r24
    3dd8:	11 97       	sbiw	r26, 0x01	; 1
    3dda:	80 91 67 04 	lds	r24, 0x0467
    3dde:	82 83       	std	Z+2, r24	; 0x02
    3de0:	13 82       	std	Z+3, r1	; 0x03
    3de2:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
        nrk_kprintf (PSTR ("): "));
    3de6:	0f 90       	pop	r0
    3de8:	0f 90       	pop	r0
    3dea:	0f 90       	pop	r0
    3dec:	0f 90       	pop	r0
    3dee:	8b e3       	ldi	r24, 0x3B	; 59
    3df0:	95 e0       	ldi	r25, 0x05	; 5
    3df2:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    3df6:	80 91 5b 06 	lds	r24, 0x065B
    3dfa:	88 31       	cpi	r24, 0x18	; 24
    3dfc:	10 f0       	brcs	.+4      	; 0x3e02 <nrk_error_print+0x54>
            error_num = NRK_UNKOWN;
    3dfe:	10 92 5b 06 	sts	0x065B, r1
        switch (error_num)
    3e02:	80 91 5b 06 	lds	r24, 0x065B
    3e06:	90 e0       	ldi	r25, 0x00	; 0
    3e08:	fc 01       	movw	r30, r24
    3e0a:	31 97       	sbiw	r30, 0x01	; 1
    3e0c:	e6 31       	cpi	r30, 0x16	; 22
    3e0e:	f1 05       	cpc	r31, r1
    3e10:	08 f0       	brcs	.+2      	; 0x3e14 <nrk_error_print+0x66>
    3e12:	4a c0       	rjmp	.+148    	; 0x3ea8 <nrk_error_print+0xfa>
    3e14:	ea 5b       	subi	r30, 0xBA	; 186
    3e16:	ff 4f       	sbci	r31, 0xFF	; 255
    3e18:	ee 0f       	add	r30, r30
    3e1a:	ff 1f       	adc	r31, r31
    3e1c:	05 90       	lpm	r0, Z+
    3e1e:	f4 91       	lpm	r31, Z+
    3e20:	e0 2d       	mov	r30, r0
    3e22:	09 94       	ijmp
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    3e24:	8f ef       	ldi	r24, 0xFF	; 255
    3e26:	94 e0       	ldi	r25, 0x04	; 4
    3e28:	41 c0       	rjmp	.+130    	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    3e2a:	88 ed       	ldi	r24, 0xD8	; 216
    3e2c:	94 e0       	ldi	r25, 0x04	; 4
    3e2e:	3e c0       	rjmp	.+124    	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    3e30:	84 ec       	ldi	r24, 0xC4	; 196
    3e32:	94 e0       	ldi	r25, 0x04	; 4
    3e34:	3b c0       	rjmp	.+118    	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    3e36:	8e ea       	ldi	r24, 0xAE	; 174
    3e38:	94 e0       	ldi	r25, 0x04	; 4
    3e3a:	38 c0       	rjmp	.+112    	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    3e3c:	83 e9       	ldi	r24, 0x93	; 147
    3e3e:	94 e0       	ldi	r25, 0x04	; 4
    3e40:	35 c0       	rjmp	.+106    	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    3e42:	8d e7       	ldi	r24, 0x7D	; 125
    3e44:	94 e0       	ldi	r25, 0x04	; 4
    3e46:	32 c0       	rjmp	.+100    	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    3e48:	85 e6       	ldi	r24, 0x65	; 101
    3e4a:	94 e0       	ldi	r25, 0x04	; 4
    3e4c:	2f c0       	rjmp	.+94     	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    3e4e:	82 e5       	ldi	r24, 0x52	; 82
    3e50:	94 e0       	ldi	r25, 0x04	; 4
    3e52:	2c c0       	rjmp	.+88     	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    3e54:	8f e3       	ldi	r24, 0x3F	; 63
    3e56:	94 e0       	ldi	r25, 0x04	; 4
    3e58:	29 c0       	rjmp	.+82     	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    3e5a:	81 e2       	ldi	r24, 0x21	; 33
    3e5c:	94 e0       	ldi	r25, 0x04	; 4
    3e5e:	26 c0       	rjmp	.+76     	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    3e60:	8c ef       	ldi	r24, 0xFC	; 252
    3e62:	93 e0       	ldi	r25, 0x03	; 3
    3e64:	23 c0       	rjmp	.+70     	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    3e66:	80 ef       	ldi	r24, 0xF0	; 240
    3e68:	93 e0       	ldi	r25, 0x03	; 3
    3e6a:	20 c0       	rjmp	.+64     	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    3e6c:	85 ed       	ldi	r24, 0xD5	; 213
    3e6e:	93 e0       	ldi	r25, 0x03	; 3
    3e70:	1d c0       	rjmp	.+58     	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    3e72:	86 ec       	ldi	r24, 0xC6	; 198
    3e74:	93 e0       	ldi	r25, 0x03	; 3
    3e76:	1a c0       	rjmp	.+52     	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    3e78:	82 eb       	ldi	r24, 0xB2	; 178
    3e7a:	93 e0       	ldi	r25, 0x03	; 3
    3e7c:	17 c0       	rjmp	.+46     	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    3e7e:	81 ea       	ldi	r24, 0xA1	; 161
    3e80:	93 e0       	ldi	r25, 0x03	; 3
    3e82:	14 c0       	rjmp	.+40     	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    3e84:	8d e8       	ldi	r24, 0x8D	; 141
    3e86:	93 e0       	ldi	r25, 0x03	; 3
    3e88:	11 c0       	rjmp	.+34     	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    3e8a:	8d e6       	ldi	r24, 0x6D	; 109
    3e8c:	93 e0       	ldi	r25, 0x03	; 3
    3e8e:	0e c0       	rjmp	.+28     	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    3e90:	85 e5       	ldi	r24, 0x55	; 85
    3e92:	93 e0       	ldi	r25, 0x03	; 3
    3e94:	0b c0       	rjmp	.+22     	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    3e96:	8a e3       	ldi	r24, 0x3A	; 58
    3e98:	93 e0       	ldi	r25, 0x03	; 3
    3e9a:	08 c0       	rjmp	.+16     	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    3e9c:	89 e2       	ldi	r24, 0x29	; 41
    3e9e:	93 e0       	ldi	r25, 0x03	; 3
    3ea0:	05 c0       	rjmp	.+10     	; 0x3eac <nrk_error_print+0xfe>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    3ea2:	8a e1       	ldi	r24, 0x1A	; 26
    3ea4:	93 e0       	ldi	r25, 0x03	; 3
    3ea6:	02 c0       	rjmp	.+4      	; 0x3eac <nrk_error_print+0xfe>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    3ea8:	83 e1       	ldi	r24, 0x13	; 19
    3eaa:	93 e0       	ldi	r25, 0x03	; 3
    3eac:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>
        }
        putchar ('\r');
    3eb0:	60 91 ca 08 	lds	r22, 0x08CA
    3eb4:	70 91 cb 08 	lds	r23, 0x08CB
    3eb8:	8d e0       	ldi	r24, 0x0D	; 13
    3eba:	90 e0       	ldi	r25, 0x00	; 0
    3ebc:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
        putchar ('\n');
    3ec0:	60 91 ca 08 	lds	r22, 0x08CA
    3ec4:	70 91 cb 08 	lds	r23, 0x08CB
    3ec8:	8a e0       	ldi	r24, 0x0A	; 10
    3eca:	90 e0       	ldi	r25, 0x00	; 0
    3ecc:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
                        ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
        // wait for watchdog to kick in
        if(error_num!=NRK_WATCHDOG_ERROR && error_num!=NRK_BOD_ERROR && error_num!=NRK_EXT_RST_ERROR)
    3ed0:	80 91 5b 06 	lds	r24, 0x065B
    3ed4:	80 31       	cpi	r24, 0x10	; 16
    3ed6:	49 f0       	breq	.+18     	; 0x3eea <nrk_error_print+0x13c>
    3ed8:	83 31       	cpi	r24, 0x13	; 19
    3eda:	39 f0       	breq	.+14     	; 0x3eea <nrk_error_print+0x13c>
    3edc:	84 31       	cpi	r24, 0x14	; 20
    3ede:	29 f0       	breq	.+10     	; 0x3eea <nrk_error_print+0x13c>
        {
            nrk_watchdog_enable();
    3ee0:	0e 94 ee 30 	call	0x61dc	; 0x61dc <nrk_watchdog_enable>
            nrk_int_disable();
    3ee4:	0e 94 fa 14 	call	0x29f4	; 0x29f4 <nrk_int_disable>
    3ee8:	ff cf       	rjmp	.-2      	; 0x3ee8 <nrk_error_print+0x13a>
        pause();
        blink_morse_code_error( error_num);
    }

#endif  /*  */
    error_num = 0;
    3eea:	10 92 5b 06 	sts	0x065B, r1
    return t;
}
    3eee:	80 e0       	ldi	r24, 0x00	; 0
    3ef0:	08 95       	ret

00003ef2 <_nrk_log_error>:
    return nrk_cur_task_TCB->errno;
}

#ifdef NRK_LOG_ERRORS
void _nrk_log_error(uint8_t error_num, uint8_t error_task)
{
    3ef2:	ff 92       	push	r15
    3ef4:	0f 93       	push	r16
    3ef6:	1f 93       	push	r17
    3ef8:	08 2f       	mov	r16, r24
    3efa:	f6 2e       	mov	r15, r22

    // 1) Load error cnt and add 1
    error_cnt=nrk_eeprom_read_byte(NRK_ERROR_EEPROM_INDEX);
    3efc:	80 e0       	ldi	r24, 0x00	; 0
    3efe:	92 e0       	ldi	r25, 0x02	; 2
    3f00:	0e 94 f7 14 	call	0x29ee	; 0x29ee <nrk_eeprom_read_byte>
    error_cnt++;
    3f04:	8f 5f       	subi	r24, 0xFF	; 255
    3f06:	80 93 ae 03 	sts	0x03AE, r24
    if(error_cnt==255) error_cnt=0;
    3f0a:	8f 3f       	cpi	r24, 0xFF	; 255
    3f0c:	11 f4       	brne	.+4      	; 0x3f12 <_nrk_log_error+0x20>
    3f0e:	10 92 ae 03 	sts	0x03AE, r1
    // 2) write error
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6),error_num);
    3f12:	80 91 ae 03 	lds	r24, 0x03AE
    3f16:	16 e0       	ldi	r17, 0x06	; 6
    3f18:	81 9f       	mul	r24, r17
    3f1a:	c0 01       	movw	r24, r0
    3f1c:	11 24       	eor	r1, r1
    3f1e:	8f 5f       	subi	r24, 0xFF	; 255
    3f20:	9d 4f       	sbci	r25, 0xFD	; 253
    3f22:	60 2f       	mov	r22, r16
    3f24:	0e 94 84 14 	call	0x2908	; 0x2908 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+1),error_task);
    3f28:	80 91 ae 03 	lds	r24, 0x03AE
    3f2c:	81 9f       	mul	r24, r17
    3f2e:	c0 01       	movw	r24, r0
    3f30:	11 24       	eor	r1, r1
    3f32:	8e 5f       	subi	r24, 0xFE	; 254
    3f34:	9d 4f       	sbci	r25, 0xFD	; 253
    3f36:	6f 2d       	mov	r22, r15
    3f38:	0e 94 84 14 	call	0x2908	; 0x2908 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+2),(nrk_system_time.secs>>24)&0xff);
    3f3c:	80 91 ae 03 	lds	r24, 0x03AE
    3f40:	23 e0       	ldi	r18, 0x03	; 3
    3f42:	82 9f       	mul	r24, r18
    3f44:	c0 01       	movw	r24, r0
    3f46:	11 24       	eor	r1, r1
    3f48:	88 0f       	add	r24, r24
    3f4a:	99 1f       	adc	r25, r25
    3f4c:	20 91 58 08 	lds	r18, 0x0858
    3f50:	30 91 59 08 	lds	r19, 0x0859
    3f54:	40 91 5a 08 	lds	r20, 0x085A
    3f58:	50 91 5b 08 	lds	r21, 0x085B
    3f5c:	25 2f       	mov	r18, r21
    3f5e:	33 27       	eor	r19, r19
    3f60:	44 27       	eor	r20, r20
    3f62:	55 27       	eor	r21, r21
    3f64:	8d 5f       	subi	r24, 0xFD	; 253
    3f66:	9d 4f       	sbci	r25, 0xFD	; 253
    3f68:	62 2f       	mov	r22, r18
    3f6a:	0e 94 84 14 	call	0x2908	; 0x2908 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+3),(nrk_system_time.secs>>16)&0xff);
    3f6e:	80 91 ae 03 	lds	r24, 0x03AE
    3f72:	81 9f       	mul	r24, r17
    3f74:	c0 01       	movw	r24, r0
    3f76:	11 24       	eor	r1, r1
    3f78:	20 91 58 08 	lds	r18, 0x0858
    3f7c:	30 91 59 08 	lds	r19, 0x0859
    3f80:	40 91 5a 08 	lds	r20, 0x085A
    3f84:	50 91 5b 08 	lds	r21, 0x085B
    3f88:	9a 01       	movw	r18, r20
    3f8a:	44 27       	eor	r20, r20
    3f8c:	55 27       	eor	r21, r21
    3f8e:	8c 5f       	subi	r24, 0xFC	; 252
    3f90:	9d 4f       	sbci	r25, 0xFD	; 253
    3f92:	62 2f       	mov	r22, r18
    3f94:	0e 94 84 14 	call	0x2908	; 0x2908 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+4),(nrk_system_time.secs>>8)&0xff);
    3f98:	80 91 ae 03 	lds	r24, 0x03AE
    3f9c:	81 9f       	mul	r24, r17
    3f9e:	c0 01       	movw	r24, r0
    3fa0:	11 24       	eor	r1, r1
    3fa2:	20 91 58 08 	lds	r18, 0x0858
    3fa6:	30 91 59 08 	lds	r19, 0x0859
    3faa:	40 91 5a 08 	lds	r20, 0x085A
    3fae:	50 91 5b 08 	lds	r21, 0x085B
    3fb2:	23 2f       	mov	r18, r19
    3fb4:	34 2f       	mov	r19, r20
    3fb6:	45 2f       	mov	r20, r21
    3fb8:	55 27       	eor	r21, r21
    3fba:	8b 5f       	subi	r24, 0xFB	; 251
    3fbc:	9d 4f       	sbci	r25, 0xFD	; 253
    3fbe:	62 2f       	mov	r22, r18
    3fc0:	0e 94 84 14 	call	0x2908	; 0x2908 <nrk_eeprom_write_byte>
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX+1+((uint16_t)error_cnt*6+5),(nrk_system_time.secs)&0xff);
    3fc4:	80 91 ae 03 	lds	r24, 0x03AE
    3fc8:	81 9f       	mul	r24, r17
    3fca:	c0 01       	movw	r24, r0
    3fcc:	11 24       	eor	r1, r1
    3fce:	8a 5f       	subi	r24, 0xFA	; 250
    3fd0:	9d 4f       	sbci	r25, 0xFD	; 253
    3fd2:	60 91 58 08 	lds	r22, 0x0858
    3fd6:	0e 94 84 14 	call	0x2908	; 0x2908 <nrk_eeprom_write_byte>
    // 3) write error cnt back
    nrk_eeprom_write_byte(NRK_ERROR_EEPROM_INDEX,error_cnt);
    3fda:	80 e0       	ldi	r24, 0x00	; 0
    3fdc:	92 e0       	ldi	r25, 0x02	; 2
    3fde:	60 91 ae 03 	lds	r22, 0x03AE
    3fe2:	0e 94 84 14 	call	0x2908	; 0x2908 <nrk_eeprom_write_byte>
}
    3fe6:	1f 91       	pop	r17
    3fe8:	0f 91       	pop	r16
    3fea:	ff 90       	pop	r15
    3fec:	08 95       	ret

00003fee <nrk_kernel_error_add>:
    nrk_error_print ();
#endif  /*  */
}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    3fee:	1f 93       	push	r17
    3ff0:	18 2f       	mov	r17, r24
    error_num = n;
    3ff2:	80 93 5b 06 	sts	0x065B, r24
    error_task = task;
    3ff6:	60 93 67 04 	sts	0x0467, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    3ffa:	0e 94 79 1f 	call	0x3ef2	; 0x3ef2 <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3ffe:	0e 94 d7 1e 	call	0x3dae	; 0x3dae <nrk_error_print>
    asm volatile("jmp 0x0000\n\t" ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
    // wait for watchdog to kick in
    if(n!=NRK_WATCHDOG_ERROR && n!=NRK_BOD_ERROR && n!=NRK_EXT_RST_ERROR)
    4002:	10 31       	cpi	r17, 0x10	; 16
    4004:	49 f0       	breq	.+18     	; 0x4018 <nrk_kernel_error_add+0x2a>
    4006:	13 31       	cpi	r17, 0x13	; 19
    4008:	39 f0       	breq	.+14     	; 0x4018 <nrk_kernel_error_add+0x2a>
    400a:	14 31       	cpi	r17, 0x14	; 20
    400c:	29 f0       	breq	.+10     	; 0x4018 <nrk_kernel_error_add+0x2a>
    {
        nrk_watchdog_enable();
    400e:	0e 94 ee 30 	call	0x61dc	; 0x61dc <nrk_watchdog_enable>
        nrk_int_disable();
    4012:	0e 94 fa 14 	call	0x29f4	; 0x29f4 <nrk_int_disable>
    4016:	ff cf       	rjmp	.-2      	; 0x4016 <nrk_kernel_error_add+0x28>
#endif  /*  */




}
    4018:	1f 91       	pop	r17
    401a:	08 95       	ret

0000401c <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    401c:	80 93 5b 06 	sts	0x065B, r24
    error_task = nrk_cur_task_TCB->task_ID;
    4020:	e0 91 61 08 	lds	r30, 0x0861
    4024:	f0 91 62 08 	lds	r31, 0x0862
    4028:	60 85       	ldd	r22, Z+8	; 0x08
    402a:	60 93 67 04 	sts	0x0467, r22

#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
    402e:	0e 94 79 1f 	call	0x3ef2	; 0x3ef2 <_nrk_log_error>
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    4032:	0e 94 d7 1e 	call	0x3dae	; 0x3dae <nrk_error_print>
#endif  /*  */
}
    4036:	08 95       	ret

00004038 <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    4038:	28 2f       	mov	r18, r24
    403a:	33 27       	eor	r19, r19
    403c:	27 fd       	sbrc	r18, 7
    403e:	30 95       	com	r19
    4040:	f9 01       	movw	r30, r18
    4042:	54 e0       	ldi	r21, 0x04	; 4
    4044:	ee 0f       	add	r30, r30
    4046:	ff 1f       	adc	r31, r31
    4048:	5a 95       	dec	r21
    404a:	e1 f7       	brne	.-8      	; 0x4044 <nrk_stack_check_pid+0xc>
    404c:	e2 0f       	add	r30, r18
    404e:	f3 1f       	adc	r31, r19
    4050:	ee 0f       	add	r30, r30
    4052:	ff 1f       	adc	r31, r31
    4054:	ed 55       	subi	r30, 0x5D	; 93
    4056:	f8 4f       	sbci	r31, 0xF8	; 248
    4058:	01 90       	ld	r0, Z+
    405a:	f0 81       	ld	r31, Z
    405c:	e0 2d       	mov	r30, r0
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    405e:	80 81       	ld	r24, Z
    4060:	85 35       	cpi	r24, 0x55	; 85
    4062:	21 f0       	breq	.+8      	; 0x406c <nrk_stack_check_pid+0x34>
    {
        *stkc=STK_CANARY_VAL;
    4064:	85 e5       	ldi	r24, 0x55	; 85
    4066:	80 83       	st	Z, r24
    4068:	8f ef       	ldi	r24, 0xFF	; 255
    406a:	08 95       	ret
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    406c:	f9 01       	movw	r30, r18
    406e:	95 e0       	ldi	r25, 0x05	; 5
    4070:	ee 0f       	add	r30, r30
    4072:	ff 1f       	adc	r31, r31
    4074:	9a 95       	dec	r25
    4076:	e1 f7       	brne	.-8      	; 0x4070 <nrk_stack_check_pid+0x38>
    4078:	22 0f       	add	r18, r18
    407a:	33 1f       	adc	r19, r19
    407c:	e2 0f       	add	r30, r18
    407e:	f3 1f       	adc	r31, r19
    4080:	ef 55       	subi	r30, 0x5F	; 95
    4082:	f8 4f       	sbci	r31, 0xF8	; 248
    4084:	80 81       	ld	r24, Z
    4086:	91 81       	ldd	r25, Z+1	; 0x01
    4088:	80 50       	subi	r24, 0x00	; 0
    408a:	91 41       	sbci	r25, 0x11	; 17
    408c:	10 f4       	brcc	.+4      	; 0x4092 <nrk_stack_check_pid+0x5a>
    408e:	81 e0       	ldi	r24, 0x01	; 1
    4090:	08 95       	ret
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    4092:	82 e1       	ldi	r24, 0x12	; 18
    4094:	0e 94 0e 20 	call	0x401c	; 0x401c <nrk_error_add>
    4098:	8f ef       	ldi	r24, 0xFF	; 255
        return NRK_ERROR;
    }
#endif
    return NRK_OK;
}
    409a:	08 95       	ret

0000409c <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    409c:	6f 92       	push	r6
    409e:	7f 92       	push	r7
    40a0:	8f 92       	push	r8
    40a2:	9f 92       	push	r9
    40a4:	af 92       	push	r10
    40a6:	bf 92       	push	r11
    40a8:	cf 92       	push	r12
    40aa:	df 92       	push	r13
    40ac:	ef 92       	push	r14
    40ae:	ff 92       	push	r15
    40b0:	0f 93       	push	r16
    40b2:	1f 93       	push	r17
    40b4:	cf 93       	push	r28
    40b6:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    40b8:	8b e4       	ldi	r24, 0x4B	; 75
    40ba:	95 e0       	ldi	r25, 0x05	; 5
    40bc:	0e 94 43 14 	call	0x2886	; 0x2886 <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    40c0:	00 d0       	rcall	.+0      	; 0x40c2 <dump_stack_info+0x26>
    40c2:	00 d0       	rcall	.+0      	; 0x40c4 <dump_stack_info+0x28>
    40c4:	8e e0       	ldi	r24, 0x0E	; 14
    40c6:	92 e0       	ldi	r25, 0x02	; 2
    40c8:	ad b7       	in	r26, 0x3d	; 61
    40ca:	be b7       	in	r27, 0x3e	; 62
    40cc:	12 96       	adiw	r26, 0x02	; 2
    40ce:	9c 93       	st	X, r25
    40d0:	8e 93       	st	-X, r24
    40d2:	11 97       	sbiw	r26, 0x01	; 1
    40d4:	e0 91 61 08 	lds	r30, 0x0861
    40d8:	f0 91 62 08 	lds	r31, 0x0862
    40dc:	80 85       	ldd	r24, Z+8	; 0x08
    40de:	99 27       	eor	r25, r25
    40e0:	87 fd       	sbrc	r24, 7
    40e2:	90 95       	com	r25
    40e4:	14 96       	adiw	r26, 0x04	; 4
    40e6:	9c 93       	st	X, r25
    40e8:	8e 93       	st	-X, r24
    40ea:	13 97       	sbiw	r26, 0x03	; 3
    40ec:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    40f0:	e0 91 61 08 	lds	r30, 0x0861
    40f4:	f0 91 62 08 	lds	r31, 0x0862
    40f8:	02 81       	ldd	r16, Z+2	; 0x02
    40fa:	13 81       	ldd	r17, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    40fc:	87 e1       	ldi	r24, 0x17	; 23
    40fe:	92 e0       	ldi	r25, 0x02	; 2
    4100:	ed b7       	in	r30, 0x3d	; 61
    4102:	fe b7       	in	r31, 0x3e	; 62
    4104:	92 83       	std	Z+2, r25	; 0x02
    4106:	81 83       	std	Z+1, r24	; 0x01
    4108:	14 83       	std	Z+4, r17	; 0x04
    410a:	03 83       	std	Z+3, r16	; 0x03
    410c:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
    printf( "canary = %x ",*stkc );
    4110:	ed b7       	in	r30, 0x3d	; 61
    4112:	fe b7       	in	r31, 0x3e	; 62
    4114:	31 96       	adiw	r30, 0x01	; 1
    4116:	a4 e2       	ldi	r26, 0x24	; 36
    4118:	ca 2e       	mov	r12, r26
    411a:	a2 e0       	ldi	r26, 0x02	; 2
    411c:	da 2e       	mov	r13, r26
    411e:	ad b7       	in	r26, 0x3d	; 61
    4120:	be b7       	in	r27, 0x3e	; 62
    4122:	12 96       	adiw	r26, 0x02	; 2
    4124:	dc 92       	st	X, r13
    4126:	ce 92       	st	-X, r12
    4128:	11 97       	sbiw	r26, 0x01	; 1
    412a:	d8 01       	movw	r26, r16
    412c:	8c 91       	ld	r24, X
    412e:	82 83       	std	Z+2, r24	; 0x02
    4130:	13 82       	std	Z+3, r1	; 0x03
    4132:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    4136:	71 e3       	ldi	r23, 0x31	; 49
    4138:	e7 2e       	mov	r14, r23
    413a:	72 e0       	ldi	r23, 0x02	; 2
    413c:	f7 2e       	mov	r15, r23
    413e:	ed b7       	in	r30, 0x3d	; 61
    4140:	fe b7       	in	r31, 0x3e	; 62
    4142:	f2 82       	std	Z+2, r15	; 0x02
    4144:	e1 82       	std	Z+1, r14	; 0x01
    4146:	e0 91 61 08 	lds	r30, 0x0861
    414a:	f0 91 62 08 	lds	r31, 0x0862
    414e:	80 81       	ld	r24, Z
    4150:	91 81       	ldd	r25, Z+1	; 0x01
    4152:	ad b7       	in	r26, 0x3d	; 61
    4154:	be b7       	in	r27, 0x3e	; 62
    4156:	14 96       	adiw	r26, 0x04	; 4
    4158:	9c 93       	st	X, r25
    415a:	8e 93       	st	-X, r24
    415c:	13 97       	sbiw	r26, 0x03	; 3
    415e:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    4162:	0b e3       	ldi	r16, 0x3B	; 59
    4164:	12 e0       	ldi	r17, 0x02	; 2
    4166:	ed b7       	in	r30, 0x3d	; 61
    4168:	fe b7       	in	r31, 0x3e	; 62
    416a:	12 83       	std	Z+2, r17	; 0x02
    416c:	01 83       	std	Z+1, r16	; 0x01
    416e:	80 91 61 08 	lds	r24, 0x0861
    4172:	90 91 62 08 	lds	r25, 0x0862
    4176:	94 83       	std	Z+4, r25	; 0x04
    4178:	83 83       	std	Z+3, r24	; 0x03
    417a:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
    417e:	c1 ea       	ldi	r28, 0xA1	; 161
    4180:	d7 e0       	ldi	r29, 0x07	; 7
    4182:	aa 24       	eor	r10, r10
    4184:	bb 24       	eor	r11, r11
    4186:	0f 90       	pop	r0
    4188:	0f 90       	pop	r0
    418a:	0f 90       	pop	r0
    418c:	0f 90       	pop	r0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    418e:	6b e4       	ldi	r22, 0x4B	; 75
    4190:	66 2e       	mov	r6, r22
    4192:	62 e0       	ldi	r22, 0x02	; 2
    4194:	76 2e       	mov	r7, r22
        printf( "canary = %x ",*stkc );
    4196:	46 01       	movw	r8, r12
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    4198:	67 01       	movw	r12, r14
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    419a:	78 01       	movw	r14, r16
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    419c:	0a 81       	ldd	r16, Y+2	; 0x02
    419e:	1b 81       	ldd	r17, Y+3	; 0x03
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    41a0:	00 d0       	rcall	.+0      	; 0x41a2 <dump_stack_info+0x106>
    41a2:	00 d0       	rcall	.+0      	; 0x41a4 <dump_stack_info+0x108>
    41a4:	00 d0       	rcall	.+0      	; 0x41a6 <dump_stack_info+0x10a>
    41a6:	ed b7       	in	r30, 0x3d	; 61
    41a8:	fe b7       	in	r31, 0x3e	; 62
    41aa:	31 96       	adiw	r30, 0x01	; 1
    41ac:	ad b7       	in	r26, 0x3d	; 61
    41ae:	be b7       	in	r27, 0x3e	; 62
    41b0:	12 96       	adiw	r26, 0x02	; 2
    41b2:	7c 92       	st	X, r7
    41b4:	6e 92       	st	-X, r6
    41b6:	11 97       	sbiw	r26, 0x01	; 1
    41b8:	b3 82       	std	Z+3, r11	; 0x03
    41ba:	a2 82       	std	Z+2, r10	; 0x02
    41bc:	15 83       	std	Z+5, r17	; 0x05
    41be:	04 83       	std	Z+4, r16	; 0x04
    41c0:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
        printf( "canary = %x ",*stkc );
    41c4:	0f 90       	pop	r0
    41c6:	0f 90       	pop	r0
    41c8:	ed b7       	in	r30, 0x3d	; 61
    41ca:	fe b7       	in	r31, 0x3e	; 62
    41cc:	31 96       	adiw	r30, 0x01	; 1
    41ce:	ad b7       	in	r26, 0x3d	; 61
    41d0:	be b7       	in	r27, 0x3e	; 62
    41d2:	11 96       	adiw	r26, 0x01	; 1
    41d4:	8c 92       	st	X, r8
    41d6:	11 97       	sbiw	r26, 0x01	; 1
    41d8:	12 96       	adiw	r26, 0x02	; 2
    41da:	9c 92       	st	X, r9
    41dc:	d8 01       	movw	r26, r16
    41de:	8c 91       	ld	r24, X
    41e0:	82 83       	std	Z+2, r24	; 0x02
    41e2:	13 82       	std	Z+3, r1	; 0x03
    41e4:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    41e8:	ed b7       	in	r30, 0x3d	; 61
    41ea:	fe b7       	in	r31, 0x3e	; 62
    41ec:	c1 82       	std	Z+1, r12	; 0x01
    41ee:	d2 82       	std	Z+2, r13	; 0x02
    41f0:	88 81       	ld	r24, Y
    41f2:	99 81       	ldd	r25, Y+1	; 0x01
    41f4:	94 83       	std	Z+4, r25	; 0x04
    41f6:	83 83       	std	Z+3, r24	; 0x03
    41f8:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    41fc:	ad b7       	in	r26, 0x3d	; 61
    41fe:	be b7       	in	r27, 0x3e	; 62
    4200:	11 96       	adiw	r26, 0x01	; 1
    4202:	ec 92       	st	X, r14
    4204:	11 97       	sbiw	r26, 0x01	; 1
    4206:	12 96       	adiw	r26, 0x02	; 2
    4208:	fc 92       	st	X, r15
    420a:	12 97       	sbiw	r26, 0x02	; 2
    420c:	14 96       	adiw	r26, 0x04	; 4
    420e:	dc 93       	st	X, r29
    4210:	ce 93       	st	-X, r28
    4212:	13 97       	sbiw	r26, 0x03	; 3
    4214:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
    4218:	08 94       	sec
    421a:	a1 1c       	adc	r10, r1
    421c:	b1 1c       	adc	r11, r1
    421e:	a2 96       	adiw	r28, 0x22	; 34
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    4220:	0f 90       	pop	r0
    4222:	0f 90       	pop	r0
    4224:	0f 90       	pop	r0
    4226:	0f 90       	pop	r0
    4228:	b5 e0       	ldi	r27, 0x05	; 5
    422a:	ab 16       	cp	r10, r27
    422c:	b1 04       	cpc	r11, r1
    422e:	09 f0       	breq	.+2      	; 0x4232 <dump_stack_info+0x196>
    4230:	b5 cf       	rjmp	.-150    	; 0x419c <dump_stack_info+0x100>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    4232:	df 91       	pop	r29
    4234:	cf 91       	pop	r28
    4236:	1f 91       	pop	r17
    4238:	0f 91       	pop	r16
    423a:	ff 90       	pop	r15
    423c:	ef 90       	pop	r14
    423e:	df 90       	pop	r13
    4240:	cf 90       	pop	r12
    4242:	bf 90       	pop	r11
    4244:	af 90       	pop	r10
    4246:	9f 90       	pop	r9
    4248:	8f 90       	pop	r8
    424a:	7f 90       	pop	r7
    424c:	6f 90       	pop	r6
    424e:	08 95       	ret

00004250 <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    4250:	cf 93       	push	r28
    4252:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    4254:	e0 91 61 08 	lds	r30, 0x0861
    4258:	f0 91 62 08 	lds	r31, 0x0862
    425c:	c2 81       	ldd	r28, Z+2	; 0x02
    425e:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    4260:	88 81       	ld	r24, Y
    4262:	85 35       	cpi	r24, 0x55	; 85
    4264:	39 f0       	breq	.+14     	; 0x4274 <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    4266:	0e 94 4e 20 	call	0x409c	; 0x409c <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    426a:	81 e0       	ldi	r24, 0x01	; 1
    426c:	0e 94 0e 20 	call	0x401c	; 0x401c <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    4270:	85 e5       	ldi	r24, 0x55	; 85
    4272:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    4274:	e0 91 61 08 	lds	r30, 0x0861
    4278:	f0 91 62 08 	lds	r31, 0x0862
    427c:	80 81       	ld	r24, Z
    427e:	91 81       	ldd	r25, Z+1	; 0x01
    4280:	80 50       	subi	r24, 0x00	; 0
    4282:	91 41       	sbci	r25, 0x11	; 17
    4284:	28 f0       	brcs	.+10     	; 0x4290 <nrk_stack_check+0x40>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    4286:	0e 94 4e 20 	call	0x409c	; 0x409c <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    428a:	82 e1       	ldi	r24, 0x12	; 18
    428c:	0e 94 0e 20 	call	0x401c	; 0x401c <nrk_error_add>




#endif
}
    4290:	df 91       	pop	r29
    4292:	cf 91       	pop	r28
    4294:	08 95       	ret

00004296 <nrk_signal_create>:
int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    4296:	40 91 17 05 	lds	r20, 0x0517
    429a:	50 91 18 05 	lds	r21, 0x0518
    429e:	60 91 19 05 	lds	r22, 0x0519
    42a2:	70 91 1a 05 	lds	r23, 0x051A
    42a6:	20 e0       	ldi	r18, 0x00	; 0
    42a8:	30 e0       	ldi	r19, 0x00	; 0
    42aa:	db 01       	movw	r26, r22
    42ac:	ca 01       	movw	r24, r20
    42ae:	02 2e       	mov	r0, r18
    42b0:	04 c0       	rjmp	.+8      	; 0x42ba <nrk_signal_create+0x24>
    42b2:	b6 95       	lsr	r27
    42b4:	a7 95       	ror	r26
    42b6:	97 95       	ror	r25
    42b8:	87 95       	ror	r24
    42ba:	0a 94       	dec	r0
    42bc:	d2 f7       	brpl	.-12     	; 0x42b2 <nrk_signal_create+0x1c>
    42be:	81 70       	andi	r24, 0x01	; 1
    42c0:	90 70       	andi	r25, 0x00	; 0
    42c2:	89 2b       	or	r24, r25
    42c4:	d1 f4       	brne	.+52     	; 0x42fa <nrk_signal_create+0x64>
		{    
			_nrk_signal_list|=SIG(i);
    42c6:	81 e0       	ldi	r24, 0x01	; 1
    42c8:	90 e0       	ldi	r25, 0x00	; 0
    42ca:	a0 e0       	ldi	r26, 0x00	; 0
    42cc:	b0 e0       	ldi	r27, 0x00	; 0
    42ce:	02 2e       	mov	r0, r18
    42d0:	04 c0       	rjmp	.+8      	; 0x42da <nrk_signal_create+0x44>
    42d2:	88 0f       	add	r24, r24
    42d4:	99 1f       	adc	r25, r25
    42d6:	aa 1f       	adc	r26, r26
    42d8:	bb 1f       	adc	r27, r27
    42da:	0a 94       	dec	r0
    42dc:	d2 f7       	brpl	.-12     	; 0x42d2 <nrk_signal_create+0x3c>
    42de:	84 2b       	or	r24, r20
    42e0:	95 2b       	or	r25, r21
    42e2:	a6 2b       	or	r26, r22
    42e4:	b7 2b       	or	r27, r23
    42e6:	80 93 17 05 	sts	0x0517, r24
    42ea:	90 93 18 05 	sts	0x0518, r25
    42ee:	a0 93 19 05 	sts	0x0519, r26
    42f2:	b0 93 1a 05 	sts	0x051A, r27
			return i;
    42f6:	82 2f       	mov	r24, r18
    42f8:	08 95       	ret
    42fa:	2f 5f       	subi	r18, 0xFF	; 255
    42fc:	3f 4f       	sbci	r19, 0xFF	; 255
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    42fe:	20 32       	cpi	r18, 0x20	; 32
    4300:	31 05       	cpc	r19, r1
    4302:	99 f6       	brne	.-90     	; 0x42aa <nrk_signal_create+0x14>
    4304:	8f ef       	ldi	r24, 0xFF	; 255
		}
	}
	return NRK_ERROR;


}
    4306:	08 95       	ret

00004308 <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
    4308:	e0 91 61 08 	lds	r30, 0x0861
    430c:	f0 91 62 08 	lds	r31, 0x0862
    4310:	65 85       	ldd	r22, Z+13	; 0x0d
    4312:	76 85       	ldd	r23, Z+14	; 0x0e
        return nrk_cur_task_TCB->registered_signal_mask;
}
    4314:	87 85       	ldd	r24, Z+15	; 0x0f
    4316:	90 89       	ldd	r25, Z+16	; 0x10
    4318:	08 95       	ret

0000431a <nrk_signal_unregister>:
	return NRK_OK;
}


int8_t nrk_signal_unregister(int8_t sig_id)
{
    431a:	ef 92       	push	r14
    431c:	ff 92       	push	r15
    431e:	0f 93       	push	r16
    4320:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    4322:	21 e0       	ldi	r18, 0x01	; 1
    4324:	30 e0       	ldi	r19, 0x00	; 0
    4326:	40 e0       	ldi	r20, 0x00	; 0
    4328:	50 e0       	ldi	r21, 0x00	; 0
    432a:	04 c0       	rjmp	.+8      	; 0x4334 <nrk_signal_unregister+0x1a>
    432c:	22 0f       	add	r18, r18
    432e:	33 1f       	adc	r19, r19
    4330:	44 1f       	adc	r20, r20
    4332:	55 1f       	adc	r21, r21
    4334:	8a 95       	dec	r24
    4336:	d2 f7       	brpl	.-12     	; 0x432c <nrk_signal_unregister+0x12>

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    4338:	e0 91 61 08 	lds	r30, 0x0861
    433c:	f0 91 62 08 	lds	r31, 0x0862
    4340:	e5 84       	ldd	r14, Z+13	; 0x0d
    4342:	f6 84       	ldd	r15, Z+14	; 0x0e
    4344:	07 85       	ldd	r16, Z+15	; 0x0f
    4346:	10 89       	ldd	r17, Z+16	; 0x10
    4348:	da 01       	movw	r26, r20
    434a:	c9 01       	movw	r24, r18
    434c:	8e 21       	and	r24, r14
    434e:	9f 21       	and	r25, r15
    4350:	a0 23       	and	r26, r16
    4352:	b1 23       	and	r27, r17
    4354:	00 97       	sbiw	r24, 0x00	; 0
    4356:	a1 05       	cpc	r26, r1
    4358:	b1 05       	cpc	r27, r1
    435a:	11 f4       	brne	.+4      	; 0x4360 <nrk_signal_unregister+0x46>
    435c:	8f ef       	ldi	r24, 0xFF	; 255
    435e:	19 c0       	rjmp	.+50     	; 0x4392 <nrk_signal_unregister+0x78>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    4360:	20 95       	com	r18
    4362:	30 95       	com	r19
    4364:	40 95       	com	r20
    4366:	50 95       	com	r21
    4368:	e2 22       	and	r14, r18
    436a:	f3 22       	and	r15, r19
    436c:	04 23       	and	r16, r20
    436e:	15 23       	and	r17, r21
    4370:	e5 86       	std	Z+13, r14	; 0x0d
    4372:	f6 86       	std	Z+14, r15	; 0x0e
    4374:	07 87       	std	Z+15, r16	; 0x0f
    4376:	10 8b       	std	Z+16, r17	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    4378:	81 89       	ldd	r24, Z+17	; 0x11
    437a:	92 89       	ldd	r25, Z+18	; 0x12
    437c:	a3 89       	ldd	r26, Z+19	; 0x13
    437e:	b4 89       	ldd	r27, Z+20	; 0x14
    4380:	82 23       	and	r24, r18
    4382:	93 23       	and	r25, r19
    4384:	a4 23       	and	r26, r20
    4386:	b5 23       	and	r27, r21
    4388:	81 8b       	std	Z+17, r24	; 0x11
    438a:	92 8b       	std	Z+18, r25	; 0x12
    438c:	a3 8b       	std	Z+19, r26	; 0x13
    438e:	b4 8b       	std	Z+20, r27	; 0x14
    4390:	81 e0       	ldi	r24, 0x01	; 1
	}
	else
		return NRK_ERROR;
return NRK_OK;
}
    4392:	1f 91       	pop	r17
    4394:	0f 91       	pop	r16
    4396:	ff 90       	pop	r15
    4398:	ef 90       	pop	r14
    439a:	08 95       	ret

0000439c <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    439c:	68 2f       	mov	r22, r24
    439e:	77 27       	eor	r23, r23
    43a0:	67 fd       	sbrc	r22, 7
    43a2:	70 95       	com	r23
    43a4:	80 91 17 05 	lds	r24, 0x0517
    43a8:	90 91 18 05 	lds	r25, 0x0518
    43ac:	a0 91 19 05 	lds	r26, 0x0519
    43b0:	b0 91 1a 05 	lds	r27, 0x051A
    43b4:	06 2e       	mov	r0, r22
    43b6:	04 c0       	rjmp	.+8      	; 0x43c0 <nrk_signal_register+0x24>
    43b8:	b6 95       	lsr	r27
    43ba:	a7 95       	ror	r26
    43bc:	97 95       	ror	r25
    43be:	87 95       	ror	r24
    43c0:	0a 94       	dec	r0
    43c2:	d2 f7       	brpl	.-12     	; 0x43b8 <nrk_signal_register+0x1c>
    43c4:	81 70       	andi	r24, 0x01	; 1
    43c6:	90 70       	andi	r25, 0x00	; 0
    43c8:	89 2b       	or	r24, r25
    43ca:	11 f4       	brne	.+4      	; 0x43d0 <nrk_signal_register+0x34>
    43cc:	8f ef       	ldi	r24, 0xFF	; 255
    43ce:	08 95       	ret
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    43d0:	e0 91 61 08 	lds	r30, 0x0861
    43d4:	f0 91 62 08 	lds	r31, 0x0862
    43d8:	21 e0       	ldi	r18, 0x01	; 1
    43da:	30 e0       	ldi	r19, 0x00	; 0
    43dc:	40 e0       	ldi	r20, 0x00	; 0
    43de:	50 e0       	ldi	r21, 0x00	; 0
    43e0:	04 c0       	rjmp	.+8      	; 0x43ea <nrk_signal_register+0x4e>
    43e2:	22 0f       	add	r18, r18
    43e4:	33 1f       	adc	r19, r19
    43e6:	44 1f       	adc	r20, r20
    43e8:	55 1f       	adc	r21, r21
    43ea:	6a 95       	dec	r22
    43ec:	d2 f7       	brpl	.-12     	; 0x43e2 <nrk_signal_register+0x46>
    43ee:	85 85       	ldd	r24, Z+13	; 0x0d
    43f0:	96 85       	ldd	r25, Z+14	; 0x0e
    43f2:	a7 85       	ldd	r26, Z+15	; 0x0f
    43f4:	b0 89       	ldd	r27, Z+16	; 0x10
    43f6:	82 2b       	or	r24, r18
    43f8:	93 2b       	or	r25, r19
    43fa:	a4 2b       	or	r26, r20
    43fc:	b5 2b       	or	r27, r21
    43fe:	85 87       	std	Z+13, r24	; 0x0d
    4400:	96 87       	std	Z+14, r25	; 0x0e
    4402:	a7 87       	std	Z+15, r26	; 0x0f
    4404:	b0 8b       	std	Z+16, r27	; 0x10
    4406:	81 e0       	ldi	r24, 0x01	; 1
		return NRK_OK;
	}
            
	return NRK_ERROR;
}
    4408:	08 95       	ret

0000440a <nrk_sem_create>:
	nrk_sem_list[i].value=count;
	nrk_sem_list[i].count=count;
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
	_nrk_resource_cnt++;
	return	&nrk_sem_list[i];
}
    440a:	80 e0       	ldi	r24, 0x00	; 0
    440c:	90 e0       	ldi	r25, 0x00	; 0
    440e:	08 95       	ret

00004410 <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    4410:	8d 54       	subi	r24, 0x4D	; 77
    4412:	98 40       	sbci	r25, 0x08	; 8
    4414:	11 f0       	breq	.+4      	; 0x441a <nrk_get_resource_index+0xa>
    4416:	8f ef       	ldi	r24, 0xFF	; 255
    4418:	08 95       	ret
    441a:	80 e0       	ldi	r24, 0x00	; 0
				return id;
	return NRK_ERROR;
}
    441c:	08 95       	ret

0000441e <system_ceiling>:
	{
		nrk_sem_t* semaphoreAddr = &nrk_sem_list[index];
		if(semaphoreAddr != NULL )
		{
			uint8_t temp = nrk_sem_list[index].value;
			if( temp == 0 )
    441e:	80 91 4f 08 	lds	r24, 0x084F
    4422:	88 23       	and	r24, r24
    4424:	29 f0       	breq	.+10     	; 0x4430 <system_ceiling+0x12>
    4426:	80 e0       	ldi	r24, 0x00	; 0
    4428:	90 e0       	ldi	r25, 0x00	; 0
    442a:	a0 e0       	ldi	r26, 0x00	; 0
    442c:	b0 e0       	ldi	r27, 0x00	; 0
    442e:	07 c0       	rjmp	.+14     	; 0x443e <system_ceiling+0x20>
			{
				uint32_t resourceCeiling = nrk_sem_list[index].resource_ceiling;
    4430:	80 91 4e 08 	lds	r24, 0x084E
    4434:	99 27       	eor	r25, r25
    4436:	87 fd       	sbrc	r24, 7
    4438:	90 95       	com	r25
    443a:	a9 2f       	mov	r26, r25
    443c:	b9 2f       	mov	r27, r25
				}
			}
		}
	}

	systemCeiling = sysCeiling;
    443e:	80 93 5c 06 	sts	0x065C, r24
    4442:	90 93 5d 06 	sts	0x065D, r25
    4446:	a0 93 5e 06 	sts	0x065E, r26
    444a:	b0 93 5f 06 	sts	0x065F, r27
}
    444e:	08 95       	ret

00004450 <nrk_sem_delete>:
return NRK_OK;
}

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
    4450:	0e 94 08 22 	call	0x4410	; 0x4410 <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4454:	8f 3f       	cpi	r24, 0xFF	; 255
    4456:	11 f4       	brne	.+4      	; 0x445c <nrk_sem_delete+0xc>
    4458:	81 e0       	ldi	r24, 0x01	; 1
    445a:	03 c0       	rjmp	.+6      	; 0x4462 <nrk_sem_delete+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    445c:	81 30       	cpi	r24, 0x01	; 1
    445e:	29 f4       	brne	.+10     	; 0x446a <nrk_sem_delete+0x1a>
    4460:	82 e0       	ldi	r24, 0x02	; 2
    4462:	0e 94 db 1d 	call	0x3bb6	; 0x3bb6 <_nrk_errno_set>
    4466:	8f ef       	ldi	r24, 0xFF	; 255
    4468:	08 95       	ret

	nrk_sem_list[id].count=-1;
    446a:	99 27       	eor	r25, r25
    446c:	87 fd       	sbrc	r24, 7
    446e:	90 95       	com	r25
    4470:	fc 01       	movw	r30, r24
    4472:	ee 0f       	add	r30, r30
    4474:	ff 1f       	adc	r31, r31
    4476:	e8 0f       	add	r30, r24
    4478:	f9 1f       	adc	r31, r25
    447a:	e3 5b       	subi	r30, 0xB3	; 179
    447c:	f7 4f       	sbci	r31, 0xF7	; 247
    447e:	8f ef       	ldi	r24, 0xFF	; 255
    4480:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    4482:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    4484:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    4486:	80 91 60 08 	lds	r24, 0x0860
    448a:	81 50       	subi	r24, 0x01	; 1
    448c:	80 93 60 08 	sts	0x0860, r24
    4490:	81 e0       	ldi	r24, 0x01	; 1
return NRK_OK;
}
    4492:	08 95       	ret

00004494 <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    4494:	0e 94 08 22 	call	0x4410	; 0x4410 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    4498:	8f 3f       	cpi	r24, 0xFF	; 255
    449a:	11 f4       	brne	.+4      	; 0x44a0 <nrk_sem_query+0xc>
    449c:	81 e0       	ldi	r24, 0x01	; 1
    449e:	03 c0       	rjmp	.+6      	; 0x44a6 <nrk_sem_query+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    44a0:	81 30       	cpi	r24, 0x01	; 1
    44a2:	29 f4       	brne	.+10     	; 0x44ae <nrk_sem_query+0x1a>
    44a4:	82 e0       	ldi	r24, 0x02	; 2
    44a6:	0e 94 db 1d 	call	0x3bb6	; 0x3bb6 <_nrk_errno_set>
    44aa:	8f ef       	ldi	r24, 0xFF	; 255
    44ac:	08 95       	ret
	
	return(nrk_sem_list[id].value);
    44ae:	99 27       	eor	r25, r25
    44b0:	87 fd       	sbrc	r24, 7
    44b2:	90 95       	com	r25
    44b4:	fc 01       	movw	r30, r24
    44b6:	ee 0f       	add	r30, r30
    44b8:	ff 1f       	adc	r31, r31
    44ba:	e8 0f       	add	r30, r24
    44bc:	f9 1f       	adc	r31, r25
    44be:	e3 5b       	subi	r30, 0xB3	; 179
    44c0:	f7 4f       	sbci	r31, 0xF7	; 247
    44c2:	82 81       	ldd	r24, Z+2	; 0x02
}
    44c4:	08 95       	ret

000044c6 <nrk_sem_post>:
}



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    44c6:	1f 93       	push	r17
    44c8:	cf 93       	push	r28
    44ca:	df 93       	push	r29
	int8_t id=nrk_get_resource_index(rsrc);	
    44cc:	0e 94 08 22 	call	0x4410	; 0x4410 <nrk_get_resource_index>
    44d0:	18 2f       	mov	r17, r24
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    44d2:	8f 3f       	cpi	r24, 0xFF	; 255
    44d4:	11 f4       	brne	.+4      	; 0x44da <nrk_sem_post+0x14>
    44d6:	81 e0       	ldi	r24, 0x01	; 1
    44d8:	03 c0       	rjmp	.+6      	; 0x44e0 <nrk_sem_post+0x1a>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    44da:	81 30       	cpi	r24, 0x01	; 1
    44dc:	29 f4       	brne	.+10     	; 0x44e8 <nrk_sem_post+0x22>
    44de:	82 e0       	ldi	r24, 0x02	; 2
    44e0:	0e 94 db 1d 	call	0x3bb6	; 0x3bb6 <_nrk_errno_set>
    44e4:	8f ef       	ldi	r24, 0xFF	; 255
    44e6:	3f c0       	rjmp	.+126    	; 0x4566 <nrk_sem_post+0xa0>

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    44e8:	99 27       	eor	r25, r25
    44ea:	87 fd       	sbrc	r24, 7
    44ec:	90 95       	com	r25
    44ee:	ec 01       	movw	r28, r24
    44f0:	cc 0f       	add	r28, r28
    44f2:	dd 1f       	adc	r29, r29
    44f4:	c8 0f       	add	r28, r24
    44f6:	d9 1f       	adc	r29, r25
    44f8:	c3 5b       	subi	r28, 0xB3	; 179
    44fa:	d7 4f       	sbci	r29, 0xF7	; 247
    44fc:	9a 81       	ldd	r25, Y+2	; 0x02
    44fe:	88 81       	ld	r24, Y
    4500:	98 17       	cp	r25, r24
    4502:	84 f5       	brge	.+96     	; 0x4564 <nrk_sem_post+0x9e>
	{
		// Signal RSRC Event		
		nrk_int_disable();
    4504:	0e 94 fa 14 	call	0x29f4	; 0x29f4 <nrk_int_disable>

		nrk_sem_list[id].value++;
    4508:	8a 81       	ldd	r24, Y+2	; 0x02
    450a:	8f 5f       	subi	r24, 0xFF	; 255
    450c:	8a 83       	std	Y+2, r24	; 0x02
		nrk_cur_task_TCB->elevated_prio_flag=0;
    450e:	e0 91 61 08 	lds	r30, 0x0861
    4512:	f0 91 62 08 	lds	r31, 0x0862
    4516:	14 82       	std	Z+4, r1	; 0x04
    4518:	e8 ea       	ldi	r30, 0xA8	; 168
    451a:	f7 e0       	ldi	r31, 0x07	; 7

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    451c:	21 2f       	mov	r18, r17
    451e:	33 27       	eor	r19, r19
    4520:	27 fd       	sbrc	r18, 7
    4522:	30 95       	com	r19
    4524:	43 2f       	mov	r20, r19
    4526:	53 2f       	mov	r21, r19
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4528:	63 e0       	ldi	r22, 0x03	; 3

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    452a:	80 81       	ld	r24, Z
    452c:	82 30       	cpi	r24, 0x02	; 2
    452e:	89 f4       	brne	.+34     	; 0x4552 <nrk_sem_post+0x8c>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    4530:	82 85       	ldd	r24, Z+10	; 0x0a
    4532:	93 85       	ldd	r25, Z+11	; 0x0b
    4534:	a4 85       	ldd	r26, Z+12	; 0x0c
    4536:	b5 85       	ldd	r27, Z+13	; 0x0d
    4538:	82 17       	cp	r24, r18
    453a:	93 07       	cpc	r25, r19
    453c:	a4 07       	cpc	r26, r20
    453e:	b5 07       	cpc	r27, r21
    4540:	41 f4       	brne	.+16     	; 0x4552 <nrk_sem_post+0x8c>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    4542:	62 83       	std	Z+2, r22	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    4544:	10 8a       	std	Z+16, r1	; 0x10
    4546:	17 86       	std	Z+15, r1	; 0x0f
					nrk_task_TCB[task_ID].event_suspend=0;
    4548:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    454a:	12 86       	std	Z+10, r1	; 0x0a
    454c:	13 86       	std	Z+11, r1	; 0x0b
    454e:	14 86       	std	Z+12, r1	; 0x0c
    4550:	15 86       	std	Z+13, r1	; 0x0d
    4552:	b2 96       	adiw	r30, 0x22	; 34
		nrk_int_disable();

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    4554:	88 e0       	ldi	r24, 0x08	; 8
    4556:	e2 35       	cpi	r30, 0x52	; 82
    4558:	f8 07       	cpc	r31, r24
    455a:	39 f7       	brne	.-50     	; 0x452a <nrk_sem_post+0x64>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		system_ceiling();
    455c:	0e 94 0f 22 	call	0x441e	; 0x441e <system_ceiling>
		nrk_int_enable();
    4560:	0e 94 fc 14 	call	0x29f8	; 0x29f8 <nrk_int_enable>
    4564:	81 e0       	ldi	r24, 0x01	; 1
	}

return NRK_OK;
}
    4566:	df 91       	pop	r29
    4568:	cf 91       	pop	r28
    456a:	1f 91       	pop	r17
    456c:	08 95       	ret

0000456e <nrk_event_signal>:
            
	return NRK_ERROR;
}

int8_t nrk_event_signal(int8_t sig_id)
{
    456e:	df 92       	push	r13
    4570:	ef 92       	push	r14
    4572:	ff 92       	push	r15
    4574:	0f 93       	push	r16
    4576:	1f 93       	push	r17

	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    4578:	51 e0       	ldi	r21, 0x01	; 1
    457a:	e5 2e       	mov	r14, r21
    457c:	f1 2c       	mov	r15, r1
    457e:	01 2d       	mov	r16, r1
    4580:	11 2d       	mov	r17, r1
    4582:	04 c0       	rjmp	.+8      	; 0x458c <nrk_event_signal+0x1e>
    4584:	ee 0c       	add	r14, r14
    4586:	ff 1c       	adc	r15, r15
    4588:	00 1f       	adc	r16, r16
    458a:	11 1f       	adc	r17, r17
    458c:	8a 95       	dec	r24
    458e:	d2 f7       	brpl	.-12     	; 0x4584 <nrk_event_signal+0x16>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    4590:	80 91 17 05 	lds	r24, 0x0517
    4594:	90 91 18 05 	lds	r25, 0x0518
    4598:	a0 91 19 05 	lds	r26, 0x0519
    459c:	b0 91 1a 05 	lds	r27, 0x051A
    45a0:	8e 21       	and	r24, r14
    45a2:	9f 21       	and	r25, r15
    45a4:	a0 23       	and	r26, r16
    45a6:	b1 23       	and	r27, r17
    45a8:	00 97       	sbiw	r24, 0x00	; 0
    45aa:	a1 05       	cpc	r26, r1
    45ac:	b1 05       	cpc	r27, r1
    45ae:	11 f4       	brne	.+4      	; 0x45b4 <nrk_event_signal+0x46>
    45b0:	81 e0       	ldi	r24, 0x01	; 1
    45b2:	41 c0       	rjmp	.+130    	; 0x4636 <nrk_event_signal+0xc8>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    45b4:	0e 94 fa 14 	call	0x29f4	; 0x29f4 <nrk_int_disable>
    45b8:	e8 ea       	ldi	r30, 0xA8	; 168
    45ba:	f7 e0       	ldi	r31, 0x07	; 7
    45bc:	dd 24       	eor	r13, r13
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    45be:	23 e0       	ldi	r18, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    45c0:	80 81       	ld	r24, Z
    45c2:	81 30       	cpi	r24, 0x01	; 1
    45c4:	b1 f4       	brne	.+44     	; 0x45f2 <nrk_event_signal+0x84>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    45c6:	82 85       	ldd	r24, Z+10	; 0x0a
    45c8:	93 85       	ldd	r25, Z+11	; 0x0b
    45ca:	a4 85       	ldd	r26, Z+12	; 0x0c
    45cc:	b5 85       	ldd	r27, Z+13	; 0x0d
    45ce:	8e 21       	and	r24, r14
    45d0:	9f 21       	and	r25, r15
    45d2:	a0 23       	and	r26, r16
    45d4:	b1 23       	and	r27, r17
    45d6:	00 97       	sbiw	r24, 0x00	; 0
    45d8:	a1 05       	cpc	r26, r1
    45da:	b1 05       	cpc	r27, r1
    45dc:	51 f0       	breq	.+20     	; 0x45f2 <nrk_event_signal+0x84>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    45de:	22 83       	std	Z+2, r18	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    45e0:	10 8a       	std	Z+16, r1	; 0x10
    45e2:	17 86       	std	Z+15, r1	; 0x0f
					nrk_task_TCB[task_ID].event_suspend=0;
    45e4:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    45e6:	e2 86       	std	Z+10, r14	; 0x0a
    45e8:	f3 86       	std	Z+11, r15	; 0x0b
    45ea:	04 87       	std	Z+12, r16	; 0x0c
    45ec:	15 87       	std	Z+13, r17	; 0x0d
    45ee:	dd 24       	eor	r13, r13
    45f0:	d3 94       	inc	r13
					event_occured=1;
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    45f2:	80 81       	ld	r24, Z
    45f4:	82 30       	cpi	r24, 0x02	; 2
    45f6:	99 f4       	brne	.+38     	; 0x461e <nrk_event_signal+0xb0>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    45f8:	82 85       	ldd	r24, Z+10	; 0x0a
    45fa:	93 85       	ldd	r25, Z+11	; 0x0b
    45fc:	a4 85       	ldd	r26, Z+12	; 0x0c
    45fe:	b5 85       	ldd	r27, Z+13	; 0x0d
    4600:	8e 15       	cp	r24, r14
    4602:	9f 05       	cpc	r25, r15
    4604:	a0 07       	cpc	r26, r16
    4606:	b1 07       	cpc	r27, r17
    4608:	51 f4       	brne	.+20     	; 0x461e <nrk_event_signal+0xb0>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    460a:	22 83       	std	Z+2, r18	; 0x02
					nrk_task_TCB[task_ID].next_wakeup=0;
    460c:	10 8a       	std	Z+16, r1	; 0x10
    460e:	17 86       	std	Z+15, r1	; 0x0f
					nrk_task_TCB[task_ID].event_suspend=0;
    4610:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    4612:	12 86       	std	Z+10, r1	; 0x0a
    4614:	13 86       	std	Z+11, r1	; 0x0b
    4616:	14 86       	std	Z+12, r1	; 0x0c
    4618:	15 86       	std	Z+13, r1	; 0x0d
    461a:	dd 24       	eor	r13, r13
    461c:	d3 94       	inc	r13
    461e:	b2 96       	adiw	r30, 0x22	; 34
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    4620:	88 e0       	ldi	r24, 0x08	; 8
    4622:	e2 35       	cpi	r30, 0x52	; 82
    4624:	f8 07       	cpc	r31, r24
    4626:	61 f6       	brne	.-104    	; 0x45c0 <nrk_event_signal+0x52>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    4628:	0e 94 fc 14 	call	0x29f8	; 0x29f8 <nrk_int_enable>
	if(event_occured)
    462c:	dd 20       	and	r13, r13
    462e:	11 f0       	breq	.+4      	; 0x4634 <nrk_event_signal+0xc6>
    4630:	81 e0       	ldi	r24, 0x01	; 1
    4632:	04 c0       	rjmp	.+8      	; 0x463c <nrk_event_signal+0xce>
	{
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    4634:	82 e0       	ldi	r24, 0x02	; 2
    4636:	0e 94 db 1d 	call	0x3bb6	; 0x3bb6 <_nrk_errno_set>
    463a:	8f ef       	ldi	r24, 0xFF	; 255
	return NRK_ERROR;
}
    463c:	1f 91       	pop	r17
    463e:	0f 91       	pop	r16
    4640:	ff 90       	pop	r15
    4642:	ef 90       	pop	r14
    4644:	df 90       	pop	r13
    4646:	08 95       	ret

00004648 <nrk_signal_delete>:
        return nrk_cur_task_TCB->registered_signal_mask;
}

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    4648:	ef 92       	push	r14
    464a:	ff 92       	push	r15
    464c:	0f 93       	push	r16
    464e:	1f 93       	push	r17
    4650:	cf 93       	push	r28
    4652:	df 93       	push	r29
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    4654:	c8 2f       	mov	r28, r24
    4656:	dd 27       	eor	r29, r29
    4658:	c7 fd       	sbrc	r28, 7
    465a:	d0 95       	com	r29
    465c:	61 e0       	ldi	r22, 0x01	; 1
    465e:	e6 2e       	mov	r14, r22
    4660:	f1 2c       	mov	r15, r1
    4662:	01 2d       	mov	r16, r1
    4664:	11 2d       	mov	r17, r1
    4666:	0c 2e       	mov	r0, r28
    4668:	04 c0       	rjmp	.+8      	; 0x4672 <nrk_signal_delete+0x2a>
    466a:	ee 0c       	add	r14, r14
    466c:	ff 1c       	adc	r15, r15
    466e:	00 1f       	adc	r16, r16
    4670:	11 1f       	adc	r17, r17
    4672:	0a 94       	dec	r0
    4674:	d2 f7       	brpl	.-12     	; 0x466a <nrk_signal_delete+0x22>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    4676:	80 91 17 05 	lds	r24, 0x0517
    467a:	90 91 18 05 	lds	r25, 0x0518
    467e:	a0 91 19 05 	lds	r26, 0x0519
    4682:	b0 91 1a 05 	lds	r27, 0x051A
    4686:	8e 21       	and	r24, r14
    4688:	9f 21       	and	r25, r15
    468a:	a0 23       	and	r26, r16
    468c:	b1 23       	and	r27, r17
    468e:	00 97       	sbiw	r24, 0x00	; 0
    4690:	a1 05       	cpc	r26, r1
    4692:	b1 05       	cpc	r27, r1
    4694:	11 f4       	brne	.+4      	; 0x469a <nrk_signal_delete+0x52>
    4696:	8f ef       	ldi	r24, 0xFF	; 255
    4698:	5c c0       	rjmp	.+184    	; 0x4752 <nrk_signal_delete+0x10a>

	nrk_int_disable();
    469a:	0e 94 fa 14 	call	0x29f4	; 0x29f4 <nrk_int_disable>
    469e:	e8 ea       	ldi	r30, 0xA8	; 168
    46a0:	f7 e0       	ldi	r31, 0x07	; 7
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    46a2:	a8 01       	movw	r20, r16
    46a4:	97 01       	movw	r18, r14
    46a6:	20 95       	com	r18
    46a8:	30 95       	com	r19
    46aa:	40 95       	com	r20
    46ac:	50 95       	com	r21
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    46ae:	63 e0       	ldi	r22, 0x03	; 3

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    46b0:	81 81       	ldd	r24, Z+1	; 0x01
    46b2:	8f 3f       	cpi	r24, 0xFF	; 255
    46b4:	39 f1       	breq	.+78     	; 0x4704 <nrk_signal_delete+0xbc>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    46b6:	86 81       	ldd	r24, Z+6	; 0x06
    46b8:	97 81       	ldd	r25, Z+7	; 0x07
    46ba:	a0 85       	ldd	r26, Z+8	; 0x08
    46bc:	b1 85       	ldd	r27, Z+9	; 0x09
    46be:	8e 15       	cp	r24, r14
    46c0:	9f 05       	cpc	r25, r15
    46c2:	a0 07       	cpc	r26, r16
    46c4:	b1 07       	cpc	r27, r17
    46c6:	31 f4       	brne	.+12     	; 0x46d4 <nrk_signal_delete+0x8c>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    46c8:	12 86       	std	Z+10, r1	; 0x0a
    46ca:	13 86       	std	Z+11, r1	; 0x0b
    46cc:	14 86       	std	Z+12, r1	; 0x0c
    46ce:	15 86       	std	Z+13, r1	; 0x0d
			nrk_task_TCB[task_ID].event_suspend=0;
    46d0:	10 82       	st	Z, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    46d2:	62 83       	std	Z+2, r22	; 0x02
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    46d4:	86 81       	ldd	r24, Z+6	; 0x06
    46d6:	97 81       	ldd	r25, Z+7	; 0x07
    46d8:	a0 85       	ldd	r26, Z+8	; 0x08
    46da:	b1 85       	ldd	r27, Z+9	; 0x09
    46dc:	82 23       	and	r24, r18
    46de:	93 23       	and	r25, r19
    46e0:	a4 23       	and	r26, r20
    46e2:	b5 23       	and	r27, r21
    46e4:	86 83       	std	Z+6, r24	; 0x06
    46e6:	97 83       	std	Z+7, r25	; 0x07
    46e8:	a0 87       	std	Z+8, r26	; 0x08
    46ea:	b1 87       	std	Z+9, r27	; 0x09
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    46ec:	82 85       	ldd	r24, Z+10	; 0x0a
    46ee:	93 85       	ldd	r25, Z+11	; 0x0b
    46f0:	a4 85       	ldd	r26, Z+12	; 0x0c
    46f2:	b5 85       	ldd	r27, Z+13	; 0x0d
    46f4:	82 23       	and	r24, r18
    46f6:	93 23       	and	r25, r19
    46f8:	a4 23       	and	r26, r20
    46fa:	b5 23       	and	r27, r21
    46fc:	82 87       	std	Z+10, r24	; 0x0a
    46fe:	93 87       	std	Z+11, r25	; 0x0b
    4700:	a4 87       	std	Z+12, r26	; 0x0c
    4702:	b5 87       	std	Z+13, r27	; 0x0d
    4704:	b2 96       	adiw	r30, 0x22	; 34
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    4706:	88 e0       	ldi	r24, 0x08	; 8
    4708:	e2 35       	cpi	r30, 0x52	; 82
    470a:	f8 07       	cpc	r31, r24
    470c:	89 f6       	brne	.-94     	; 0x46b0 <nrk_signal_delete+0x68>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    470e:	2e ef       	ldi	r18, 0xFE	; 254
    4710:	3f ef       	ldi	r19, 0xFF	; 255
    4712:	4f ef       	ldi	r20, 0xFF	; 255
    4714:	5f ef       	ldi	r21, 0xFF	; 255
    4716:	04 c0       	rjmp	.+8      	; 0x4720 <nrk_signal_delete+0xd8>
    4718:	22 0f       	add	r18, r18
    471a:	33 1f       	adc	r19, r19
    471c:	44 1f       	adc	r20, r20
    471e:	55 1f       	adc	r21, r21
    4720:	ca 95       	dec	r28
    4722:	d2 f7       	brpl	.-12     	; 0x4718 <nrk_signal_delete+0xd0>
    4724:	80 91 17 05 	lds	r24, 0x0517
    4728:	90 91 18 05 	lds	r25, 0x0518
    472c:	a0 91 19 05 	lds	r26, 0x0519
    4730:	b0 91 1a 05 	lds	r27, 0x051A
    4734:	82 23       	and	r24, r18
    4736:	93 23       	and	r25, r19
    4738:	a4 23       	and	r26, r20
    473a:	b5 23       	and	r27, r21
    473c:	80 93 17 05 	sts	0x0517, r24
    4740:	90 93 18 05 	sts	0x0518, r25
    4744:	a0 93 19 05 	sts	0x0519, r26
    4748:	b0 93 1a 05 	sts	0x051A, r27
	nrk_int_enable();
    474c:	0e 94 fc 14 	call	0x29f8	; 0x29f8 <nrk_int_enable>
    4750:	81 e0       	ldi	r24, 0x01	; 1

	return NRK_OK;
}
    4752:	df 91       	pop	r29
    4754:	cf 91       	pop	r28
    4756:	1f 91       	pop	r17
    4758:	0f 91       	pop	r16
    475a:	ff 90       	pop	r15
    475c:	ef 90       	pop	r14
    475e:	08 95       	ret

00004760 <nrk_sem_pend>:
}



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    4760:	1f 93       	push	r17
    4762:	cf 93       	push	r28
    4764:	df 93       	push	r29
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    4766:	0e 94 08 22 	call	0x4410	; 0x4410 <nrk_get_resource_index>
    476a:	18 2f       	mov	r17, r24
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    476c:	8f 3f       	cpi	r24, 0xFF	; 255
    476e:	11 f4       	brne	.+4      	; 0x4774 <nrk_sem_pend+0x14>
    4770:	81 e0       	ldi	r24, 0x01	; 1
    4772:	03 c0       	rjmp	.+6      	; 0x477a <nrk_sem_pend+0x1a>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    4774:	81 30       	cpi	r24, 0x01	; 1
    4776:	29 f4       	brne	.+10     	; 0x4782 <nrk_sem_pend+0x22>
    4778:	82 e0       	ldi	r24, 0x02	; 2
    477a:	0e 94 db 1d 	call	0x3bb6	; 0x3bb6 <_nrk_errno_set>
    477e:	8f ef       	ldi	r24, 0xFF	; 255
    4780:	41 c0       	rjmp	.+130    	; 0x4804 <nrk_sem_pend+0xa4>
	
	nrk_int_disable();
    4782:	0e 94 fa 14 	call	0x29f4	; 0x29f4 <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    4786:	c1 2f       	mov	r28, r17
    4788:	dd 27       	eor	r29, r29
    478a:	c7 fd       	sbrc	r28, 7
    478c:	d0 95       	com	r29
    478e:	fe 01       	movw	r30, r28
    4790:	ee 0f       	add	r30, r30
    4792:	ff 1f       	adc	r31, r31
    4794:	ec 0f       	add	r30, r28
    4796:	fd 1f       	adc	r31, r29
    4798:	e3 5b       	subi	r30, 0xB3	; 179
    479a:	f7 4f       	sbci	r31, 0xF7	; 247
    479c:	82 81       	ldd	r24, Z+2	; 0x02
    479e:	88 23       	and	r24, r24
    47a0:	b9 f4       	brne	.+46     	; 0x47d0 <nrk_sem_pend+0x70>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    47a2:	e0 91 61 08 	lds	r30, 0x0861
    47a6:	f0 91 62 08 	lds	r31, 0x0862
    47aa:	87 81       	ldd	r24, Z+7	; 0x07
    47ac:	82 60       	ori	r24, 0x02	; 2
    47ae:	87 83       	std	Z+7, r24	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    47b0:	81 2f       	mov	r24, r17
    47b2:	99 27       	eor	r25, r25
    47b4:	87 fd       	sbrc	r24, 7
    47b6:	90 95       	com	r25
    47b8:	a9 2f       	mov	r26, r25
    47ba:	b9 2f       	mov	r27, r25
    47bc:	81 8b       	std	Z+17, r24	; 0x11
    47be:	92 8b       	std	Z+18, r25	; 0x12
    47c0:	a3 8b       	std	Z+19, r26	; 0x13
    47c2:	b4 8b       	std	Z+20, r27	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    47c4:	0e 94 fc 14 	call	0x29f8	; 0x29f8 <nrk_int_enable>
		nrk_wait_until_ticks(0);
    47c8:	80 e0       	ldi	r24, 0x00	; 0
    47ca:	90 e0       	ldi	r25, 0x00	; 0
    47cc:	0e 94 c9 25 	call	0x4b92	; 0x4b92 <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    47d0:	fe 01       	movw	r30, r28
    47d2:	ee 0f       	add	r30, r30
    47d4:	ff 1f       	adc	r31, r31
    47d6:	ec 0f       	add	r30, r28
    47d8:	fd 1f       	adc	r31, r29
    47da:	e3 5b       	subi	r30, 0xB3	; 179
    47dc:	f7 4f       	sbci	r31, 0xF7	; 247
    47de:	82 81       	ldd	r24, Z+2	; 0x02
    47e0:	81 50       	subi	r24, 0x01	; 1
    47e2:	82 83       	std	Z+2, r24	; 0x02
	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    47e4:	a0 91 61 08 	lds	r26, 0x0861
    47e8:	b0 91 62 08 	lds	r27, 0x0862
    47ec:	81 81       	ldd	r24, Z+1	; 0x01
    47ee:	1b 96       	adiw	r26, 0x0b	; 11
    47f0:	8c 93       	st	X, r24
    47f2:	1b 97       	sbiw	r26, 0x0b	; 11
	nrk_cur_task_TCB->elevated_prio_flag=1;
    47f4:	81 e0       	ldi	r24, 0x01	; 1
    47f6:	14 96       	adiw	r26, 0x04	; 4
    47f8:	8c 93       	st	X, r24
	nrk_int_enable();
    47fa:	0e 94 fc 14 	call	0x29f8	; 0x29f8 <nrk_int_enable>
	system_ceiling();
    47fe:	0e 94 0f 22 	call	0x441e	; 0x441e <system_ceiling>
    4802:	81 e0       	ldi	r24, 0x01	; 1
	return NRK_OK;
}
    4804:	df 91       	pop	r29
    4806:	cf 91       	pop	r28
    4808:	1f 91       	pop	r17
    480a:	08 95       	ret

0000480c <nrk_event_wait>:
	return NRK_ERROR;
}


uint32_t nrk_event_wait(uint32_t event_mask)
{
    480c:	9b 01       	movw	r18, r22
    480e:	ac 01       	movw	r20, r24

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    4810:	e0 91 61 08 	lds	r30, 0x0861
    4814:	f0 91 62 08 	lds	r31, 0x0862
    4818:	85 85       	ldd	r24, Z+13	; 0x0d
    481a:	96 85       	ldd	r25, Z+14	; 0x0e
    481c:	a7 85       	ldd	r26, Z+15	; 0x0f
    481e:	b0 89       	ldd	r27, Z+16	; 0x10
    4820:	82 23       	and	r24, r18
    4822:	93 23       	and	r25, r19
    4824:	a4 23       	and	r26, r20
    4826:	b5 23       	and	r27, r21
    4828:	00 97       	sbiw	r24, 0x00	; 0
    482a:	a1 05       	cpc	r26, r1
    482c:	b1 05       	cpc	r27, r1
    482e:	29 f4       	brne	.+10     	; 0x483a <nrk_event_wait+0x2e>
    4830:	20 e0       	ldi	r18, 0x00	; 0
    4832:	30 e0       	ldi	r19, 0x00	; 0
    4834:	40 e0       	ldi	r20, 0x00	; 0
    4836:	50 e0       	ldi	r21, 0x00	; 0
    4838:	23 c0       	rjmp	.+70     	; 0x4880 <nrk_event_wait+0x74>
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    483a:	21 8b       	std	Z+17, r18	; 0x11
    483c:	32 8b       	std	Z+18, r19	; 0x12
    483e:	43 8b       	std	Z+19, r20	; 0x13
    4840:	54 8b       	std	Z+20, r21	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    4842:	81 e0       	ldi	r24, 0x01	; 1
    4844:	87 83       	std	Z+7, r24	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    4846:	00 90 51 08 	lds	r0, 0x0851
    484a:	04 c0       	rjmp	.+8      	; 0x4854 <nrk_event_wait+0x48>
    484c:	56 95       	lsr	r21
    484e:	47 95       	ror	r20
    4850:	37 95       	ror	r19
    4852:	27 95       	ror	r18
    4854:	0a 94       	dec	r0
    4856:	d2 f7       	brpl	.-12     	; 0x484c <nrk_event_wait+0x40>
    4858:	c9 01       	movw	r24, r18
    485a:	81 70       	andi	r24, 0x01	; 1
    485c:	90 70       	andi	r25, 0x00	; 0
    485e:	89 2b       	or	r24, r25
    4860:	19 f0       	breq	.+6      	; 0x4868 <nrk_event_wait+0x5c>
		nrk_wait_until_nw();
    4862:	0e 94 6d 25 	call	0x4ada	; 0x4ada <nrk_wait_until_nw>
    4866:	04 c0       	rjmp	.+8      	; 0x4870 <nrk_event_wait+0x64>
	else
		nrk_wait_until_ticks(0);
    4868:	80 e0       	ldi	r24, 0x00	; 0
    486a:	90 e0       	ldi	r25, 0x00	; 0
    486c:	0e 94 c9 25 	call	0x4b92	; 0x4b92 <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    4870:	e0 91 61 08 	lds	r30, 0x0861
    4874:	f0 91 62 08 	lds	r31, 0x0862
    4878:	21 89       	ldd	r18, Z+17	; 0x11
    487a:	32 89       	ldd	r19, Z+18	; 0x12
    487c:	43 89       	ldd	r20, Z+19	; 0x13
    487e:	54 89       	ldd	r21, Z+20	; 0x14
}
    4880:	b9 01       	movw	r22, r18
    4882:	ca 01       	movw	r24, r20
    4884:	08 95       	ret

00004886 <nrk_get_high_ready_task_ID>:
//#define TIME_PAD  2

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
    4886:	e0 91 56 08 	lds	r30, 0x0856
    488a:	f0 91 57 08 	lds	r31, 0x0857
    return (_head_node->task_ID);
}
    488e:	80 81       	ld	r24, Z
    4890:	08 95       	ret

00004892 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    4892:	e0 91 56 08 	lds	r30, 0x0856
    4896:	f0 91 57 08 	lds	r31, 0x0857
    489a:	03 c0       	rjmp	.+6      	; 0x48a2 <nrk_print_readyQ+0x10>
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    489c:	03 80       	ldd	r0, Z+3	; 0x03
    489e:	f4 81       	ldd	r31, Z+4	; 0x04
    48a0:	e0 2d       	mov	r30, r0
void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    48a2:	30 97       	sbiw	r30, 0x00	; 0
    48a4:	d9 f7       	brne	.-10     	; 0x489c <nrk_print_readyQ+0xa>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    }
    //nrk_kprintf (PSTR ("\n\r"));
}
    48a6:	08 95       	ret

000048a8 <nrk_rem_from_readyQ>:

}


void nrk_rem_from_readyQ (int8_t task_ID)
{
    48a8:	cf 93       	push	r28
    48aa:	df 93       	push	r29
       }
     */

//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

    if (_head_node == NULL)
    48ac:	a0 91 56 08 	lds	r26, 0x0856
    48b0:	b0 91 57 08 	lds	r27, 0x0857
    48b4:	10 97       	sbiw	r26, 0x00	; 0
    48b6:	09 f4       	brne	.+2      	; 0x48ba <nrk_rem_from_readyQ+0x12>
    48b8:	53 c0       	rjmp	.+166    	; 0x4960 <nrk_rem_from_readyQ+0xb8>
        return;

    CurNode = _head_node;

    if (_head_node->task_ID == task_ID)
    48ba:	28 2f       	mov	r18, r24
    48bc:	33 27       	eor	r19, r19
    48be:	27 fd       	sbrc	r18, 7
    48c0:	30 95       	com	r19
    48c2:	8c 91       	ld	r24, X
    48c4:	90 e0       	ldi	r25, 0x00	; 0
    48c6:	82 17       	cp	r24, r18
    48c8:	93 07       	cpc	r25, r19
    48ca:	79 f4       	brne	.+30     	; 0x48ea <nrk_rem_from_readyQ+0x42>
    {
        //REmove from start
        _head_node = _head_node->Next;
    48cc:	13 96       	adiw	r26, 0x03	; 3
    48ce:	ed 91       	ld	r30, X+
    48d0:	fc 91       	ld	r31, X
    48d2:	14 97       	sbiw	r26, 0x04	; 4
    48d4:	f0 93 57 08 	sts	0x0857, r31
    48d8:	e0 93 56 08 	sts	0x0856, r30
        _head_node->Prev = NULL;
    48dc:	12 82       	std	Z+2, r1	; 0x02
    48de:	11 82       	std	Z+1, r1	; 0x01
    48e0:	12 c0       	rjmp	.+36     	; 0x4906 <nrk_rem_from_readyQ+0x5e>
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
            CurNode = CurNode->Next;
    48e2:	da 01       	movw	r26, r20
        _head_node = _head_node->Next;
        _head_node->Prev = NULL;
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    48e4:	41 15       	cp	r20, r1
    48e6:	51 05       	cpc	r21, r1
    48e8:	d9 f1       	breq	.+118    	; 0x4960 <nrk_rem_from_readyQ+0xb8>
    48ea:	8c 91       	ld	r24, X
    48ec:	90 e0       	ldi	r25, 0x00	; 0
    48ee:	13 96       	adiw	r26, 0x03	; 3
    48f0:	4c 91       	ld	r20, X
    48f2:	13 97       	sbiw	r26, 0x03	; 3
    48f4:	14 96       	adiw	r26, 0x04	; 4
    48f6:	5c 91       	ld	r21, X
    48f8:	14 97       	sbiw	r26, 0x04	; 4
    48fa:	82 17       	cp	r24, r18
    48fc:	93 07       	cpc	r25, r19
    48fe:	89 f7       	brne	.-30     	; 0x48e2 <nrk_rem_from_readyQ+0x3a>
    4900:	22 c0       	rjmp	.+68     	; 0x4946 <nrk_rem_from_readyQ+0x9e>
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
        if (CurNode->Next != NULL)
            (CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    4902:	fa 83       	std	Y+2, r31	; 0x02
    4904:	e9 83       	std	Y+1, r30	; 0x01
    }



    // Add to free list
    if (_free_node == NULL)
    4906:	e0 91 9f 07 	lds	r30, 0x079F
    490a:	f0 91 a0 07 	lds	r31, 0x07A0
    490e:	30 97       	sbiw	r30, 0x00	; 0
    4910:	49 f4       	brne	.+18     	; 0x4924 <nrk_rem_from_readyQ+0x7c>
    {
        _free_node = CurNode;
    4912:	b0 93 a0 07 	sts	0x07A0, r27
    4916:	a0 93 9f 07 	sts	0x079F, r26
        _free_node->Next = NULL;
    491a:	14 96       	adiw	r26, 0x04	; 4
    491c:	1c 92       	st	X, r1
    491e:	1e 92       	st	-X, r1
    4920:	13 97       	sbiw	r26, 0x03	; 3
    4922:	0a c0       	rjmp	.+20     	; 0x4938 <nrk_rem_from_readyQ+0x90>
    }
    else
    {
        CurNode->Next = _free_node;
    4924:	14 96       	adiw	r26, 0x04	; 4
    4926:	fc 93       	st	X, r31
    4928:	ee 93       	st	-X, r30
    492a:	13 97       	sbiw	r26, 0x03	; 3
        _free_node->Prev = CurNode;
    492c:	b2 83       	std	Z+2, r27	; 0x02
    492e:	a1 83       	std	Z+1, r26	; 0x01
        _free_node = CurNode;
    4930:	b0 93 a0 07 	sts	0x07A0, r27
    4934:	a0 93 9f 07 	sts	0x079F, r26
    }
    _free_node->Prev = NULL;
    4938:	e0 91 9f 07 	lds	r30, 0x079F
    493c:	f0 91 a0 07 	lds	r31, 0x07A0
    4940:	12 82       	std	Z+2, r1	; 0x02
    4942:	11 82       	std	Z+1, r1	; 0x01
    4944:	0d c0       	rjmp	.+26     	; 0x4960 <nrk_rem_from_readyQ+0xb8>
            CurNode = CurNode->Next;
        if (CurNode == NULL)
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    4946:	11 96       	adiw	r26, 0x01	; 1
    4948:	ed 91       	ld	r30, X+
    494a:	fc 91       	ld	r31, X
    494c:	12 97       	sbiw	r26, 0x02	; 2
    494e:	43 83       	std	Z+3, r20	; 0x03
    4950:	54 83       	std	Z+4, r21	; 0x04
        if (CurNode->Next != NULL)
    4952:	13 96       	adiw	r26, 0x03	; 3
    4954:	cd 91       	ld	r28, X+
    4956:	dc 91       	ld	r29, X
    4958:	14 97       	sbiw	r26, 0x04	; 4
    495a:	20 97       	sbiw	r28, 0x00	; 0
    495c:	91 f6       	brne	.-92     	; 0x4902 <nrk_rem_from_readyQ+0x5a>
    495e:	d3 cf       	rjmp	.-90     	; 0x4906 <nrk_rem_from_readyQ+0x5e>
        CurNode->Next = _free_node;
        _free_node->Prev = CurNode;
        _free_node = CurNode;
    }
    _free_node->Prev = NULL;
}
    4960:	df 91       	pop	r29
    4962:	cf 91       	pop	r28
    4964:	08 95       	ret

00004966 <nrk_get_pid>:
    return NRK_OK;
}


uint8_t nrk_get_pid ()
{
    4966:	e0 91 61 08 	lds	r30, 0x0861
    496a:	f0 91 62 08 	lds	r31, 0x0862
    return nrk_cur_task_TCB->task_ID;
}
    496e:	80 85       	ldd	r24, Z+8	; 0x08
    4970:	08 95       	ret

00004972 <_nrk_wait_for_scheduler>:
{

    //TIMSK = BM (OCIE1A);
    do
    {
        nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    4972:	0e 94 1a 31 	call	0x6234	; 0x6234 <nrk_idle>
    }
    while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    4976:	e0 91 61 08 	lds	r30, 0x0861
    497a:	f0 91 62 08 	lds	r31, 0x0862
    497e:	85 81       	ldd	r24, Z+5	; 0x05
    4980:	88 23       	and	r24, r24
    4982:	b9 f7       	brne	.-18     	; 0x4972 <_nrk_wait_for_scheduler>

    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    4984:	08 95       	ret

00004986 <nrk_wait>:
    return NRK_OK;
}


int8_t nrk_wait (nrk_time_t t)
{
    4986:	ff 92       	push	r15
    4988:	0f 93       	push	r16
    498a:	1f 93       	push	r17
    498c:	df 93       	push	r29
    498e:	cf 93       	push	r28
    4990:	cd b7       	in	r28, 0x3d	; 61
    4992:	de b7       	in	r29, 0x3e	; 62
    4994:	28 97       	sbiw	r28, 0x08	; 8
    4996:	0f b6       	in	r0, 0x3f	; 63
    4998:	f8 94       	cli
    499a:	de bf       	out	0x3e, r29	; 62
    499c:	0f be       	out	0x3f, r0	; 63
    499e:	cd bf       	out	0x3d, r28	; 61
    49a0:	29 83       	std	Y+1, r18	; 0x01
    49a2:	3a 83       	std	Y+2, r19	; 0x02
    49a4:	4b 83       	std	Y+3, r20	; 0x03
    49a6:	5c 83       	std	Y+4, r21	; 0x04
    49a8:	6d 83       	std	Y+5, r22	; 0x05
    49aa:	7e 83       	std	Y+6, r23	; 0x06
    49ac:	8f 83       	std	Y+7, r24	; 0x07
    49ae:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;

    nrk_stack_check ();
    49b0:	0e 94 28 21 	call	0x4250	; 0x4250 <nrk_stack_check>

    nrk_int_disable ();
    49b4:	0e 94 fa 14 	call	0x29f4	; 0x29f4 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    49b8:	e0 91 61 08 	lds	r30, 0x0861
    49bc:	f0 91 62 08 	lds	r31, 0x0862
    49c0:	81 e0       	ldi	r24, 0x01	; 1
    49c2:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = 1;
    49c4:	81 e0       	ldi	r24, 0x01	; 1
    49c6:	90 e0       	ldi	r25, 0x00	; 0
    49c8:	91 a3       	std	Z+33, r25	; 0x21
    49ca:	80 a3       	std	Z+32, r24	; 0x20
    timer = _nrk_os_timer_get ();
    49cc:	0e 94 ae 2f 	call	0x5f5c	; 0x5f5c <_nrk_os_timer_get>
    49d0:	f8 2e       	mov	r15, r24

//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

    nw = _nrk_time_to_ticks (&t);
    49d2:	ce 01       	movw	r24, r28
    49d4:	01 96       	adiw	r24, 0x01	; 1
    49d6:	0e 94 2a 29 	call	0x5254	; 0x5254 <_nrk_time_to_ticks>
// printf( "t2 %u %u\r\n",timer, nw);
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    49da:	e0 91 61 08 	lds	r30, 0x0861
    49de:	f0 91 62 08 	lds	r31, 0x0862
    49e2:	0f 2d       	mov	r16, r15
    49e4:	10 e0       	ldi	r17, 0x00	; 0
    49e6:	80 0f       	add	r24, r16
    49e8:	91 1f       	adc	r25, r17
    49ea:	97 8b       	std	Z+23, r25	; 0x17
    49ec:	86 8b       	std	Z+22, r24	; 0x16
//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    49ee:	87 ef       	ldi	r24, 0xF7	; 247
    49f0:	8f 15       	cp	r24, r15
    49f2:	70 f0       	brcs	.+28     	; 0x4a10 <nrk_wait+0x8a>
    {
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    49f4:	0e 94 a8 2f 	call	0x5f50	; 0x5f50 <_nrk_get_next_wakeup>
    49f8:	0f 5f       	subi	r16, 0xFF	; 255
    49fa:	1f 4f       	sbci	r17, 0xFF	; 255
    49fc:	90 e0       	ldi	r25, 0x00	; 0
    49fe:	08 17       	cp	r16, r24
    4a00:	19 07       	cpc	r17, r25
    4a02:	34 f4       	brge	.+12     	; 0x4a10 <nrk_wait+0x8a>
        {
            timer += TIME_PAD;
    4a04:	8f 2d       	mov	r24, r15
    4a06:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4a08:	80 93 c4 05 	sts	0x05C4, r24
            _nrk_set_next_wakeup (timer);
    4a0c:	0e 94 ab 2f 	call	0x5f56	; 0x5f56 <_nrk_set_next_wakeup>
        }
    }
    nrk_int_enable ();
    4a10:	0e 94 fc 14 	call	0x29f8	; 0x29f8 <nrk_int_enable>

    _nrk_wait_for_scheduler ();
    4a14:	0e 94 b9 24 	call	0x4972	; 0x4972 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4a18:	81 e0       	ldi	r24, 0x01	; 1
    4a1a:	28 96       	adiw	r28, 0x08	; 8
    4a1c:	0f b6       	in	r0, 0x3f	; 63
    4a1e:	f8 94       	cli
    4a20:	de bf       	out	0x3e, r29	; 62
    4a22:	0f be       	out	0x3f, r0	; 63
    4a24:	cd bf       	out	0x3d, r28	; 61
    4a26:	cf 91       	pop	r28
    4a28:	df 91       	pop	r29
    4a2a:	1f 91       	pop	r17
    4a2c:	0f 91       	pop	r16
    4a2e:	ff 90       	pop	r15
    4a30:	08 95       	ret

00004a32 <nrk_wait_until>:
    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    4a32:	8f 92       	push	r8
    4a34:	9f 92       	push	r9
    4a36:	af 92       	push	r10
    4a38:	bf 92       	push	r11
    4a3a:	cf 92       	push	r12
    4a3c:	df 92       	push	r13
    4a3e:	ef 92       	push	r14
    4a40:	ff 92       	push	r15
    4a42:	0f 93       	push	r16
    4a44:	1f 93       	push	r17
    4a46:	df 93       	push	r29
    4a48:	cf 93       	push	r28
    4a4a:	cd b7       	in	r28, 0x3d	; 61
    4a4c:	de b7       	in	r29, 0x3e	; 62
    4a4e:	60 97       	sbiw	r28, 0x10	; 16
    4a50:	0f b6       	in	r0, 0x3f	; 63
    4a52:	f8 94       	cli
    4a54:	de bf       	out	0x3e, r29	; 62
    4a56:	0f be       	out	0x3f, r0	; 63
    4a58:	cd bf       	out	0x3d, r28	; 61
    4a5a:	29 87       	std	Y+9, r18	; 0x09
    4a5c:	3a 87       	std	Y+10, r19	; 0x0a
    4a5e:	4b 87       	std	Y+11, r20	; 0x0b
    4a60:	5c 87       	std	Y+12, r21	; 0x0c
    4a62:	6d 87       	std	Y+13, r22	; 0x0d
    4a64:	7e 87       	std	Y+14, r23	; 0x0e
    4a66:	8f 87       	std	Y+15, r24	; 0x0f
    4a68:	98 8b       	std	Y+16, r25	; 0x10
    //c = _nrk_os_timer_get ();
    //do{
    //}while(_nrk_os_timer_get()==c);

    //ttt=c+1;
    nrk_time_get (&ct);
    4a6a:	ce 01       	movw	r24, r28
    4a6c:	01 96       	adiw	r24, 0x01	; 1
    4a6e:	0e 94 8c 2a 	call	0x5518	; 0x5518 <nrk_time_get>

    v = nrk_time_sub (&t, t, ct);
    4a72:	ce 01       	movw	r24, r28
    4a74:	09 96       	adiw	r24, 0x09	; 9
    4a76:	09 85       	ldd	r16, Y+9	; 0x09
    4a78:	1a 85       	ldd	r17, Y+10	; 0x0a
    4a7a:	2b 85       	ldd	r18, Y+11	; 0x0b
    4a7c:	3c 85       	ldd	r19, Y+12	; 0x0c
    4a7e:	4d 85       	ldd	r20, Y+13	; 0x0d
    4a80:	5e 85       	ldd	r21, Y+14	; 0x0e
    4a82:	6f 85       	ldd	r22, Y+15	; 0x0f
    4a84:	78 89       	ldd	r23, Y+16	; 0x10
    4a86:	89 80       	ldd	r8, Y+1	; 0x01
    4a88:	9a 80       	ldd	r9, Y+2	; 0x02
    4a8a:	ab 80       	ldd	r10, Y+3	; 0x03
    4a8c:	bc 80       	ldd	r11, Y+4	; 0x04
    4a8e:	cd 80       	ldd	r12, Y+5	; 0x05
    4a90:	de 80       	ldd	r13, Y+6	; 0x06
    4a92:	ef 80       	ldd	r14, Y+7	; 0x07
    4a94:	f8 84       	ldd	r15, Y+8	; 0x08
    4a96:	0e 94 f2 27 	call	0x4fe4	; 0x4fe4 <nrk_time_sub>
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    4a9a:	8f 3f       	cpi	r24, 0xFF	; 255
    4a9c:	59 f0       	breq	.+22     	; 0x4ab4 <nrk_wait_until+0x82>
//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

//t.secs-=ct.secs;
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);
    4a9e:	29 85       	ldd	r18, Y+9	; 0x09
    4aa0:	3a 85       	ldd	r19, Y+10	; 0x0a
    4aa2:	4b 85       	ldd	r20, Y+11	; 0x0b
    4aa4:	5c 85       	ldd	r21, Y+12	; 0x0c
    4aa6:	6d 85       	ldd	r22, Y+13	; 0x0d
    4aa8:	7e 85       	ldd	r23, Y+14	; 0x0e
    4aaa:	8f 85       	ldd	r24, Y+15	; 0x0f
    4aac:	98 89       	ldd	r25, Y+16	; 0x10
    4aae:	0e 94 c3 24 	call	0x4986	; 0x4986 <nrk_wait>
    4ab2:	81 e0       	ldi	r24, 0x01	; 1

    return NRK_OK;
}
    4ab4:	60 96       	adiw	r28, 0x10	; 16
    4ab6:	0f b6       	in	r0, 0x3f	; 63
    4ab8:	f8 94       	cli
    4aba:	de bf       	out	0x3e, r29	; 62
    4abc:	0f be       	out	0x3f, r0	; 63
    4abe:	cd bf       	out	0x3d, r28	; 61
    4ac0:	cf 91       	pop	r28
    4ac2:	df 91       	pop	r29
    4ac4:	1f 91       	pop	r17
    4ac6:	0f 91       	pop	r16
    4ac8:	ff 90       	pop	r15
    4aca:	ef 90       	pop	r14
    4acc:	df 90       	pop	r13
    4ace:	cf 90       	pop	r12
    4ad0:	bf 90       	pop	r11
    4ad2:	af 90       	pop	r10
    4ad4:	9f 90       	pop	r9
    4ad6:	8f 90       	pop	r8
    4ad8:	08 95       	ret

00004ada <nrk_wait_until_nw>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_nw ()
{
    4ada:	1f 93       	push	r17
    uint8_t timer;
    nrk_int_disable ();
    4adc:	0e 94 fa 14 	call	0x29f4	; 0x29f4 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4ae0:	e0 91 61 08 	lds	r30, 0x0861
    4ae4:	f0 91 62 08 	lds	r31, 0x0862
    4ae8:	81 e0       	ldi	r24, 0x01	; 1
    4aea:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->nw_flag = 1;
    4aec:	86 83       	std	Z+6, r24	; 0x06
    timer = _nrk_os_timer_get ();
    4aee:	0e 94 ae 2f 	call	0x5f5c	; 0x5f5c <_nrk_os_timer_get>
    4af2:	18 2f       	mov	r17, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4af4:	88 3f       	cpi	r24, 0xF8	; 248
    4af6:	80 f4       	brcc	.+32     	; 0x4b18 <nrk_wait_until_nw+0x3e>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4af8:	0e 94 a8 2f 	call	0x5f50	; 0x5f50 <_nrk_get_next_wakeup>
    4afc:	21 2f       	mov	r18, r17
    4afe:	30 e0       	ldi	r19, 0x00	; 0
    4b00:	2f 5f       	subi	r18, 0xFF	; 255
    4b02:	3f 4f       	sbci	r19, 0xFF	; 255
    4b04:	90 e0       	ldi	r25, 0x00	; 0
    4b06:	28 17       	cp	r18, r24
    4b08:	39 07       	cpc	r19, r25
    4b0a:	34 f4       	brge	.+12     	; 0x4b18 <nrk_wait_until_nw+0x3e>
        {
            timer += TIME_PAD;
    4b0c:	81 2f       	mov	r24, r17
    4b0e:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4b10:	80 93 c4 05 	sts	0x05C4, r24
            _nrk_set_next_wakeup (timer);
    4b14:	0e 94 ab 2f 	call	0x5f56	; 0x5f56 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4b18:	0e 94 fc 14 	call	0x29f8	; 0x29f8 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4b1c:	0e 94 b9 24 	call	0x4972	; 0x4972 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4b20:	81 e0       	ldi	r24, 0x01	; 1
    4b22:	1f 91       	pop	r17
    4b24:	08 95       	ret

00004b26 <nrk_set_next_wakeup>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    4b26:	1f 93       	push	r17
    4b28:	df 93       	push	r29
    4b2a:	cf 93       	push	r28
    4b2c:	cd b7       	in	r28, 0x3d	; 61
    4b2e:	de b7       	in	r29, 0x3e	; 62
    4b30:	28 97       	sbiw	r28, 0x08	; 8
    4b32:	0f b6       	in	r0, 0x3f	; 63
    4b34:	f8 94       	cli
    4b36:	de bf       	out	0x3e, r29	; 62
    4b38:	0f be       	out	0x3f, r0	; 63
    4b3a:	cd bf       	out	0x3d, r28	; 61
    4b3c:	29 83       	std	Y+1, r18	; 0x01
    4b3e:	3a 83       	std	Y+2, r19	; 0x02
    4b40:	4b 83       	std	Y+3, r20	; 0x03
    4b42:	5c 83       	std	Y+4, r21	; 0x04
    4b44:	6d 83       	std	Y+5, r22	; 0x05
    4b46:	7e 83       	std	Y+6, r23	; 0x06
    4b48:	8f 83       	std	Y+7, r24	; 0x07
    4b4a:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;
    nrk_int_disable ();
    4b4c:	0e 94 fa 14 	call	0x29f4	; 0x29f4 <nrk_int_disable>
    timer = _nrk_os_timer_get ();
    4b50:	0e 94 ae 2f 	call	0x5f5c	; 0x5f5c <_nrk_os_timer_get>
    4b54:	18 2f       	mov	r17, r24
    nw = _nrk_time_to_ticks (&t);
    4b56:	ce 01       	movw	r24, r28
    4b58:	01 96       	adiw	r24, 0x01	; 1
    4b5a:	0e 94 2a 29 	call	0x5254	; 0x5254 <_nrk_time_to_ticks>
    if (nw <= TIME_PAD)
    4b5e:	83 30       	cpi	r24, 0x03	; 3
    4b60:	91 05       	cpc	r25, r1
    4b62:	10 f4       	brcc	.+4      	; 0x4b68 <nrk_set_next_wakeup+0x42>
    4b64:	8f ef       	ldi	r24, 0xFF	; 255
    4b66:	0b c0       	rjmp	.+22     	; 0x4b7e <nrk_set_next_wakeup+0x58>
        return NRK_ERROR;
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    4b68:	e0 91 61 08 	lds	r30, 0x0861
    4b6c:	f0 91 62 08 	lds	r31, 0x0862
    4b70:	81 0f       	add	r24, r17
    4b72:	91 1d       	adc	r25, r1
    4b74:	97 8b       	std	Z+23, r25	; 0x17
    4b76:	86 8b       	std	Z+22, r24	; 0x16
    			_nrk_prev_timer_val=timer;
    			_nrk_set_next_wakeup(timer);
    		}
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();
    4b78:	0e 94 fc 14 	call	0x29f8	; 0x29f8 <nrk_int_enable>
    4b7c:	81 e0       	ldi	r24, 0x01	; 1

    return NRK_OK;
}
    4b7e:	28 96       	adiw	r28, 0x08	; 8
    4b80:	0f b6       	in	r0, 0x3f	; 63
    4b82:	f8 94       	cli
    4b84:	de bf       	out	0x3e, r29	; 62
    4b86:	0f be       	out	0x3f, r0	; 63
    4b88:	cd bf       	out	0x3d, r28	; 61
    4b8a:	cf 91       	pop	r28
    4b8c:	df 91       	pop	r29
    4b8e:	1f 91       	pop	r17
    4b90:	08 95       	ret

00004b92 <nrk_wait_until_ticks>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    4b92:	0f 93       	push	r16
    4b94:	1f 93       	push	r17
    4b96:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    4b98:	0e 94 fa 14 	call	0x29f4	; 0x29f4 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4b9c:	e0 91 61 08 	lds	r30, 0x0861
    4ba0:	f0 91 62 08 	lds	r31, 0x0862
    4ba4:	81 e0       	ldi	r24, 0x01	; 1
    4ba6:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->next_wakeup = ticks;
    4ba8:	17 8b       	std	Z+23, r17	; 0x17
    4baa:	06 8b       	std	Z+22, r16	; 0x16
    // printf( "t %u\r\n",ticks );
    timer = _nrk_os_timer_get ();
    4bac:	0e 94 ae 2f 	call	0x5f5c	; 0x5f5c <_nrk_os_timer_get>
    4bb0:	08 2f       	mov	r16, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4bb2:	88 3f       	cpi	r24, 0xF8	; 248
    4bb4:	80 f4       	brcc	.+32     	; 0x4bd6 <nrk_wait_until_ticks+0x44>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4bb6:	0e 94 a8 2f 	call	0x5f50	; 0x5f50 <_nrk_get_next_wakeup>
    4bba:	20 2f       	mov	r18, r16
    4bbc:	30 e0       	ldi	r19, 0x00	; 0
    4bbe:	2f 5f       	subi	r18, 0xFF	; 255
    4bc0:	3f 4f       	sbci	r19, 0xFF	; 255
    4bc2:	90 e0       	ldi	r25, 0x00	; 0
    4bc4:	28 17       	cp	r18, r24
    4bc6:	39 07       	cpc	r19, r25
    4bc8:	34 f4       	brge	.+12     	; 0x4bd6 <nrk_wait_until_ticks+0x44>
        {
            timer += TIME_PAD;
    4bca:	80 2f       	mov	r24, r16
    4bcc:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4bce:	80 93 c4 05 	sts	0x05C4, r24
            _nrk_set_next_wakeup (timer);
    4bd2:	0e 94 ab 2f 	call	0x5f56	; 0x5f56 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4bd6:	0e 94 fc 14 	call	0x29f8	; 0x29f8 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4bda:	0e 94 b9 24 	call	0x4972	; 0x4972 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4bde:	81 e0       	ldi	r24, 0x01	; 1
    4be0:	1f 91       	pop	r17
    4be2:	0f 91       	pop	r16
    4be4:	08 95       	ret

00004be6 <nrk_wait_ticks>:
 * timer ticks after the curret OS tick timer.
 *
 */

int8_t nrk_wait_ticks (uint16_t ticks)
{
    4be6:	ff 92       	push	r15
    4be8:	0f 93       	push	r16
    4bea:	1f 93       	push	r17
    4bec:	cf 93       	push	r28
    4bee:	df 93       	push	r29
    4bf0:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    4bf2:	0e 94 fa 14 	call	0x29f4	; 0x29f4 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4bf6:	e0 91 61 08 	lds	r30, 0x0861
    4bfa:	f0 91 62 08 	lds	r31, 0x0862
    4bfe:	81 e0       	ldi	r24, 0x01	; 1
    4c00:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    4c02:	0e 94 ae 2f 	call	0x5f5c	; 0x5f5c <_nrk_os_timer_get>
    4c06:	f8 2e       	mov	r15, r24
    nrk_cur_task_TCB->next_wakeup = ticks + timer;
    4c08:	e0 91 61 08 	lds	r30, 0x0861
    4c0c:	f0 91 62 08 	lds	r31, 0x0862
    4c10:	c8 2f       	mov	r28, r24
    4c12:	d0 e0       	ldi	r29, 0x00	; 0
    4c14:	0c 0f       	add	r16, r28
    4c16:	1d 1f       	adc	r17, r29
    4c18:	17 8b       	std	Z+23, r17	; 0x17
    4c1a:	06 8b       	std	Z+22, r16	; 0x16

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    4c1c:	87 ef       	ldi	r24, 0xF7	; 247
    4c1e:	8f 15       	cp	r24, r15
    4c20:	68 f0       	brcs	.+26     	; 0x4c3c <nrk_wait_ticks+0x56>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4c22:	0e 94 a8 2f 	call	0x5f50	; 0x5f50 <_nrk_get_next_wakeup>
    4c26:	21 96       	adiw	r28, 0x01	; 1
    4c28:	90 e0       	ldi	r25, 0x00	; 0
    4c2a:	c8 17       	cp	r28, r24
    4c2c:	d9 07       	cpc	r29, r25
    4c2e:	34 f4       	brge	.+12     	; 0x4c3c <nrk_wait_ticks+0x56>
        {
            timer += TIME_PAD;
    4c30:	8f 2d       	mov	r24, r15
    4c32:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4c34:	80 93 c4 05 	sts	0x05C4, r24
            _nrk_set_next_wakeup (timer);
    4c38:	0e 94 ab 2f 	call	0x5f56	; 0x5f56 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    4c3c:	0e 94 fc 14 	call	0x29f8	; 0x29f8 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    4c40:	0e 94 b9 24 	call	0x4972	; 0x4972 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4c44:	81 e0       	ldi	r24, 0x01	; 1
    4c46:	df 91       	pop	r29
    4c48:	cf 91       	pop	r28
    4c4a:	1f 91       	pop	r17
    4c4c:	0f 91       	pop	r16
    4c4e:	ff 90       	pop	r15
    4c50:	08 95       	ret

00004c52 <nrk_wait_until_next_n_periods>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    4c52:	1f 93       	push	r17
    4c54:	cf 93       	push	r28
    4c56:	df 93       	push	r29
    4c58:	ec 01       	movw	r28, r24
    uint8_t timer;

    nrk_stack_check ();
    4c5a:	0e 94 28 21 	call	0x4250	; 0x4250 <nrk_stack_check>

    if (p == 0)
    4c5e:	20 97       	sbiw	r28, 0x00	; 0
    4c60:	11 f4       	brne	.+4      	; 0x4c66 <nrk_wait_until_next_n_periods+0x14>
    4c62:	c1 e0       	ldi	r28, 0x01	; 1
    4c64:	d0 e0       	ldi	r29, 0x00	; 0
        p = 1;
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    4c66:	0e 94 fa 14 	call	0x29f4	; 0x29f4 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    4c6a:	e0 91 61 08 	lds	r30, 0x0861
    4c6e:	f0 91 62 08 	lds	r31, 0x0862
    4c72:	81 e0       	ldi	r24, 0x01	; 1
    4c74:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = p;
    4c76:	d1 a3       	std	Z+33, r29	; 0x21
    4c78:	c0 a3       	std	Z+32, r28	; 0x20
    timer = _nrk_os_timer_get ();
    4c7a:	0e 94 ae 2f 	call	0x5f5c	; 0x5f5c <_nrk_os_timer_get>
    4c7e:	18 2f       	mov	r17, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

// +2 allows for potential time conflict resolution
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    4c80:	88 3f       	cpi	r24, 0xF8	; 248
    4c82:	80 f4       	brcc	.+32     	; 0x4ca4 <nrk_wait_until_next_n_periods+0x52>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4c84:	0e 94 a8 2f 	call	0x5f50	; 0x5f50 <_nrk_get_next_wakeup>
    4c88:	21 2f       	mov	r18, r17
    4c8a:	30 e0       	ldi	r19, 0x00	; 0
    4c8c:	2f 5f       	subi	r18, 0xFF	; 255
    4c8e:	3f 4f       	sbci	r19, 0xFF	; 255
    4c90:	90 e0       	ldi	r25, 0x00	; 0
    4c92:	28 17       	cp	r18, r24
    4c94:	39 07       	cpc	r19, r25
    4c96:	34 f4       	brge	.+12     	; 0x4ca4 <nrk_wait_until_next_n_periods+0x52>
        {
            timer += TIME_PAD;
    4c98:	81 2f       	mov	r24, r17
    4c9a:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;
    4c9c:	80 93 c4 05 	sts	0x05C4, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    4ca0:	0e 94 ab 2f 	call	0x5f56	; 0x5f56 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    4ca4:	0e 94 fc 14 	call	0x29f8	; 0x29f8 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    4ca8:	0e 94 b9 24 	call	0x4972	; 0x4972 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4cac:	81 e0       	ldi	r24, 0x01	; 1
    4cae:	df 91       	pop	r29
    4cb0:	cf 91       	pop	r28
    4cb2:	1f 91       	pop	r17
    4cb4:	08 95       	ret

00004cb6 <nrk_wait_until_next_period>:
    nrk_wait_until_next_period ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    4cb6:	1f 93       	push	r17
    uint8_t timer;

    nrk_stack_check ();
    4cb8:	0e 94 28 21 	call	0x4250	; 0x4250 <nrk_stack_check>
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    4cbc:	0e 94 fa 14 	call	0x29f4	; 0x29f4 <nrk_int_disable>
    nrk_cur_task_TCB->num_periods = 1;
    4cc0:	e0 91 61 08 	lds	r30, 0x0861
    4cc4:	f0 91 62 08 	lds	r31, 0x0862
    4cc8:	81 e0       	ldi	r24, 0x01	; 1
    4cca:	90 e0       	ldi	r25, 0x00	; 0
    4ccc:	91 a3       	std	Z+33, r25	; 0x21
    4cce:	80 a3       	std	Z+32, r24	; 0x20
    nrk_cur_task_TCB->suspend_flag = 1;
    4cd0:	81 e0       	ldi	r24, 0x01	; 1
    4cd2:	85 83       	std	Z+5, r24	; 0x05
  nrk_cur_task_TCB->next_wakeup = nrk_cur_task_TCB->next_period;
    4cd4:	80 8d       	ldd	r24, Z+24	; 0x18
    4cd6:	91 8d       	ldd	r25, Z+25	; 0x19
    4cd8:	97 8b       	std	Z+23, r25	; 0x17
    4cda:	86 8b       	std	Z+22, r24	; 0x16
    timer = _nrk_os_timer_get ();
    4cdc:	0e 94 ae 2f 	call	0x5f5c	; 0x5f5c <_nrk_os_timer_get>
    4ce0:	18 2f       	mov	r17, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    4ce2:	88 3f       	cpi	r24, 0xF8	; 248
    4ce4:	80 f4       	brcc	.+32     	; 0x4d06 <nrk_wait_until_next_period+0x50>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4ce6:	0e 94 a8 2f 	call	0x5f50	; 0x5f50 <_nrk_get_next_wakeup>
    4cea:	21 2f       	mov	r18, r17
    4cec:	30 e0       	ldi	r19, 0x00	; 0
    4cee:	2f 5f       	subi	r18, 0xFF	; 255
    4cf0:	3f 4f       	sbci	r19, 0xFF	; 255
    4cf2:	90 e0       	ldi	r25, 0x00	; 0
    4cf4:	28 17       	cp	r18, r24
    4cf6:	39 07       	cpc	r19, r25
    4cf8:	34 f4       	brge	.+12     	; 0x4d06 <nrk_wait_until_next_period+0x50>
        {
            timer += TIME_PAD;
    4cfa:	81 2f       	mov	r24, r17
    4cfc:	8e 5f       	subi	r24, 0xFE	; 254
            _nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    4cfe:	80 93 c4 05 	sts	0x05C4, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    4d02:	0e 94 ab 2f 	call	0x5f56	; 0x5f56 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    4d06:	0e 94 fc 14 	call	0x29f8	; 0x29f8 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    4d0a:	0e 94 b9 24 	call	0x4972	; 0x4972 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    4d0e:	81 e0       	ldi	r24, 0x01	; 1
    4d10:	1f 91       	pop	r17
    4d12:	08 95       	ret

00004d14 <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
    nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    4d14:	e0 91 61 08 	lds	r30, 0x0861
    4d18:	f0 91 62 08 	lds	r31, 0x0862
    4d1c:	80 85       	ldd	r24, Z+8	; 0x08
    4d1e:	0e 94 54 24 	call	0x48a8	; 0x48a8 <nrk_rem_from_readyQ>
    nrk_cur_task_TCB->task_state = FINISHED;
    4d22:	e0 91 61 08 	lds	r30, 0x0861
    4d26:	f0 91 62 08 	lds	r31, 0x0862
    4d2a:	84 e0       	ldi	r24, 0x04	; 4
    4d2c:	81 87       	std	Z+9, r24	; 0x09

    // HAHA, there is NO next period...
    nrk_wait_until_next_period ();
    4d2e:	0e 94 5b 26 	call	0x4cb6	; 0x4cb6 <nrk_wait_until_next_period>
    return NRK_OK;
}
    4d32:	81 e0       	ldi	r24, 0x01	; 1
    4d34:	08 95       	ret

00004d36 <nrk_add_to_readyQ>:
    //nrk_kprintf (PSTR ("\n\r"));
}


void nrk_add_to_readyQ (int8_t task_ID)
{
    4d36:	df 92       	push	r13
    4d38:	ef 92       	push	r14
    4d3a:	ff 92       	push	r15
    4d3c:	0f 93       	push	r16
    4d3e:	1f 93       	push	r17
    4d40:	cf 93       	push	r28
    4d42:	df 93       	push	r29
    4d44:	d8 2e       	mov	r13, r24
    nrk_queue *NextNode;
    nrk_queue *CurNode;


    NextNode = _head_node;
    4d46:	00 91 56 08 	lds	r16, 0x0856
    4d4a:	10 91 57 08 	lds	r17, 0x0857
    CurNode = _free_node;
    4d4e:	c0 91 9f 07 	lds	r28, 0x079F
    4d52:	d0 91 a0 07 	lds	r29, 0x07A0
    //printf( "nrk_add_to_readyQ %d\n",task_ID );
    // nrk_queue full
    if (_free_node == NULL)
    4d56:	20 97       	sbiw	r28, 0x00	; 0
    4d58:	09 f4       	brne	.+2      	; 0x4d5c <nrk_add_to_readyQ+0x26>
    4d5a:	e4 c0       	rjmp	.+456    	; 0x4f24 <nrk_add_to_readyQ+0x1ee>
    }


 

    if (_head_node != NULL)
    4d5c:	01 15       	cp	r16, r1
    4d5e:	11 05       	cpc	r17, r1
    4d60:	09 f4       	brne	.+2      	; 0x4d64 <nrk_add_to_readyQ+0x2e>
    4d62:	97 c0       	rjmp	.+302    	; 0x4e92 <nrk_add_to_readyQ+0x15c>
    {
		// System ceiling is being set
		system_ceiling();
    4d64:	0e 94 0f 22 	call	0x441e	; 0x441e <system_ceiling>

		// Ceiling is being checked with the preemption level
		if(systemCeiling >= nrk_task_TCB[task_ID].task_prelevel )
    4d68:	8d 2d       	mov	r24, r13
    4d6a:	99 27       	eor	r25, r25
    4d6c:	87 fd       	sbrc	r24, 7
    4d6e:	90 95       	com	r25
    4d70:	fc 01       	movw	r30, r24
    4d72:	55 e0       	ldi	r21, 0x05	; 5
    4d74:	ee 0f       	add	r30, r30
    4d76:	ff 1f       	adc	r31, r31
    4d78:	5a 95       	dec	r21
    4d7a:	e1 f7       	brne	.-8      	; 0x4d74 <nrk_add_to_readyQ+0x3e>
    4d7c:	88 0f       	add	r24, r24
    4d7e:	99 1f       	adc	r25, r25
    4d80:	e8 0f       	add	r30, r24
    4d82:	f9 1f       	adc	r31, r25
    4d84:	ef 55       	subi	r30, 0x5F	; 95
    4d86:	f8 4f       	sbci	r31, 0xF8	; 248
    4d88:	85 89       	ldd	r24, Z+21	; 0x15
    4d8a:	90 e0       	ldi	r25, 0x00	; 0
    4d8c:	a0 e0       	ldi	r26, 0x00	; 0
    4d8e:	b0 e0       	ldi	r27, 0x00	; 0
    4d90:	20 91 5c 06 	lds	r18, 0x065C
    4d94:	30 91 5d 06 	lds	r19, 0x065D
    4d98:	40 91 5e 06 	lds	r20, 0x065E
    4d9c:	50 91 5f 06 	lds	r21, 0x065F
    4da0:	28 17       	cp	r18, r24
    4da2:	39 07       	cpc	r19, r25
    4da4:	4a 07       	cpc	r20, r26
    4da6:	5b 07       	cpc	r21, r27
    4da8:	08 f4       	brcc	.+2      	; 0x4dac <nrk_add_to_readyQ+0x76>
    4daa:	73 c0       	rjmp	.+230    	; 0x4e92 <nrk_add_to_readyQ+0x15c>
		{
			while (NextNode != NULL) 
			{		

					if (nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period)
    4dac:	e0 8c       	ldd	r14, Z+24	; 0x18
    4dae:	f1 8c       	ldd	r15, Z+25	; 0x19

    				//if((earliestDeadlineID == NRK_IDLE_TASK_ID || nrk_task_TCB[task_ID].next_period < nrk_task_TCB[earliestDeadlineID].next_period) && nrk_task_TCB[task_ID].task_state == READY)
					//	earliestDeadlineID = task_ID;

				  if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
					if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    4db0:	df 01       	movw	r26, r30
    4db2:	1a 96       	adiw	r26, 0x0a	; 10
						nrk_task_TCB[task_ID].task_prio)
					  break;
				  if (nrk_task_TCB[task_ID].elevated_prio_flag)
    4db4:	bf 01       	movw	r22, r30
    4db6:	6c 5f       	subi	r22, 0xFC	; 252
    4db8:	7f 4f       	sbci	r23, 0xFF	; 255
					if (nrk_task_TCB[NextNode->task_ID].task_prio <
    4dba:	af 01       	movw	r20, r30
    4dbc:	45 5f       	subi	r20, 0xF5	; 245
    4dbe:	5f 4f       	sbci	r21, 0xFF	; 255
		if(systemCeiling >= nrk_task_TCB[task_ID].task_prelevel )
		{
			while (NextNode != NULL) 
			{		

					if (nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period)
    4dc0:	f8 01       	movw	r30, r16
    4dc2:	20 81       	ld	r18, Z
    4dc4:	82 2f       	mov	r24, r18
    4dc6:	90 e0       	ldi	r25, 0x00	; 0
    4dc8:	fc 01       	movw	r30, r24
    4dca:	35 e0       	ldi	r19, 0x05	; 5
    4dcc:	ee 0f       	add	r30, r30
    4dce:	ff 1f       	adc	r31, r31
    4dd0:	3a 95       	dec	r19
    4dd2:	e1 f7       	brne	.-8      	; 0x4dcc <nrk_add_to_readyQ+0x96>
    4dd4:	88 0f       	add	r24, r24
    4dd6:	99 1f       	adc	r25, r25
    4dd8:	e8 0f       	add	r30, r24
    4dda:	f9 1f       	adc	r31, r25
    4ddc:	ef 55       	subi	r30, 0x5F	; 95
    4dde:	f8 4f       	sbci	r31, 0xF8	; 248
    4de0:	80 8d       	ldd	r24, Z+24	; 0x18
    4de2:	91 8d       	ldd	r25, Z+25	; 0x19
    4de4:	e8 16       	cp	r14, r24
    4de6:	f9 06       	cpc	r15, r25
    4de8:	08 f4       	brcc	.+2      	; 0x4dec <nrk_add_to_readyQ+0xb6>
    4dea:	53 c0       	rjmp	.+166    	; 0x4e92 <nrk_add_to_readyQ+0x15c>
					  break;

    				//if((earliestDeadlineID == NRK_IDLE_TASK_ID || nrk_task_TCB[task_ID].next_period < nrk_task_TCB[earliestDeadlineID].next_period) && nrk_task_TCB[task_ID].task_state == READY)
					//	earliestDeadlineID = task_ID;

				  if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    4dec:	82 2f       	mov	r24, r18
    4dee:	90 e0       	ldi	r25, 0x00	; 0
    4df0:	fc 01       	movw	r30, r24
    4df2:	35 e0       	ldi	r19, 0x05	; 5
    4df4:	ee 0f       	add	r30, r30
    4df6:	ff 1f       	adc	r31, r31
    4df8:	3a 95       	dec	r19
    4dfa:	e1 f7       	brne	.-8      	; 0x4df4 <nrk_add_to_readyQ+0xbe>
    4dfc:	88 0f       	add	r24, r24
    4dfe:	99 1f       	adc	r25, r25
    4e00:	e8 0f       	add	r30, r24
    4e02:	f9 1f       	adc	r31, r25
    4e04:	ef 55       	subi	r30, 0x5F	; 95
    4e06:	f8 4f       	sbci	r31, 0xF8	; 248
    4e08:	84 81       	ldd	r24, Z+4	; 0x04
    4e0a:	88 23       	and	r24, r24
    4e0c:	91 f0       	breq	.+36     	; 0x4e32 <nrk_add_to_readyQ+0xfc>
					if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    4e0e:	82 2f       	mov	r24, r18
    4e10:	90 e0       	ldi	r25, 0x00	; 0
    4e12:	fc 01       	movw	r30, r24
    4e14:	35 e0       	ldi	r19, 0x05	; 5
    4e16:	ee 0f       	add	r30, r30
    4e18:	ff 1f       	adc	r31, r31
    4e1a:	3a 95       	dec	r19
    4e1c:	e1 f7       	brne	.-8      	; 0x4e16 <nrk_add_to_readyQ+0xe0>
    4e1e:	88 0f       	add	r24, r24
    4e20:	99 1f       	adc	r25, r25
    4e22:	e8 0f       	add	r30, r24
    4e24:	f9 1f       	adc	r31, r25
    4e26:	ef 55       	subi	r30, 0x5F	; 95
    4e28:	f8 4f       	sbci	r31, 0xF8	; 248
    4e2a:	93 85       	ldd	r25, Z+11	; 0x0b
    4e2c:	8c 91       	ld	r24, X
    4e2e:	98 17       	cp	r25, r24
    4e30:	80 f1       	brcs	.+96     	; 0x4e92 <nrk_add_to_readyQ+0x15c>
						nrk_task_TCB[task_ID].task_prio)
					  break;
				  if (nrk_task_TCB[task_ID].elevated_prio_flag)
    4e32:	fb 01       	movw	r30, r22
    4e34:	80 81       	ld	r24, Z
    4e36:	88 23       	and	r24, r24
    4e38:	99 f0       	breq	.+38     	; 0x4e60 <nrk_add_to_readyQ+0x12a>
					if (nrk_task_TCB[NextNode->task_ID].task_prio <
    4e3a:	82 2f       	mov	r24, r18
    4e3c:	90 e0       	ldi	r25, 0x00	; 0
    4e3e:	fc 01       	movw	r30, r24
    4e40:	35 e0       	ldi	r19, 0x05	; 5
    4e42:	ee 0f       	add	r30, r30
    4e44:	ff 1f       	adc	r31, r31
    4e46:	3a 95       	dec	r19
    4e48:	e1 f7       	brne	.-8      	; 0x4e42 <nrk_add_to_readyQ+0x10c>
    4e4a:	88 0f       	add	r24, r24
    4e4c:	99 1f       	adc	r25, r25
    4e4e:	e8 0f       	add	r30, r24
    4e50:	f9 1f       	adc	r31, r25
    4e52:	ef 55       	subi	r30, 0x5F	; 95
    4e54:	f8 4f       	sbci	r31, 0xF8	; 248
    4e56:	92 85       	ldd	r25, Z+10	; 0x0a
    4e58:	fa 01       	movw	r30, r20
    4e5a:	80 81       	ld	r24, Z
    4e5c:	98 17       	cp	r25, r24
    4e5e:	c8 f0       	brcs	.+50     	; 0x4e92 <nrk_add_to_readyQ+0x15c>
						nrk_task_TCB[task_ID].task_prio_ceil)
					  break;
				  if (nrk_task_TCB[NextNode->task_ID].task_prio <
    4e60:	82 2f       	mov	r24, r18
    4e62:	90 e0       	ldi	r25, 0x00	; 0
    4e64:	fc 01       	movw	r30, r24
    4e66:	35 e0       	ldi	r19, 0x05	; 5
    4e68:	ee 0f       	add	r30, r30
    4e6a:	ff 1f       	adc	r31, r31
    4e6c:	3a 95       	dec	r19
    4e6e:	e1 f7       	brne	.-8      	; 0x4e68 <nrk_add_to_readyQ+0x132>
    4e70:	88 0f       	add	r24, r24
    4e72:	99 1f       	adc	r25, r25
    4e74:	e8 0f       	add	r30, r24
    4e76:	f9 1f       	adc	r31, r25
    4e78:	ef 55       	subi	r30, 0x5F	; 95
    4e7a:	f8 4f       	sbci	r31, 0xF8	; 248
    4e7c:	92 85       	ldd	r25, Z+10	; 0x0a
    4e7e:	8c 91       	ld	r24, X
    4e80:	98 17       	cp	r25, r24
    4e82:	38 f0       	brcs	.+14     	; 0x4e92 <nrk_add_to_readyQ+0x15c>
					  nrk_task_TCB[task_ID].task_prio)
					break;

					NextNode = NextNode->Next;
    4e84:	f8 01       	movw	r30, r16
    4e86:	03 81       	ldd	r16, Z+3	; 0x03
    4e88:	14 81       	ldd	r17, Z+4	; 0x04
		system_ceiling();

		// Ceiling is being checked with the preemption level
		if(systemCeiling >= nrk_task_TCB[task_ID].task_prelevel )
		{
			while (NextNode != NULL) 
    4e8a:	01 15       	cp	r16, r1
    4e8c:	11 05       	cpc	r17, r1
    4e8e:	09 f0       	breq	.+2      	; 0x4e92 <nrk_add_to_readyQ+0x15c>
    4e90:	97 cf       	rjmp	.-210    	; 0x4dc0 <nrk_add_to_readyQ+0x8a>
        // Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
        // 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2

    }

    CurNode->task_ID = task_ID;
    4e92:	d8 82       	st	Y, r13
    _free_node = _free_node->Next;
    4e94:	e0 91 9f 07 	lds	r30, 0x079F
    4e98:	f0 91 a0 07 	lds	r31, 0x07A0
    4e9c:	03 80       	ldd	r0, Z+3	; 0x03
    4e9e:	f4 81       	ldd	r31, Z+4	; 0x04
    4ea0:	e0 2d       	mov	r30, r0
    4ea2:	f0 93 a0 07 	sts	0x07A0, r31
    4ea6:	e0 93 9f 07 	sts	0x079F, r30

    if (NextNode == _head_node)
    4eaa:	80 91 56 08 	lds	r24, 0x0856
    4eae:	90 91 57 08 	lds	r25, 0x0857
    4eb2:	08 17       	cp	r16, r24
    4eb4:	19 07       	cpc	r17, r25
    4eb6:	c1 f4       	brne	.+48     	; 0x4ee8 <nrk_add_to_readyQ+0x1b2>
    {
        //at start
        if (_head_node != NULL)
    4eb8:	01 15       	cp	r16, r1
    4eba:	11 05       	cpc	r17, r1
    4ebc:	51 f0       	breq	.+20     	; 0x4ed2 <nrk_add_to_readyQ+0x19c>
        {
            CurNode->Next = _head_node;
    4ebe:	1c 83       	std	Y+4, r17	; 0x04
    4ec0:	0b 83       	std	Y+3, r16	; 0x03
            CurNode->Prev = NULL;
    4ec2:	1a 82       	std	Y+2, r1	; 0x02
    4ec4:	19 82       	std	Y+1, r1	; 0x01
            _head_node->Prev = CurNode;
    4ec6:	d8 01       	movw	r26, r16
    4ec8:	12 96       	adiw	r26, 0x02	; 2
    4eca:	dc 93       	st	X, r29
    4ecc:	ce 93       	st	-X, r28
    4ece:	11 97       	sbiw	r26, 0x01	; 1
    4ed0:	06 c0       	rjmp	.+12     	; 0x4ede <nrk_add_to_readyQ+0x1a8>
        }
        else
        {
            CurNode->Next = NULL;
    4ed2:	1c 82       	std	Y+4, r1	; 0x04
    4ed4:	1b 82       	std	Y+3, r1	; 0x03
            CurNode->Prev = NULL;
    4ed6:	1a 82       	std	Y+2, r1	; 0x02
    4ed8:	19 82       	std	Y+1, r1	; 0x01
            _free_node->Prev = CurNode;
    4eda:	d2 83       	std	Z+2, r29	; 0x02
    4edc:	c1 83       	std	Z+1, r28	; 0x01
        }
        _head_node = CurNode;
    4ede:	d0 93 57 08 	sts	0x0857, r29
    4ee2:	c0 93 56 08 	sts	0x0856, r28
    4ee6:	1e c0       	rjmp	.+60     	; 0x4f24 <nrk_add_to_readyQ+0x1ee>
    4ee8:	d8 01       	movw	r26, r16
    4eea:	11 96       	adiw	r26, 0x01	; 1
    4eec:	8d 91       	ld	r24, X+
    4eee:	9c 91       	ld	r25, X
    4ef0:	12 97       	sbiw	r26, 0x02	; 2

    }
    else
    {
        if (NextNode != _free_node)
    4ef2:	0e 17       	cp	r16, r30
    4ef4:	1f 07       	cpc	r17, r31
    4ef6:	79 f0       	breq	.+30     	; 0x4f16 <nrk_add_to_readyQ+0x1e0>
        {
            // Insert  in middle

            CurNode->Prev = NextNode->Prev;
    4ef8:	9a 83       	std	Y+2, r25	; 0x02
    4efa:	89 83       	std	Y+1, r24	; 0x01
            CurNode->Next = NextNode;
    4efc:	1c 83       	std	Y+4, r17	; 0x04
    4efe:	0b 83       	std	Y+3, r16	; 0x03
            (NextNode->Prev)->Next = CurNode;
    4f00:	11 96       	adiw	r26, 0x01	; 1
    4f02:	ed 91       	ld	r30, X+
    4f04:	fc 91       	ld	r31, X
    4f06:	12 97       	sbiw	r26, 0x02	; 2
    4f08:	d4 83       	std	Z+4, r29	; 0x04
    4f0a:	c3 83       	std	Z+3, r28	; 0x03
            NextNode->Prev = CurNode;
    4f0c:	12 96       	adiw	r26, 0x02	; 2
    4f0e:	dc 93       	st	X, r29
    4f10:	ce 93       	st	-X, r28
    4f12:	11 97       	sbiw	r26, 0x01	; 1
    4f14:	07 c0       	rjmp	.+14     	; 0x4f24 <nrk_add_to_readyQ+0x1ee>
        }
        else
        {
            //insert at end
            CurNode->Next = NULL;
    4f16:	1c 82       	std	Y+4, r1	; 0x04
    4f18:	1b 82       	std	Y+3, r1	; 0x03
            CurNode->Prev = _free_node->Prev;
    4f1a:	9a 83       	std	Y+2, r25	; 0x02
    4f1c:	89 83       	std	Y+1, r24	; 0x01
            _free_node->Prev = CurNode;
    4f1e:	f8 01       	movw	r30, r16
    4f20:	d2 83       	std	Z+2, r29	; 0x02
    4f22:	c1 83       	std	Z+1, r28	; 0x01
        }

    }

}
    4f24:	df 91       	pop	r29
    4f26:	cf 91       	pop	r28
    4f28:	1f 91       	pop	r17
    4f2a:	0f 91       	pop	r16
    4f2c:	ff 90       	pop	r15
    4f2e:	ef 90       	pop	r14
    4f30:	df 90       	pop	r13
    4f32:	08 95       	ret

00004f34 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    4f34:	ef 92       	push	r14
    4f36:	ff 92       	push	r15
    4f38:	0f 93       	push	r16
    4f3a:	1f 93       	push	r17
    4f3c:	cf 93       	push	r28
    4f3e:	df 93       	push	r29
    4f40:	ec 01       	movw	r28, r24
    uint8_t rtype;
    void *topOfStackPtr;

    topOfStackPtr =
    4f42:	69 81       	ldd	r22, Y+1	; 0x01
    4f44:	7a 81       	ldd	r23, Y+2	; 0x02
    4f46:	4b 81       	ldd	r20, Y+3	; 0x03
    4f48:	5c 81       	ldd	r21, Y+4	; 0x04
    4f4a:	8d 81       	ldd	r24, Y+5	; 0x05
    4f4c:	9e 81       	ldd	r25, Y+6	; 0x06
    4f4e:	0e 94 25 31 	call	0x624a	; 0x624a <nrk_task_stk_init>
    4f52:	bc 01       	movw	r22, r24
        (void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

    //printf("activate %d\n",(int)Task.task_ID);
    if (Task->FirstActivation == TRUE)
    4f54:	8f 81       	ldd	r24, Y+7	; 0x07
    4f56:	88 23       	and	r24, r24
    4f58:	69 f0       	breq	.+26     	; 0x4f74 <nrk_activate_task+0x40>
    {
        rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    4f5a:	4b 81       	ldd	r20, Y+3	; 0x03
    4f5c:	5c 81       	ldd	r21, Y+4	; 0x04
    4f5e:	ce 01       	movw	r24, r28
    4f60:	20 e0       	ldi	r18, 0x00	; 0
    4f62:	30 e0       	ldi	r19, 0x00	; 0
    4f64:	00 e0       	ldi	r16, 0x00	; 0
    4f66:	10 e0       	ldi	r17, 0x00	; 0
    4f68:	ee 24       	eor	r14, r14
    4f6a:	ff 24       	eor	r15, r15
    4f6c:	0e 94 06 15 	call	0x2a0c	; 0x2a0c <nrk_TCB_init>
        Task->FirstActivation = FALSE;
    4f70:	1f 82       	std	Y+7, r1	; 0x07
    4f72:	17 c0       	rjmp	.+46     	; 0x4fa2 <nrk_activate_task+0x6e>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    4f74:	88 81       	ld	r24, Y
    4f76:	99 27       	eor	r25, r25
    4f78:	87 fd       	sbrc	r24, 7
    4f7a:	90 95       	com	r25
    4f7c:	fc 01       	movw	r30, r24
    4f7e:	b5 e0       	ldi	r27, 0x05	; 5
    4f80:	ee 0f       	add	r30, r30
    4f82:	ff 1f       	adc	r31, r31
    4f84:	ba 95       	dec	r27
    4f86:	e1 f7       	brne	.-8      	; 0x4f80 <nrk_activate_task+0x4c>
    4f88:	88 0f       	add	r24, r24
    4f8a:	99 1f       	adc	r25, r25
    4f8c:	e8 0f       	add	r30, r24
    4f8e:	f9 1f       	adc	r31, r25
    4f90:	ef 55       	subi	r30, 0x5F	; 95
    4f92:	f8 4f       	sbci	r31, 0xF8	; 248
    4f94:	81 85       	ldd	r24, Z+9	; 0x09
    4f96:	83 30       	cpi	r24, 0x03	; 3
    4f98:	11 f0       	breq	.+4      	; 0x4f9e <nrk_activate_task+0x6a>
    4f9a:	8f ef       	ldi	r24, 0xFF	; 255
    4f9c:	1c c0       	rjmp	.+56     	; 0x4fd6 <nrk_activate_task+0xa2>
            return NRK_ERROR;
        //Re-init some parts of TCB

        nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    4f9e:	71 83       	std	Z+1, r23	; 0x01
    4fa0:	60 83       	st	Z, r22
    // If Idle Task then Add to ready Q
    //if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
    //nrk_add_to_readyQ(Task->task_ID);
    //printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
    //printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
    if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    4fa2:	88 81       	ld	r24, Y
    4fa4:	99 27       	eor	r25, r25
    4fa6:	87 fd       	sbrc	r24, 7
    4fa8:	90 95       	com	r25
    4faa:	fc 01       	movw	r30, r24
    4fac:	75 e0       	ldi	r23, 0x05	; 5
    4fae:	ee 0f       	add	r30, r30
    4fb0:	ff 1f       	adc	r31, r31
    4fb2:	7a 95       	dec	r23
    4fb4:	e1 f7       	brne	.-8      	; 0x4fae <nrk_activate_task+0x7a>
    4fb6:	88 0f       	add	r24, r24
    4fb8:	99 1f       	adc	r25, r25
    4fba:	e8 0f       	add	r30, r24
    4fbc:	f9 1f       	adc	r31, r25
    4fbe:	ef 55       	subi	r30, 0x5F	; 95
    4fc0:	f8 4f       	sbci	r31, 0xF8	; 248
    4fc2:	86 89       	ldd	r24, Z+22	; 0x16
    4fc4:	97 89       	ldd	r25, Z+23	; 0x17
    4fc6:	89 2b       	or	r24, r25
    4fc8:	29 f4       	brne	.+10     	; 0x4fd4 <nrk_activate_task+0xa0>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
    4fca:	82 e0       	ldi	r24, 0x02	; 2
    4fcc:	81 87       	std	Z+9, r24	; 0x09
        nrk_add_to_readyQ (Task->task_ID);
    4fce:	88 81       	ld	r24, Y
    4fd0:	0e 94 9b 26 	call	0x4d36	; 0x4d36 <nrk_add_to_readyQ>
    4fd4:	81 e0       	ldi	r24, 0x01	; 1
    }

    return NRK_OK;
}
    4fd6:	df 91       	pop	r29
    4fd8:	cf 91       	pop	r28
    4fda:	1f 91       	pop	r17
    4fdc:	0f 91       	pop	r16
    4fde:	ff 90       	pop	r15
    4fe0:	ef 90       	pop	r14
    4fe2:	08 95       	ret

00004fe4 <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    4fe4:	8f 92       	push	r8
    4fe6:	9f 92       	push	r9
    4fe8:	af 92       	push	r10
    4fea:	bf 92       	push	r11
    4fec:	cf 92       	push	r12
    4fee:	df 92       	push	r13
    4ff0:	ef 92       	push	r14
    4ff2:	ff 92       	push	r15
    4ff4:	0f 93       	push	r16
    4ff6:	1f 93       	push	r17
    4ff8:	df 93       	push	r29
    4ffa:	cf 93       	push	r28
    4ffc:	cd b7       	in	r28, 0x3d	; 61
    4ffe:	de b7       	in	r29, 0x3e	; 62
    5000:	60 97       	sbiw	r28, 0x10	; 16
    5002:	0f b6       	in	r0, 0x3f	; 63
    5004:	f8 94       	cli
    5006:	de bf       	out	0x3e, r29	; 62
    5008:	0f be       	out	0x3f, r0	; 63
    500a:	cd bf       	out	0x3d, r28	; 61
    500c:	fc 01       	movw	r30, r24
    500e:	09 83       	std	Y+1, r16	; 0x01
    5010:	1a 83       	std	Y+2, r17	; 0x02
    5012:	2b 83       	std	Y+3, r18	; 0x03
    5014:	3c 83       	std	Y+4, r19	; 0x04
    5016:	4d 83       	std	Y+5, r20	; 0x05
    5018:	5e 83       	std	Y+6, r21	; 0x06
    501a:	6f 83       	std	Y+7, r22	; 0x07
    501c:	78 87       	std	Y+8, r23	; 0x08
    501e:	89 86       	std	Y+9, r8	; 0x09
    5020:	9a 86       	std	Y+10, r9	; 0x0a
    5022:	ab 86       	std	Y+11, r10	; 0x0b
    5024:	bc 86       	std	Y+12, r11	; 0x0c
    5026:	cd 86       	std	Y+13, r12	; 0x0d
    5028:	de 86       	std	Y+14, r13	; 0x0e
    502a:	ef 86       	std	Y+15, r14	; 0x0f
    502c:	f8 8a       	std	Y+16, r15	; 0x10
    502e:	89 81       	ldd	r24, Y+1	; 0x01
    5030:	9a 81       	ldd	r25, Y+2	; 0x02
    5032:	ab 81       	ldd	r26, Y+3	; 0x03
    5034:	bc 81       	ldd	r27, Y+4	; 0x04
    5036:	2d 81       	ldd	r18, Y+5	; 0x05
    5038:	3e 81       	ldd	r19, Y+6	; 0x06
    503a:	4f 81       	ldd	r20, Y+7	; 0x07
    503c:	58 85       	ldd	r21, Y+8	; 0x08
    503e:	e9 84       	ldd	r14, Y+9	; 0x09
    5040:	fa 84       	ldd	r15, Y+10	; 0x0a
    5042:	0b 85       	ldd	r16, Y+11	; 0x0b
    5044:	1c 85       	ldd	r17, Y+12	; 0x0c
    5046:	ad 84       	ldd	r10, Y+13	; 0x0d
    5048:	be 84       	ldd	r11, Y+14	; 0x0e
    504a:	cf 84       	ldd	r12, Y+15	; 0x0f
    504c:	d8 88       	ldd	r13, Y+16	; 0x10
if(high.secs<low.secs) return NRK_ERROR; 
    504e:	8e 15       	cp	r24, r14
    5050:	9f 05       	cpc	r25, r15
    5052:	a0 07       	cpc	r26, r16
    5054:	b1 07       	cpc	r27, r17
    5056:	f0 f1       	brcs	.+124    	; 0x50d4 <nrk_time_sub+0xf0>
if(low.secs==high.secs)
    5058:	e8 16       	cp	r14, r24
    505a:	f9 06       	cpc	r15, r25
    505c:	0a 07       	cpc	r16, r26
    505e:	1b 07       	cpc	r17, r27
    5060:	91 f4       	brne	.+36     	; 0x5086 <nrk_time_sub+0xa2>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    5062:	2a 15       	cp	r18, r10
    5064:	3b 05       	cpc	r19, r11
    5066:	4c 05       	cpc	r20, r12
    5068:	5d 05       	cpc	r21, r13
    506a:	a0 f1       	brcs	.+104    	; 0x50d4 <nrk_time_sub+0xf0>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    506c:	2a 19       	sub	r18, r10
    506e:	3b 09       	sbc	r19, r11
    5070:	4c 09       	sbc	r20, r12
    5072:	5d 09       	sbc	r21, r13
    5074:	24 83       	std	Z+4, r18	; 0x04
    5076:	35 83       	std	Z+5, r19	; 0x05
    5078:	46 83       	std	Z+6, r20	; 0x06
    507a:	57 83       	std	Z+7, r21	; 0x07
	result->secs=0;
    507c:	10 82       	st	Z, r1
    507e:	11 82       	std	Z+1, r1	; 0x01
    5080:	12 82       	std	Z+2, r1	; 0x02
    5082:	13 82       	std	Z+3, r1	; 0x03
    5084:	1c c0       	rjmp	.+56     	; 0x50be <nrk_time_sub+0xda>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    5086:	2a 15       	cp	r18, r10
    5088:	3b 05       	cpc	r19, r11
    508a:	4c 05       	cpc	r20, r12
    508c:	5d 05       	cpc	r21, r13
    508e:	c8 f4       	brcc	.+50     	; 0x50c2 <nrk_time_sub+0xde>
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    5090:	01 97       	sbiw	r24, 0x01	; 1
    5092:	a1 09       	sbc	r26, r1
    5094:	b1 09       	sbc	r27, r1
    5096:	8e 19       	sub	r24, r14
    5098:	9f 09       	sbc	r25, r15
    509a:	a0 0b       	sbc	r26, r16
    509c:	b1 0b       	sbc	r27, r17
    509e:	80 83       	st	Z, r24
    50a0:	91 83       	std	Z+1, r25	; 0x01
    50a2:	a2 83       	std	Z+2, r26	; 0x02
    50a4:	b3 83       	std	Z+3, r27	; 0x03
	result->nano_secs=high.nano_secs-low.nano_secs;
    50a6:	20 50       	subi	r18, 0x00	; 0
    50a8:	36 43       	sbci	r19, 0x36	; 54
    50aa:	45 46       	sbci	r20, 0x65	; 101
    50ac:	54 4c       	sbci	r21, 0xC4	; 196
    50ae:	2a 19       	sub	r18, r10
    50b0:	3b 09       	sbc	r19, r11
    50b2:	4c 09       	sbc	r20, r12
    50b4:	5d 09       	sbc	r21, r13
    50b6:	24 83       	std	Z+4, r18	; 0x04
    50b8:	35 83       	std	Z+5, r19	; 0x05
    50ba:	46 83       	std	Z+6, r20	; 0x06
    50bc:	57 83       	std	Z+7, r21	; 0x07
    50be:	81 e0       	ldi	r24, 0x01	; 1
    50c0:	0a c0       	rjmp	.+20     	; 0x50d6 <nrk_time_sub+0xf2>
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    50c2:	8e 19       	sub	r24, r14
    50c4:	9f 09       	sbc	r25, r15
    50c6:	a0 0b       	sbc	r26, r16
    50c8:	b1 0b       	sbc	r27, r17
    50ca:	80 83       	st	Z, r24
    50cc:	91 83       	std	Z+1, r25	; 0x01
    50ce:	a2 83       	std	Z+2, r26	; 0x02
    50d0:	b3 83       	std	Z+3, r27	; 0x03
    50d2:	ed cf       	rjmp	.-38     	; 0x50ae <nrk_time_sub+0xca>
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
    50d4:	8f ef       	ldi	r24, 0xFF	; 255
}
    50d6:	60 96       	adiw	r28, 0x10	; 16
    50d8:	0f b6       	in	r0, 0x3f	; 63
    50da:	f8 94       	cli
    50dc:	de bf       	out	0x3e, r29	; 62
    50de:	0f be       	out	0x3f, r0	; 63
    50e0:	cd bf       	out	0x3d, r28	; 61
    50e2:	cf 91       	pop	r28
    50e4:	df 91       	pop	r29
    50e6:	1f 91       	pop	r17
    50e8:	0f 91       	pop	r16
    50ea:	ff 90       	pop	r15
    50ec:	ef 90       	pop	r14
    50ee:	df 90       	pop	r13
    50f0:	cf 90       	pop	r12
    50f2:	bf 90       	pop	r11
    50f4:	af 90       	pop	r10
    50f6:	9f 90       	pop	r9
    50f8:	8f 90       	pop	r8
    50fa:	08 95       	ret

000050fc <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    50fc:	8f 92       	push	r8
    50fe:	9f 92       	push	r9
    5100:	af 92       	push	r10
    5102:	bf 92       	push	r11
    5104:	cf 92       	push	r12
    5106:	df 92       	push	r13
    5108:	ef 92       	push	r14
    510a:	ff 92       	push	r15
    510c:	0f 93       	push	r16
    510e:	1f 93       	push	r17
    5110:	df 93       	push	r29
    5112:	cf 93       	push	r28
    5114:	cd b7       	in	r28, 0x3d	; 61
    5116:	de b7       	in	r29, 0x3e	; 62
    5118:	60 97       	sbiw	r28, 0x10	; 16
    511a:	0f b6       	in	r0, 0x3f	; 63
    511c:	f8 94       	cli
    511e:	de bf       	out	0x3e, r29	; 62
    5120:	0f be       	out	0x3f, r0	; 63
    5122:	cd bf       	out	0x3d, r28	; 61
    5124:	fc 01       	movw	r30, r24
    5126:	09 83       	std	Y+1, r16	; 0x01
    5128:	1a 83       	std	Y+2, r17	; 0x02
    512a:	2b 83       	std	Y+3, r18	; 0x03
    512c:	3c 83       	std	Y+4, r19	; 0x04
    512e:	4d 83       	std	Y+5, r20	; 0x05
    5130:	5e 83       	std	Y+6, r21	; 0x06
    5132:	6f 83       	std	Y+7, r22	; 0x07
    5134:	78 87       	std	Y+8, r23	; 0x08
    5136:	89 86       	std	Y+9, r8	; 0x09
    5138:	9a 86       	std	Y+10, r9	; 0x0a
    513a:	ab 86       	std	Y+11, r10	; 0x0b
    513c:	bc 86       	std	Y+12, r11	; 0x0c
    513e:	cd 86       	std	Y+13, r12	; 0x0d
    5140:	de 86       	std	Y+14, r13	; 0x0e
    5142:	ef 86       	std	Y+15, r14	; 0x0f
    5144:	f8 8a       	std	Y+16, r15	; 0x10
    5146:	ad 80       	ldd	r10, Y+5	; 0x05
    5148:	be 80       	ldd	r11, Y+6	; 0x06
    514a:	cf 80       	ldd	r12, Y+7	; 0x07
    514c:	d8 84       	ldd	r13, Y+8	; 0x08
    514e:	ed 84       	ldd	r14, Y+13	; 0x0d
    5150:	fe 84       	ldd	r15, Y+14	; 0x0e
    5152:	0f 85       	ldd	r16, Y+15	; 0x0f
    5154:	18 89       	ldd	r17, Y+16	; 0x10
result->secs=a.secs+b.secs;
    5156:	89 85       	ldd	r24, Y+9	; 0x09
    5158:	9a 85       	ldd	r25, Y+10	; 0x0a
    515a:	ab 85       	ldd	r26, Y+11	; 0x0b
    515c:	bc 85       	ldd	r27, Y+12	; 0x0c
    515e:	29 81       	ldd	r18, Y+1	; 0x01
    5160:	3a 81       	ldd	r19, Y+2	; 0x02
    5162:	4b 81       	ldd	r20, Y+3	; 0x03
    5164:	5c 81       	ldd	r21, Y+4	; 0x04
    5166:	82 0f       	add	r24, r18
    5168:	93 1f       	adc	r25, r19
    516a:	a4 1f       	adc	r26, r20
    516c:	b5 1f       	adc	r27, r21
    516e:	80 83       	st	Z, r24
    5170:	91 83       	std	Z+1, r25	; 0x01
    5172:	a2 83       	std	Z+2, r26	; 0x02
    5174:	b3 83       	std	Z+3, r27	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    5176:	ea 0c       	add	r14, r10
    5178:	fb 1c       	adc	r15, r11
    517a:	0c 1d       	adc	r16, r12
    517c:	1d 1d       	adc	r17, r13
    517e:	e4 82       	std	Z+4, r14	; 0x04
    5180:	f5 82       	std	Z+5, r15	; 0x05
    5182:	06 83       	std	Z+6, r16	; 0x06
    5184:	17 83       	std	Z+7, r17	; 0x07
    5186:	13 c0       	rjmp	.+38     	; 0x51ae <nrk_time_add+0xb2>
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    {
    t->nano_secs-=NANOS_PER_SEC;
    5188:	80 50       	subi	r24, 0x00	; 0
    518a:	9a 4c       	sbci	r25, 0xCA	; 202
    518c:	aa 49       	sbci	r26, 0x9A	; 154
    518e:	bb 43       	sbci	r27, 0x3B	; 59
    5190:	84 83       	std	Z+4, r24	; 0x04
    5192:	95 83       	std	Z+5, r25	; 0x05
    5194:	a6 83       	std	Z+6, r26	; 0x06
    5196:	b7 83       	std	Z+7, r27	; 0x07
    t->secs++;
    5198:	80 81       	ld	r24, Z
    519a:	91 81       	ldd	r25, Z+1	; 0x01
    519c:	a2 81       	ldd	r26, Z+2	; 0x02
    519e:	b3 81       	ldd	r27, Z+3	; 0x03
    51a0:	01 96       	adiw	r24, 0x01	; 1
    51a2:	a1 1d       	adc	r26, r1
    51a4:	b1 1d       	adc	r27, r1
    51a6:	80 83       	st	Z, r24
    51a8:	91 83       	std	Z+1, r25	; 0x01
    51aa:	a2 83       	std	Z+2, r26	; 0x02
    51ac:	b3 83       	std	Z+3, r27	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    51ae:	84 81       	ldd	r24, Z+4	; 0x04
    51b0:	95 81       	ldd	r25, Z+5	; 0x05
    51b2:	a6 81       	ldd	r26, Z+6	; 0x06
    51b4:	b7 81       	ldd	r27, Z+7	; 0x07
    51b6:	80 30       	cpi	r24, 0x00	; 0
    51b8:	2a ec       	ldi	r18, 0xCA	; 202
    51ba:	92 07       	cpc	r25, r18
    51bc:	2a e9       	ldi	r18, 0x9A	; 154
    51be:	a2 07       	cpc	r26, r18
    51c0:	2b e3       	ldi	r18, 0x3B	; 59
    51c2:	b2 07       	cpc	r27, r18
    51c4:	08 f7       	brcc	.-62     	; 0x5188 <nrk_time_add+0x8c>
{
result->secs=a.secs+b.secs;
result->nano_secs=a.nano_secs+b.nano_secs;
nrk_time_compact_nanos(result);
return NRK_OK;
}
    51c6:	81 e0       	ldi	r24, 0x01	; 1
    51c8:	60 96       	adiw	r28, 0x10	; 16
    51ca:	0f b6       	in	r0, 0x3f	; 63
    51cc:	f8 94       	cli
    51ce:	de bf       	out	0x3e, r29	; 62
    51d0:	0f be       	out	0x3f, r0	; 63
    51d2:	cd bf       	out	0x3d, r28	; 61
    51d4:	cf 91       	pop	r28
    51d6:	df 91       	pop	r29
    51d8:	1f 91       	pop	r17
    51da:	0f 91       	pop	r16
    51dc:	ff 90       	pop	r15
    51de:	ef 90       	pop	r14
    51e0:	df 90       	pop	r13
    51e2:	cf 90       	pop	r12
    51e4:	bf 90       	pop	r11
    51e6:	af 90       	pop	r10
    51e8:	9f 90       	pop	r9
    51ea:	8f 90       	pop	r8
    51ec:	08 95       	ret

000051ee <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    51ee:	fc 01       	movw	r30, r24
    51f0:	13 c0       	rjmp	.+38     	; 0x5218 <nrk_time_compact_nanos+0x2a>
  while(t->nano_secs>=NANOS_PER_SEC)
    {
    t->nano_secs-=NANOS_PER_SEC;
    51f2:	80 50       	subi	r24, 0x00	; 0
    51f4:	9a 4c       	sbci	r25, 0xCA	; 202
    51f6:	aa 49       	sbci	r26, 0x9A	; 154
    51f8:	bb 43       	sbci	r27, 0x3B	; 59
    51fa:	84 83       	std	Z+4, r24	; 0x04
    51fc:	95 83       	std	Z+5, r25	; 0x05
    51fe:	a6 83       	std	Z+6, r26	; 0x06
    5200:	b7 83       	std	Z+7, r27	; 0x07
    t->secs++;
    5202:	80 81       	ld	r24, Z
    5204:	91 81       	ldd	r25, Z+1	; 0x01
    5206:	a2 81       	ldd	r26, Z+2	; 0x02
    5208:	b3 81       	ldd	r27, Z+3	; 0x03
    520a:	01 96       	adiw	r24, 0x01	; 1
    520c:	a1 1d       	adc	r26, r1
    520e:	b1 1d       	adc	r27, r1
    5210:	80 83       	st	Z, r24
    5212:	91 83       	std	Z+1, r25	; 0x01
    5214:	a2 83       	std	Z+2, r26	; 0x02
    5216:	b3 83       	std	Z+3, r27	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    5218:	84 81       	ldd	r24, Z+4	; 0x04
    521a:	95 81       	ldd	r25, Z+5	; 0x05
    521c:	a6 81       	ldd	r26, Z+6	; 0x06
    521e:	b7 81       	ldd	r27, Z+7	; 0x07
    5220:	80 30       	cpi	r24, 0x00	; 0
    5222:	2a ec       	ldi	r18, 0xCA	; 202
    5224:	92 07       	cpc	r25, r18
    5226:	2a e9       	ldi	r18, 0x9A	; 154
    5228:	a2 07       	cpc	r26, r18
    522a:	2b e3       	ldi	r18, 0x3B	; 59
    522c:	b2 07       	cpc	r27, r18
    522e:	08 f7       	brcc	.-62     	; 0x51f2 <nrk_time_compact_nanos+0x4>
    {
    t->nano_secs-=NANOS_PER_SEC;
    t->secs++;
    }
}
    5230:	08 95       	ret

00005232 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    5232:	60 93 58 08 	sts	0x0858, r22
    5236:	70 93 59 08 	sts	0x0859, r23
    523a:	80 93 5a 08 	sts	0x085A, r24
    523e:	90 93 5b 08 	sts	0x085B, r25
  nrk_system_time.nano_secs=nano_secs;
    5242:	20 93 5c 08 	sts	0x085C, r18
    5246:	30 93 5d 08 	sts	0x085D, r19
    524a:	40 93 5e 08 	sts	0x085E, r20
    524e:	50 93 5f 08 	sts	0x085F, r21
}
    5252:	08 95       	ret

00005254 <_nrk_time_to_ticks>:

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    5254:	6f 92       	push	r6
    5256:	7f 92       	push	r7
    5258:	8f 92       	push	r8
    525a:	9f 92       	push	r9
    525c:	af 92       	push	r10
    525e:	bf 92       	push	r11
    5260:	cf 92       	push	r12
    5262:	df 92       	push	r13
    5264:	ef 92       	push	r14
    5266:	ff 92       	push	r15
    5268:	0f 93       	push	r16
    526a:	1f 93       	push	r17
    526c:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    526e:	60 80       	ld	r6, Z
    5270:	71 80       	ldd	r7, Z+1	; 0x01
    5272:	82 80       	ldd	r8, Z+2	; 0x02
    5274:	93 80       	ldd	r9, Z+3	; 0x03
    5276:	64 81       	ldd	r22, Z+4	; 0x04
    5278:	75 81       	ldd	r23, Z+5	; 0x05
    527a:	86 81       	ldd	r24, Z+6	; 0x06
    527c:	97 81       	ldd	r25, Z+7	; 0x07
    527e:	61 14       	cp	r6, r1
    5280:	71 04       	cpc	r7, r1
    5282:	81 04       	cpc	r8, r1
    5284:	91 04       	cpc	r9, r1
    5286:	09 f4       	brne	.+2      	; 0x528a <_nrk_time_to_ticks+0x36>
    5288:	69 c0       	rjmp	.+210    	; 0x535c <_nrk_time_to_ticks+0x108>
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    528a:	22 e4       	ldi	r18, 0x42	; 66
    528c:	62 16       	cp	r6, r18
    528e:	71 04       	cpc	r7, r1
    5290:	81 04       	cpc	r8, r1
    5292:	91 04       	cpc	r9, r1
    5294:	18 f0       	brcs	.+6      	; 0x529c <_nrk_time_to_ticks+0x48>
    5296:	20 e0       	ldi	r18, 0x00	; 0
    5298:	30 e0       	ldi	r19, 0x00	; 0
    529a:	66 c0       	rjmp	.+204    	; 0x5368 <_nrk_time_to_ticks+0x114>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    529c:	5b 01       	movw	r10, r22
    529e:	6c 01       	movw	r12, r24
    52a0:	ee 24       	eor	r14, r14
    52a2:	ff 24       	eor	r15, r15
    52a4:	87 01       	movw	r16, r14
    52a6:	50 e0       	ldi	r21, 0x00	; 0
    52a8:	3d c0       	rjmp	.+122    	; 0x5324 <_nrk_time_to_ticks+0xd0>
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    52aa:	fa 2d       	mov	r31, r10
    52ac:	eb 2d       	mov	r30, r11
    52ae:	e6 53       	subi	r30, 0x36	; 54
    52b0:	91 e0       	ldi	r25, 0x01	; 1
    52b2:	eb 15       	cp	r30, r11
    52b4:	08 f0       	brcs	.+2      	; 0x52b8 <_nrk_time_to_ticks+0x64>
    52b6:	90 e0       	ldi	r25, 0x00	; 0
    52b8:	8c 2d       	mov	r24, r12
    52ba:	86 56       	subi	r24, 0x66	; 102
    52bc:	21 e0       	ldi	r18, 0x01	; 1
    52be:	8c 15       	cp	r24, r12
    52c0:	08 f0       	brcs	.+2      	; 0x52c4 <_nrk_time_to_ticks+0x70>
    52c2:	20 e0       	ldi	r18, 0x00	; 0
    52c4:	79 2f       	mov	r23, r25
    52c6:	78 0f       	add	r23, r24
    52c8:	91 e0       	ldi	r25, 0x01	; 1
    52ca:	78 17       	cp	r23, r24
    52cc:	08 f0       	brcs	.+2      	; 0x52d0 <_nrk_time_to_ticks+0x7c>
    52ce:	90 e0       	ldi	r25, 0x00	; 0
    52d0:	29 2b       	or	r18, r25
    52d2:	8d 2d       	mov	r24, r13
    52d4:	85 5c       	subi	r24, 0xC5	; 197
    52d6:	31 e0       	ldi	r19, 0x01	; 1
    52d8:	8d 15       	cp	r24, r13
    52da:	08 f0       	brcs	.+2      	; 0x52de <_nrk_time_to_ticks+0x8a>
    52dc:	30 e0       	ldi	r19, 0x00	; 0
    52de:	62 2f       	mov	r22, r18
    52e0:	68 0f       	add	r22, r24
    52e2:	91 e0       	ldi	r25, 0x01	; 1
    52e4:	68 17       	cp	r22, r24
    52e6:	08 f0       	brcs	.+2      	; 0x52ea <_nrk_time_to_ticks+0x96>
    52e8:	90 e0       	ldi	r25, 0x00	; 0
    52ea:	23 2f       	mov	r18, r19
    52ec:	29 2b       	or	r18, r25
    52ee:	2e 0d       	add	r18, r14
    52f0:	91 e0       	ldi	r25, 0x01	; 1
    52f2:	2e 15       	cp	r18, r14
    52f4:	08 f0       	brcs	.+2      	; 0x52f8 <_nrk_time_to_ticks+0xa4>
    52f6:	90 e0       	ldi	r25, 0x00	; 0
    52f8:	49 2f       	mov	r20, r25
    52fa:	4f 0d       	add	r20, r15
    52fc:	91 e0       	ldi	r25, 0x01	; 1
    52fe:	4f 15       	cp	r20, r15
    5300:	08 f0       	brcs	.+2      	; 0x5304 <_nrk_time_to_ticks+0xb0>
    5302:	90 e0       	ldi	r25, 0x00	; 0
    5304:	39 2f       	mov	r19, r25
    5306:	30 0f       	add	r19, r16
    5308:	91 e0       	ldi	r25, 0x01	; 1
    530a:	30 17       	cp	r19, r16
    530c:	08 f0       	brcs	.+2      	; 0x5310 <_nrk_time_to_ticks+0xbc>
    530e:	90 e0       	ldi	r25, 0x00	; 0
    5310:	91 0f       	add	r25, r17
    5312:	af 2e       	mov	r10, r31
    5314:	be 2e       	mov	r11, r30
    5316:	c7 2e       	mov	r12, r23
    5318:	d6 2e       	mov	r13, r22
    531a:	e2 2e       	mov	r14, r18
    531c:	f4 2e       	mov	r15, r20
    531e:	03 2f       	mov	r16, r19
    5320:	19 2f       	mov	r17, r25
    5322:	5f 5f       	subi	r21, 0xFF	; 255
    5324:	85 2f       	mov	r24, r21
    5326:	90 e0       	ldi	r25, 0x00	; 0
    5328:	a0 e0       	ldi	r26, 0x00	; 0
    532a:	b0 e0       	ldi	r27, 0x00	; 0
    532c:	86 15       	cp	r24, r6
    532e:	97 05       	cpc	r25, r7
    5330:	a8 05       	cpc	r26, r8
    5332:	b9 05       	cpc	r27, r9
    5334:	08 f4       	brcc	.+2      	; 0x5338 <_nrk_time_to_ticks+0xe4>
    5336:	b9 cf       	rjmp	.-142    	; 0x52aa <_nrk_time_to_ticks+0x56>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    5338:	95 01       	movw	r18, r10
    533a:	a6 01       	movw	r20, r12
    533c:	b7 01       	movw	r22, r14
    533e:	c8 01       	movw	r24, r16
    5340:	a3 eb       	ldi	r26, 0xB3	; 179
    5342:	aa 2e       	mov	r10, r26
    5344:	f6 ee       	ldi	r31, 0xE6	; 230
    5346:	bf 2e       	mov	r11, r31
    5348:	ee e0       	ldi	r30, 0x0E	; 14
    534a:	ce 2e       	mov	r12, r30
    534c:	dd 24       	eor	r13, r13
    534e:	ee 24       	eor	r14, r14
    5350:	ff 24       	eor	r15, r15
    5352:	00 e0       	ldi	r16, 0x00	; 0
    5354:	10 e0       	ldi	r17, 0x00	; 0
    5356:	0e 94 eb 3d 	call	0x7bd6	; 0x7bd6 <__udivdi3>
    535a:	06 c0       	rjmp	.+12     	; 0x5368 <_nrk_time_to_ticks+0x114>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    535c:	23 eb       	ldi	r18, 0xB3	; 179
    535e:	36 ee       	ldi	r19, 0xE6	; 230
    5360:	4e e0       	ldi	r20, 0x0E	; 14
    5362:	50 e0       	ldi	r21, 0x00	; 0
    5364:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    5368:	c9 01       	movw	r24, r18
    536a:	1f 91       	pop	r17
    536c:	0f 91       	pop	r16
    536e:	ff 90       	pop	r15
    5370:	ef 90       	pop	r14
    5372:	df 90       	pop	r13
    5374:	cf 90       	pop	r12
    5376:	bf 90       	pop	r11
    5378:	af 90       	pop	r10
    537a:	9f 90       	pop	r9
    537c:	8f 90       	pop	r8
    537e:	7f 90       	pop	r7
    5380:	6f 90       	pop	r6
    5382:	08 95       	ret

00005384 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    5384:	ef 92       	push	r14
    5386:	ff 92       	push	r15
    5388:	0f 93       	push	r16
    538a:	1f 93       	push	r17
    538c:	df 93       	push	r29
    538e:	cf 93       	push	r28
    5390:	cd b7       	in	r28, 0x3d	; 61
    5392:	de b7       	in	r29, 0x3e	; 62
    5394:	28 97       	sbiw	r28, 0x08	; 8
    5396:	0f b6       	in	r0, 0x3f	; 63
    5398:	f8 94       	cli
    539a:	de bf       	out	0x3e, r29	; 62
    539c:	0f be       	out	0x3f, r0	; 63
    539e:	cd bf       	out	0x3d, r28	; 61
    53a0:	7b 01       	movw	r14, r22
    53a2:	8c 01       	movw	r16, r24
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
    53a4:	73 70       	andi	r23, 0x03	; 3
    53a6:	80 70       	andi	r24, 0x00	; 0
    53a8:	90 70       	andi	r25, 0x00	; 0
    53aa:	23 eb       	ldi	r18, 0xB3	; 179
    53ac:	36 ee       	ldi	r19, 0xE6	; 230
    53ae:	4e e0       	ldi	r20, 0x0E	; 14
    53b0:	50 e0       	ldi	r21, 0x00	; 0
    53b2:	0e 94 87 4b 	call	0x970e	; 0x970e <__mulsi3>
    53b6:	6d 83       	std	Y+5, r22	; 0x05
    53b8:	7e 83       	std	Y+6, r23	; 0x06
    53ba:	8f 83       	std	Y+7, r24	; 0x07
    53bc:	98 87       	std	Y+8, r25	; 0x08
    53be:	a8 01       	movw	r20, r16
    53c0:	97 01       	movw	r18, r14
    53c2:	ba e0       	ldi	r27, 0x0A	; 10
    53c4:	56 95       	lsr	r21
    53c6:	47 95       	ror	r20
    53c8:	37 95       	ror	r19
    53ca:	27 95       	ror	r18
    53cc:	ba 95       	dec	r27
    53ce:	d1 f7       	brne	.-12     	; 0x53c4 <_nrk_ticks_to_time+0x40>
    53d0:	29 83       	std	Y+1, r18	; 0x01
    53d2:	3a 83       	std	Y+2, r19	; 0x02
    53d4:	4b 83       	std	Y+3, r20	; 0x03
    53d6:	5c 83       	std	Y+4, r21	; 0x04
    53d8:	3a 81       	ldd	r19, Y+2	; 0x02
    53da:	4b 81       	ldd	r20, Y+3	; 0x03
    53dc:	5c 81       	ldd	r21, Y+4	; 0x04
}
    53de:	28 96       	adiw	r28, 0x08	; 8
    53e0:	0f b6       	in	r0, 0x3f	; 63
    53e2:	f8 94       	cli
    53e4:	de bf       	out	0x3e, r29	; 62
    53e6:	0f be       	out	0x3f, r0	; 63
    53e8:	cd bf       	out	0x3d, r28	; 61
    53ea:	cf 91       	pop	r28
    53ec:	df 91       	pop	r29
    53ee:	1f 91       	pop	r17
    53f0:	0f 91       	pop	r16
    53f2:	ff 90       	pop	r15
    53f4:	ef 90       	pop	r14
    53f6:	08 95       	ret

000053f8 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    53f8:	6f 92       	push	r6
    53fa:	7f 92       	push	r7
    53fc:	8f 92       	push	r8
    53fe:	9f 92       	push	r9
    5400:	af 92       	push	r10
    5402:	bf 92       	push	r11
    5404:	cf 92       	push	r12
    5406:	df 92       	push	r13
    5408:	ef 92       	push	r14
    540a:	ff 92       	push	r15
    540c:	0f 93       	push	r16
    540e:	1f 93       	push	r17
    5410:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    5412:	60 80       	ld	r6, Z
    5414:	71 80       	ldd	r7, Z+1	; 0x01
    5416:	82 80       	ldd	r8, Z+2	; 0x02
    5418:	93 80       	ldd	r9, Z+3	; 0x03
    541a:	64 81       	ldd	r22, Z+4	; 0x04
    541c:	75 81       	ldd	r23, Z+5	; 0x05
    541e:	86 81       	ldd	r24, Z+6	; 0x06
    5420:	97 81       	ldd	r25, Z+7	; 0x07
    5422:	61 14       	cp	r6, r1
    5424:	71 04       	cpc	r7, r1
    5426:	81 04       	cpc	r8, r1
    5428:	91 04       	cpc	r9, r1
    542a:	09 f4       	brne	.+2      	; 0x542e <_nrk_time_to_ticks_long+0x36>
    542c:	60 c0       	rjmp	.+192    	; 0x54ee <_nrk_time_to_ticks_long+0xf6>
{
   tmp=t->nano_secs;
    542e:	5b 01       	movw	r10, r22
    5430:	6c 01       	movw	r12, r24
    5432:	ee 24       	eor	r14, r14
    5434:	ff 24       	eor	r15, r15
    5436:	87 01       	movw	r16, r14
    5438:	50 e0       	ldi	r21, 0x00	; 0
    543a:	3d c0       	rjmp	.+122    	; 0x54b6 <_nrk_time_to_ticks_long+0xbe>
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    543c:	fa 2d       	mov	r31, r10
    543e:	eb 2d       	mov	r30, r11
    5440:	e6 53       	subi	r30, 0x36	; 54
    5442:	91 e0       	ldi	r25, 0x01	; 1
    5444:	eb 15       	cp	r30, r11
    5446:	08 f0       	brcs	.+2      	; 0x544a <_nrk_time_to_ticks_long+0x52>
    5448:	90 e0       	ldi	r25, 0x00	; 0
    544a:	8c 2d       	mov	r24, r12
    544c:	86 56       	subi	r24, 0x66	; 102
    544e:	21 e0       	ldi	r18, 0x01	; 1
    5450:	8c 15       	cp	r24, r12
    5452:	08 f0       	brcs	.+2      	; 0x5456 <_nrk_time_to_ticks_long+0x5e>
    5454:	20 e0       	ldi	r18, 0x00	; 0
    5456:	79 2f       	mov	r23, r25
    5458:	78 0f       	add	r23, r24
    545a:	91 e0       	ldi	r25, 0x01	; 1
    545c:	78 17       	cp	r23, r24
    545e:	08 f0       	brcs	.+2      	; 0x5462 <_nrk_time_to_ticks_long+0x6a>
    5460:	90 e0       	ldi	r25, 0x00	; 0
    5462:	29 2b       	or	r18, r25
    5464:	8d 2d       	mov	r24, r13
    5466:	85 5c       	subi	r24, 0xC5	; 197
    5468:	31 e0       	ldi	r19, 0x01	; 1
    546a:	8d 15       	cp	r24, r13
    546c:	08 f0       	brcs	.+2      	; 0x5470 <_nrk_time_to_ticks_long+0x78>
    546e:	30 e0       	ldi	r19, 0x00	; 0
    5470:	62 2f       	mov	r22, r18
    5472:	68 0f       	add	r22, r24
    5474:	91 e0       	ldi	r25, 0x01	; 1
    5476:	68 17       	cp	r22, r24
    5478:	08 f0       	brcs	.+2      	; 0x547c <_nrk_time_to_ticks_long+0x84>
    547a:	90 e0       	ldi	r25, 0x00	; 0
    547c:	23 2f       	mov	r18, r19
    547e:	29 2b       	or	r18, r25
    5480:	2e 0d       	add	r18, r14
    5482:	91 e0       	ldi	r25, 0x01	; 1
    5484:	2e 15       	cp	r18, r14
    5486:	08 f0       	brcs	.+2      	; 0x548a <_nrk_time_to_ticks_long+0x92>
    5488:	90 e0       	ldi	r25, 0x00	; 0
    548a:	49 2f       	mov	r20, r25
    548c:	4f 0d       	add	r20, r15
    548e:	91 e0       	ldi	r25, 0x01	; 1
    5490:	4f 15       	cp	r20, r15
    5492:	08 f0       	brcs	.+2      	; 0x5496 <_nrk_time_to_ticks_long+0x9e>
    5494:	90 e0       	ldi	r25, 0x00	; 0
    5496:	39 2f       	mov	r19, r25
    5498:	30 0f       	add	r19, r16
    549a:	91 e0       	ldi	r25, 0x01	; 1
    549c:	30 17       	cp	r19, r16
    549e:	08 f0       	brcs	.+2      	; 0x54a2 <_nrk_time_to_ticks_long+0xaa>
    54a0:	90 e0       	ldi	r25, 0x00	; 0
    54a2:	91 0f       	add	r25, r17
    54a4:	af 2e       	mov	r10, r31
    54a6:	be 2e       	mov	r11, r30
    54a8:	c7 2e       	mov	r12, r23
    54aa:	d6 2e       	mov	r13, r22
    54ac:	e2 2e       	mov	r14, r18
    54ae:	f4 2e       	mov	r15, r20
    54b0:	03 2f       	mov	r16, r19
    54b2:	19 2f       	mov	r17, r25
    54b4:	5f 5f       	subi	r21, 0xFF	; 255
    54b6:	85 2f       	mov	r24, r21
    54b8:	90 e0       	ldi	r25, 0x00	; 0
    54ba:	a0 e0       	ldi	r26, 0x00	; 0
    54bc:	b0 e0       	ldi	r27, 0x00	; 0
    54be:	86 15       	cp	r24, r6
    54c0:	97 05       	cpc	r25, r7
    54c2:	a8 05       	cpc	r26, r8
    54c4:	b9 05       	cpc	r27, r9
    54c6:	08 f4       	brcc	.+2      	; 0x54ca <_nrk_time_to_ticks_long+0xd2>
    54c8:	b9 cf       	rjmp	.-142    	; 0x543c <_nrk_time_to_ticks_long+0x44>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    54ca:	95 01       	movw	r18, r10
    54cc:	a6 01       	movw	r20, r12
    54ce:	b7 01       	movw	r22, r14
    54d0:	c8 01       	movw	r24, r16
    54d2:	e3 eb       	ldi	r30, 0xB3	; 179
    54d4:	ae 2e       	mov	r10, r30
    54d6:	06 ee       	ldi	r16, 0xE6	; 230
    54d8:	b0 2e       	mov	r11, r16
    54da:	1e e0       	ldi	r17, 0x0E	; 14
    54dc:	c1 2e       	mov	r12, r17
    54de:	dd 24       	eor	r13, r13
    54e0:	ee 24       	eor	r14, r14
    54e2:	ff 24       	eor	r15, r15
    54e4:	00 e0       	ldi	r16, 0x00	; 0
    54e6:	10 e0       	ldi	r17, 0x00	; 0
    54e8:	0e 94 eb 3d 	call	0x7bd6	; 0x7bd6 <__udivdi3>
    54ec:	06 c0       	rjmp	.+12     	; 0x54fa <_nrk_time_to_ticks_long+0x102>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    54ee:	23 eb       	ldi	r18, 0xB3	; 179
    54f0:	36 ee       	ldi	r19, 0xE6	; 230
    54f2:	4e e0       	ldi	r20, 0x0E	; 14
    54f4:	50 e0       	ldi	r21, 0x00	; 0
    54f6:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
}
return ticks;
}
    54fa:	b9 01       	movw	r22, r18
    54fc:	ca 01       	movw	r24, r20
    54fe:	1f 91       	pop	r17
    5500:	0f 91       	pop	r16
    5502:	ff 90       	pop	r15
    5504:	ef 90       	pop	r14
    5506:	df 90       	pop	r13
    5508:	cf 90       	pop	r12
    550a:	bf 90       	pop	r11
    550c:	af 90       	pop	r10
    550e:	9f 90       	pop	r9
    5510:	8f 90       	pop	r8
    5512:	7f 90       	pop	r7
    5514:	6f 90       	pop	r6
    5516:	08 95       	ret

00005518 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    5518:	ef 92       	push	r14
    551a:	ff 92       	push	r15
    551c:	0f 93       	push	r16
    551e:	1f 93       	push	r17
    5520:	cf 93       	push	r28
    5522:	df 93       	push	r29
    5524:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    5526:	1c 82       	std	Y+4, r1	; 0x04
    5528:	1d 82       	std	Y+5, r1	; 0x05
    552a:	1e 82       	std	Y+6, r1	; 0x06
    552c:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    552e:	80 91 58 08 	lds	r24, 0x0858
    5532:	90 91 59 08 	lds	r25, 0x0859
    5536:	a0 91 5a 08 	lds	r26, 0x085A
    553a:	b0 91 5b 08 	lds	r27, 0x085B
    553e:	88 83       	st	Y, r24
    5540:	99 83       	std	Y+1, r25	; 0x01
    5542:	aa 83       	std	Y+2, r26	; 0x02
    5544:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    5546:	e0 90 5c 08 	lds	r14, 0x085C
    554a:	f0 90 5d 08 	lds	r15, 0x085D
    554e:	00 91 5e 08 	lds	r16, 0x085E
    5552:	10 91 5f 08 	lds	r17, 0x085F
    5556:	ec 82       	std	Y+4, r14	; 0x04
    5558:	fd 82       	std	Y+5, r15	; 0x05
    555a:	0e 83       	std	Y+6, r16	; 0x06
    555c:	1f 83       	std	Y+7, r17	; 0x07
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    555e:	0e 94 ae 2f 	call	0x5f5c	; 0x5f5c <_nrk_os_timer_get>
    5562:	90 e0       	ldi	r25, 0x00	; 0
    5564:	a0 e0       	ldi	r26, 0x00	; 0
    5566:	b0 e0       	ldi	r27, 0x00	; 0
    5568:	bc 01       	movw	r22, r24
    556a:	cd 01       	movw	r24, r26
    556c:	23 eb       	ldi	r18, 0xB3	; 179
    556e:	36 ee       	ldi	r19, 0xE6	; 230
    5570:	4e e0       	ldi	r20, 0x0E	; 14
    5572:	50 e0       	ldi	r21, 0x00	; 0
    5574:	0e 94 87 4b 	call	0x970e	; 0x970e <__mulsi3>
    5578:	e6 0e       	add	r14, r22
    557a:	f7 1e       	adc	r15, r23
    557c:	08 1f       	adc	r16, r24
    557e:	19 1f       	adc	r17, r25
    5580:	ec 82       	std	Y+4, r14	; 0x04
    5582:	fd 82       	std	Y+5, r15	; 0x05
    5584:	0e 83       	std	Y+6, r16	; 0x06
    5586:	1f 83       	std	Y+7, r17	; 0x07
    5588:	13 c0       	rjmp	.+38     	; 0x55b0 <nrk_time_get+0x98>
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    558a:	80 50       	subi	r24, 0x00	; 0
    558c:	9a 4c       	sbci	r25, 0xCA	; 202
    558e:	aa 49       	sbci	r26, 0x9A	; 154
    5590:	bb 43       	sbci	r27, 0x3B	; 59
    5592:	8c 83       	std	Y+4, r24	; 0x04
    5594:	9d 83       	std	Y+5, r25	; 0x05
    5596:	ae 83       	std	Y+6, r26	; 0x06
    5598:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    559a:	88 81       	ld	r24, Y
    559c:	99 81       	ldd	r25, Y+1	; 0x01
    559e:	aa 81       	ldd	r26, Y+2	; 0x02
    55a0:	bb 81       	ldd	r27, Y+3	; 0x03
    55a2:	01 96       	adiw	r24, 0x01	; 1
    55a4:	a1 1d       	adc	r26, r1
    55a6:	b1 1d       	adc	r27, r1
    55a8:	88 83       	st	Y, r24
    55aa:	99 83       	std	Y+1, r25	; 0x01
    55ac:	aa 83       	std	Y+2, r26	; 0x02
    55ae:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    55b0:	8c 81       	ldd	r24, Y+4	; 0x04
    55b2:	9d 81       	ldd	r25, Y+5	; 0x05
    55b4:	ae 81       	ldd	r26, Y+6	; 0x06
    55b6:	bf 81       	ldd	r27, Y+7	; 0x07
    55b8:	80 30       	cpi	r24, 0x00	; 0
    55ba:	2a ec       	ldi	r18, 0xCA	; 202
    55bc:	92 07       	cpc	r25, r18
    55be:	2a e9       	ldi	r18, 0x9A	; 154
    55c0:	a2 07       	cpc	r26, r18
    55c2:	2b e3       	ldi	r18, 0x3B	; 59
    55c4:	b2 07       	cpc	r27, r18
    55c6:	08 f7       	brcc	.-62     	; 0x558a <nrk_time_get+0x72>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    t->secs++;
    }

}
    55c8:	df 91       	pop	r29
    55ca:	cf 91       	pop	r28
    55cc:	1f 91       	pop	r17
    55ce:	0f 91       	pop	r16
    55d0:	ff 90       	pop	r15
    55d2:	ef 90       	pop	r14
    55d4:	08 95       	ret

000055d6 <nrk_idle_task>:
#include <nrk_platform_time.h>
#include <nrk_scheduler.h>
#include <stdio.h>

void nrk_idle_task()
{
    55d6:	0f 93       	push	r16
    55d8:	1f 93       	push	r17

  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    55da:	01 e0       	ldi	r16, 0x01	; 1
    }
    else {
	#ifndef NRK_NO_POWER_DOWN
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
    55dc:	12 e0       	ldi	r17, 0x02	; 2
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{

  nrk_stack_check(); 
    55de:	0e 94 28 21 	call	0x4250	; 0x4250 <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    55e2:	0e 94 a8 2f 	call	0x5f50	; 0x5f50 <_nrk_get_next_wakeup>
    55e6:	85 31       	cpi	r24, 0x15	; 21
    55e8:	28 f4       	brcc	.+10     	; 0x55f4 <nrk_idle_task+0x1e>
    {
	    _nrk_cpu_state=CPU_IDLE;
    55ea:	00 93 55 08 	sts	0x0855, r16
	    nrk_idle();
    55ee:	0e 94 1a 31 	call	0x6234	; 0x6234 <nrk_idle>
    55f2:	08 c0       	rjmp	.+16     	; 0x5604 <nrk_idle_task+0x2e>
    }
    else {
	#ifndef NRK_NO_POWER_DOWN
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
    55f4:	8a e0       	ldi	r24, 0x0A	; 10
    55f6:	90 e0       	ldi	r25, 0x00	; 0
    55f8:	0e 94 13 2f 	call	0x5e26	; 0x5e26 <nrk_spin_wait_us>
	    _nrk_cpu_state=CPU_SLEEP;
    55fc:	10 93 55 08 	sts	0x0855, r17
	    nrk_sleep();
    5600:	0e 94 0e 31 	call	0x621c	; 0x621c <nrk_sleep>
	    nrk_idle();
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    5604:	80 91 60 06 	lds	r24, 0x0660
    5608:	85 35       	cpi	r24, 0x55	; 85
    560a:	19 f0       	breq	.+6      	; 0x5612 <nrk_idle_task+0x3c>
    560c:	88 e0       	ldi	r24, 0x08	; 8
    560e:	0e 94 0e 20 	call	0x401c	; 0x401c <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    5612:	80 91 7e 10 	lds	r24, 0x107E
    5616:	85 35       	cpi	r24, 0x55	; 85
    5618:	11 f3       	breq	.-60     	; 0x55de <nrk_idle_task+0x8>
    561a:	88 e0       	ldi	r24, 0x08	; 8
    561c:	0e 94 0e 20 	call	0x401c	; 0x401c <nrk_error_add>
    5620:	de cf       	rjmp	.-68     	; 0x55de <nrk_idle_task+0x8>

00005622 <_nrk_scheduler>:

/*This is the variable to store the task ID of the next scheduled task. This will be the task with the earliest deadline*/
uint8_t earliestDeadlineID = 0;

void inline _nrk_scheduler()
{
    5622:	2f 92       	push	r2
    5624:	3f 92       	push	r3
    5626:	4f 92       	push	r4
    5628:	5f 92       	push	r5
    562a:	6f 92       	push	r6
    562c:	7f 92       	push	r7
    562e:	8f 92       	push	r8
    5630:	9f 92       	push	r9
    5632:	af 92       	push	r10
    5634:	bf 92       	push	r11
    5636:	cf 92       	push	r12
    5638:	df 92       	push	r13
    563a:	ef 92       	push	r14
    563c:	ff 92       	push	r15
    563e:	0f 93       	push	r16
    5640:	1f 93       	push	r17
    5642:	cf 93       	push	r28
    5644:	df 93       	push	r29

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_high_speed_timer_reset();
    start_time_stamp=_nrk_high_speed_timer_get();
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    5646:	8a ef       	ldi	r24, 0xFA	; 250
    5648:	0e 94 ab 2f 	call	0x5f56	; 0x5f56 <_nrk_set_next_wakeup>
    next_wake=60000;
    // Safety zone starts here....


#ifdef NRK_WATCHDOG
    nrk_watchdog_reset();
    564c:	0e 94 ec 30 	call	0x61d8	; 0x61d8 <nrk_watchdog_reset>
#endif

#ifdef NRK_SW_WDT
    _nrk_sw_wdt_check();
    5650:	0e 94 97 2e 	call	0x5d2e	; 0x5d2e <_nrk_sw_wdt_check>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    5654:	d0 90 c4 05 	lds	r13, 0x05C4
    5658:	6d 2d       	mov	r22, r13
    565a:	70 e0       	ldi	r23, 0x00	; 0
    565c:	80 e0       	ldi	r24, 0x00	; 0
    565e:	90 e0       	ldi	r25, 0x00	; 0
    5660:	23 eb       	ldi	r18, 0xB3	; 179
    5662:	36 ee       	ldi	r19, 0xE6	; 230
    5664:	4e e0       	ldi	r20, 0x0E	; 14
    5666:	50 e0       	ldi	r21, 0x00	; 0
    5668:	0e 94 87 4b 	call	0x970e	; 0x970e <__mulsi3>
    566c:	7b 01       	movw	r14, r22
    566e:	8c 01       	movw	r16, r24
    5670:	80 91 5c 08 	lds	r24, 0x085C
    5674:	90 91 5d 08 	lds	r25, 0x085D
    5678:	a0 91 5e 08 	lds	r26, 0x085E
    567c:	b0 91 5f 08 	lds	r27, 0x085F
    5680:	e8 0e       	add	r14, r24
    5682:	f9 1e       	adc	r15, r25
    5684:	0a 1f       	adc	r16, r26
    5686:	1b 1f       	adc	r17, r27
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5688:	c8 01       	movw	r24, r16
    568a:	b7 01       	movw	r22, r14
    568c:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    5690:	e6 1a       	sub	r14, r22
    5692:	f7 0a       	sbc	r15, r23
    5694:	08 0b       	sbc	r16, r24
    5696:	19 0b       	sbc	r17, r25
    5698:	e0 92 5c 08 	sts	0x085C, r14
    569c:	f0 92 5d 08 	sts	0x085D, r15
    56a0:	00 93 5e 08 	sts	0x085E, r16
    56a4:	10 93 5f 08 	sts	0x085F, r17

#ifdef NRK_STATS_TRACKER
    if(nrk_cur_task_TCB->task_ID==NRK_IDLE_TASK_ID)
    56a8:	e0 91 61 08 	lds	r30, 0x0861
    56ac:	f0 91 62 08 	lds	r31, 0x0862
    56b0:	90 85       	ldd	r25, Z+8	; 0x08
    56b2:	99 23       	and	r25, r25
    56b4:	b9 f4       	brne	.+46     	; 0x56e4 <_nrk_scheduler+0xc2>
    {
        if(_nrk_cpu_state==CPU_SLEEP) _nrk_stats_sleep(_nrk_prev_timer_val);
    56b6:	80 91 55 08 	lds	r24, 0x0855
    56ba:	82 30       	cpi	r24, 0x02	; 2
    56bc:	19 f4       	brne	.+6      	; 0x56c4 <_nrk_scheduler+0xa2>
    56be:	8d 2d       	mov	r24, r13
    56c0:	0e 94 b7 1d 	call	0x3b6e	; 0x3b6e <_nrk_stats_sleep>
        _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    56c4:	e0 91 61 08 	lds	r30, 0x0861
    56c8:	f0 91 62 08 	lds	r31, 0x0862
    56cc:	80 85       	ldd	r24, Z+8	; 0x08
    56ce:	60 91 c4 05 	lds	r22, 0x05C4
    56d2:	0e 94 47 18 	call	0x308e	; 0x308e <_nrk_stats_task_preempted>
        // Add 0 time since the preempted call before set the correct value
        _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, 0);
    56d6:	e0 91 61 08 	lds	r30, 0x0861
    56da:	f0 91 62 08 	lds	r31, 0x0862
    56de:	80 85       	ldd	r24, Z+8	; 0x08
    56e0:	60 e0       	ldi	r22, 0x00	; 0
    56e2:	05 c0       	rjmp	.+10     	; 0x56ee <_nrk_scheduler+0xcc>
    }
    else
    {
        if(nrk_cur_task_TCB->suspend_flag==1)
    56e4:	85 81       	ldd	r24, Z+5	; 0x05
    56e6:	88 23       	and	r24, r24
    56e8:	29 f0       	breq	.+10     	; 0x56f4 <_nrk_scheduler+0xd2>
            _nrk_stats_task_suspend(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    56ea:	89 2f       	mov	r24, r25
    56ec:	6d 2d       	mov	r22, r13
    56ee:	0e 94 01 19 	call	0x3202	; 0x3202 <_nrk_stats_task_suspend>
    56f2:	04 c0       	rjmp	.+8      	; 0x56fc <_nrk_scheduler+0xda>
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    56f4:	89 2f       	mov	r24, r25
    56f6:	6d 2d       	mov	r22, r13
    56f8:	0e 94 47 18 	call	0x308e	; 0x308e <_nrk_stats_task_preempted>
    56fc:	80 91 58 08 	lds	r24, 0x0858
    5700:	90 91 59 08 	lds	r25, 0x0859
    5704:	a0 91 5a 08 	lds	r26, 0x085A
    5708:	b0 91 5b 08 	lds	r27, 0x085B
    570c:	20 91 5c 08 	lds	r18, 0x085C
    5710:	30 91 5d 08 	lds	r19, 0x085D
    5714:	40 91 5e 08 	lds	r20, 0x085E
    5718:	50 91 5f 08 	lds	r21, 0x085F
    571c:	1b c0       	rjmp	.+54     	; 0x5754 <_nrk_scheduler+0x132>
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    571e:	e1 2c       	mov	r14, r1
    5720:	f6 e3       	ldi	r31, 0x36	; 54
    5722:	ff 2e       	mov	r15, r31
    5724:	f5 e6       	ldi	r31, 0x65	; 101
    5726:	0f 2f       	mov	r16, r31
    5728:	f4 ec       	ldi	r31, 0xC4	; 196
    572a:	1f 2f       	mov	r17, r31
    572c:	e2 0e       	add	r14, r18
    572e:	f3 1e       	adc	r15, r19
    5730:	04 1f       	adc	r16, r20
    5732:	15 1f       	adc	r17, r21
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    5734:	c8 01       	movw	r24, r16
    5736:	b7 01       	movw	r22, r14
    5738:	23 eb       	ldi	r18, 0xB3	; 179
    573a:	36 ee       	ldi	r19, 0xE6	; 230
    573c:	4e e0       	ldi	r20, 0x0E	; 14
    573e:	50 e0       	ldi	r21, 0x00	; 0
    5740:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    5744:	a8 01       	movw	r20, r16
    5746:	97 01       	movw	r18, r14
    5748:	26 1b       	sub	r18, r22
    574a:	37 0b       	sbc	r19, r23
    574c:	48 0b       	sbc	r20, r24
    574e:	59 0b       	sbc	r21, r25
    5750:	d6 01       	movw	r26, r12
    5752:	c5 01       	movw	r24, r10
    5754:	5c 01       	movw	r10, r24
    5756:	6d 01       	movw	r12, r26
    5758:	08 94       	sec
    575a:	a1 1c       	adc	r10, r1
    575c:	b1 1c       	adc	r11, r1
    575e:	c1 1c       	adc	r12, r1
    5760:	d1 1c       	adc	r13, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    5762:	20 30       	cpi	r18, 0x00	; 0
    5764:	6a ec       	ldi	r22, 0xCA	; 202
    5766:	36 07       	cpc	r19, r22
    5768:	6a e9       	ldi	r22, 0x9A	; 154
    576a:	46 07       	cpc	r20, r22
    576c:	6b e3       	ldi	r22, 0x3B	; 59
    576e:	56 07       	cpc	r21, r22
    5770:	b0 f6       	brcc	.-84     	; 0x571e <_nrk_scheduler+0xfc>
    5772:	80 93 58 08 	sts	0x0858, r24
    5776:	90 93 59 08 	sts	0x0859, r25
    577a:	a0 93 5a 08 	sts	0x085A, r26
    577e:	b0 93 5b 08 	sts	0x085B, r27
    5782:	20 93 5c 08 	sts	0x085C, r18
    5786:	30 93 5d 08 	sts	0x085D, r19
    578a:	40 93 5e 08 	sts	0x085E, r20
    578e:	50 93 5f 08 	sts	0x085F, r21
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    5792:	e0 91 61 08 	lds	r30, 0x0861
    5796:	f0 91 62 08 	lds	r31, 0x0862
    579a:	85 81       	ldd	r24, Z+5	; 0x05
    579c:	88 23       	and	r24, r24
    579e:	b9 f0       	breq	.+46     	; 0x57ce <_nrk_scheduler+0x1ac>
    57a0:	81 85       	ldd	r24, Z+9	; 0x09
    57a2:	84 30       	cpi	r24, 0x04	; 4
    57a4:	a1 f0       	breq	.+40     	; 0x57ce <_nrk_scheduler+0x1ac>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    57a6:	87 81       	ldd	r24, Z+7	; 0x07
    57a8:	82 30       	cpi	r24, 0x02	; 2
    57aa:	29 f0       	breq	.+10     	; 0x57b6 <_nrk_scheduler+0x194>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    57ac:	88 23       	and	r24, r24
    57ae:	41 f0       	breq	.+16     	; 0x57c0 <_nrk_scheduler+0x19e>
    57b0:	86 81       	ldd	r24, Z+6	; 0x06
    57b2:	88 23       	and	r24, r24
    57b4:	11 f4       	brne	.+4      	; 0x57ba <_nrk_scheduler+0x198>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    57b6:	85 e0       	ldi	r24, 0x05	; 5
    57b8:	01 c0       	rjmp	.+2      	; 0x57bc <_nrk_scheduler+0x19a>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    57ba:	83 e0       	ldi	r24, 0x03	; 3
    57bc:	81 87       	std	Z+9, r24	; 0x09
    57be:	04 c0       	rjmp	.+8      	; 0x57c8 <_nrk_scheduler+0x1a6>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    57c0:	83 e0       	ldi	r24, 0x03	; 3
    57c2:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    57c4:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    57c6:	16 82       	std	Z+6, r1	; 0x06
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    57c8:	80 85       	ldd	r24, Z+8	; 0x08
    57ca:	0e 94 54 24 	call	0x48a8	; 0x48a8 <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    57ce:	e0 91 61 08 	lds	r30, 0x0861
    57d2:	f0 91 62 08 	lds	r31, 0x0862
    57d6:	86 8d       	ldd	r24, Z+30	; 0x1e
    57d8:	97 8d       	ldd	r25, Z+31	; 0x1f
    57da:	89 2b       	or	r24, r25
    57dc:	e9 f1       	breq	.+122    	; 0x5858 <_nrk_scheduler+0x236>
    57de:	40 85       	ldd	r20, Z+8	; 0x08
    57e0:	44 23       	and	r20, r20
    57e2:	d1 f1       	breq	.+116    	; 0x5858 <_nrk_scheduler+0x236>
    57e4:	81 85       	ldd	r24, Z+9	; 0x09
    57e6:	84 30       	cpi	r24, 0x04	; 4
    57e8:	b9 f1       	breq	.+110    	; 0x5858 <_nrk_scheduler+0x236>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    57ea:	22 8d       	ldd	r18, Z+26	; 0x1a
    57ec:	33 8d       	ldd	r19, Z+27	; 0x1b
    57ee:	80 91 c4 05 	lds	r24, 0x05C4
    57f2:	90 e0       	ldi	r25, 0x00	; 0
    57f4:	28 17       	cp	r18, r24
    57f6:	39 07       	cpc	r19, r25
    57f8:	90 f4       	brcc	.+36     	; 0x581e <_nrk_scheduler+0x1fc>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    57fa:	84 2f       	mov	r24, r20
    57fc:	0e 94 a2 17 	call	0x2f44	; 0x2f44 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    5800:	e0 91 61 08 	lds	r30, 0x0861
    5804:	f0 91 62 08 	lds	r31, 0x0862
    5808:	82 e0       	ldi	r24, 0x02	; 2
    580a:	60 85       	ldd	r22, Z+8	; 0x08
    580c:	0e 94 f7 1f 	call	0x3fee	; 0x3fee <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    5810:	e0 91 61 08 	lds	r30, 0x0861
    5814:	f0 91 62 08 	lds	r31, 0x0862
    5818:	13 8e       	std	Z+27, r1	; 0x1b
    581a:	12 8e       	std	Z+26, r1	; 0x1a
    581c:	04 c0       	rjmp	.+8      	; 0x5826 <_nrk_scheduler+0x204>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    581e:	28 1b       	sub	r18, r24
    5820:	39 0b       	sbc	r19, r25
    5822:	33 8f       	std	Z+27, r19	; 0x1b
    5824:	22 8f       	std	Z+26, r18	; 0x1a

        task_ID= nrk_cur_task_TCB->task_ID;
    5826:	e0 91 61 08 	lds	r30, 0x0861
    582a:	f0 91 62 08 	lds	r31, 0x0862
    582e:	e0 84       	ldd	r14, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    5830:	82 8d       	ldd	r24, Z+26	; 0x1a
    5832:	93 8d       	ldd	r25, Z+27	; 0x1b
    5834:	89 2b       	or	r24, r25
    5836:	81 f4       	brne	.+32     	; 0x5858 <_nrk_scheduler+0x236>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
    5838:	8e 2d       	mov	r24, r14
    583a:	0e 94 a2 17 	call	0x2f44	; 0x2f44 <_nrk_stats_add_violation>
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    583e:	83 e0       	ldi	r24, 0x03	; 3
    5840:	6e 2d       	mov	r22, r14
    5842:	0e 94 f7 1f 	call	0x3fee	; 0x3fee <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    5846:	e0 91 61 08 	lds	r30, 0x0861
    584a:	f0 91 62 08 	lds	r31, 0x0862
    584e:	83 e0       	ldi	r24, 0x03	; 3
    5850:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    5852:	8e 2d       	mov	r24, r14
    5854:	0e 94 54 24 	call	0x48a8	; 0x48a8 <nrk_rem_from_readyQ>
        }
    }

	printf("Earliest Deadline  ----> \r\n");
    5858:	8c e5       	ldi	r24, 0x5C	; 92
    585a:	92 e0       	ldi	r25, 0x02	; 2
    585c:	0e 94 cd 4d 	call	0x9b9a	; 0x9b9a <puts>
	earliestDeadlineID = 0;
    5860:	10 92 af 03 	sts	0x03AF, r1
    5864:	c6 ea       	ldi	r28, 0xA6	; 166
    5866:	d7 e0       	ldi	r29, 0x07	; 7
    5868:	00 e6       	ldi	r16, 0x60	; 96
    586a:	1a ee       	ldi	r17, 0xEA	; 234
    586c:	aa 24       	eor	r10, r10
    586e:	bb 24       	eor	r11, r11
		//	nrk_kprintf("\r\n");
		//}
		

		//Select the task who has the next earliest deadline.		
		printf("Select the task %d for time :%u ", task_ID, nrk_task_TCB[task_ID].next_period);
    5870:	e7 e7       	ldi	r30, 0x77	; 119
    5872:	2e 2e       	mov	r2, r30
    5874:	e2 e0       	ldi	r30, 0x02	; 2
    5876:	3e 2e       	mov	r3, r30
				else 
				{
					nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
					nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
					nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
					nrk_task_TCB[task_ID].num_periods=1;
    5878:	71 e0       	ldi	r23, 0x01	; 1
    587a:	47 2e       	mov	r4, r23
    587c:	51 2c       	mov	r5, r1
		{
			if (nrk_task_TCB[task_ID].next_wakeup == 0) 
			{
				if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) 
				{
					nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    587e:	61 e0       	ldi	r22, 0x01	; 1
    5880:	66 2e       	mov	r6, r22
    5882:	71 2c       	mov	r7, r1
    5884:	81 2c       	mov	r8, r1
    5886:	91 2c       	mov	r9, r1
            nrk_rem_from_readyQ(task_ID);
        }
    }

	printf("Earliest Deadline  ----> \r\n");
	earliestDeadlineID = 0;
    5888:	4a 2d       	mov	r20, r10
    588a:	75 01       	movw	r14, r10

	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
	{
	   if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    588c:	8b 81       	ldd	r24, Y+3	; 0x03
    588e:	8f 3f       	cpi	r24, 0xFF	; 255
    5890:	09 f4       	brne	.+2      	; 0x5894 <_nrk_scheduler+0x272>
    5892:	c2 c0       	rjmp	.+388    	; 0x5a18 <_nrk_scheduler+0x3f6>
		nrk_task_TCB[task_ID].suspend_flag=0;
    5894:	18 82       	st	Y, r1
		if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    5896:	88 23       	and	r24, r24
    5898:	91 f1       	breq	.+100    	; 0x58fe <_nrk_scheduler+0x2dc>
    589a:	8c 81       	ldd	r24, Y+4	; 0x04
    589c:	84 30       	cpi	r24, 0x04	; 4
    589e:	79 f1       	breq	.+94     	; 0x58fe <_nrk_scheduler+0x2dc>
		{
			if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val ) 
    58a0:	29 89       	ldd	r18, Y+17	; 0x11
    58a2:	3a 89       	ldd	r19, Y+18	; 0x12
    58a4:	80 91 c4 05 	lds	r24, 0x05C4
    58a8:	90 e0       	ldi	r25, 0x00	; 0
    58aa:	28 17       	cp	r18, r24
    58ac:	39 07       	cpc	r19, r25
    58ae:	28 f0       	brcs	.+10     	; 0x58ba <_nrk_scheduler+0x298>
			{
				nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    58b0:	28 1b       	sub	r18, r24
    58b2:	39 0b       	sbc	r19, r25
    58b4:	3a 8b       	std	Y+18, r19	; 0x12
    58b6:	29 8b       	std	Y+17, r18	; 0x11
    58b8:	02 c0       	rjmp	.+4      	; 0x58be <_nrk_scheduler+0x29c>
			}
			else 
			{
				nrk_task_TCB[task_ID].next_wakeup=0;
    58ba:	1a 8a       	std	Y+18, r1	; 0x12
    58bc:	19 8a       	std	Y+17, r1	; 0x11
			}
		
			if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val ) 
    58be:	2b 89       	ldd	r18, Y+19	; 0x13
    58c0:	3c 89       	ldd	r19, Y+20	; 0x14
    58c2:	28 17       	cp	r18, r24
    58c4:	39 07       	cpc	r19, r25
    58c6:	28 f0       	brcs	.+10     	; 0x58d2 <_nrk_scheduler+0x2b0>
			{
				nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    58c8:	28 1b       	sub	r18, r24
    58ca:	39 0b       	sbc	r19, r25
    58cc:	3c 8b       	std	Y+20, r19	; 0x14
    58ce:	2b 8b       	std	Y+19, r18	; 0x13
    58d0:	0e c0       	rjmp	.+28     	; 0x58ee <_nrk_scheduler+0x2cc>
			}
			else 
			{	
			if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    58d2:	6f 89       	ldd	r22, Y+23	; 0x17
    58d4:	78 8d       	ldd	r23, Y+24	; 0x18
    58d6:	86 17       	cp	r24, r22
    58d8:	97 07       	cpc	r25, r23
    58da:	28 f4       	brcc	.+10     	; 0x58e6 <_nrk_scheduler+0x2c4>
				nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    58dc:	68 1b       	sub	r22, r24
    58de:	79 0b       	sbc	r23, r25
    58e0:	7c 8b       	std	Y+20, r23	; 0x14
    58e2:	6b 8b       	std	Y+19, r22	; 0x13
    58e4:	04 c0       	rjmp	.+8      	; 0x58ee <_nrk_scheduler+0x2cc>
			else
				nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    58e6:	0e 94 a6 4b 	call	0x974c	; 0x974c <__udivmodhi4>
    58ea:	9c 8b       	std	Y+20, r25	; 0x14
    58ec:	8b 8b       	std	Y+19, r24	; 0x13
			}
			if(nrk_task_TCB[task_ID].next_period==0) 
    58ee:	8b 89       	ldd	r24, Y+19	; 0x13
    58f0:	9c 89       	ldd	r25, Y+20	; 0x14
    58f2:	89 2b       	or	r24, r25
    58f4:	21 f4       	brne	.+8      	; 0x58fe <_nrk_scheduler+0x2dc>
			{
				nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    58f6:	8f 89       	ldd	r24, Y+23	; 0x17
    58f8:	98 8d       	ldd	r25, Y+24	; 0x18
    58fa:	9c 8b       	std	Y+20, r25	; 0x14
    58fc:	8b 8b       	std	Y+19, r24	; 0x13

	/*}
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
	{*/

		if (nrk_task_TCB[task_ID].task_state == SUSPENDED ) 
    58fe:	8c 81       	ldd	r24, Y+4	; 0x04
    5900:	83 30       	cpi	r24, 0x03	; 3
    5902:	09 f0       	breq	.+2      	; 0x5906 <_nrk_scheduler+0x2e4>
    5904:	4c c0       	rjmp	.+152    	; 0x599e <_nrk_scheduler+0x37c>
		{
			if (nrk_task_TCB[task_ID].next_wakeup == 0) 
    5906:	89 89       	ldd	r24, Y+17	; 0x11
    5908:	9a 89       	ldd	r25, Y+18	; 0x12
    590a:	89 2b       	or	r24, r25
    590c:	09 f0       	breq	.+2      	; 0x5910 <_nrk_scheduler+0x2ee>
    590e:	3f c0       	rjmp	.+126    	; 0x598e <_nrk_scheduler+0x36c>
			{
				if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) 
    5910:	8a 81       	ldd	r24, Y+2	; 0x02
    5912:	88 23       	and	r24, r24
    5914:	91 f0       	breq	.+36     	; 0x593a <_nrk_scheduler+0x318>
    5916:	89 81       	ldd	r24, Y+1	; 0x01
    5918:	88 23       	and	r24, r24
    591a:	79 f0       	breq	.+30     	; 0x593a <_nrk_scheduler+0x318>
				{
					nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    591c:	d4 01       	movw	r26, r8
    591e:	c3 01       	movw	r24, r6
    5920:	00 90 51 08 	lds	r0, 0x0851
    5924:	04 c0       	rjmp	.+8      	; 0x592e <_nrk_scheduler+0x30c>
    5926:	88 0f       	add	r24, r24
    5928:	99 1f       	adc	r25, r25
    592a:	aa 1f       	adc	r26, r26
    592c:	bb 1f       	adc	r27, r27
    592e:	0a 94       	dec	r0
    5930:	d2 f7       	brpl	.-12     	; 0x5926 <_nrk_scheduler+0x304>
    5932:	8c 87       	std	Y+12, r24	; 0x0c
    5934:	9d 87       	std	Y+13, r25	; 0x0d
    5936:	ae 87       	std	Y+14, r26	; 0x0e
    5938:	bf 87       	std	Y+15, r27	; 0x0f
				}
				nrk_task_TCB[task_ID].event_suspend=0;
    593a:	1a 82       	std	Y+2, r1	; 0x02
				nrk_task_TCB[task_ID].nw_flag=0;
    593c:	19 82       	std	Y+1, r1	; 0x01
				nrk_task_TCB[task_ID].suspend_flag=0;
    593e:	18 82       	st	Y, r1
				if(nrk_task_TCB[task_ID].num_periods==1) 
    5940:	2b 8d       	ldd	r18, Y+27	; 0x1b
    5942:	3c 8d       	ldd	r19, Y+28	; 0x1c
    5944:	89 8d       	ldd	r24, Y+25	; 0x19
    5946:	9a 8d       	ldd	r25, Y+26	; 0x1a
    5948:	21 30       	cpi	r18, 0x01	; 1
    594a:	31 05       	cpc	r19, r1
    594c:	61 f4       	brne	.+24     	; 0x5966 <_nrk_scheduler+0x344>
				{
					nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    594e:	9e 8b       	std	Y+22, r25	; 0x16
    5950:	8d 8b       	std	Y+21, r24	; 0x15
					nrk_task_TCB[task_ID].task_state = READY;
    5952:	82 e0       	ldi	r24, 0x02	; 2
    5954:	8c 83       	std	Y+4, r24	; 0x04
					nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    5956:	8b 89       	ldd	r24, Y+19	; 0x13
    5958:	9c 89       	ldd	r25, Y+20	; 0x14
    595a:	9a 8b       	std	Y+18, r25	; 0x12
    595c:	89 8b       	std	Y+17, r24	; 0x11
					//nrk_task_TCB[task_ID].next_period += nrk_task_TCB[task_ID].period;
					nrk_add_to_readyQ(task_ID);				
    595e:	84 2f       	mov	r24, r20
    5960:	0e 94 9b 26 	call	0x4d36	; 0x4d36 <nrk_add_to_readyQ>
    5964:	14 c0       	rjmp	.+40     	; 0x598e <_nrk_scheduler+0x36c>
				} 
				else 
				{
					nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    5966:	9e 8b       	std	Y+22, r25	; 0x16
    5968:	8d 8b       	std	Y+21, r24	; 0x15
					nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    596a:	21 50       	subi	r18, 0x01	; 1
    596c:	30 40       	sbci	r19, 0x00	; 0
    596e:	8f 89       	ldd	r24, Y+23	; 0x17
    5970:	98 8d       	ldd	r25, Y+24	; 0x18
    5972:	dc 01       	movw	r26, r24
    5974:	2a 9f       	mul	r18, r26
    5976:	c0 01       	movw	r24, r0
    5978:	2b 9f       	mul	r18, r27
    597a:	90 0d       	add	r25, r0
    597c:	3a 9f       	mul	r19, r26
    597e:	90 0d       	add	r25, r0
    5980:	11 24       	eor	r1, r1
    5982:	9a 8b       	std	Y+18, r25	; 0x12
    5984:	89 8b       	std	Y+17, r24	; 0x11
					nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    5986:	9c 8b       	std	Y+20, r25	; 0x14
    5988:	8b 8b       	std	Y+19, r24	; 0x13
					nrk_task_TCB[task_ID].num_periods=1;
    598a:	5c 8e       	std	Y+28, r5	; 0x1c
    598c:	4b 8e       	std	Y+27, r4	; 0x1b
				}
			}
			if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    598e:	c9 88       	ldd	r12, Y+17	; 0x11
    5990:	da 88       	ldd	r13, Y+18	; 0x12
    5992:	c1 14       	cp	r12, r1
    5994:	d1 04       	cpc	r13, r1
    5996:	19 f0       	breq	.+6      	; 0x599e <_nrk_scheduler+0x37c>
    5998:	c0 16       	cp	r12, r16
    599a:	d1 06       	cpc	r13, r17
    599c:	08 f0       	brcs	.+2      	; 0x59a0 <_nrk_scheduler+0x37e>
    599e:	68 01       	movw	r12, r16
		//	nrk_kprintf("\r\n");
		//}
		

		//Select the task who has the next earliest deadline.		
		printf("Select the task %d for time :%u ", task_ID, nrk_task_TCB[task_ID].next_period);
    59a0:	00 d0       	rcall	.+0      	; 0x59a2 <_nrk_scheduler+0x380>
    59a2:	00 d0       	rcall	.+0      	; 0x59a4 <_nrk_scheduler+0x382>
    59a4:	00 d0       	rcall	.+0      	; 0x59a6 <_nrk_scheduler+0x384>
    59a6:	ed b7       	in	r30, 0x3d	; 61
    59a8:	fe b7       	in	r31, 0x3e	; 62
    59aa:	31 96       	adiw	r30, 0x01	; 1
    59ac:	ad b7       	in	r26, 0x3d	; 61
    59ae:	be b7       	in	r27, 0x3e	; 62
    59b0:	12 96       	adiw	r26, 0x02	; 2
    59b2:	3c 92       	st	X, r3
    59b4:	2e 92       	st	-X, r2
    59b6:	11 97       	sbiw	r26, 0x01	; 1
    59b8:	e2 82       	std	Z+2, r14	; 0x02
    59ba:	f3 82       	std	Z+3, r15	; 0x03
    59bc:	8b 89       	ldd	r24, Y+19	; 0x13
    59be:	9c 89       	ldd	r25, Y+20	; 0x14
    59c0:	95 83       	std	Z+5, r25	; 0x05
    59c2:	84 83       	std	Z+4, r24	; 0x04
    59c4:	0e 94 bb 4d 	call	0x9b76	; 0x9b76 <printf>
		if((earliestDeadlineID == NRK_IDLE_TASK_ID || nrk_task_TCB[task_ID].next_period < nrk_task_TCB[earliestDeadlineID].next_period) && nrk_task_TCB[task_ID].task_state == READY)
    59c8:	20 91 af 03 	lds	r18, 0x03AF
    59cc:	4d b7       	in	r20, 0x3d	; 61
    59ce:	5e b7       	in	r21, 0x3e	; 62
    59d0:	4a 5f       	subi	r20, 0xFA	; 250
    59d2:	5f 4f       	sbci	r21, 0xFF	; 255
    59d4:	0f b6       	in	r0, 0x3f	; 63
    59d6:	f8 94       	cli
    59d8:	5e bf       	out	0x3e, r21	; 62
    59da:	0f be       	out	0x3f, r0	; 63
    59dc:	4d bf       	out	0x3d, r20	; 61
    59de:	22 23       	and	r18, r18
    59e0:	a9 f0       	breq	.+42     	; 0x5a0c <_nrk_scheduler+0x3ea>
    59e2:	82 2f       	mov	r24, r18
    59e4:	90 e0       	ldi	r25, 0x00	; 0
    59e6:	fc 01       	movw	r30, r24
    59e8:	55 e0       	ldi	r21, 0x05	; 5
    59ea:	ee 0f       	add	r30, r30
    59ec:	ff 1f       	adc	r31, r31
    59ee:	5a 95       	dec	r21
    59f0:	e1 f7       	brne	.-8      	; 0x59ea <_nrk_scheduler+0x3c8>
    59f2:	88 0f       	add	r24, r24
    59f4:	99 1f       	adc	r25, r25
    59f6:	e8 0f       	add	r30, r24
    59f8:	f9 1f       	adc	r31, r25
    59fa:	ef 55       	subi	r30, 0x5F	; 95
    59fc:	f8 4f       	sbci	r31, 0xF8	; 248
    59fe:	2b 89       	ldd	r18, Y+19	; 0x13
    5a00:	3c 89       	ldd	r19, Y+20	; 0x14
    5a02:	80 8d       	ldd	r24, Z+24	; 0x18
    5a04:	91 8d       	ldd	r25, Z+25	; 0x19
    5a06:	28 17       	cp	r18, r24
    5a08:	39 07       	cpc	r19, r25
    5a0a:	28 f4       	brcc	.+10     	; 0x5a16 <_nrk_scheduler+0x3f4>
    5a0c:	8c 81       	ldd	r24, Y+4	; 0x04
    5a0e:	82 30       	cpi	r24, 0x02	; 2
    5a10:	11 f4       	brne	.+4      	; 0x5a16 <_nrk_scheduler+0x3f4>
			earliestDeadlineID = task_ID;
    5a12:	a0 92 af 03 	sts	0x03AF, r10
    5a16:	86 01       	movw	r16, r12
    5a18:	08 94       	sec
    5a1a:	a1 1c       	adc	r10, r1
    5a1c:	b1 1c       	adc	r11, r1
    5a1e:	a2 96       	adiw	r28, 0x22	; 34
    }

	printf("Earliest Deadline  ----> \r\n");
	earliestDeadlineID = 0;

	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    5a20:	55 e0       	ldi	r21, 0x05	; 5
    5a22:	a5 16       	cp	r10, r21
    5a24:	b1 04       	cpc	r11, r1
    5a26:	09 f0       	breq	.+2      	; 0x5a2a <_nrk_scheduler+0x408>
    5a28:	2f cf       	rjmp	.-418    	; 0x5888 <_nrk_scheduler+0x266>
} // For ends here


#ifdef NRK_STATS_TRACKER
    
	_nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
    5a2a:	e0 91 61 08 	lds	r30, 0x0861
    5a2e:	f0 91 62 08 	lds	r31, 0x0862
    5a32:	80 85       	ldd	r24, Z+8	; 0x08
    5a34:	0e 94 e5 17 	call	0x2fca	; 0x2fca <_nrk_stats_task_start>
#endif

	task_ID = nrk_get_high_ready_task_ID();
    5a38:	0e 94 43 24 	call	0x4886	; 0x4886 <nrk_get_high_ready_task_ID>
    5a3c:	e8 2e       	mov	r14, r24
	nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    5a3e:	99 27       	eor	r25, r25
    5a40:	87 fd       	sbrc	r24, 7
    5a42:	90 95       	com	r25
    5a44:	fc 01       	movw	r30, r24
    5a46:	35 e0       	ldi	r19, 0x05	; 5
    5a48:	ee 0f       	add	r30, r30
    5a4a:	ff 1f       	adc	r31, r31
    5a4c:	3a 95       	dec	r19
    5a4e:	e1 f7       	brne	.-8      	; 0x5a48 <_nrk_scheduler+0x426>
    5a50:	88 0f       	add	r24, r24
    5a52:	99 1f       	adc	r25, r25
    5a54:	e8 0f       	add	r30, r24
    5a56:	f9 1f       	adc	r31, r25
    5a58:	ef 55       	subi	r30, 0x5F	; 95
    5a5a:	f8 4f       	sbci	r31, 0xF8	; 248
    5a5c:	82 85       	ldd	r24, Z+10	; 0x0a
    5a5e:	80 93 63 08 	sts	0x0863, r24
	nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    5a62:	82 e2       	ldi	r24, 0x22	; 34
    5a64:	6e 2d       	mov	r22, r14
    5a66:	68 02       	muls	r22, r24
    5a68:	c0 01       	movw	r24, r0
    5a6a:	11 24       	eor	r1, r1
    5a6c:	8f 55       	subi	r24, 0x5F	; 95
    5a6e:	98 4f       	sbci	r25, 0xF8	; 248
    5a70:	90 93 53 08 	sts	0x0853, r25
    5a74:	80 93 52 08 	sts	0x0852, r24
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    5a78:	ee 20       	and	r14, r14
    5a7a:	89 f0       	breq	.+34     	; 0x5a9e <_nrk_scheduler+0x47c>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    5a7c:	86 8d       	ldd	r24, Z+30	; 0x1e
    5a7e:	97 8d       	ldd	r25, Z+31	; 0x1f
    5a80:	89 2b       	or	r24, r25
    5a82:	49 f0       	breq	.+18     	; 0x5a96 <_nrk_scheduler+0x474>
    5a84:	c2 8d       	ldd	r28, Z+26	; 0x1a
    5a86:	d3 8d       	ldd	r29, Z+27	; 0x1b
    5a88:	ca 3f       	cpi	r28, 0xFA	; 250
    5a8a:	d1 05       	cpc	r29, r1
    5a8c:	20 f4       	brcc	.+8      	; 0x5a96 <_nrk_scheduler+0x474>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    5a8e:	c0 17       	cp	r28, r16
    5a90:	d1 07       	cpc	r29, r17
    5a92:	f0 f0       	brcs	.+60     	; 0x5ad0 <_nrk_scheduler+0x4ae>
    5a94:	19 c0       	rjmp	.+50     	; 0x5ac8 <_nrk_scheduler+0x4a6>
                next_wake=nrk_task_TCB[task_ID].cpu_remaining;
        }
        else
        {
            if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    5a96:	0b 3f       	cpi	r16, 0xFB	; 251
    5a98:	11 05       	cpc	r17, r1
    5a9a:	c0 f4       	brcc	.+48     	; 0x5acc <_nrk_scheduler+0x4aa>
    5a9c:	15 c0       	rjmp	.+42     	; 0x5ac8 <_nrk_scheduler+0x4a6>
        // Make sure you wake up from the idle task a little earlier
        // if you would go into deep sleep...
        // After waking from deep sleep, the next context swap must be at least
        // NRK_SLEEP_WAKEUP_TIME-1 away to make sure the CPU wakes up in time.
#ifndef NRK_NO_POWER_DOWN
        if(next_wake>NRK_SLEEP_WAKEUP_TIME)
    5a9e:	05 31       	cpi	r16, 0x15	; 21
    5aa0:	11 05       	cpc	r17, r1
    5aa2:	90 f0       	brcs	.+36     	; 0x5ac8 <_nrk_scheduler+0x4a6>
        {
            if(next_wake-NRK_SLEEP_WAKEUP_TIME<MAX_SCHED_WAKEUP_TIME)
    5aa4:	c8 01       	movw	r24, r16
    5aa6:	44 97       	sbiw	r24, 0x14	; 20
    5aa8:	8a 3f       	cpi	r24, 0xFA	; 250
    5aaa:	91 05       	cpc	r25, r1
    5aac:	38 f4       	brcc	.+14     	; 0x5abc <_nrk_scheduler+0x49a>
    5aae:	ec 01       	movw	r28, r24
    5ab0:	83 31       	cpi	r24, 0x13	; 19
    5ab2:	91 05       	cpc	r25, r1
    5ab4:	68 f4       	brcc	.+26     	; 0x5ad0 <_nrk_scheduler+0x4ae>
    5ab6:	c3 e1       	ldi	r28, 0x13	; 19
    5ab8:	d0 e0       	ldi	r29, 0x00	; 0
    5aba:	0a c0       	rjmp	.+20     	; 0x5ad0 <_nrk_scheduler+0x4ae>
                else
                {
                    next_wake=next_wake-NRK_SLEEP_WAKEUP_TIME;
                }
            }
            else if(next_wake>NRK_SLEEP_WAKEUP_TIME+MAX_SCHED_WAKEUP_TIME)
    5abc:	0f 50       	subi	r16, 0x0F	; 15
    5abe:	11 40       	sbci	r17, 0x01	; 1
    5ac0:	28 f4       	brcc	.+10     	; 0x5acc <_nrk_scheduler+0x4aa>
    5ac2:	c6 ee       	ldi	r28, 0xE6	; 230
    5ac4:	d0 e0       	ldi	r29, 0x00	; 0
    5ac6:	04 c0       	rjmp	.+8      	; 0x5ad0 <_nrk_scheduler+0x4ae>
    5ac8:	e8 01       	movw	r28, r16
    5aca:	02 c0       	rjmp	.+4      	; 0x5ad0 <_nrk_scheduler+0x4ae>
    5acc:	ca ef       	ldi	r28, 0xFA	; 250
    5ace:	d0 e0       	ldi	r29, 0x00	; 0
//  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    5ad0:	80 91 63 08 	lds	r24, 0x0863
    5ad4:	80 93 54 08 	sts	0x0854, r24
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    5ad8:	80 91 52 08 	lds	r24, 0x0852
    5adc:	90 91 53 08 	lds	r25, 0x0853
    5ae0:	90 93 62 08 	sts	0x0862, r25
    5ae4:	80 93 61 08 	sts	0x0861, r24
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    5ae8:	c0 93 c4 05 	sts	0x05C4, r28


    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    5aec:	0e 94 ae 2f 	call	0x5f5c	; 0x5f5c <_nrk_os_timer_get>
    5af0:	90 e0       	ldi	r25, 0x00	; 0
    5af2:	01 96       	adiw	r24, 0x01	; 1
    5af4:	8c 17       	cp	r24, r28
    5af6:	9d 07       	cpc	r25, r29
    5af8:	38 f0       	brcs	.+14     	; 0x5b08 <_nrk_scheduler+0x4e6>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    5afa:	0e 94 ae 2f 	call	0x5f5c	; 0x5f5c <_nrk_os_timer_get>
    5afe:	c8 2f       	mov	r28, r24
    5b00:	d0 e0       	ldi	r29, 0x00	; 0
    5b02:	22 96       	adiw	r28, 0x02	; 2
        _nrk_prev_timer_val=next_wake;
    5b04:	c0 93 c4 05 	sts	0x05C4, r28
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    5b08:	ee 20       	and	r14, r14
    5b0a:	11 f0       	breq	.+4      	; 0x5b10 <_nrk_scheduler+0x4ee>
    5b0c:	10 92 55 08 	sts	0x0855, r1

    _nrk_set_next_wakeup(next_wake);
    5b10:	8c 2f       	mov	r24, r28
    5b12:	0e 94 ab 2f 	call	0x5f56	; 0x5f56 <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    5b16:	0e 94 50 31 	call	0x62a0	; 0x62a0 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();
    5b1a:	0e 94 c0 3d 	call	0x7b80	; 0x7b80 <nrk_start_high_ready_task>

}
    5b1e:	df 91       	pop	r29
    5b20:	cf 91       	pop	r28
    5b22:	1f 91       	pop	r17
    5b24:	0f 91       	pop	r16
    5b26:	ff 90       	pop	r15
    5b28:	ef 90       	pop	r14
    5b2a:	df 90       	pop	r13
    5b2c:	cf 90       	pop	r12
    5b2e:	bf 90       	pop	r11
    5b30:	af 90       	pop	r10
    5b32:	9f 90       	pop	r9
    5b34:	8f 90       	pop	r8
    5b36:	7f 90       	pop	r7
    5b38:	6f 90       	pop	r6
    5b3a:	5f 90       	pop	r5
    5b3c:	4f 90       	pop	r4
    5b3e:	3f 90       	pop	r3
    5b40:	2f 90       	pop	r2
    5b42:	08 95       	ret

00005b44 <_nrk_sw_wdt_init>:

void _nrk_sw_wdt_init()
{
    uint8_t i;
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
        sw_wdts[i].active=0;
    5b44:	10 92 66 08 	sts	0x0866, r1
    5b48:	10 92 79 08 	sts	0x0879, r1
    5b4c:	10 92 8c 08 	sts	0x088C, r1
}
    5b50:	08 95       	ret

00005b52 <nrk_sw_wdt_init>:

int8_t nrk_sw_wdt_init(uint8_t id, nrk_time_t *period, void *func)
{
    5b52:	cf 93       	push	r28
    5b54:	df 93       	push	r29
    5b56:	eb 01       	movw	r28, r22
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5b58:	83 30       	cpi	r24, 0x03	; 3
    5b5a:	10 f0       	brcs	.+4      	; 0x5b60 <nrk_sw_wdt_init+0xe>
    5b5c:	8f ef       	ldi	r24, 0xFF	; 255
    5b5e:	21 c0       	rjmp	.+66     	; 0x5ba2 <nrk_sw_wdt_init+0x50>
    sw_wdts[id].error_func=func;
    5b60:	28 2f       	mov	r18, r24
    5b62:	30 e0       	ldi	r19, 0x00	; 0
    5b64:	83 e1       	ldi	r24, 0x13	; 19
    5b66:	90 e0       	ldi	r25, 0x00	; 0
    5b68:	28 9f       	mul	r18, r24
    5b6a:	f0 01       	movw	r30, r0
    5b6c:	29 9f       	mul	r18, r25
    5b6e:	f0 0d       	add	r31, r0
    5b70:	38 9f       	mul	r19, r24
    5b72:	f0 0d       	add	r31, r0
    5b74:	11 24       	eor	r1, r1
    5b76:	ec 59       	subi	r30, 0x9C	; 156
    5b78:	f7 4f       	sbci	r31, 0xF7	; 247
    5b7a:	51 83       	std	Z+1, r21	; 0x01
    5b7c:	40 83       	st	Z, r20
    sw_wdts[id].period.secs=period->secs;
    5b7e:	88 81       	ld	r24, Y
    5b80:	99 81       	ldd	r25, Y+1	; 0x01
    5b82:	aa 81       	ldd	r26, Y+2	; 0x02
    5b84:	bb 81       	ldd	r27, Y+3	; 0x03
    5b86:	83 83       	std	Z+3, r24	; 0x03
    5b88:	94 83       	std	Z+4, r25	; 0x04
    5b8a:	a5 83       	std	Z+5, r26	; 0x05
    5b8c:	b6 83       	std	Z+6, r27	; 0x06
    sw_wdts[id].period.nano_secs=period->nano_secs;
    5b8e:	8c 81       	ldd	r24, Y+4	; 0x04
    5b90:	9d 81       	ldd	r25, Y+5	; 0x05
    5b92:	ae 81       	ldd	r26, Y+6	; 0x06
    5b94:	bf 81       	ldd	r27, Y+7	; 0x07
    5b96:	87 83       	std	Z+7, r24	; 0x07
    5b98:	90 87       	std	Z+8, r25	; 0x08
    5b9a:	a1 87       	std	Z+9, r26	; 0x09
    5b9c:	b2 87       	std	Z+10, r27	; 0x0a
    sw_wdts[id].active=0;
    5b9e:	12 82       	std	Z+2, r1	; 0x02
    5ba0:	81 e0       	ldi	r24, 0x01	; 1
    return NRK_OK;
}
    5ba2:	df 91       	pop	r29
    5ba4:	cf 91       	pop	r28
    5ba6:	08 95       	ret

00005ba8 <nrk_sw_wdt_stop>:
    return NRK_OK;
}

int8_t nrk_sw_wdt_stop(uint8_t id)
{
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5ba8:	83 30       	cpi	r24, 0x03	; 3
    5baa:	10 f0       	brcs	.+4      	; 0x5bb0 <nrk_sw_wdt_stop+0x8>
    5bac:	8f ef       	ldi	r24, 0xFF	; 255
    5bae:	08 95       	ret
    sw_wdts[id].active=0;
    5bb0:	28 2f       	mov	r18, r24
    5bb2:	30 e0       	ldi	r19, 0x00	; 0
    5bb4:	83 e1       	ldi	r24, 0x13	; 19
    5bb6:	90 e0       	ldi	r25, 0x00	; 0
    5bb8:	28 9f       	mul	r18, r24
    5bba:	f0 01       	movw	r30, r0
    5bbc:	29 9f       	mul	r18, r25
    5bbe:	f0 0d       	add	r31, r0
    5bc0:	38 9f       	mul	r19, r24
    5bc2:	f0 0d       	add	r31, r0
    5bc4:	11 24       	eor	r1, r1
    5bc6:	ec 59       	subi	r30, 0x9C	; 156
    5bc8:	f7 4f       	sbci	r31, 0xF7	; 247
    5bca:	12 82       	std	Z+2, r1	; 0x02
    5bcc:	81 e0       	ldi	r24, 0x01	; 1
    return NRK_OK;
}
    5bce:	08 95       	ret

00005bd0 <nrk_sw_wdt_start>:
    sw_wdts[id].active=1;
    return NRK_OK;
}

int8_t nrk_sw_wdt_start(uint8_t id)
{
    5bd0:	1f 93       	push	r17
    5bd2:	df 93       	push	r29
    5bd4:	cf 93       	push	r28
    5bd6:	cd b7       	in	r28, 0x3d	; 61
    5bd8:	de b7       	in	r29, 0x3e	; 62
    5bda:	28 97       	sbiw	r28, 0x08	; 8
    5bdc:	0f b6       	in	r0, 0x3f	; 63
    5bde:	f8 94       	cli
    5be0:	de bf       	out	0x3e, r29	; 62
    5be2:	0f be       	out	0x3f, r0	; 63
    5be4:	cd bf       	out	0x3d, r28	; 61
    5be6:	18 2f       	mov	r17, r24
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5be8:	83 30       	cpi	r24, 0x03	; 3
    5bea:	10 f0       	brcs	.+4      	; 0x5bf0 <nrk_sw_wdt_start+0x20>
    5bec:	8f ef       	ldi	r24, 0xFF	; 255
    5bee:	33 c0       	rjmp	.+102    	; 0x5c56 <nrk_sw_wdt_start+0x86>
    nrk_time_get(&now);
    5bf0:	ce 01       	movw	r24, r28
    5bf2:	01 96       	adiw	r24, 0x01	; 1
    5bf4:	0e 94 8c 2a 	call	0x5518	; 0x5518 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    5bf8:	21 2f       	mov	r18, r17
    5bfa:	30 e0       	ldi	r19, 0x00	; 0
    5bfc:	83 e1       	ldi	r24, 0x13	; 19
    5bfe:	90 e0       	ldi	r25, 0x00	; 0
    5c00:	28 9f       	mul	r18, r24
    5c02:	f0 01       	movw	r30, r0
    5c04:	29 9f       	mul	r18, r25
    5c06:	f0 0d       	add	r31, r0
    5c08:	38 9f       	mul	r19, r24
    5c0a:	f0 0d       	add	r31, r0
    5c0c:	11 24       	eor	r1, r1
    5c0e:	ec 59       	subi	r30, 0x9C	; 156
    5c10:	f7 4f       	sbci	r31, 0xF7	; 247
    5c12:	83 81       	ldd	r24, Z+3	; 0x03
    5c14:	94 81       	ldd	r25, Z+4	; 0x04
    5c16:	a5 81       	ldd	r26, Z+5	; 0x05
    5c18:	b6 81       	ldd	r27, Z+6	; 0x06
    5c1a:	29 81       	ldd	r18, Y+1	; 0x01
    5c1c:	3a 81       	ldd	r19, Y+2	; 0x02
    5c1e:	4b 81       	ldd	r20, Y+3	; 0x03
    5c20:	5c 81       	ldd	r21, Y+4	; 0x04
    5c22:	82 0f       	add	r24, r18
    5c24:	93 1f       	adc	r25, r19
    5c26:	a4 1f       	adc	r26, r20
    5c28:	b5 1f       	adc	r27, r21
    5c2a:	83 87       	std	Z+11, r24	; 0x0b
    5c2c:	94 87       	std	Z+12, r25	; 0x0c
    5c2e:	a5 87       	std	Z+13, r26	; 0x0d
    5c30:	b6 87       	std	Z+14, r27	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    5c32:	87 81       	ldd	r24, Z+7	; 0x07
    5c34:	90 85       	ldd	r25, Z+8	; 0x08
    5c36:	a1 85       	ldd	r26, Z+9	; 0x09
    5c38:	b2 85       	ldd	r27, Z+10	; 0x0a
    5c3a:	2d 81       	ldd	r18, Y+5	; 0x05
    5c3c:	3e 81       	ldd	r19, Y+6	; 0x06
    5c3e:	4f 81       	ldd	r20, Y+7	; 0x07
    5c40:	58 85       	ldd	r21, Y+8	; 0x08
    5c42:	82 0f       	add	r24, r18
    5c44:	93 1f       	adc	r25, r19
    5c46:	a4 1f       	adc	r26, r20
    5c48:	b5 1f       	adc	r27, r21
    5c4a:	87 87       	std	Z+15, r24	; 0x0f
    5c4c:	90 8b       	std	Z+16, r25	; 0x10
    5c4e:	a1 8b       	std	Z+17, r26	; 0x11
    5c50:	b2 8b       	std	Z+18, r27	; 0x12
    sw_wdts[id].active=1;
    5c52:	81 e0       	ldi	r24, 0x01	; 1
    5c54:	82 83       	std	Z+2, r24	; 0x02

    return NRK_OK;
}
    5c56:	28 96       	adiw	r28, 0x08	; 8
    5c58:	0f b6       	in	r0, 0x3f	; 63
    5c5a:	f8 94       	cli
    5c5c:	de bf       	out	0x3e, r29	; 62
    5c5e:	0f be       	out	0x3f, r0	; 63
    5c60:	cd bf       	out	0x3d, r28	; 61
    5c62:	cf 91       	pop	r28
    5c64:	df 91       	pop	r29
    5c66:	1f 91       	pop	r17
    5c68:	08 95       	ret

00005c6a <nrk_sw_wdt_update>:
    sw_wdts[id].active=0;
    return NRK_OK;
}

int8_t nrk_sw_wdt_update(uint8_t id)
{
    5c6a:	cf 92       	push	r12
    5c6c:	df 92       	push	r13
    5c6e:	ef 92       	push	r14
    5c70:	ff 92       	push	r15
    5c72:	0f 93       	push	r16
    5c74:	1f 93       	push	r17
    5c76:	df 93       	push	r29
    5c78:	cf 93       	push	r28
    5c7a:	cd b7       	in	r28, 0x3d	; 61
    5c7c:	de b7       	in	r29, 0x3e	; 62
    5c7e:	28 97       	sbiw	r28, 0x08	; 8
    5c80:	0f b6       	in	r0, 0x3f	; 63
    5c82:	f8 94       	cli
    5c84:	de bf       	out	0x3e, r29	; 62
    5c86:	0f be       	out	0x3f, r0	; 63
    5c88:	cd bf       	out	0x3d, r28	; 61
    5c8a:	18 2f       	mov	r17, r24
    nrk_time_t now;
    if(id>=NRK_MAX_SW_WDT) return NRK_ERROR;
    5c8c:	83 30       	cpi	r24, 0x03	; 3
    5c8e:	10 f0       	brcs	.+4      	; 0x5c94 <nrk_sw_wdt_update+0x2a>
    5c90:	8f ef       	ldi	r24, 0xFF	; 255
    5c92:	3e c0       	rjmp	.+124    	; 0x5d10 <nrk_sw_wdt_update+0xa6>
    nrk_time_get(&now);
    5c94:	ce 01       	movw	r24, r28
    5c96:	01 96       	adiw	r24, 0x01	; 1
    5c98:	0e 94 8c 2a 	call	0x5518	; 0x5518 <nrk_time_get>
    sw_wdts[id].next_period.secs=now.secs+sw_wdts[id].period.secs;
    5c9c:	21 2f       	mov	r18, r17
    5c9e:	30 e0       	ldi	r19, 0x00	; 0
    5ca0:	83 e1       	ldi	r24, 0x13	; 19
    5ca2:	90 e0       	ldi	r25, 0x00	; 0
    5ca4:	ac 01       	movw	r20, r24
    5ca6:	24 9f       	mul	r18, r20
    5ca8:	c0 01       	movw	r24, r0
    5caa:	25 9f       	mul	r18, r21
    5cac:	90 0d       	add	r25, r0
    5cae:	34 9f       	mul	r19, r20
    5cb0:	90 0d       	add	r25, r0
    5cb2:	11 24       	eor	r1, r1
    5cb4:	24 e6       	ldi	r18, 0x64	; 100
    5cb6:	c2 2e       	mov	r12, r18
    5cb8:	28 e0       	ldi	r18, 0x08	; 8
    5cba:	d2 2e       	mov	r13, r18
    5cbc:	c8 0e       	add	r12, r24
    5cbe:	d9 1e       	adc	r13, r25
    5cc0:	f6 01       	movw	r30, r12
    5cc2:	23 81       	ldd	r18, Z+3	; 0x03
    5cc4:	34 81       	ldd	r19, Z+4	; 0x04
    5cc6:	45 81       	ldd	r20, Z+5	; 0x05
    5cc8:	56 81       	ldd	r21, Z+6	; 0x06
    5cca:	e9 80       	ldd	r14, Y+1	; 0x01
    5ccc:	fa 80       	ldd	r15, Y+2	; 0x02
    5cce:	0b 81       	ldd	r16, Y+3	; 0x03
    5cd0:	1c 81       	ldd	r17, Y+4	; 0x04
    5cd2:	2e 0d       	add	r18, r14
    5cd4:	3f 1d       	adc	r19, r15
    5cd6:	40 1f       	adc	r20, r16
    5cd8:	51 1f       	adc	r21, r17
    5cda:	23 87       	std	Z+11, r18	; 0x0b
    5cdc:	34 87       	std	Z+12, r19	; 0x0c
    5cde:	45 87       	std	Z+13, r20	; 0x0d
    5ce0:	56 87       	std	Z+14, r21	; 0x0e
    sw_wdts[id].next_period.nano_secs=now.nano_secs+sw_wdts[id].period.nano_secs;
    5ce2:	27 81       	ldd	r18, Z+7	; 0x07
    5ce4:	30 85       	ldd	r19, Z+8	; 0x08
    5ce6:	41 85       	ldd	r20, Z+9	; 0x09
    5ce8:	52 85       	ldd	r21, Z+10	; 0x0a
    5cea:	ed 80       	ldd	r14, Y+5	; 0x05
    5cec:	fe 80       	ldd	r15, Y+6	; 0x06
    5cee:	0f 81       	ldd	r16, Y+7	; 0x07
    5cf0:	18 85       	ldd	r17, Y+8	; 0x08
    5cf2:	2e 0d       	add	r18, r14
    5cf4:	3f 1d       	adc	r19, r15
    5cf6:	40 1f       	adc	r20, r16
    5cf8:	51 1f       	adc	r21, r17
    5cfa:	27 87       	std	Z+15, r18	; 0x0f
    5cfc:	30 8b       	std	Z+16, r19	; 0x10
    5cfe:	41 8b       	std	Z+17, r20	; 0x11
    5d00:	52 8b       	std	Z+18, r21	; 0x12
    nrk_time_compact_nanos(&(sw_wdts[id].next_period));
    5d02:	81 59       	subi	r24, 0x91	; 145
    5d04:	97 4f       	sbci	r25, 0xF7	; 247
    5d06:	0e 94 f7 28 	call	0x51ee	; 0x51ee <nrk_time_compact_nanos>
    sw_wdts[id].active=1;
    5d0a:	81 e0       	ldi	r24, 0x01	; 1
    5d0c:	f6 01       	movw	r30, r12
    5d0e:	82 83       	std	Z+2, r24	; 0x02
    return NRK_OK;
}
    5d10:	28 96       	adiw	r28, 0x08	; 8
    5d12:	0f b6       	in	r0, 0x3f	; 63
    5d14:	f8 94       	cli
    5d16:	de bf       	out	0x3e, r29	; 62
    5d18:	0f be       	out	0x3f, r0	; 63
    5d1a:	cd bf       	out	0x3d, r28	; 61
    5d1c:	cf 91       	pop	r28
    5d1e:	df 91       	pop	r29
    5d20:	1f 91       	pop	r17
    5d22:	0f 91       	pop	r16
    5d24:	ff 90       	pop	r15
    5d26:	ef 90       	pop	r14
    5d28:	df 90       	pop	r13
    5d2a:	cf 90       	pop	r12
    5d2c:	08 95       	ret

00005d2e <_nrk_sw_wdt_check>:
#include <stdio.h>

#ifdef NRK_SW_WDT

void _nrk_sw_wdt_check()
{
    5d2e:	2f 92       	push	r2
    5d30:	3f 92       	push	r3
    5d32:	4f 92       	push	r4
    5d34:	5f 92       	push	r5
    5d36:	6f 92       	push	r6
    5d38:	7f 92       	push	r7
    5d3a:	8f 92       	push	r8
    5d3c:	9f 92       	push	r9
    5d3e:	af 92       	push	r10
    5d40:	bf 92       	push	r11
    5d42:	cf 92       	push	r12
    5d44:	df 92       	push	r13
    5d46:	ef 92       	push	r14
    5d48:	ff 92       	push	r15
    5d4a:	0f 93       	push	r16
    5d4c:	1f 93       	push	r17
    5d4e:	df 93       	push	r29
    5d50:	cf 93       	push	r28
    5d52:	cd b7       	in	r28, 0x3d	; 61
    5d54:	de b7       	in	r29, 0x3e	; 62
    5d56:	60 97       	sbiw	r28, 0x10	; 16
    5d58:	0f b6       	in	r0, 0x3f	; 63
    5d5a:	f8 94       	cli
    5d5c:	de bf       	out	0x3e, r29	; 62
    5d5e:	0f be       	out	0x3f, r0	; 63
    5d60:	cd bf       	out	0x3d, r28	; 61
    uint8_t i;
    nrk_time_t now;
    nrk_time_t sub;
    nrk_time_get(&now);
    5d62:	ce 01       	movw	r24, r28
    5d64:	01 96       	adiw	r24, 0x01	; 1
    5d66:	0e 94 8c 2a 	call	0x5518	; 0x5518 <nrk_time_get>
    5d6a:	44 e6       	ldi	r20, 0x64	; 100
    5d6c:	44 2e       	mov	r4, r20
    5d6e:	48 e0       	ldi	r20, 0x08	; 8
    5d70:	54 2e       	mov	r5, r20
    5d72:	66 24       	eor	r6, r6
    5d74:	77 24       	eor	r7, r7
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
    {
        if(sw_wdts[i].active==1 && (nrk_time_sub(&sub,sw_wdts[i].next_period,now)==NRK_ERROR))
    5d76:	33 e1       	ldi	r19, 0x13	; 19
    5d78:	23 2e       	mov	r2, r19
    5d7a:	31 2c       	mov	r3, r1
    5d7c:	d2 01       	movw	r26, r4
    5d7e:	12 96       	adiw	r26, 0x02	; 2
    5d80:	8c 91       	ld	r24, X
    5d82:	81 30       	cpi	r24, 0x01	; 1
    5d84:	61 f5       	brne	.+88     	; 0x5dde <_nrk_sw_wdt_check+0xb0>
    5d86:	62 9c       	mul	r6, r2
    5d88:	f0 01       	movw	r30, r0
    5d8a:	63 9c       	mul	r6, r3
    5d8c:	f0 0d       	add	r31, r0
    5d8e:	72 9c       	mul	r7, r2
    5d90:	f0 0d       	add	r31, r0
    5d92:	11 24       	eor	r1, r1
    5d94:	e1 59       	subi	r30, 0x91	; 145
    5d96:	f7 4f       	sbci	r31, 0xF7	; 247
    5d98:	ce 01       	movw	r24, r28
    5d9a:	09 96       	adiw	r24, 0x09	; 9
    5d9c:	00 81       	ld	r16, Z
    5d9e:	11 81       	ldd	r17, Z+1	; 0x01
    5da0:	22 81       	ldd	r18, Z+2	; 0x02
    5da2:	33 81       	ldd	r19, Z+3	; 0x03
    5da4:	44 81       	ldd	r20, Z+4	; 0x04
    5da6:	55 81       	ldd	r21, Z+5	; 0x05
    5da8:	66 81       	ldd	r22, Z+6	; 0x06
    5daa:	77 81       	ldd	r23, Z+7	; 0x07
    5dac:	89 80       	ldd	r8, Y+1	; 0x01
    5dae:	9a 80       	ldd	r9, Y+2	; 0x02
    5db0:	ab 80       	ldd	r10, Y+3	; 0x03
    5db2:	bc 80       	ldd	r11, Y+4	; 0x04
    5db4:	cd 80       	ldd	r12, Y+5	; 0x05
    5db6:	de 80       	ldd	r13, Y+6	; 0x06
    5db8:	ef 80       	ldd	r14, Y+7	; 0x07
    5dba:	f8 84       	ldd	r15, Y+8	; 0x08
    5dbc:	0e 94 f2 27 	call	0x4fe4	; 0x4fe4 <nrk_time_sub>
    5dc0:	8f 3f       	cpi	r24, 0xFF	; 255
    5dc2:	69 f4       	brne	.+26     	; 0x5dde <_nrk_sw_wdt_check+0xb0>
        {
            nrk_kernel_error_add(NRK_SW_WATCHDOG_ERROR,i );
    5dc4:	85 e1       	ldi	r24, 0x15	; 21
    5dc6:	66 2d       	mov	r22, r6
    5dc8:	0e 94 f7 1f 	call	0x3fee	; 0x3fee <nrk_kernel_error_add>
            if(sw_wdts[i].error_func==NULL)
    5dcc:	d2 01       	movw	r26, r4
    5dce:	ed 91       	ld	r30, X+
    5dd0:	fc 91       	ld	r31, X
    5dd2:	30 97       	sbiw	r30, 0x00	; 0
    5dd4:	19 f4       	brne	.+6      	; 0x5ddc <_nrk_sw_wdt_check+0xae>
                // if hw wtd set, this will reboot node
                nrk_halt();
    5dd6:	0e 94 fe 14 	call	0x29fc	; 0x29fc <nrk_halt>
    5dda:	01 c0       	rjmp	.+2      	; 0x5dde <_nrk_sw_wdt_check+0xb0>
            else
                sw_wdts[i].error_func();
    5ddc:	09 95       	icall
    5dde:	08 94       	sec
    5de0:	61 1c       	adc	r6, r1
    5de2:	71 1c       	adc	r7, r1
    5de4:	e3 e1       	ldi	r30, 0x13	; 19
    5de6:	f0 e0       	ldi	r31, 0x00	; 0
    5de8:	4e 0e       	add	r4, r30
    5dea:	5f 1e       	adc	r5, r31
{
    uint8_t i;
    nrk_time_t now;
    nrk_time_t sub;
    nrk_time_get(&now);
    for(i=0; i<NRK_MAX_SW_WDT; i++ )
    5dec:	f3 e0       	ldi	r31, 0x03	; 3
    5dee:	6f 16       	cp	r6, r31
    5df0:	71 04       	cpc	r7, r1
    5df2:	21 f6       	brne	.-120    	; 0x5d7c <_nrk_sw_wdt_check+0x4e>
                sw_wdts[i].error_func();
            // call func
        }
    }

}
    5df4:	60 96       	adiw	r28, 0x10	; 16
    5df6:	0f b6       	in	r0, 0x3f	; 63
    5df8:	f8 94       	cli
    5dfa:	de bf       	out	0x3e, r29	; 62
    5dfc:	0f be       	out	0x3f, r0	; 63
    5dfe:	cd bf       	out	0x3d, r28	; 61
    5e00:	cf 91       	pop	r28
    5e02:	df 91       	pop	r29
    5e04:	1f 91       	pop	r17
    5e06:	0f 91       	pop	r16
    5e08:	ff 90       	pop	r15
    5e0a:	ef 90       	pop	r14
    5e0c:	df 90       	pop	r13
    5e0e:	cf 90       	pop	r12
    5e10:	bf 90       	pop	r11
    5e12:	af 90       	pop	r10
    5e14:	9f 90       	pop	r9
    5e16:	8f 90       	pop	r8
    5e18:	7f 90       	pop	r7
    5e1a:	6f 90       	pop	r6
    5e1c:	5f 90       	pop	r5
    5e1e:	4f 90       	pop	r4
    5e20:	3f 90       	pop	r3
    5e22:	2f 90       	pop	r2
    5e24:	08 95       	ret

00005e26 <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    5e2e:	01 97       	sbiw	r24, 0x01	; 1
    5e30:	d1 f7       	brne	.-12     	; 0x5e26 <nrk_spin_wait_us>

}
    5e32:	08 95       	ret

00005e34 <_nrk_setup_timer>:
void _nrk_setup_timer()
{
    _nrk_prev_timer_val=254;

// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
    ASSR = BM(AS0);
    5e34:	88 e0       	ldi	r24, 0x08	; 8
    5e36:	80 bf       	out	0x30, r24	; 48
    OCR0 = _nrk_prev_timer_val;
    5e38:	8e ef       	ldi	r24, 0xFE	; 254
    5e3a:	81 bf       	out	0x31, r24	; 49
    TIFR =   BM(OCF0) | BM(TOV0);       // Clear interrupt flag
    5e3c:	83 e0       	ldi	r24, 0x03	; 3
    5e3e:	86 bf       	out	0x36, r24	; 54
    // TOP = OCR0, OCR0 update immediate, Overflow is set on MAX (255), Prescaler 32, Clear timer on compare match
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00);
    5e40:	9b e0       	ldi	r25, 0x0B	; 11
    5e42:	93 bf       	out	0x33, r25	; 51
    SFIOR |= TSM;              // reset prescaler
    5e44:	80 b5       	in	r24, 0x20	; 32
    5e46:	87 60       	ori	r24, 0x07	; 7
    5e48:	80 bd       	out	0x20, r24	; 32
    // reset prescaler
//    SFIOR |= TSM;

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
    TCCR1A=0;
    5e4a:	1f bc       	out	0x2f, r1	; 47
    TCCR1B=BM(CS10);  // clk I/O no prescale
    5e4c:	81 e0       	ldi	r24, 0x01	; 1
    5e4e:	8e bd       	out	0x2e, r24	; 46
    TCNT1=0;  // 16 bit
    5e50:	1d bc       	out	0x2d, r1	; 45
    5e52:	1c bc       	out	0x2c, r1	; 44
    SFIOR |= BM(PSR321);              // reset prescaler
    5e54:	80 b5       	in	r24, 0x20	; 32
    5e56:	81 60       	ori	r24, 0x01	; 1
    5e58:	80 bd       	out	0x20, r24	; 32
}

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    5e5a:	80 b5       	in	r24, 0x20	; 32
    5e5c:	82 60       	ori	r24, 0x02	; 2
    5e5e:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    5e60:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    _nrk_prev_timer_val=0;
    5e62:	10 92 c4 05 	sts	0x05C4, r1
    //ASSR = 0;
}
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    5e66:	93 bf       	out	0x33, r25	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    5e68:	87 b7       	in	r24, 0x37	; 55
    5e6a:	83 60       	ori	r24, 0x03	; 3
    5e6c:	87 bf       	out	0x37, r24	; 55
    TCNT1=0;  // 16 bit
    SFIOR |= BM(PSR321);              // reset prescaler

    _nrk_os_timer_reset();
    _nrk_os_timer_start();
    _nrk_time_trigger=0;
    5e6e:	10 92 68 04 	sts	0x0468, r1
}
    5e72:	08 95       	ret

00005e74 <_nrk_high_speed_timer_stop>:

void _nrk_high_speed_timer_stop()
{
    TCCR1B=0;  // no clock
    5e74:	1e bc       	out	0x2e, r1	; 46
}
    5e76:	08 95       	ret

00005e78 <_nrk_high_speed_timer_start>:

void _nrk_high_speed_timer_start()
{
    TCCR1B=BM(CS10);  // clk I/O no prescaler
    5e78:	81 e0       	ldi	r24, 0x01	; 1
    5e7a:	8e bd       	out	0x2e, r24	; 46
}
    5e7c:	08 95       	ret

00005e7e <_nrk_high_speed_timer_reset>:


void _nrk_high_speed_timer_reset()
{
    //nrk_int_disable();
    SFIOR |= BM(PSR321);              // reset prescaler
    5e7e:	80 b5       	in	r24, 0x20	; 32
    5e80:	81 60       	ori	r24, 0x01	; 1
    5e82:	80 bd       	out	0x20, r24	; 32
    TCNT1=0;
    5e84:	1d bc       	out	0x2d, r1	; 45
    5e86:	1c bc       	out	0x2c, r1	; 44
    //nrk_int_enable();
}
    5e88:	08 95       	ret

00005e8a <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    5e8a:	df 93       	push	r29
    5e8c:	cf 93       	push	r28
    5e8e:	00 d0       	rcall	.+0      	; 0x5e90 <nrk_high_speed_timer_wait+0x6>
    5e90:	cd b7       	in	r28, 0x3d	; 61
    5e92:	de b7       	in	r29, 0x3e	; 62
    5e94:	fc 01       	movw	r30, r24
    uint32_t tmp;
    if(start>65400) start=0;
    5e96:	8f ef       	ldi	r24, 0xFF	; 255
    5e98:	e9 37       	cpi	r30, 0x79	; 121
    5e9a:	f8 07       	cpc	r31, r24
    5e9c:	10 f0       	brcs	.+4      	; 0x5ea2 <nrk_high_speed_timer_wait+0x18>
    5e9e:	e0 e0       	ldi	r30, 0x00	; 0
    5ea0:	f0 e0       	ldi	r31, 0x00	; 0
    tmp=(uint32_t)start+(uint32_t)ticks;
    5ea2:	9f 01       	movw	r18, r30
    5ea4:	40 e0       	ldi	r20, 0x00	; 0
    5ea6:	50 e0       	ldi	r21, 0x00	; 0
    5ea8:	cb 01       	movw	r24, r22
    5eaa:	a0 e0       	ldi	r26, 0x00	; 0
    5eac:	b0 e0       	ldi	r27, 0x00	; 0
    5eae:	28 0f       	add	r18, r24
    5eb0:	39 1f       	adc	r19, r25
    5eb2:	4a 1f       	adc	r20, r26
    5eb4:	5b 1f       	adc	r21, r27
    if(tmp>65536)
    5eb6:	21 30       	cpi	r18, 0x01	; 1
    5eb8:	80 e0       	ldi	r24, 0x00	; 0
    5eba:	38 07       	cpc	r19, r24
    5ebc:	81 e0       	ldi	r24, 0x01	; 1
    5ebe:	48 07       	cpc	r20, r24
    5ec0:	80 e0       	ldi	r24, 0x00	; 0
    5ec2:	58 07       	cpc	r21, r24
    5ec4:	68 f0       	brcs	.+26     	; 0x5ee0 <nrk_high_speed_timer_wait+0x56>

inline uint16_t _nrk_high_speed_timer_get()
{
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    5ec6:	8c b5       	in	r24, 0x2c	; 44
    5ec8:	9d b5       	in	r25, 0x2d	; 45
    5eca:	9a 83       	std	Y+2, r25	; 0x02
    5ecc:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    5ece:	89 81       	ldd	r24, Y+1	; 0x01
    5ed0:	9a 81       	ldd	r25, Y+2	; 0x02
    tmp=(uint32_t)start+(uint32_t)ticks;
    if(tmp>65536)
    {
        tmp-=65536;
        do {}
        while(_nrk_high_speed_timer_get()>start);
    5ed2:	e8 17       	cp	r30, r24
    5ed4:	f9 07       	cpc	r31, r25
    5ed6:	b8 f3       	brcs	.-18     	; 0x5ec6 <nrk_high_speed_timer_wait+0x3c>
    uint32_t tmp;
    if(start>65400) start=0;
    tmp=(uint32_t)start+(uint32_t)ticks;
    if(tmp>65536)
    {
        tmp-=65536;
    5ed8:	20 50       	subi	r18, 0x00	; 0
    5eda:	30 40       	sbci	r19, 0x00	; 0
    5edc:	41 40       	sbci	r20, 0x01	; 1
    5ede:	50 40       	sbci	r21, 0x00	; 0

inline uint16_t _nrk_high_speed_timer_get()
{
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    5ee0:	8c b5       	in	r24, 0x2c	; 44
    5ee2:	9d b5       	in	r25, 0x2d	; 45
    5ee4:	9a 83       	std	Y+2, r25	; 0x02
    5ee6:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    5ee8:	89 81       	ldd	r24, Y+1	; 0x01
    5eea:	9a 81       	ldd	r25, Y+2	; 0x02
        while(_nrk_high_speed_timer_get()>start);
    }

    ticks=tmp;
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
    5eec:	82 17       	cp	r24, r18
    5eee:	93 07       	cpc	r25, r19
    5ef0:	b8 f3       	brcs	.-18     	; 0x5ee0 <nrk_high_speed_timer_wait+0x56>
}
    5ef2:	0f 90       	pop	r0
    5ef4:	0f 90       	pop	r0
    5ef6:	cf 91       	pop	r28
    5ef8:	df 91       	pop	r29
    5efa:	08 95       	ret

00005efc <_nrk_high_speed_timer_get>:

inline uint16_t _nrk_high_speed_timer_get()
{
    5efc:	df 93       	push	r29
    5efe:	cf 93       	push	r28
    5f00:	00 d0       	rcall	.+0      	; 0x5f02 <_nrk_high_speed_timer_get+0x6>
    5f02:	cd b7       	in	r28, 0x3d	; 61
    5f04:	de b7       	in	r29, 0x3e	; 62
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    5f06:	8c b5       	in	r24, 0x2c	; 44
    5f08:	9d b5       	in	r25, 0x2d	; 45
    5f0a:	9a 83       	std	Y+2, r25	; 0x02
    5f0c:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    5f0e:	29 81       	ldd	r18, Y+1	; 0x01
    5f10:	3a 81       	ldd	r19, Y+2	; 0x02
}
    5f12:	c9 01       	movw	r24, r18
    5f14:	0f 90       	pop	r0
    5f16:	0f 90       	pop	r0
    5f18:	cf 91       	pop	r28
    5f1a:	df 91       	pop	r29
    5f1c:	08 95       	ret

00005f1e <_nrk_os_timer_set>:

void _nrk_os_timer_set(uint8_t v)
{
    TCNT0=v;
    5f1e:	82 bf       	out	0x32, r24	; 50
}
    5f20:	08 95       	ret

00005f22 <_nrk_os_timer_stop>:


void _nrk_os_timer_stop()
{
    TCCR0 = 0;  // stop clock
    5f22:	13 be       	out	0x33, r1	; 51
    TIMSK &=  ~BM(OCIE0) ;
    5f24:	87 b7       	in	r24, 0x37	; 55
    5f26:	8d 7f       	andi	r24, 0xFD	; 253
    5f28:	87 bf       	out	0x37, r24	; 55
    TIMSK &=  ~BM(TOIE0) ;
    5f2a:	87 b7       	in	r24, 0x37	; 55
    5f2c:	8e 7f       	andi	r24, 0xFE	; 254
    5f2e:	87 bf       	out	0x37, r24	; 55
    //ASSR = 0;
}
    5f30:	08 95       	ret

00005f32 <_nrk_os_timer_start>:
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    5f32:	8b e0       	ldi	r24, 0x0B	; 11
    5f34:	83 bf       	out	0x33, r24	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    5f36:	87 b7       	in	r24, 0x37	; 55
    5f38:	83 60       	ori	r24, 0x03	; 3
    5f3a:	87 bf       	out	0x37, r24	; 55
}
    5f3c:	08 95       	ret

00005f3e <_nrk_os_timer_reset>:

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    5f3e:	80 b5       	in	r24, 0x20	; 32
    5f40:	82 60       	ori	r24, 0x02	; 2
    5f42:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    5f44:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    5f46:	10 92 68 04 	sts	0x0468, r1
    _nrk_prev_timer_val=0;
    5f4a:	10 92 c4 05 	sts	0x05C4, r1
}
    5f4e:	08 95       	ret

00005f50 <_nrk_get_next_wakeup>:


uint8_t _nrk_get_next_wakeup()
{
    return OCR0+1;      // pdiener: what's this +1 ?
    5f50:	81 b7       	in	r24, 0x31	; 49
}
    5f52:	8f 5f       	subi	r24, 0xFF	; 255
    5f54:	08 95       	ret

00005f56 <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
    OCR0 = nw-1;        // pdiener: what's this -1 ?
    5f56:	81 50       	subi	r24, 0x01	; 1
    5f58:	81 bf       	out	0x31, r24	; 49
}
    5f5a:	08 95       	ret

00005f5c <_nrk_os_timer_get>:



inline uint8_t _nrk_os_timer_get()
{
    return TCNT0;
    5f5c:	82 b7       	in	r24, 0x32	; 50
}
    5f5e:	08 95       	ret

00005f60 <__vector_15>:
// This is the SUSPEND for the OS timer Tick
// pdiener: All registers are saved and control is transfered from a task to the kernel
void SIG_OUTPUT_COMPARE0( void ) __attribute__ ( ( signal,naked ));
void SIG_OUTPUT_COMPARE0(void)
{
    asm volatile (
    5f60:	0f 92       	push	r0
    5f62:	0f b6       	in	r0, 0x3f	; 63
    5f64:	0f 92       	push	r0
    5f66:	1f 92       	push	r1
    5f68:	2f 92       	push	r2
    5f6a:	3f 92       	push	r3
    5f6c:	4f 92       	push	r4
    5f6e:	5f 92       	push	r5
    5f70:	6f 92       	push	r6
    5f72:	7f 92       	push	r7
    5f74:	8f 92       	push	r8
    5f76:	9f 92       	push	r9
    5f78:	af 92       	push	r10
    5f7a:	bf 92       	push	r11
    5f7c:	cf 92       	push	r12
    5f7e:	df 92       	push	r13
    5f80:	ef 92       	push	r14
    5f82:	ff 92       	push	r15
    5f84:	0f 93       	push	r16
    5f86:	1f 93       	push	r17
    5f88:	2f 93       	push	r18
    5f8a:	3f 93       	push	r19
    5f8c:	4f 93       	push	r20
    5f8e:	5f 93       	push	r21
    5f90:	6f 93       	push	r22
    5f92:	7f 93       	push	r23
    5f94:	8f 93       	push	r24
    5f96:	9f 93       	push	r25
    5f98:	af 93       	push	r26
    5f9a:	bf 93       	push	r27
    5f9c:	cf 93       	push	r28
    5f9e:	df 93       	push	r29
    5fa0:	ef 93       	push	r30
    5fa2:	ff 93       	push	r31
    5fa4:	a0 91 61 08 	lds	r26, 0x0861
    5fa8:	b0 91 62 08 	lds	r27, 0x0862
    5fac:	0d b6       	in	r0, 0x3d	; 61
    5fae:	0d 92       	st	X+, r0
    5fb0:	0e b6       	in	r0, 0x3e	; 62
    5fb2:	0d 92       	st	X+, r0
    5fb4:	1f 92       	push	r1
    5fb6:	a0 91 c1 05 	lds	r26, 0x05C1
    5fba:	b0 91 c2 05 	lds	r27, 0x05C2
    5fbe:	1e 90       	ld	r1, -X
    5fc0:	be bf       	out	0x3e, r27	; 62
    5fc2:	ad bf       	out	0x3d, r26	; 61
    5fc4:	08 95       	ret

00005fc6 <nrk_timer_int_stop>:
*/


int8_t nrk_timer_int_stop(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    5fc6:	88 23       	and	r24, r24
    5fc8:	19 f4       	brne	.+6      	; 0x5fd0 <nrk_timer_int_stop+0xa>
    {
        TIMSK &= ~(BM(OCIE2));
    5fca:	87 b7       	in	r24, 0x37	; 55
    5fcc:	8f 77       	andi	r24, 0x7F	; 127
    5fce:	87 bf       	out	0x37, r24	; 55
    }
    return NRK_ERROR;
}
    5fd0:	8f ef       	ldi	r24, 0xFF	; 255
    5fd2:	08 95       	ret

00005fd4 <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    5fd4:	88 23       	and	r24, r24
    5fd6:	11 f0       	breq	.+4      	; 0x5fdc <nrk_timer_int_reset+0x8>
    5fd8:	8f ef       	ldi	r24, 0xFF	; 255
    5fda:	08 95       	ret
    {
        TCNT2=0;
    5fdc:	14 bc       	out	0x24, r1	; 36
    5fde:	81 e0       	ldi	r24, 0x01	; 1
        return NRK_OK;
    }
    return NRK_ERROR;
}
    5fe0:	08 95       	ret

00005fe2 <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    5fe2:	88 23       	and	r24, r24
    5fe4:	19 f0       	breq	.+6      	; 0x5fec <nrk_timer_int_read+0xa>
    5fe6:	20 e0       	ldi	r18, 0x00	; 0
    5fe8:	30 e0       	ldi	r19, 0x00	; 0
    5fea:	03 c0       	rjmp	.+6      	; 0x5ff2 <nrk_timer_int_read+0x10>
    {
        return TCNT2;
    5fec:	84 b5       	in	r24, 0x24	; 36
    5fee:	28 2f       	mov	r18, r24
    5ff0:	30 e0       	ldi	r19, 0x00	; 0
    }
    return 0;

}
    5ff2:	c9 01       	movw	r24, r18
    5ff4:	08 95       	ret

00005ff6 <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
    if(timer==NRK_APP_TIMER_0)
    5ff6:	88 23       	and	r24, r24
    5ff8:	11 f0       	breq	.+4      	; 0x5ffe <nrk_timer_int_start+0x8>
    5ffa:	8f ef       	ldi	r24, 0xFF	; 255
    5ffc:	08 95       	ret
    {
        TIMSK |= BM(OCIE2);
    5ffe:	87 b7       	in	r24, 0x37	; 55
    6000:	80 68       	ori	r24, 0x80	; 128
    6002:	87 bf       	out	0x37, r24	; 55
    6004:	81 e0       	ldi	r24, 0x01	; 1
        return NRK_OK;
    }
    return NRK_ERROR;
}
    6006:	08 95       	ret

00006008 <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
    if(timer==NRK_APP_TIMER_0)
    6008:	88 23       	and	r24, r24
    600a:	11 f0       	breq	.+4      	; 0x6010 <nrk_timer_int_configure+0x8>
    600c:	8f ef       	ldi	r24, 0xFF	; 255
    600e:	08 95       	ret
    {
        if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    6010:	cb 01       	movw	r24, r22
    6012:	01 97       	sbiw	r24, 0x01	; 1
    6014:	05 97       	sbiw	r24, 0x05	; 5
    6016:	10 f4       	brcc	.+4      	; 0x601c <nrk_timer_int_configure+0x14>
    6018:	60 93 c3 05 	sts	0x05C3, r22
        TCCR2 = BM(WGM32);  // Automatic restart on compare, count up
    601c:	88 e0       	ldi	r24, 0x08	; 8
    601e:	85 bd       	out	0x25, r24	; 37
        OCR2 = (compare_value & 0xFF );
    6020:	43 bd       	out	0x23, r20	; 35
        app_timer0_callback=callback_func;
    6022:	30 93 e4 03 	sts	0x03E4, r19
    6026:	20 93 e3 03 	sts	0x03E3, r18
        if(app_timer0_prescale==1) TCCR2 |= BM(CS30);
    602a:	80 91 c3 05 	lds	r24, 0x05C3
    602e:	81 30       	cpi	r24, 0x01	; 1
    6030:	19 f4       	brne	.+6      	; 0x6038 <nrk_timer_int_configure+0x30>
    6032:	85 b5       	in	r24, 0x25	; 37
    6034:	81 60       	ori	r24, 0x01	; 1
    6036:	09 c0       	rjmp	.+18     	; 0x604a <nrk_timer_int_configure+0x42>
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
    6038:	82 30       	cpi	r24, 0x02	; 2
    603a:	19 f4       	brne	.+6      	; 0x6042 <nrk_timer_int_configure+0x3a>
    603c:	85 b5       	in	r24, 0x25	; 37
    603e:	82 60       	ori	r24, 0x02	; 2
    6040:	04 c0       	rjmp	.+8      	; 0x604a <nrk_timer_int_configure+0x42>
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
    6042:	83 30       	cpi	r24, 0x03	; 3
    6044:	21 f4       	brne	.+8      	; 0x604e <nrk_timer_int_configure+0x46>
    6046:	85 b5       	in	r24, 0x25	; 37
    6048:	83 60       	ori	r24, 0x03	; 3
    604a:	85 bd       	out	0x25, r24	; 37
    604c:	07 c0       	rjmp	.+14     	; 0x605c <nrk_timer_int_configure+0x54>
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
    604e:	84 30       	cpi	r24, 0x04	; 4
    6050:	19 f4       	brne	.+6      	; 0x6058 <nrk_timer_int_configure+0x50>
    6052:	85 b5       	in	r24, 0x25	; 37
    6054:	84 60       	ori	r24, 0x04	; 4
    6056:	f9 cf       	rjmp	.-14     	; 0x604a <nrk_timer_int_configure+0x42>
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
    6058:	85 30       	cpi	r24, 0x05	; 5
    605a:	11 f0       	breq	.+4      	; 0x6060 <nrk_timer_int_configure+0x58>
    605c:	81 e0       	ldi	r24, 0x01	; 1
    605e:	08 95       	ret
    6060:	85 b5       	in	r24, 0x25	; 37
    6062:	85 60       	ori	r24, 0x05	; 5
    6064:	85 bd       	out	0x25, r24	; 37
    6066:	81 e0       	ldi	r24, 0x01	; 1
        // Divide by 1024
        return NRK_OK;
    }

    return NRK_ERROR;
}
    6068:	08 95       	ret

0000606a <__vector_9>:


SIGNAL(TIMER2_COMP_vect)
{
    606a:	1f 92       	push	r1
    606c:	0f 92       	push	r0
    606e:	0f b6       	in	r0, 0x3f	; 63
    6070:	0f 92       	push	r0
    6072:	0b b6       	in	r0, 0x3b	; 59
    6074:	0f 92       	push	r0
    6076:	11 24       	eor	r1, r1
    6078:	2f 93       	push	r18
    607a:	3f 93       	push	r19
    607c:	4f 93       	push	r20
    607e:	5f 93       	push	r21
    6080:	6f 93       	push	r22
    6082:	7f 93       	push	r23
    6084:	8f 93       	push	r24
    6086:	9f 93       	push	r25
    6088:	af 93       	push	r26
    608a:	bf 93       	push	r27
    608c:	ef 93       	push	r30
    608e:	ff 93       	push	r31
    if(app_timer0_callback!=NULL) app_timer0_callback();
    6090:	e0 91 e3 03 	lds	r30, 0x03E3
    6094:	f0 91 e4 03 	lds	r31, 0x03E4
    6098:	30 97       	sbiw	r30, 0x00	; 0
    609a:	11 f0       	breq	.+4      	; 0x60a0 <__vector_9+0x36>
    609c:	09 95       	icall
    609e:	04 c0       	rjmp	.+8      	; 0x60a8 <__vector_9+0x3e>
    else
        nrk_kernel_error_add(NRK_SEG_FAULT,0);
    60a0:	8a e0       	ldi	r24, 0x0A	; 10
    60a2:	60 e0       	ldi	r22, 0x00	; 0
    60a4:	0e 94 f7 1f 	call	0x3fee	; 0x3fee <nrk_kernel_error_add>
    return;
}
    60a8:	ff 91       	pop	r31
    60aa:	ef 91       	pop	r30
    60ac:	bf 91       	pop	r27
    60ae:	af 91       	pop	r26
    60b0:	9f 91       	pop	r25
    60b2:	8f 91       	pop	r24
    60b4:	7f 91       	pop	r23
    60b6:	6f 91       	pop	r22
    60b8:	5f 91       	pop	r21
    60ba:	4f 91       	pop	r20
    60bc:	3f 91       	pop	r19
    60be:	2f 91       	pop	r18
    60c0:	0f 90       	pop	r0
    60c2:	0b be       	out	0x3b, r0	; 59
    60c4:	0f 90       	pop	r0
    60c6:	0f be       	out	0x3f, r0	; 63
    60c8:	0f 90       	pop	r0
    60ca:	1f 90       	pop	r1
    60cc:	18 95       	reti

000060ce <__vector_default>:

//-------------------------------------------------------------------------------------------------------
//  Default ISR
//-------------------------------------------------------------------------------------------------------
SIGNAL(__vector_default)
{
    60ce:	1f 92       	push	r1
    60d0:	0f 92       	push	r0
    60d2:	0f b6       	in	r0, 0x3f	; 63
    60d4:	0f 92       	push	r0
    60d6:	0b b6       	in	r0, 0x3b	; 59
    60d8:	0f 92       	push	r0
    60da:	11 24       	eor	r1, r1
    60dc:	2f 93       	push	r18
    60de:	3f 93       	push	r19
    60e0:	4f 93       	push	r20
    60e2:	5f 93       	push	r21
    60e4:	6f 93       	push	r22
    60e6:	7f 93       	push	r23
    60e8:	8f 93       	push	r24
    60ea:	9f 93       	push	r25
    60ec:	af 93       	push	r26
    60ee:	bf 93       	push	r27
    60f0:	ef 93       	push	r30
    60f2:	ff 93       	push	r31
    nrk_kernel_error_add(NRK_SEG_FAULT,0);
    60f4:	8a e0       	ldi	r24, 0x0A	; 10
    60f6:	60 e0       	ldi	r22, 0x00	; 0
    60f8:	0e 94 f7 1f 	call	0x3fee	; 0x3fee <nrk_kernel_error_add>
}
    60fc:	ff 91       	pop	r31
    60fe:	ef 91       	pop	r30
    6100:	bf 91       	pop	r27
    6102:	af 91       	pop	r26
    6104:	9f 91       	pop	r25
    6106:	8f 91       	pop	r24
    6108:	7f 91       	pop	r23
    610a:	6f 91       	pop	r22
    610c:	5f 91       	pop	r21
    610e:	4f 91       	pop	r20
    6110:	3f 91       	pop	r19
    6112:	2f 91       	pop	r18
    6114:	0f 90       	pop	r0
    6116:	0b be       	out	0x3b, r0	; 59
    6118:	0f 90       	pop	r0
    611a:	0f be       	out	0x3f, r0	; 63
    611c:	0f 90       	pop	r0
    611e:	1f 90       	pop	r1
    6120:	18 95       	reti

00006122 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    6122:	04 b6       	in	r0, 0x34	; 52
    6124:	03 fe       	sbrs	r0, 3
    6126:	02 c0       	rjmp	.+4      	; 0x612c <_nrk_startup_error+0xa>
    6128:	90 e1       	ldi	r25, 0x10	; 16
    612a:	01 c0       	rjmp	.+2      	; 0x612e <_nrk_startup_error+0xc>
    612c:	90 e0       	ldi	r25, 0x00	; 0
	error|=0x10;
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    612e:	04 b6       	in	r0, 0x34	; 52
    6130:	02 fe       	sbrs	r0, 2
    6132:	06 c0       	rjmp	.+12     	; 0x6140 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    6134:	84 b7       	in	r24, 0x34	; 52
    6136:	8b 7f       	andi	r24, 0xFB	; 251
    6138:	84 bf       	out	0x34, r24	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    613a:	04 b6       	in	r0, 0x34	; 52
    613c:	00 fe       	sbrs	r0, 0
		error|=0x04;
    613e:	94 60       	ori	r25, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    6140:	04 b6       	in	r0, 0x34	; 52
    6142:	01 fe       	sbrs	r0, 1
    6144:	04 c0       	rjmp	.+8      	; 0x614e <_nrk_startup_error+0x2c>
	{
	MCUSR &= ~(1<<EXTRF);	
    6146:	84 b7       	in	r24, 0x34	; 52
    6148:	8d 7f       	andi	r24, 0xFD	; 253
    614a:	84 bf       	out	0x34, r24	; 52
	error|=0x02;
    614c:	92 60       	ori	r25, 0x02	; 2
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    614e:	99 23       	and	r25, r25
    6150:	51 f4       	brne	.+20     	; 0x6166 <_nrk_startup_error+0x44>

// Check if normal power up state is set and then clear it
 if( (MCUSR & (1<<PORF)) != 0 )
    6152:	04 b6       	in	r0, 0x34	; 52
    6154:	00 fe       	sbrs	r0, 0
    6156:	03 c0       	rjmp	.+6      	; 0x615e <_nrk_startup_error+0x3c>
   {
     MCUSR &= ~(1<<PORF);
    6158:	84 b7       	in	r24, 0x34	; 52
    615a:	8e 7f       	andi	r24, 0xFE	; 254
    615c:	84 bf       	out	0x34, r24	; 52
 else {
   /* error|=0x01; */
 }

// check uart state 
if((volatile uint8_t)TCCR0!=0) error|=0x01;
    615e:	83 b7       	in	r24, 0x33	; 51
    6160:	81 11       	cpse	r24, r1
    6162:	81 e0       	ldi	r24, 0x01	; 1
    6164:	98 2f       	mov	r25, r24

return error;
}
    6166:	89 2f       	mov	r24, r25
    6168:	08 95       	ret

0000616a <nrk_ext_int_enable>:

int8_t  nrk_ext_int_enable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK |= 1; return NRK_OK; }
return NRK_ERROR;
}
    616a:	8f ef       	ldi	r24, 0xFF	; 255
    616c:	08 95       	ret

0000616e <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK &= ~1; return NRK_OK; }
return NRK_ERROR;
}
    616e:	8f ef       	ldi	r24, 0xFF	; 255
    6170:	08 95       	ret

00006172 <nrk_ext_int_configure>:
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
	return NRK_OK;
	}
*/
return NRK_ERROR;
}
    6172:	8f ef       	ldi	r24, 0xFF	; 255
    6174:	08 95       	ret

00006176 <__vector_1>:



SIGNAL(INT0_vect) {
    6176:	1f 92       	push	r1
    6178:	0f 92       	push	r0
    617a:	0f b6       	in	r0, 0x3f	; 63
    617c:	0f 92       	push	r0
    617e:	0b b6       	in	r0, 0x3b	; 59
    6180:	0f 92       	push	r0
    6182:	11 24       	eor	r1, r1
    6184:	2f 93       	push	r18
    6186:	3f 93       	push	r19
    6188:	4f 93       	push	r20
    618a:	5f 93       	push	r21
    618c:	6f 93       	push	r22
    618e:	7f 93       	push	r23
    6190:	8f 93       	push	r24
    6192:	9f 93       	push	r25
    6194:	af 93       	push	r26
    6196:	bf 93       	push	r27
    6198:	ef 93       	push	r30
    619a:	ff 93       	push	r31
//	if(ext_int0_callback!=NULL) ext_int0_callback();
//	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    619c:	8a e0       	ldi	r24, 0x0A	; 10
    619e:	60 e0       	ldi	r22, 0x00	; 0
    61a0:	0e 94 f7 1f 	call	0x3fee	; 0x3fee <nrk_kernel_error_add>
	return;  	
}
    61a4:	ff 91       	pop	r31
    61a6:	ef 91       	pop	r30
    61a8:	bf 91       	pop	r27
    61aa:	af 91       	pop	r26
    61ac:	9f 91       	pop	r25
    61ae:	8f 91       	pop	r24
    61b0:	7f 91       	pop	r23
    61b2:	6f 91       	pop	r22
    61b4:	5f 91       	pop	r21
    61b6:	4f 91       	pop	r20
    61b8:	3f 91       	pop	r19
    61ba:	2f 91       	pop	r18
    61bc:	0f 90       	pop	r0
    61be:	0b be       	out	0x3b, r0	; 59
    61c0:	0f 90       	pop	r0
    61c2:	0f be       	out	0x3f, r0	; 63
    61c4:	0f 90       	pop	r0
    61c6:	1f 90       	pop	r1
    61c8:	18 95       	reti

000061ca <nrk_watchdog_check>:
}

int8_t nrk_watchdog_check()
{

    if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    61ca:	04 b6       	in	r0, 0x34	; 52
    61cc:	03 fe       	sbrs	r0, 3
    61ce:	02 c0       	rjmp	.+4      	; 0x61d4 <nrk_watchdog_check+0xa>
    61d0:	8f ef       	ldi	r24, 0xFF	; 255
    61d2:	08 95       	ret
    61d4:	81 e0       	ldi	r24, 0x01	; 1
    return NRK_ERROR;
}
    61d6:	08 95       	ret

000061d8 <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
    wdt_reset();
    61d8:	a8 95       	wdr

}
    61da:	08 95       	ret

000061dc <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    61dc:	0e 94 fa 14 	call	0x29f4	; 0x29f4 <nrk_int_disable>
    MCUSR &= ~(1<<WDRF);
    61e0:	84 b7       	in	r24, 0x34	; 52
    61e2:	87 7f       	andi	r24, 0xF7	; 247
    61e4:	84 bf       	out	0x34, r24	; 52
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    61e6:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    MCUSR &= ~(1<<WDRF);
    nrk_watchdog_reset();
    WDTCR |= (1<<WDCE) | (1<<WDE);
    61e8:	81 b5       	in	r24, 0x21	; 33
    61ea:	88 61       	ori	r24, 0x18	; 24
    61ec:	81 bd       	out	0x21, r24	; 33
    WDTCR = (1<<WDE) | (1<<WDP2) | (1<<WDP1) | (1<<WDP0);
    61ee:	8f e0       	ldi	r24, 0x0F	; 15
    61f0:	81 bd       	out	0x21, r24	; 33
    nrk_int_enable();
    61f2:	0e 94 fc 14 	call	0x29f8	; 0x29f8 <nrk_int_enable>

}
    61f6:	08 95       	ret

000061f8 <nrk_watchdog_disable>:
#include <avr/wdt.h>
#include <nrk.h>

void nrk_watchdog_disable()
{
    nrk_int_disable();
    61f8:	0e 94 fa 14 	call	0x29f4	; 0x29f4 <nrk_int_disable>
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    61fc:	a8 95       	wdr

void nrk_watchdog_disable()
{
    nrk_int_disable();
    nrk_watchdog_reset();
    MCUSR &= ~(1<<WDRF);
    61fe:	84 b7       	in	r24, 0x34	; 52
    6200:	87 7f       	andi	r24, 0xF7	; 247
    6202:	84 bf       	out	0x34, r24	; 52
    WDTCR |= (1<<WDCE) | (1<<WDE);
    6204:	81 b5       	in	r24, 0x21	; 33
    6206:	88 61       	ori	r24, 0x18	; 24
    6208:	81 bd       	out	0x21, r24	; 33
    WDTCR = 0;
    620a:	11 bc       	out	0x21, r1	; 33
    nrk_int_enable();
    620c:	0e 94 fc 14 	call	0x29f8	; 0x29f8 <nrk_int_enable>
}
    6210:	08 95       	ret

00006212 <nrk_battery_save>:
    nrk_led_clr(2);
    nrk_led_clr(3);
    SET_VREG_INACTIVE();
    nrk_sleep();
#endif
}
    6212:	08 95       	ret

00006214 <nrk_task_set_entry_function>:

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
    task->task=func;
    6214:	fc 01       	movw	r30, r24
    6216:	76 83       	std	Z+6, r23	; 0x06
    6218:	65 83       	std	Z+5, r22	; 0x05
}
    621a:	08 95       	ret

0000621c <nrk_sleep>:

void nrk_sleep()
{
// pdiener: Powersave stops main oscillator!
// This is in general no good idea if a fast wake up response time is needed
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    621c:	85 b7       	in	r24, 0x35	; 53
    621e:	83 7e       	andi	r24, 0xE3	; 227
    6220:	88 61       	ori	r24, 0x18	; 24
    6222:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    6224:	85 b7       	in	r24, 0x35	; 53
    6226:	80 62       	ori	r24, 0x20	; 32
    6228:	85 bf       	out	0x35, r24	; 53
    622a:	88 95       	sleep
    622c:	85 b7       	in	r24, 0x35	; 53
    622e:	8f 7d       	andi	r24, 0xDF	; 223
    6230:	85 bf       	out	0x35, r24	; 53

}
    6232:	08 95       	ret

00006234 <nrk_idle>:

void nrk_idle()
{
// pdiener: This stops the CPU core clock and flash clock while peripheral clock is kept running
// Main and aux oscillator keep running
    set_sleep_mode( SLEEP_MODE_IDLE);
    6234:	85 b7       	in	r24, 0x35	; 53
    6236:	83 7e       	andi	r24, 0xE3	; 227
    6238:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    623a:	85 b7       	in	r24, 0x35	; 53
    623c:	80 62       	ori	r24, 0x20	; 32
    623e:	85 bf       	out	0x35, r24	; 53
    6240:	88 95       	sleep
    6242:	85 b7       	in	r24, 0x35	; 53
    6244:	8f 7d       	andi	r24, 0xDF	; 223
    6246:	85 bf       	out	0x35, r24	; 53

}
    6248:	08 95       	ret

0000624a <nrk_task_stk_init>:
void *nrk_task_stk_init (void (*task)(), void *ptos, void *pbos)
{
    624a:	fa 01       	movw	r30, r20
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow
    624c:	25 e5       	ldi	r18, 0x55	; 85
    624e:	20 83       	st	Z, r18
    stk    = (unsigned int *)ptos;          /* Load stack pointer */
    6250:	fb 01       	movw	r30, r22
     *(--stk) = 0x4748;   // G H
     *(--stk) = 0x4546;   // E F
     *(--stk) = 0x4344;   // C D
     *(--stk) = 0x4142;   // A B
    */
    --stk;
    6252:	32 97       	sbiw	r30, 0x02	; 2
    stkc = (unsigned char*)stk;
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    6254:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    6256:	81 83       	std	Z+1, r24	; 0x01

    *(--stk) = 0;
    6258:	12 92       	st	-Z, r1
    625a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    625c:	12 92       	st	-Z, r1
    625e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6260:	12 92       	st	-Z, r1
    6262:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6264:	12 92       	st	-Z, r1
    6266:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6268:	12 92       	st	-Z, r1
    626a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    626c:	12 92       	st	-Z, r1
    626e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6270:	12 92       	st	-Z, r1
    6272:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6274:	12 92       	st	-Z, r1
    6276:	12 92       	st	-Z, r1

    *(--stk) = 0;
    6278:	12 92       	st	-Z, r1
    627a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    627c:	12 92       	st	-Z, r1
    627e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6280:	12 92       	st	-Z, r1
    6282:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6284:	12 92       	st	-Z, r1
    6286:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6288:	12 92       	st	-Z, r1
    628a:	12 92       	st	-Z, r1
    *(--stk) = 0;
    628c:	12 92       	st	-Z, r1
    628e:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6290:	12 92       	st	-Z, r1
    6292:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6294:	12 92       	st	-Z, r1
    6296:	12 92       	st	-Z, r1
    *(--stk) = 0;
    6298:	12 92       	st	-Z, r1
    629a:	12 92       	st	-Z, r1


    return ((void *)stk);
}
    629c:	cf 01       	movw	r24, r30
    629e:	08 95       	ret

000062a0 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char*) NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    62a0:	83 e0       	ldi	r24, 0x03	; 3
    62a2:	95 e1       	ldi	r25, 0x15	; 21
    62a4:	90 93 fe 10 	sts	0x10FE, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    62a8:	80 93 ff 10 	sts	0x10FF, r24
}
    62ac:	08 95       	ret

000062ae <nrk_stack_pointer_init>:
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    nrk_kernel_stk[0]=STK_CANARY_VAL;
    nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE;
    *stkc = STK_CANARY_VAL;
    62ae:	85 e5       	ldi	r24, 0x55	; 85
    62b0:	80 93 7e 10 	sts	0x107E, r24
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
    nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    62b4:	ee ef       	ldi	r30, 0xFE	; 254
    62b6:	f0 e1       	ldi	r31, 0x10	; 16
    62b8:	f0 93 c2 05 	sts	0x05C2, r31
    62bc:	e0 93 c1 05 	sts	0x05C1, r30
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    62c0:	83 e0       	ldi	r24, 0x03	; 3
    62c2:	95 e1       	ldi	r25, 0x15	; 21
    62c4:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    62c6:	80 93 ff 10 	sts	0x10FF, r24

}
    62ca:	08 95       	ret

000062cc <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

    _nrk_setup_timer();
    62cc:	0e 94 1a 2f 	call	0x5e34	; 0x5e34 <_nrk_setup_timer>
    nrk_int_enable();
    62d0:	0e 94 fc 14 	call	0x29f8	; 0x29f8 <nrk_int_enable>

}
    62d4:	08 95       	ret

000062d6 <nrk_task_set_stk>:

    return ((void *)stk);
}

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    62d6:	ef 92       	push	r14
    62d8:	ff 92       	push	r15
    62da:	0f 93       	push	r16
    62dc:	1f 93       	push	r17
    62de:	cf 93       	push	r28
    62e0:	df 93       	push	r29
    62e2:	7c 01       	movw	r14, r24
    62e4:	8b 01       	movw	r16, r22
    62e6:	ea 01       	movw	r28, r20

    if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    62e8:	40 32       	cpi	r20, 0x20	; 32
    62ea:	51 05       	cpc	r21, r1
    62ec:	18 f4       	brcc	.+6      	; 0x62f4 <nrk_task_set_stk+0x1e>
    62ee:	81 e1       	ldi	r24, 0x11	; 17
    62f0:	0e 94 0e 20 	call	0x401c	; 0x401c <nrk_error_add>
    task->Ptos = (void *) &stk_base[stk_size-1];
    62f4:	21 97       	sbiw	r28, 0x01	; 1
    62f6:	c0 0f       	add	r28, r16
    62f8:	d1 1f       	adc	r29, r17
    62fa:	f7 01       	movw	r30, r14
    62fc:	d2 83       	std	Z+2, r29	; 0x02
    62fe:	c1 83       	std	Z+1, r28	; 0x01
    task->Pbos = (void *) &stk_base[0];
    6300:	14 83       	std	Z+4, r17	; 0x04
    6302:	03 83       	std	Z+3, r16	; 0x03

}
    6304:	df 91       	pop	r29
    6306:	cf 91       	pop	r28
    6308:	1f 91       	pop	r17
    630a:	0f 91       	pop	r16
    630c:	ff 90       	pop	r15
    630e:	ef 90       	pop	r14
    6310:	08 95       	ret

00006312 <ad5242_set>:

// hwAddress is defined by the Pin settings [AD1 AD0]
// channel is 1 or 2
// value is the resistor divider value
void ad5242_set(unsigned char hwAddress, unsigned char channel, unsigned char value)
{
    6312:	0f 93       	push	r16
    6314:	1f 93       	push	r17
    6316:	16 2f       	mov	r17, r22
    6318:	04 2f       	mov	r16, r20
	unsigned char address = 0b0101100 | (hwAddress & 0b11);
	
	i2c_controlByte_TX(address);
    631a:	83 70       	andi	r24, 0x03	; 3
    631c:	8c 62       	ori	r24, 0x2C	; 44
    631e:	0e 94 4f 32 	call	0x649e	; 0x649e <i2c_controlByte_TX>
	
	// Instruction byte
	if (channel == 1)
    6322:	11 30       	cpi	r17, 0x01	; 1
    6324:	11 f4       	brne	.+4      	; 0x632a <ad5242_set+0x18>
		i2c_send(0x00);		// Channel A (1)
    6326:	80 e0       	ldi	r24, 0x00	; 0
    6328:	01 c0       	rjmp	.+2      	; 0x632c <ad5242_set+0x1a>
	else
		i2c_send(0x80);		// Channel B (2)
    632a:	80 e8       	ldi	r24, 0x80	; 128
    632c:	0e 94 12 32 	call	0x6424	; 0x6424 <i2c_send>
		
	// Resistor divider value
	i2c_send(value);
    6330:	80 2f       	mov	r24, r16
    6332:	0e 94 12 32 	call	0x6424	; 0x6424 <i2c_send>
		
	i2c_stop();
    6336:	0e 94 03 32 	call	0x6406	; 0x6406 <i2c_stop>
}
    633a:	1f 91       	pop	r17
    633c:	0f 91       	pop	r16
    633e:	08 95       	ret

00006340 <ad5242_init>:


// Initialize the interface
void ad5242_init()
{
	i2c_init();
    6340:	0e 94 d9 31 	call	0x63b2	; 0x63b2 <i2c_init>
}
    6344:	08 95       	ret

00006346 <adc_init>:
#include <util/delay.h>



void adc_init()
{
    6346:	df 93       	push	r29
    6348:	cf 93       	push	r28
    634a:	00 d0       	rcall	.+0      	; 0x634c <adc_init+0x6>
    634c:	cd b7       	in	r28, 0x3d	; 61
    634e:	de b7       	in	r29, 0x3e	; 62
  volatile unsigned int dummy;

  ADMUX = (0 << REFS1) | (1 << REFS0);      						// Vcc is reference
    6350:	80 e4       	ldi	r24, 0x40	; 64
    6352:	87 b9       	out	0x07, r24	; 7
  ADCSRA = (1 << ADPS2) | (1 << ADPS1) | (0 << ADPS0);       // Prescaler = 64
    6354:	86 e0       	ldi	r24, 0x06	; 6
    6356:	86 b9       	out	0x06, r24	; 6
  ADCSRA |= (1 << ADEN);                								// ADC on
    6358:	37 9a       	sbi	0x06, 7	; 6

	// One dummy read after init
  ADCSRA |= (1<<ADSC);
    635a:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1<<ADSC));
    635c:	36 99       	sbic	0x06, 6	; 6
    635e:	fe cf       	rjmp	.-4      	; 0x635c <adc_init+0x16>
  dummy = ADCW;
    6360:	84 b1       	in	r24, 0x04	; 4
    6362:	95 b1       	in	r25, 0x05	; 5
    6364:	9a 83       	std	Y+2, r25	; 0x02
    6366:	89 83       	std	Y+1, r24	; 0x01
}
    6368:	0f 90       	pop	r0
    636a:	0f 90       	pop	r0
    636c:	cf 91       	pop	r28
    636e:	df 91       	pop	r29
    6370:	08 95       	ret

00006372 <adc_Powersave>:


// If ADC should be used after a powersave period, call init again before starting a conversion
void adc_Powersave()
{
	ADCSRA &= ~(1 << ADEN);
    6372:	37 98       	cbi	0x06, 7	; 6
}
    6374:	08 95       	ret

00006376 <adc_GetChannel>:



unsigned int adc_GetChannel(unsigned char ch)
{
  ADMUX = (ADMUX & 0b11100000) | (ch & 0b00011111);	// Select channel
    6376:	97 b1       	in	r25, 0x07	; 7
    6378:	8f 71       	andi	r24, 0x1F	; 31
    637a:	90 7e       	andi	r25, 0xE0	; 224
    637c:	89 2b       	or	r24, r25
    637e:	87 b9       	out	0x07, r24	; 7
  ADCSRA |= (1 << ADSC);										// Start a single conversion
    6380:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1 << ADSC));  							// wait until conversion result is available
    6382:	36 99       	sbic	0x06, 6	; 6
    6384:	fe cf       	rjmp	.-4      	; 0x6382 <adc_GetChannel+0xc>
  return ADCW;
    6386:	24 b1       	in	r18, 0x04	; 4
    6388:	35 b1       	in	r19, 0x05	; 5
}
    638a:	c9 01       	movw	r24, r18
    638c:	08 95       	ret

0000638e <adc_GetBatteryVoltage>:
float adc_GetBatteryVoltage()
{
// adc channel 30 is connected to the internal 1.23 V reference
	unsigned int adValue;

	adValue = adc_GetChannel(30);
    638e:	8e e1       	ldi	r24, 0x1E	; 30
    6390:	0e 94 bb 31 	call	0x6376	; 0x6376 <adc_GetChannel>
    6394:	a0 e0       	ldi	r26, 0x00	; 0
    6396:	b0 e0       	ldi	r27, 0x00	; 0
    6398:	bc 01       	movw	r22, r24
    639a:	cd 01       	movw	r24, r26
    639c:	0e 94 09 49 	call	0x9212	; 0x9212 <__floatunsisf>
    63a0:	9b 01       	movw	r18, r22
    63a2:	ac 01       	movw	r20, r24
    63a4:	64 ea       	ldi	r22, 0xA4	; 164
    63a6:	70 e7       	ldi	r23, 0x70	; 112
    63a8:	8d e9       	ldi	r24, 0x9D	; 157
    63aa:	94 e4       	ldi	r25, 0x44	; 68
    63ac:	0e 94 75 48 	call	0x90ea	; 0x90ea <__divsf3>

	return (1.23 * 1024.0 / (float)adValue);
}
    63b0:	08 95       	ret

000063b2 <i2c_init>:

// inits to ~300 kHz bus frequency
void i2c_init()
{
	// Set up clock prescaler
	TWSR |= (0 << TWPS1) | (0 << TWPS0);	// Prescaler = 1
    63b2:	e1 e7       	ldi	r30, 0x71	; 113
    63b4:	f0 e0       	ldi	r31, 0x00	; 0
    63b6:	80 81       	ld	r24, Z
    63b8:	80 83       	st	Z, r24
	// Set up clock divider
	TWBR = 1;
    63ba:	81 e0       	ldi	r24, 0x01	; 1
    63bc:	80 93 70 00 	sts	0x0070, r24
	// Set up module
	TWCR = (1 << TWEN);	// I2C on, no interrupts
    63c0:	84 e0       	ldi	r24, 0x04	; 4
    63c2:	80 93 74 00 	sts	0x0074, r24
}
    63c6:	08 95       	ret

000063c8 <i2c_waitForInterruptFlag>:



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    63c8:	80 91 74 00 	lds	r24, 0x0074
    63cc:	87 ff       	sbrs	r24, 7
    63ce:	fc cf       	rjmp	.-8      	; 0x63c8 <i2c_waitForInterruptFlag>
}
    63d0:	08 95       	ret

000063d2 <i2c_actionStart>:



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    63d2:	e4 e7       	ldi	r30, 0x74	; 116
    63d4:	f0 e0       	ldi	r31, 0x00	; 0
    63d6:	80 81       	ld	r24, Z
    63d8:	80 68       	ori	r24, 0x80	; 128
    63da:	80 83       	st	Z, r24
}
    63dc:	08 95       	ret

000063de <i2c_start>:



void i2c_start()
{
	TWCR |= (1 << TWSTA);			// Set start condition flag
    63de:	80 91 74 00 	lds	r24, 0x0074
    63e2:	80 62       	ori	r24, 0x20	; 32
    63e4:	80 93 74 00 	sts	0x0074, r24



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    63e8:	80 91 74 00 	lds	r24, 0x0074
    63ec:	80 68       	ori	r24, 0x80	; 128
    63ee:	80 93 74 00 	sts	0x0074, r24



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    63f2:	80 91 74 00 	lds	r24, 0x0074
    63f6:	87 ff       	sbrs	r24, 7
    63f8:	fc cf       	rjmp	.-8      	; 0x63f2 <i2c_start+0x14>
void i2c_start()
{
	TWCR |= (1 << TWSTA);			// Set start condition flag
	i2c_actionStart();				// Send START
	i2c_waitForInterruptFlag();	// Wait until START is sent
	TWCR &= ~(1 << TWSTA);			// Clear start condition flag
    63fa:	80 91 74 00 	lds	r24, 0x0074
    63fe:	8f 7d       	andi	r24, 0xDF	; 223
    6400:	80 93 74 00 	sts	0x0074, r24
}
    6404:	08 95       	ret

00006406 <i2c_stop>:



void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
    6406:	80 91 74 00 	lds	r24, 0x0074
    640a:	80 61       	ori	r24, 0x10	; 16
    640c:	80 93 74 00 	sts	0x0074, r24



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    6410:	80 91 74 00 	lds	r24, 0x0074
    6414:	80 68       	ori	r24, 0x80	; 128
    6416:	80 93 74 00 	sts	0x0074, r24

void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
	i2c_actionStart();				// Send STOP
	while (TWCR & (1 << TWSTO));	// Wait until STOP is sent
    641a:	80 91 74 00 	lds	r24, 0x0074
    641e:	84 fd       	sbrc	r24, 4
    6420:	fc cf       	rjmp	.-8      	; 0x641a <i2c_stop+0x14>
}
    6422:	08 95       	ret

00006424 <i2c_send>:


// Returns 0 if ACK has been received, else 1
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
    6424:	80 93 73 00 	sts	0x0073, r24



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    6428:	80 91 74 00 	lds	r24, 0x0074
    642c:	80 68       	ori	r24, 0x80	; 128
    642e:	80 93 74 00 	sts	0x0074, r24



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    6432:	80 91 74 00 	lds	r24, 0x0074
    6436:	87 ff       	sbrs	r24, 7
    6438:	fc cf       	rjmp	.-8      	; 0x6432 <i2c_send+0xe>
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
	i2c_actionStart();
	i2c_waitForInterruptFlag();
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    643a:	80 91 71 00 	lds	r24, 0x0071
    643e:	88 7f       	andi	r24, 0xF8	; 248
    6440:	88 32       	cpi	r24, 0x28	; 40
    6442:	11 f4       	brne	.+4      	; 0x6448 <i2c_send+0x24>
    6444:	90 e0       	ldi	r25, 0x00	; 0
    6446:	07 c0       	rjmp	.+14     	; 0x6456 <i2c_send+0x32>
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
    6448:	80 91 71 00 	lds	r24, 0x0071
    644c:	90 e0       	ldi	r25, 0x00	; 0
    644e:	88 7f       	andi	r24, 0xF8	; 248
    6450:	88 31       	cpi	r24, 0x18	; 24
    6452:	09 f0       	breq	.+2      	; 0x6456 <i2c_send+0x32>
    6454:	91 e0       	ldi	r25, 0x01	; 1
	else return 1;
}
    6456:	89 2f       	mov	r24, r25
    6458:	08 95       	ret

0000645a <i2c_receive>:


// if ack == 0, no-ACK will be sent
unsigned char i2c_receive(unsigned int ack)
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
    645a:	89 2b       	or	r24, r25
    645c:	21 f0       	breq	.+8      	; 0x6466 <i2c_receive+0xc>
    645e:	80 91 74 00 	lds	r24, 0x0074
    6462:	80 64       	ori	r24, 0x40	; 64
    6464:	03 c0       	rjmp	.+6      	; 0x646c <i2c_receive+0x12>
	else 		TWCR &= ~(1 << TWEA);	// no ACK
    6466:	80 91 74 00 	lds	r24, 0x0074
    646a:	8f 7b       	andi	r24, 0xBF	; 191
    646c:	80 93 74 00 	sts	0x0074, r24



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    6470:	80 91 74 00 	lds	r24, 0x0074
    6474:	80 68       	ori	r24, 0x80	; 128
    6476:	80 93 74 00 	sts	0x0074, r24



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    647a:	80 91 74 00 	lds	r24, 0x0074
    647e:	87 ff       	sbrs	r24, 7
    6480:	fc cf       	rjmp	.-8      	; 0x647a <i2c_receive+0x20>
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
	else 		TWCR &= ~(1 << TWEA);	// no ACK
	i2c_actionStart();					// Start receiving
	i2c_waitForInterruptFlag();		// Wait until byte is received
	return TWDR;
    6482:	80 91 73 00 	lds	r24, 0x0073
}
    6486:	08 95       	ret

00006488 <i2c_controlByte_RX>:



// This initiates an rx transfer with START + SLA + R
void i2c_controlByte_RX(unsigned char address)
{
    6488:	1f 93       	push	r17
    648a:	18 2f       	mov	r17, r24
	i2c_start();
    648c:	0e 94 ef 31 	call	0x63de	; 0x63de <i2c_start>
	i2c_send((address << 1) | 0x01);
    6490:	11 0f       	add	r17, r17
    6492:	81 2f       	mov	r24, r17
    6494:	81 60       	ori	r24, 0x01	; 1
    6496:	0e 94 12 32 	call	0x6424	; 0x6424 <i2c_send>
}
    649a:	1f 91       	pop	r17
    649c:	08 95       	ret

0000649e <i2c_controlByte_TX>:



// This initiates an tx transfer with START + SLA
void i2c_controlByte_TX(unsigned char address)
{
    649e:	1f 93       	push	r17
    64a0:	18 2f       	mov	r17, r24
	i2c_start();
    64a2:	0e 94 ef 31 	call	0x63de	; 0x63de <i2c_start>
	i2c_send(address << 1);
    64a6:	81 2f       	mov	r24, r17
    64a8:	88 0f       	add	r24, r24
    64aa:	0e 94 12 32 	call	0x6424	; 0x6424 <i2c_send>
}
    64ae:	1f 91       	pop	r17
    64b0:	08 95       	ret

000064b2 <mda100_init>:


// Do not forget to init everything before using it
void mda100_init()
{
	adc_init();
    64b2:	0e 94 a3 31 	call	0x6346	; 0x6346 <adc_init>
	mda100_initDone = 1;
    64b6:	81 e0       	ldi	r24, 0x01	; 1
    64b8:	80 93 b0 03 	sts	0x03B0, r24
}
    64bc:	08 95       	ret

000064be <mda100_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mda100_TemperatureSensor_Power(T_Power powerstatus)
{
    64be:	1f 93       	push	r17
    64c0:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    64c2:	80 91 b0 03 	lds	r24, 0x03B0
    64c6:	88 23       	and	r24, r24
    64c8:	11 f4       	brne	.+4      	; 0x64ce <mda100_TemperatureSensor_Power+0x10>
    64ca:	0e 94 59 32 	call	0x64b2	; 0x64b2 <mda100_init>
	// Switch off light sensor power first; Only one of these may be active at a time
    PORTE &= ~(1 << 5);
    64ce:	1d 98       	cbi	0x03, 5	; 3
    DDRE  &= ~(1 << 5);
    64d0:	15 98       	cbi	0x02, 5	; 2

	if (powerstatus == POWER_ON)
    64d2:	11 30       	cpi	r17, 0x01	; 1
    64d4:	19 f4       	brne	.+6      	; 0x64dc <mda100_TemperatureSensor_Power+0x1e>
	{
		PORTC |= (1 << 0);
    64d6:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    64d8:	a0 9a       	sbi	0x14, 0	; 20
    64da:	02 c0       	rjmp	.+4      	; 0x64e0 <mda100_TemperatureSensor_Power+0x22>
	}
	else
	{
		PORTC &= ~(1 << 0);
    64dc:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    64de:	a0 98       	cbi	0x14, 0	; 20
	}
}
    64e0:	1f 91       	pop	r17
    64e2:	08 95       	ret

000064e4 <mda100_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    64e4:	80 91 b0 03 	lds	r24, 0x03B0
    64e8:	88 23       	and	r24, r24
    64ea:	11 f4       	brne	.+4      	; 0x64f0 <mda100_TemperatureSensor_GetCounts+0xc>
    64ec:	0e 94 59 32 	call	0x64b2	; 0x64b2 <mda100_init>
	mda100_TemperatureSensor_Power(POWER_ON);
    64f0:	81 e0       	ldi	r24, 0x01	; 1
    64f2:	0e 94 5f 32 	call	0x64be	; 0x64be <mda100_TemperatureSensor_Power>
	return adc_GetChannel(1);
    64f6:	81 e0       	ldi	r24, 0x01	; 1
    64f8:	0e 94 bb 31 	call	0x6376	; 0x6376 <adc_GetChannel>
}
    64fc:	08 95       	ret

000064fe <mda100_TemperatureSensor_GetKelvin>:



float mda100_TemperatureSensor_GetKelvin()
{
    64fe:	af 92       	push	r10
    6500:	bf 92       	push	r11
    6502:	cf 92       	push	r12
    6504:	df 92       	push	r13
    6506:	ef 92       	push	r14
    6508:	ff 92       	push	r15
    650a:	0f 93       	push	r16
    650c:	1f 93       	push	r17
	float counts = mda100_TemperatureSensor_GetCounts();
    650e:	0e 94 72 32 	call	0x64e4	; 0x64e4 <mda100_TemperatureSensor_GetCounts>
    6512:	a0 e0       	ldi	r26, 0x00	; 0
    6514:	b0 e0       	ldi	r27, 0x00	; 0
    6516:	bc 01       	movw	r22, r24
    6518:	cd 01       	movw	r24, r26
    651a:	0e 94 09 49 	call	0x9212	; 0x9212 <__floatunsisf>
    651e:	7b 01       	movw	r14, r22
    6520:	8c 01       	movw	r16, r24
	float lnRthr = log( 10e3 * (1023.0 - counts) / counts);
    6522:	60 e0       	ldi	r22, 0x00	; 0
    6524:	70 ec       	ldi	r23, 0xC0	; 192
    6526:	8f e7       	ldi	r24, 0x7F	; 127
    6528:	94 e4       	ldi	r25, 0x44	; 68
    652a:	a8 01       	movw	r20, r16
    652c:	97 01       	movw	r18, r14
    652e:	0e 94 10 48 	call	0x9020	; 0x9020 <__subsf3>
    6532:	20 e0       	ldi	r18, 0x00	; 0
    6534:	30 e4       	ldi	r19, 0x40	; 64
    6536:	4c e1       	ldi	r20, 0x1C	; 28
    6538:	56 e4       	ldi	r21, 0x46	; 70
    653a:	0e 94 e0 49 	call	0x93c0	; 0x93c0 <__mulsf3>
    653e:	a8 01       	movw	r20, r16
    6540:	97 01       	movw	r18, r14
    6542:	0e 94 75 48 	call	0x90ea	; 0x90ea <__divsf3>
    6546:	0e 94 a0 49 	call	0x9340	; 0x9340 <log>
    654a:	5b 01       	movw	r10, r22
    654c:	6c 01       	movw	r12, r24
	float lnRthr3 = pow(lnRthr, 3);	// lnRthr
    654e:	20 e0       	ldi	r18, 0x00	; 0
    6550:	30 e0       	ldi	r19, 0x00	; 0
    6552:	40 e4       	ldi	r20, 0x40	; 64
    6554:	50 e4       	ldi	r21, 0x40	; 64
    6556:	0e 94 43 4a 	call	0x9486	; 0x9486 <pow>
    655a:	7b 01       	movw	r14, r22
    655c:	8c 01       	movw	r16, r24
    655e:	c6 01       	movw	r24, r12
    6560:	b5 01       	movw	r22, r10
    6562:	29 e7       	ldi	r18, 0x79	; 121
    6564:	33 ee       	ldi	r19, 0xE3	; 227
    6566:	4d e7       	ldi	r20, 0x7D	; 125
    6568:	59 e3       	ldi	r21, 0x39	; 57
    656a:	0e 94 e0 49 	call	0x93c0	; 0x93c0 <__mulsf3>
    656e:	28 ec       	ldi	r18, 0xC8	; 200
    6570:	32 e6       	ldi	r19, 0x62	; 98
    6572:	44 e8       	ldi	r20, 0x84	; 132
    6574:	5a e3       	ldi	r21, 0x3A	; 58
    6576:	0e 94 11 48 	call	0x9022	; 0x9022 <__addsf3>
    657a:	5b 01       	movw	r10, r22
    657c:	6c 01       	movw	r12, r24
    657e:	c8 01       	movw	r24, r16
    6580:	b7 01       	movw	r22, r14
    6582:	2d e2       	ldi	r18, 0x2D	; 45
    6584:	34 ec       	ldi	r19, 0xC4	; 196
    6586:	4c e1       	ldi	r20, 0x1C	; 28
    6588:	54 e3       	ldi	r21, 0x34	; 52
    658a:	0e 94 e0 49 	call	0x93c0	; 0x93c0 <__mulsf3>
    658e:	9b 01       	movw	r18, r22
    6590:	ac 01       	movw	r20, r24
    6592:	c6 01       	movw	r24, r12
    6594:	b5 01       	movw	r22, r10
    6596:	0e 94 11 48 	call	0x9022	; 0x9022 <__addsf3>
    659a:	9b 01       	movw	r18, r22
    659c:	ac 01       	movw	r20, r24
    659e:	60 e0       	ldi	r22, 0x00	; 0
    65a0:	70 e0       	ldi	r23, 0x00	; 0
    65a2:	80 e8       	ldi	r24, 0x80	; 128
    65a4:	9f e3       	ldi	r25, 0x3F	; 63
    65a6:	0e 94 75 48 	call	0x90ea	; 0x90ea <__divsf3>
	float a = 0.001010024;
	float b = 0.000242127;
	float c = 0.000000146;
	
	return ( 1 / ( a + b * lnRthr + c * lnRthr3) );
}
    65aa:	1f 91       	pop	r17
    65ac:	0f 91       	pop	r16
    65ae:	ff 90       	pop	r15
    65b0:	ef 90       	pop	r14
    65b2:	df 90       	pop	r13
    65b4:	cf 90       	pop	r12
    65b6:	bf 90       	pop	r11
    65b8:	af 90       	pop	r10
    65ba:	08 95       	ret

000065bc <mda100_TemperatureSensor_GetDegreeCelsius>:



float mda100_TemperatureSensor_GetDegreeCelsius()
{
	return (mda100_TemperatureSensor_GetKelvin() - 273.15);
    65bc:	0e 94 7f 32 	call	0x64fe	; 0x64fe <mda100_TemperatureSensor_GetKelvin>
    65c0:	23 e3       	ldi	r18, 0x33	; 51
    65c2:	33 e9       	ldi	r19, 0x93	; 147
    65c4:	48 e8       	ldi	r20, 0x88	; 136
    65c6:	53 e4       	ldi	r21, 0x43	; 67
    65c8:	0e 94 10 48 	call	0x9020	; 0x9020 <__subsf3>
}
    65cc:	08 95       	ret

000065ce <mda100_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mda100_LightSensor_Power(T_Power powerstatus)
{
    65ce:	1f 93       	push	r17
    65d0:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    65d2:	80 91 b0 03 	lds	r24, 0x03B0
    65d6:	88 23       	and	r24, r24
    65d8:	11 f4       	brne	.+4      	; 0x65de <mda100_LightSensor_Power+0x10>
    65da:	0e 94 59 32 	call	0x64b2	; 0x64b2 <mda100_init>
	// Switch off temperature sensor power first; Only one of these may be active at a time
	PORTC &= ~(1 << 0);
    65de:	a8 98       	cbi	0x15, 0	; 21
    DDRC  &= ~(1 << 0);
    65e0:	a0 98       	cbi	0x14, 0	; 20

	if (powerstatus == POWER_ON)
    65e2:	11 30       	cpi	r17, 0x01	; 1
    65e4:	19 f4       	brne	.+6      	; 0x65ec <mda100_LightSensor_Power+0x1e>
	{
		PORTE |= (1 << 5);
    65e6:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    65e8:	15 9a       	sbi	0x02, 5	; 2
    65ea:	02 c0       	rjmp	.+4      	; 0x65f0 <mda100_LightSensor_Power+0x22>
	}
	else
	{
		PORTE &= ~(1 << 5);
    65ec:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    65ee:	15 98       	cbi	0x02, 5	; 2
	}
}
    65f0:	1f 91       	pop	r17
    65f2:	08 95       	ret

000065f4 <mda100_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_LightSensor_GetCounts()
{
	CheckIfInitDone();
    65f4:	80 91 b0 03 	lds	r24, 0x03B0
    65f8:	88 23       	and	r24, r24
    65fa:	11 f4       	brne	.+4      	; 0x6600 <mda100_LightSensor_GetCounts+0xc>
    65fc:	0e 94 59 32 	call	0x64b2	; 0x64b2 <mda100_init>
	mda100_LightSensor_Power(POWER_ON);
    6600:	81 e0       	ldi	r24, 0x01	; 1
    6602:	0e 94 e7 32 	call	0x65ce	; 0x65ce <mda100_LightSensor_Power>
	return adc_GetChannel(1);
    6606:	81 e0       	ldi	r24, 0x01	; 1
    6608:	0e 94 bb 31 	call	0x6376	; 0x6376 <adc_GetChannel>
}
    660c:	08 95       	ret

0000660e <mda100_Powersave>:



void mda100_Powersave()
{
	CheckIfInitDone();
    660e:	80 91 b0 03 	lds	r24, 0x03B0
    6612:	88 23       	and	r24, r24
    6614:	11 f4       	brne	.+4      	; 0x661a <mda100_Powersave+0xc>
    6616:	0e 94 59 32 	call	0x64b2	; 0x64b2 <mda100_init>
	adc_Powersave();
    661a:	0e 94 b9 31 	call	0x6372	; 0x6372 <adc_Powersave>
}
    661e:	08 95       	ret

00006620 <mts310cb_init>:


// Do not forget to init everything before using it
void mts310cb_init()
{
	adc_init();
    6620:	0e 94 a3 31 	call	0x6346	; 0x6346 <adc_init>
	ad5242_init();
    6624:	0e 94 a0 31 	call	0x6340	; 0x6340 <ad5242_init>
	mts310cb_initDone = 1;
    6628:	81 e0       	ldi	r24, 0x01	; 1
    662a:	80 93 b1 03 	sts	0x03B1, r24
}
    662e:	08 95       	ret

00006630 <mts310cb_Magnetometer_y_GetCounts>:



unsigned int mts310cb_Magnetometer_y_GetCounts()
{
	CheckIfInitDone();
    6630:	80 91 b1 03 	lds	r24, 0x03B1
    6634:	88 23       	and	r24, r24
    6636:	11 f4       	brne	.+4      	; 0x663c <mts310cb_Magnetometer_y_GetCounts+0xc>
    6638:	0e 94 10 33 	call	0x6620	; 0x6620 <mts310cb_init>
	return adc_GetChannel(6);
    663c:	86 e0       	ldi	r24, 0x06	; 6
    663e:	0e 94 bb 31 	call	0x6376	; 0x6376 <adc_GetChannel>
}
    6642:	08 95       	ret

00006644 <mts310cb_Magnetometer_x_GetCounts>:



unsigned int mts310cb_Magnetometer_x_GetCounts()
{
	CheckIfInitDone();
    6644:	80 91 b1 03 	lds	r24, 0x03B1
    6648:	88 23       	and	r24, r24
    664a:	11 f4       	brne	.+4      	; 0x6650 <mts310cb_Magnetometer_x_GetCounts+0xc>
    664c:	0e 94 10 33 	call	0x6620	; 0x6620 <mts310cb_init>
	return adc_GetChannel(5);
    6650:	85 e0       	ldi	r24, 0x05	; 5
    6652:	0e 94 bb 31 	call	0x6376	; 0x6376 <adc_GetChannel>
}
    6656:	08 95       	ret

00006658 <mts310cb_Accelerometer_y_GetCounts>:



unsigned int mts310cb_Accelerometer_y_GetCounts()
{
	CheckIfInitDone();
    6658:	80 91 b1 03 	lds	r24, 0x03B1
    665c:	88 23       	and	r24, r24
    665e:	11 f4       	brne	.+4      	; 0x6664 <mts310cb_Accelerometer_y_GetCounts+0xc>
    6660:	0e 94 10 33 	call	0x6620	; 0x6620 <mts310cb_init>
	return adc_GetChannel(4);
    6664:	84 e0       	ldi	r24, 0x04	; 4
    6666:	0e 94 bb 31 	call	0x6376	; 0x6376 <adc_GetChannel>
}
    666a:	08 95       	ret

0000666c <mts310cb_Accelerometer_x_GetCounts>:



unsigned int mts310cb_Accelerometer_x_GetCounts()
{
	CheckIfInitDone();
    666c:	80 91 b1 03 	lds	r24, 0x03B1
    6670:	88 23       	and	r24, r24
    6672:	11 f4       	brne	.+4      	; 0x6678 <mts310cb_Accelerometer_x_GetCounts+0xc>
    6674:	0e 94 10 33 	call	0x6620	; 0x6620 <mts310cb_init>
	return adc_GetChannel(3);
    6678:	83 e0       	ldi	r24, 0x03	; 3
    667a:	0e 94 bb 31 	call	0x6376	; 0x6376 <adc_GetChannel>
}
    667e:	08 95       	ret

00006680 <mts310cb_Microphone_GetCounts>:



unsigned int mts310cb_Microphone_GetCounts()
{
	CheckIfInitDone();
    6680:	80 91 b1 03 	lds	r24, 0x03B1
    6684:	88 23       	and	r24, r24
    6686:	11 f4       	brne	.+4      	; 0x668c <mts310cb_Microphone_GetCounts+0xc>
    6688:	0e 94 10 33 	call	0x6620	; 0x6620 <mts310cb_init>
	return adc_GetChannel(2);
    668c:	82 e0       	ldi	r24, 0x02	; 2
    668e:	0e 94 bb 31 	call	0x6376	; 0x6376 <adc_GetChannel>
}
    6692:	08 95       	ret

00006694 <mts310cb_Microphone_SetMode>:



// This is set with PW6
void mts310cb_Microphone_SetMode(T_MicMode mode)
{
    6694:	1f 93       	push	r17
    6696:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    6698:	80 91 b1 03 	lds	r24, 0x03B1
    669c:	88 23       	and	r24, r24
    669e:	11 f4       	brne	.+4      	; 0x66a4 <mts310cb_Microphone_SetMode+0x10>
    66a0:	0e 94 10 33 	call	0x6620	; 0x6620 <mts310cb_init>
	if (mode == MIC_RAW)                PORTC |=  (1 << 6); // tbd: is this the right logic or is it inverted?
    66a4:	11 23       	and	r17, r17
    66a6:	11 f4       	brne	.+4      	; 0x66ac <mts310cb_Microphone_SetMode+0x18>
    66a8:	ae 9a       	sbi	0x15, 6	; 21
    66aa:	03 c0       	rjmp	.+6      	; 0x66b2 <mts310cb_Microphone_SetMode+0x1e>
	else if (mode == MIC_TONEDETECT)    PORTC &= ~(1 << 6);
    66ac:	11 30       	cpi	r17, 0x01	; 1
    66ae:	09 f4       	brne	.+2      	; 0x66b2 <mts310cb_Microphone_SetMode+0x1e>
    66b0:	ae 98       	cbi	0x15, 6	; 21
}
    66b2:	1f 91       	pop	r17
    66b4:	08 95       	ret

000066b6 <mts310cb_Microphone_SetGain>:



// Adjust gain of Mic preamp in 256 steps
void mts310cb_Microphone_SetGain(unsigned char value)
{
    66b6:	1f 93       	push	r17
    66b8:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    66ba:	80 91 b1 03 	lds	r24, 0x03B1
    66be:	88 23       	and	r24, r24
    66c0:	11 f4       	brne	.+4      	; 0x66c6 <mts310cb_Microphone_SetGain+0x10>
    66c2:	0e 94 10 33 	call	0x6620	; 0x6620 <mts310cb_init>
	#define ad5242_MicrophoneAddress 1
	ad5242_set(ad5242_MicrophoneAddress, 1, value);		// Channel 1
    66c6:	81 e0       	ldi	r24, 0x01	; 1
    66c8:	61 e0       	ldi	r22, 0x01	; 1
    66ca:	41 2f       	mov	r20, r17
    66cc:	0e 94 89 31 	call	0x6312	; 0x6312 <ad5242_set>
}
    66d0:	1f 91       	pop	r17
    66d2:	08 95       	ret

000066d4 <mts310cb_Magnetometer_y_SetOffset>:



// Adjust offset voltage at Opamp U7 in 256 steps
void mts310cb_Magnetometer_y_SetOffset(unsigned char value)
{
    66d4:	1f 93       	push	r17
    66d6:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    66d8:	80 91 b1 03 	lds	r24, 0x03B1
    66dc:	88 23       	and	r24, r24
    66de:	11 f4       	brne	.+4      	; 0x66e4 <mts310cb_Magnetometer_y_SetOffset+0x10>
    66e0:	0e 94 10 33 	call	0x6620	; 0x6620 <mts310cb_init>
	ad5242_set(ad5242_MagnetometerAddress, 2, value);	// Channel 2
    66e4:	80 e0       	ldi	r24, 0x00	; 0
    66e6:	62 e0       	ldi	r22, 0x02	; 2
    66e8:	41 2f       	mov	r20, r17
    66ea:	0e 94 89 31 	call	0x6312	; 0x6312 <ad5242_set>
}
    66ee:	1f 91       	pop	r17
    66f0:	08 95       	ret

000066f2 <mts310cb_Magnetometer_x_SetOffset>:



// Adjust offset voltage at Opamp U6 in 256 steps
void mts310cb_Magnetometer_x_SetOffset(unsigned char value)
{
    66f2:	1f 93       	push	r17
    66f4:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    66f6:	80 91 b1 03 	lds	r24, 0x03B1
    66fa:	88 23       	and	r24, r24
    66fc:	11 f4       	brne	.+4      	; 0x6702 <mts310cb_Magnetometer_x_SetOffset+0x10>
    66fe:	0e 94 10 33 	call	0x6620	; 0x6620 <mts310cb_init>
	#define ad5242_MagnetometerAddress 0
	ad5242_set(ad5242_MagnetometerAddress, 1, value);	// Channel 1
    6702:	80 e0       	ldi	r24, 0x00	; 0
    6704:	61 e0       	ldi	r22, 0x01	; 1
    6706:	41 2f       	mov	r20, r17
    6708:	0e 94 89 31 	call	0x6312	; 0x6312 <ad5242_set>
}
    670c:	1f 91       	pop	r17
    670e:	08 95       	ret

00006710 <mts310cb_Microphone_Power>:



// Power control line PW3
void mts310cb_Microphone_Power(T_Power powerstatus)
{
    6710:	1f 93       	push	r17
    6712:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    6714:	80 91 b1 03 	lds	r24, 0x03B1
    6718:	88 23       	and	r24, r24
    671a:	11 f4       	brne	.+4      	; 0x6720 <mts310cb_Microphone_Power+0x10>
    671c:	0e 94 10 33 	call	0x6620	; 0x6620 <mts310cb_init>
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 3);
    6720:	11 30       	cpi	r17, 0x01	; 1
    6722:	11 f4       	brne	.+4      	; 0x6728 <mts310cb_Microphone_Power+0x18>
    6724:	ab 9a       	sbi	0x15, 3	; 21
    6726:	01 c0       	rjmp	.+2      	; 0x672a <mts310cb_Microphone_Power+0x1a>
	else									PORTC &= ~(1 << 3);
    6728:	ab 98       	cbi	0x15, 3	; 21
}
    672a:	1f 91       	pop	r17
    672c:	08 95       	ret

0000672e <mts310cb_Sounder_Power>:



// Power control line PW2
void mts310cb_Sounder_Power(T_Power powerstatus)
{
    672e:	1f 93       	push	r17
    6730:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    6732:	80 91 b1 03 	lds	r24, 0x03B1
    6736:	88 23       	and	r24, r24
    6738:	11 f4       	brne	.+4      	; 0x673e <mts310cb_Sounder_Power+0x10>
    673a:	0e 94 10 33 	call	0x6620	; 0x6620 <mts310cb_init>
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 2);
    673e:	11 30       	cpi	r17, 0x01	; 1
    6740:	11 f4       	brne	.+4      	; 0x6746 <mts310cb_Sounder_Power+0x18>
    6742:	aa 9a       	sbi	0x15, 2	; 21
    6744:	01 c0       	rjmp	.+2      	; 0x6748 <mts310cb_Sounder_Power+0x1a>
	else									PORTC &= ~(1 << 2);
    6746:	aa 98       	cbi	0x15, 2	; 21
}
    6748:	1f 91       	pop	r17
    674a:	08 95       	ret

0000674c <mts310cb_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mts310cb_TemperatureSensor_Power(T_Power powerstatus)
{
    674c:	1f 93       	push	r17
    674e:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    6750:	80 91 b1 03 	lds	r24, 0x03B1
    6754:	88 23       	and	r24, r24
    6756:	11 f4       	brne	.+4      	; 0x675c <mts310cb_TemperatureSensor_Power+0x10>
    6758:	0e 94 10 33 	call	0x6620	; 0x6620 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_OFF);				// Only one of these may be active at a time
    675c:	80 e0       	ldi	r24, 0x00	; 0
    675e:	0e 94 ba 33 	call	0x6774	; 0x6774 <mts310cb_LightSensor_Power>
	if (powerstatus == POWER_ON)
    6762:	11 30       	cpi	r17, 0x01	; 1
    6764:	19 f4       	brne	.+6      	; 0x676c <mts310cb_TemperatureSensor_Power+0x20>
	{
		PORTC |= (1 << 0);
    6766:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    6768:	a0 9a       	sbi	0x14, 0	; 20
    676a:	02 c0       	rjmp	.+4      	; 0x6770 <mts310cb_TemperatureSensor_Power+0x24>
	}
	else
	{
		PORTC &= ~(1 << 0);
    676c:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    676e:	a0 98       	cbi	0x14, 0	; 20
	}
}
    6770:	1f 91       	pop	r17
    6772:	08 95       	ret

00006774 <mts310cb_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mts310cb_LightSensor_Power(T_Power powerstatus)
{
    6774:	1f 93       	push	r17
    6776:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    6778:	80 91 b1 03 	lds	r24, 0x03B1
    677c:	88 23       	and	r24, r24
    677e:	11 f4       	brne	.+4      	; 0x6784 <mts310cb_LightSensor_Power+0x10>
    6780:	0e 94 10 33 	call	0x6620	; 0x6620 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_OFF);		// Only one of these may be active at a time
    6784:	80 e0       	ldi	r24, 0x00	; 0
    6786:	0e 94 a6 33 	call	0x674c	; 0x674c <mts310cb_TemperatureSensor_Power>
	if (powerstatus == POWER_ON)
    678a:	11 30       	cpi	r17, 0x01	; 1
    678c:	19 f4       	brne	.+6      	; 0x6794 <mts310cb_LightSensor_Power+0x20>
	{
		PORTE |= (1 << 5);
    678e:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    6790:	15 9a       	sbi	0x02, 5	; 2
    6792:	02 c0       	rjmp	.+4      	; 0x6798 <mts310cb_LightSensor_Power+0x24>
	}
	else
	{
		PORTE &= ~(1 << 5);
    6794:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    6796:	15 98       	cbi	0x02, 5	; 2
	}
}
    6798:	1f 91       	pop	r17
    679a:	08 95       	ret

0000679c <mts310cb_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_LightSensor_GetCounts()
{
	CheckIfInitDone();
    679c:	80 91 b1 03 	lds	r24, 0x03B1
    67a0:	88 23       	and	r24, r24
    67a2:	11 f4       	brne	.+4      	; 0x67a8 <mts310cb_LightSensor_GetCounts+0xc>
    67a4:	0e 94 10 33 	call	0x6620	; 0x6620 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_ON);
    67a8:	81 e0       	ldi	r24, 0x01	; 1
    67aa:	0e 94 ba 33 	call	0x6774	; 0x6774 <mts310cb_LightSensor_Power>
	return adc_GetChannel(1);
    67ae:	81 e0       	ldi	r24, 0x01	; 1
    67b0:	0e 94 bb 31 	call	0x6376	; 0x6376 <adc_GetChannel>
}
    67b4:	08 95       	ret

000067b6 <mts310cb_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    67b6:	80 91 b1 03 	lds	r24, 0x03B1
    67ba:	88 23       	and	r24, r24
    67bc:	11 f4       	brne	.+4      	; 0x67c2 <mts310cb_TemperatureSensor_GetCounts+0xc>
    67be:	0e 94 10 33 	call	0x6620	; 0x6620 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_ON);
    67c2:	81 e0       	ldi	r24, 0x01	; 1
    67c4:	0e 94 a6 33 	call	0x674c	; 0x674c <mts310cb_TemperatureSensor_Power>
	return adc_GetChannel(1);
    67c8:	81 e0       	ldi	r24, 0x01	; 1
    67ca:	0e 94 bb 31 	call	0x6376	; 0x6376 <adc_GetChannel>
}
    67ce:	08 95       	ret

000067d0 <mts310cb_Magnetometer_Power>:



// Power control line PW5
void mts310cb_Magnetometer_Power(T_Power powerstatus)
{
    67d0:	1f 93       	push	r17
    67d2:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    67d4:	80 91 b1 03 	lds	r24, 0x03B1
    67d8:	88 23       	and	r24, r24
    67da:	11 f4       	brne	.+4      	; 0x67e0 <mts310cb_Magnetometer_Power+0x10>
    67dc:	0e 94 10 33 	call	0x6620	; 0x6620 <mts310cb_init>
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 5);
    67e0:	11 30       	cpi	r17, 0x01	; 1
    67e2:	11 f4       	brne	.+4      	; 0x67e8 <mts310cb_Magnetometer_Power+0x18>
    67e4:	ad 9a       	sbi	0x15, 5	; 21
    67e6:	01 c0       	rjmp	.+2      	; 0x67ea <mts310cb_Magnetometer_Power+0x1a>
	else									PORTC &= ~(1 << 5);
    67e8:	ad 98       	cbi	0x15, 5	; 21
}
    67ea:	1f 91       	pop	r17
    67ec:	08 95       	ret

000067ee <mts310cb_Accelerometer_Power>:



// Power control line PW4
void mts310cb_Accelerometer_Power(T_Power powerstatus)
{
    67ee:	1f 93       	push	r17
    67f0:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    67f2:	80 91 b1 03 	lds	r24, 0x03B1
    67f6:	88 23       	and	r24, r24
    67f8:	11 f4       	brne	.+4      	; 0x67fe <mts310cb_Accelerometer_Power+0x10>
    67fa:	0e 94 10 33 	call	0x6620	; 0x6620 <mts310cb_init>
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 4);
    67fe:	11 30       	cpi	r17, 0x01	; 1
    6800:	11 f4       	brne	.+4      	; 0x6806 <mts310cb_Accelerometer_Power+0x18>
    6802:	ac 9a       	sbi	0x15, 4	; 21
    6804:	01 c0       	rjmp	.+2      	; 0x6808 <mts310cb_Accelerometer_Power+0x1a>
	else									PORTC &= ~(1 << 4);
    6806:	ac 98       	cbi	0x15, 4	; 21
}
    6808:	1f 91       	pop	r17
    680a:	08 95       	ret

0000680c <mts310cb_Powersave>:



void mts310cb_Powersave()
{
	CheckIfInitDone();
    680c:	80 91 b1 03 	lds	r24, 0x03B1
    6810:	88 23       	and	r24, r24
    6812:	11 f4       	brne	.+4      	; 0x6818 <mts310cb_Powersave+0xc>
    6814:	0e 94 10 33 	call	0x6620	; 0x6620 <mts310cb_init>
	adc_Powersave();
    6818:	0e 94 b9 31 	call	0x6372	; 0x6372 <adc_Powersave>
}
    681c:	08 95       	ret

0000681e <Maxim_1Wire_ResetPulse>:
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    681e:	89 e9       	ldi	r24, 0x99	; 153
    6820:	93 e0       	ldi	r25, 0x03	; 3
    6822:	fc 01       	movw	r30, r24
    6824:	31 97       	sbiw	r30, 0x01	; 1
    6826:	f1 f7       	brne	.-4      	; 0x6824 <Maxim_1Wire_ResetPulse+0x6>
// Returns 0 if slave is present, else -1
inline signed char Maxim_1Wire_ResetPulse(void)
{
    unsigned char delaytime = 0;
    _delay_us(500);
    DataPin_DriveLow;
    6828:	dc 98       	cbi	0x1b, 4	; 27
    682a:	d4 9a       	sbi	0x1a, 4	; 26
    682c:	01 97       	sbiw	r24, 0x01	; 1
    682e:	f1 f7       	brne	.-4      	; 0x682c <Maxim_1Wire_ResetPulse+0xe>
    _delay_us(500);   // datasheet value: 480 s
    DataPin_PullUp;
    6830:	d4 98       	cbi	0x1a, 4	; 26
    6832:	dc 9a       	sbi	0x1b, 4	; 27

    // Wait for data line to go high
    while (DataPin_State == 0);
    6834:	cc 9b       	sbis	0x19, 4	; 25
    6836:	fe cf       	rjmp	.-4      	; 0x6834 <Maxim_1Wire_ResetPulse+0x16>
    6838:	90 e0       	ldi	r25, 0x00	; 0
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    683a:	21 e3       	ldi	r18, 0x31	; 49
    683c:	08 c0       	rjmp	.+16     	; 0x684e <Maxim_1Wire_ResetPulse+0x30>
    683e:	82 2f       	mov	r24, r18
    6840:	8a 95       	dec	r24
    6842:	f1 f7       	brne	.-4      	; 0x6840 <Maxim_1Wire_ResetPulse+0x22>

    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
    6844:	9f 5f       	subi	r25, 0xFF	; 255
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    6846:	9f 31       	cpi	r25, 0x1F	; 31
    6848:	11 f4       	brne	.+4      	; 0x684e <Maxim_1Wire_ResetPulse+0x30>
    684a:	8f ef       	ldi	r24, 0xFF	; 255
    684c:	08 95       	ret

    // Wait for data line to go high
    while (DataPin_State == 0);

    // Wait for presence pulse
    while (DataPin_State == 1)
    684e:	cc 99       	sbic	0x19, 4	; 25
    6850:	f6 cf       	rjmp	.-20     	; 0x683e <Maxim_1Wire_ResetPulse+0x20>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    6852:	89 e9       	ldi	r24, 0x99	; 153
    6854:	93 e0       	ldi	r25, 0x03	; 3
    6856:	01 97       	sbiw	r24, 0x01	; 1
    6858:	f1 f7       	brne	.-4      	; 0x6856 <Maxim_1Wire_ResetPulse+0x38>
    685a:	80 e0       	ldi	r24, 0x00	; 0

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
}
    685c:	08 95       	ret

0000685e <Maxim_1Wire_WriteBit>:
// Write will take a 100 s time slot and write one or zero
// Wrtie One will pull low for 10 s
// Write Zero will pull down for 80 s
inline void Maxim_1Wire_WriteBit(unsigned char databit)
{
   if (databit == 0) // Write Zero
    685e:	88 23       	and	r24, r24
    6860:	49 f4       	brne	.+18     	; 0x6874 <Maxim_1Wire_WriteBit+0x16>
   {
      DataPin_DriveLow;
    6862:	dc 98       	cbi	0x1b, 4	; 27
    6864:	d4 9a       	sbi	0x1a, 4	; 26
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    6866:	84 ec       	ldi	r24, 0xC4	; 196
    6868:	8a 95       	dec	r24
    686a:	f1 f7       	brne	.-4      	; 0x6868 <Maxim_1Wire_WriteBit+0xa>
      _delay_us(80);    //80
      DataPin_PullUp;
    686c:	d4 98       	cbi	0x1a, 4	; 26
    686e:	dc 9a       	sbi	0x1b, 4	; 27
    6870:	81 e3       	ldi	r24, 0x31	; 49
    6872:	08 c0       	rjmp	.+16     	; 0x6884 <Maxim_1Wire_WriteBit+0x26>
      _delay_us(20);    //20
   }
   else              // Write One
   {
      DataPin_DriveLow;
    6874:	dc 98       	cbi	0x1b, 4	; 27
    6876:	d4 9a       	sbi	0x1a, 4	; 26
    6878:	88 e1       	ldi	r24, 0x18	; 24
    687a:	8a 95       	dec	r24
    687c:	f1 f7       	brne	.-4      	; 0x687a <Maxim_1Wire_WriteBit+0x1c>
      _delay_us(10);    //10
      DataPin_PullUp;
    687e:	d4 98       	cbi	0x1a, 4	; 26
    6880:	dc 9a       	sbi	0x1b, 4	; 27
    6882:	8d ed       	ldi	r24, 0xDD	; 221
    6884:	8a 95       	dec	r24
    6886:	f1 f7       	brne	.-4      	; 0x6884 <Maxim_1Wire_WriteBit+0x26>
    6888:	08 95       	ret

0000688a <Maxim_1Wire_ReadBit>:
// Reads a bit
inline unsigned char Maxim_1Wire_ReadBit(void)
{
   unsigned char bit;

   DataPin_DriveLow;
    688a:	dc 98       	cbi	0x1b, 4	; 27
    688c:	d4 9a       	sbi	0x1a, 4	; 26
    688e:	82 e0       	ldi	r24, 0x02	; 2
    6890:	8a 95       	dec	r24
    6892:	f1 f7       	brne	.-4      	; 0x6890 <Maxim_1Wire_ReadBit+0x6>
   _delay_us(1);    //1
   DataPin_PullUp;
    6894:	d4 98       	cbi	0x1a, 4	; 26
    6896:	dc 9a       	sbi	0x1b, 4	; 27
    6898:	86 e1       	ldi	r24, 0x16	; 22
    689a:	8a 95       	dec	r24
    689c:	f1 f7       	brne	.-4      	; 0x689a <Maxim_1Wire_ReadBit+0x10>
   _delay_us(9);   //9
   bit = DataPin_State;
    689e:	89 b3       	in	r24, 0x19	; 25
    68a0:	94 ec       	ldi	r25, 0xC4	; 196
    68a2:	9a 95       	dec	r25
    68a4:	f1 f7       	brne	.-4      	; 0x68a2 <Maxim_1Wire_ReadBit+0x18>
    68a6:	90 e0       	ldi	r25, 0x00	; 0
    68a8:	80 71       	andi	r24, 0x10	; 16
    68aa:	90 70       	andi	r25, 0x00	; 0
    68ac:	24 e0       	ldi	r18, 0x04	; 4
    68ae:	95 95       	asr	r25
    68b0:	87 95       	ror	r24
    68b2:	2a 95       	dec	r18
    68b4:	e1 f7       	brne	.-8      	; 0x68ae <Maxim_1Wire_ReadBit+0x24>
   _delay_us(80);   //80

   return bit;
}
    68b6:	08 95       	ret

000068b8 <Maxim_1Wire_WriteByte>:


inline void Maxim_1Wire_WriteByte(unsigned char data)
{
    68b8:	ff 92       	push	r15
    68ba:	0f 93       	push	r16
    68bc:	1f 93       	push	r17
    68be:	cf 93       	push	r28
    68c0:	df 93       	push	r29
    68c2:	f8 2e       	mov	r15, r24
    68c4:	c0 e0       	ldi	r28, 0x00	; 0
    68c6:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
    68c8:	01 e0       	ldi	r16, 0x01	; 1
    68ca:	10 e0       	ldi	r17, 0x00	; 0
    68cc:	c8 01       	movw	r24, r16
    68ce:	0c 2e       	mov	r0, r28
    68d0:	02 c0       	rjmp	.+4      	; 0x68d6 <Maxim_1Wire_WriteByte+0x1e>
    68d2:	88 0f       	add	r24, r24
    68d4:	99 1f       	adc	r25, r25
    68d6:	0a 94       	dec	r0
    68d8:	e2 f7       	brpl	.-8      	; 0x68d2 <Maxim_1Wire_WriteByte+0x1a>
    68da:	8f 21       	and	r24, r15
    68dc:	0e 94 2f 34 	call	0x685e	; 0x685e <Maxim_1Wire_WriteBit>
    68e0:	21 96       	adiw	r28, 0x01	; 1
inline void Maxim_1Wire_WriteByte(unsigned char data)
{
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    68e2:	c8 30       	cpi	r28, 0x08	; 8
    68e4:	d1 05       	cpc	r29, r1
    68e6:	91 f7       	brne	.-28     	; 0x68cc <Maxim_1Wire_WriteByte+0x14>
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
   }
}
    68e8:	df 91       	pop	r29
    68ea:	cf 91       	pop	r28
    68ec:	1f 91       	pop	r17
    68ee:	0f 91       	pop	r16
    68f0:	ff 90       	pop	r15
    68f2:	08 95       	ret

000068f4 <Maxim_1Wire_ReadByte>:


inline unsigned char Maxim_1Wire_ReadByte(void)
{
    68f4:	1f 93       	push	r17
    68f6:	cf 93       	push	r28
    68f8:	df 93       	push	r29
    68fa:	10 e0       	ldi	r17, 0x00	; 0
    68fc:	c0 e0       	ldi	r28, 0x00	; 0
    68fe:	d0 e0       	ldi	r29, 0x00	; 0
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
    6900:	0e 94 45 34 	call	0x688a	; 0x688a <Maxim_1Wire_ReadBit>
    6904:	90 e0       	ldi	r25, 0x00	; 0
    6906:	0c 2e       	mov	r0, r28
    6908:	02 c0       	rjmp	.+4      	; 0x690e <Maxim_1Wire_ReadByte+0x1a>
    690a:	88 0f       	add	r24, r24
    690c:	99 1f       	adc	r25, r25
    690e:	0a 94       	dec	r0
    6910:	e2 f7       	brpl	.-8      	; 0x690a <Maxim_1Wire_ReadByte+0x16>
    6912:	18 2b       	or	r17, r24
    6914:	21 96       	adiw	r28, 0x01	; 1
{
   // Data order is lsb first
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    6916:	c8 30       	cpi	r28, 0x08	; 8
    6918:	d1 05       	cpc	r29, r1
    691a:	91 f7       	brne	.-28     	; 0x6900 <Maxim_1Wire_ReadByte+0xc>
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
   }

   return data;
}
    691c:	81 2f       	mov	r24, r17
    691e:	df 91       	pop	r29
    6920:	cf 91       	pop	r28
    6922:	1f 91       	pop	r17
    6924:	08 95       	ret

00006926 <Maxim_1Wire_CommandReadRom>:



inline void Maxim_1Wire_CommandReadRom(void)
{
   Maxim_1Wire_WriteByte(0x0f);
    6926:	8f e0       	ldi	r24, 0x0F	; 15
    6928:	0e 94 5c 34 	call	0x68b8	; 0x68b8 <Maxim_1Wire_WriteByte>
}
    692c:	08 95       	ret

0000692e <DS2401_init>:



inline void DS2401_init(void)
{
    SFIOR &= ~(1 << PUD);
    692e:	80 b5       	in	r24, 0x20	; 32
    6930:	8b 7f       	andi	r24, 0xFB	; 251
    6932:	80 bd       	out	0x20, r24	; 32
    DataPin_PullUp;
    6934:	d4 98       	cbi	0x1a, 4	; 26
    6936:	dc 9a       	sbi	0x1b, 4	; 27
    6938:	85 ef       	ldi	r24, 0xF5	; 245
    693a:	8a 95       	dec	r24
    693c:	f1 f7       	brne	.-4      	; 0x693a <DS2401_init+0xc>
    _delay_us(100);   // One time slot for powerup
}
    693e:	08 95       	ret

00006940 <DS2401_getSerialNumber>:


// Reads the 32 bit world wide unique serial number
// valid is set to 0 in case of success, -2 in case of family code mismatch, -1 in case of CRC error (tdb)
inline uint32_t DS2401_getSerialNumber(int8_t *valid) {
    6940:	ef 92       	push	r14
    6942:	ff 92       	push	r15
    6944:	0f 93       	push	r16
    6946:	1f 93       	push	r17
    6948:	df 93       	push	r29
    694a:	cf 93       	push	r28
    694c:	00 d0       	rcall	.+0      	; 0x694e <DS2401_getSerialNumber+0xe>
    694e:	00 d0       	rcall	.+0      	; 0x6950 <DS2401_getSerialNumber+0x10>
    6950:	cd b7       	in	r28, 0x3d	; 61
    6952:	de b7       	in	r29, 0x3e	; 62
    6954:	7c 01       	movw	r14, r24
    uint32_t serialNumber = 0;
    6956:	19 82       	std	Y+1, r1	; 0x01
    6958:	1a 82       	std	Y+2, r1	; 0x02
    695a:	1b 82       	std	Y+3, r1	; 0x03
    695c:	1c 82       	std	Y+4, r1	; 0x04
    uint8_t byte;
    signed char returnVal;
    returnVal = Maxim_1Wire_ResetPulse();
    695e:	0e 94 0f 34 	call	0x681e	; 0x681e <Maxim_1Wire_ResetPulse>
    if (returnVal != 0) return returnVal;
    6962:	88 23       	and	r24, r24
    6964:	39 f0       	breq	.+14     	; 0x6974 <DS2401_getSerialNumber+0x34>
    6966:	28 2f       	mov	r18, r24
    6968:	33 27       	eor	r19, r19
    696a:	27 fd       	sbrc	r18, 7
    696c:	30 95       	com	r19
    696e:	43 2f       	mov	r20, r19
    6970:	53 2f       	mov	r21, r19
    6972:	27 c0       	rjmp	.+78     	; 0x69c2 <DS2401_getSerialNumber+0x82>
    Maxim_1Wire_CommandReadRom();
    6974:	0e 94 93 34 	call	0x6926	; 0x6926 <Maxim_1Wire_CommandReadRom>
    if (Maxim_1Wire_ReadByte() != 0x01) *valid = -2;      //  Read device code
    6978:	0e 94 7a 34 	call	0x68f4	; 0x68f4 <Maxim_1Wire_ReadByte>
    697c:	81 30       	cpi	r24, 0x01	; 1
    697e:	19 f0       	breq	.+6      	; 0x6986 <DS2401_getSerialNumber+0x46>
    6980:	8e ef       	ldi	r24, 0xFE	; 254
    6982:	f7 01       	movw	r30, r14
    6984:	80 83       	st	Z, r24

    *(uint8_t*)&serialNumber = Maxim_1Wire_ReadByte();          //  Read ID Byte 0 - last significant
    6986:	8e 01       	movw	r16, r28
    6988:	0f 5f       	subi	r16, 0xFF	; 255
    698a:	1f 4f       	sbci	r17, 0xFF	; 255
    698c:	0e 94 7a 34 	call	0x68f4	; 0x68f4 <Maxim_1Wire_ReadByte>
    6990:	89 83       	std	Y+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 1) = Maxim_1Wire_ReadByte();    //  Read ID Byte 1
    6992:	0e 94 7a 34 	call	0x68f4	; 0x68f4 <Maxim_1Wire_ReadByte>
    6996:	f8 01       	movw	r30, r16
    6998:	81 83       	std	Z+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 2) = Maxim_1Wire_ReadByte();    //  Read ID Byte 2
    699a:	0e 94 7a 34 	call	0x68f4	; 0x68f4 <Maxim_1Wire_ReadByte>
    699e:	f8 01       	movw	r30, r16
    69a0:	82 83       	std	Z+2, r24	; 0x02

    *((uint8_t*)&serialNumber + 3) = Maxim_1Wire_ReadByte();    //  Read ID Byte 3
    69a2:	0e 94 7a 34 	call	0x68f4	; 0x68f4 <Maxim_1Wire_ReadByte>
    69a6:	f8 01       	movw	r30, r16
    69a8:	83 83       	std	Z+3, r24	; 0x03

    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 4 = 0
    69aa:	0e 94 7a 34 	call	0x68f4	; 0x68f4 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 5 = 0 - most significant
    69ae:	0e 94 7a 34 	call	0x68f4	; 0x68f4 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read CRC, tbd.
    69b2:	0e 94 7a 34 	call	0x68f4	; 0x68f4 <Maxim_1Wire_ReadByte>
    *valid = 0;
    69b6:	f7 01       	movw	r30, r14
    69b8:	10 82       	st	Z, r1
    return serialNumber;
    69ba:	29 81       	ldd	r18, Y+1	; 0x01
    69bc:	3a 81       	ldd	r19, Y+2	; 0x02
    69be:	4b 81       	ldd	r20, Y+3	; 0x03
    69c0:	5c 81       	ldd	r21, Y+4	; 0x04
}
    69c2:	b9 01       	movw	r22, r18
    69c4:	ca 01       	movw	r24, r20
    69c6:	0f 90       	pop	r0
    69c8:	0f 90       	pop	r0
    69ca:	0f 90       	pop	r0
    69cc:	0f 90       	pop	r0
    69ce:	cf 91       	pop	r28
    69d0:	df 91       	pop	r29
    69d2:	1f 91       	pop	r17
    69d4:	0f 91       	pop	r16
    69d6:	ff 90       	pop	r15
    69d8:	ef 90       	pop	r14
    69da:	08 95       	ret

000069dc <DOGM128_6_usart1_sendByte>:
	garb = UDR1;
	DisCShigh;
*/


	DisCSlow;
    69dc:	aa 98       	cbi	0x15, 2	; 21
	DisSCLlow;
    69de:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x80) DisSOhigh; else DisSOlow;
    69e0:	87 ff       	sbrs	r24, 7
    69e2:	02 c0       	rjmp	.+4      	; 0x69e8 <DOGM128_6_usart1_sendByte+0xc>
    69e4:	93 9a       	sbi	0x12, 3	; 18
    69e6:	01 c0       	rjmp	.+2      	; 0x69ea <DOGM128_6_usart1_sendByte+0xe>
    69e8:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    69ea:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    69ec:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x40) DisSOhigh; else DisSOlow;
    69ee:	86 ff       	sbrs	r24, 6
    69f0:	02 c0       	rjmp	.+4      	; 0x69f6 <DOGM128_6_usart1_sendByte+0x1a>
    69f2:	93 9a       	sbi	0x12, 3	; 18
    69f4:	01 c0       	rjmp	.+2      	; 0x69f8 <DOGM128_6_usart1_sendByte+0x1c>
    69f6:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    69f8:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    69fa:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x20) DisSOhigh; else DisSOlow;
    69fc:	85 ff       	sbrs	r24, 5
    69fe:	02 c0       	rjmp	.+4      	; 0x6a04 <DOGM128_6_usart1_sendByte+0x28>
    6a00:	93 9a       	sbi	0x12, 3	; 18
    6a02:	01 c0       	rjmp	.+2      	; 0x6a06 <DOGM128_6_usart1_sendByte+0x2a>
    6a04:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6a06:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6a08:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x10) DisSOhigh; else DisSOlow;
    6a0a:	84 ff       	sbrs	r24, 4
    6a0c:	02 c0       	rjmp	.+4      	; 0x6a12 <DOGM128_6_usart1_sendByte+0x36>
    6a0e:	93 9a       	sbi	0x12, 3	; 18
    6a10:	01 c0       	rjmp	.+2      	; 0x6a14 <DOGM128_6_usart1_sendByte+0x38>
    6a12:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6a14:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6a16:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x08) DisSOhigh; else DisSOlow;
    6a18:	83 ff       	sbrs	r24, 3
    6a1a:	02 c0       	rjmp	.+4      	; 0x6a20 <DOGM128_6_usart1_sendByte+0x44>
    6a1c:	93 9a       	sbi	0x12, 3	; 18
    6a1e:	01 c0       	rjmp	.+2      	; 0x6a22 <DOGM128_6_usart1_sendByte+0x46>
    6a20:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6a22:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6a24:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x04) DisSOhigh; else DisSOlow;
    6a26:	82 ff       	sbrs	r24, 2
    6a28:	02 c0       	rjmp	.+4      	; 0x6a2e <DOGM128_6_usart1_sendByte+0x52>
    6a2a:	93 9a       	sbi	0x12, 3	; 18
    6a2c:	01 c0       	rjmp	.+2      	; 0x6a30 <DOGM128_6_usart1_sendByte+0x54>
    6a2e:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6a30:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6a32:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x02) DisSOhigh; else DisSOlow;
    6a34:	81 ff       	sbrs	r24, 1
    6a36:	02 c0       	rjmp	.+4      	; 0x6a3c <DOGM128_6_usart1_sendByte+0x60>
    6a38:	93 9a       	sbi	0x12, 3	; 18
    6a3a:	01 c0       	rjmp	.+2      	; 0x6a3e <DOGM128_6_usart1_sendByte+0x62>
    6a3c:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6a3e:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    6a40:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x01) DisSOhigh; else DisSOlow;
    6a42:	80 ff       	sbrs	r24, 0
    6a44:	02 c0       	rjmp	.+4      	; 0x6a4a <DOGM128_6_usart1_sendByte+0x6e>
    6a46:	93 9a       	sbi	0x12, 3	; 18
    6a48:	01 c0       	rjmp	.+2      	; 0x6a4c <DOGM128_6_usart1_sendByte+0x70>
    6a4a:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    6a4c:	95 9a       	sbi	0x12, 5	; 18
	DisSCLhigh;	//short delay (repeating the last command)
    6a4e:	95 9a       	sbi	0x12, 5	; 18

	DisCShigh;
    6a50:	aa 9a       	sbi	0x15, 2	; 21
}
    6a52:	08 95       	ret

00006a54 <DOGM128_6_clear_display>:



void DOGM128_6_clear_display(void)
{
    6a54:	df 93       	push	r29
    6a56:	cf 93       	push	r28
    6a58:	00 d0       	rcall	.+0      	; 0x6a5a <DOGM128_6_clear_display+0x6>
    6a5a:	0f 92       	push	r0
    6a5c:	cd b7       	in	r28, 0x3d	; 61
    6a5e:	de b7       	in	r29, 0x3e	; 62
  volatile int i;
  volatile char j;

  DisA0high;
    6a60:	a8 9a       	sbi	0x15, 0	; 21

  for(j=0; j<8; j++)
    6a62:	19 82       	std	Y+1, r1	; 0x01
    6a64:	1f c0       	rjmp	.+62     	; 0x6aa4 <DOGM128_6_clear_display+0x50>
  {
	DisA0low;
    6a66:	a8 98       	cbi	0x15, 0	; 21
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    6a68:	89 81       	ldd	r24, Y+1	; 0x01
    6a6a:	80 55       	subi	r24, 0x50	; 80
    6a6c:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    6a70:	80 e1       	ldi	r24, 0x10	; 16
    6a72:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    6a76:	80 e0       	ldi	r24, 0x00	; 0
    6a78:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>
    DisA0high;
    6a7c:	a8 9a       	sbi	0x15, 0	; 21

    for(i=0; i<128; i++)
    6a7e:	1b 82       	std	Y+3, r1	; 0x03
    6a80:	1a 82       	std	Y+2, r1	; 0x02
    6a82:	08 c0       	rjmp	.+16     	; 0x6a94 <DOGM128_6_clear_display+0x40>
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    6a84:	80 e0       	ldi	r24, 0x00	; 0
    6a86:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    DisA0high;

    for(i=0; i<128; i++)
    6a8a:	8a 81       	ldd	r24, Y+2	; 0x02
    6a8c:	9b 81       	ldd	r25, Y+3	; 0x03
    6a8e:	01 96       	adiw	r24, 0x01	; 1
    6a90:	9b 83       	std	Y+3, r25	; 0x03
    6a92:	8a 83       	std	Y+2, r24	; 0x02
    6a94:	8a 81       	ldd	r24, Y+2	; 0x02
    6a96:	9b 81       	ldd	r25, Y+3	; 0x03
    6a98:	80 38       	cpi	r24, 0x80	; 128
    6a9a:	91 05       	cpc	r25, r1
    6a9c:	9c f3       	brlt	.-26     	; 0x6a84 <DOGM128_6_clear_display+0x30>
  volatile int i;
  volatile char j;

  DisA0high;

  for(j=0; j<8; j++)
    6a9e:	89 81       	ldd	r24, Y+1	; 0x01
    6aa0:	8f 5f       	subi	r24, 0xFF	; 255
    6aa2:	89 83       	std	Y+1, r24	; 0x01
    6aa4:	89 81       	ldd	r24, Y+1	; 0x01
    6aa6:	88 30       	cpi	r24, 0x08	; 8
    6aa8:	f0 f2       	brcs	.-68     	; 0x6a66 <DOGM128_6_clear_display+0x12>
    for(i=0; i<128; i++)
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    }
  }
}
    6aaa:	0f 90       	pop	r0
    6aac:	0f 90       	pop	r0
    6aae:	0f 90       	pop	r0
    6ab0:	cf 91       	pop	r28
    6ab2:	df 91       	pop	r29
    6ab4:	08 95       	ret

00006ab6 <DOGM128_6_display_init>:


void DOGM128_6_display_init(void)
{

  	PORTB &= b11101111;		//LED backlight at Port B4
    6ab6:	c4 98       	cbi	0x18, 4	; 24
  	DDRB  |= b00010000;
    6ab8:	bc 9a       	sbi	0x17, 4	; 23

  	PORTC |= b00000111;		//A0, Chip select and Reset at Port C0..C2
    6aba:	85 b3       	in	r24, 0x15	; 21
    6abc:	87 60       	ori	r24, 0x07	; 7
    6abe:	85 bb       	out	0x15, r24	; 21
  	DDRC  |= b00000111;
    6ac0:	84 b3       	in	r24, 0x14	; 20
    6ac2:	87 60       	ori	r24, 0x07	; 7
    6ac4:	84 bb       	out	0x14, r24	; 20

  	DDRD  |= b00101000;		//PD5 is XCK output, PD3 is serial data output
    6ac6:	81 b3       	in	r24, 0x11	; 17
    6ac8:	88 62       	ori	r24, 0x28	; 40
    6aca:	81 bb       	out	0x11, r24	; 17
  	PORTD |= b00001000;
    6acc:	93 9a       	sbi	0x12, 3	; 18

	PORTC = b01111000;		//enable pullups for push-buttons
    6ace:	88 e7       	ldi	r24, 0x78	; 120
    6ad0:	85 bb       	out	0x15, r24	; 21
	DDRC &= b10000111;		//pins to push-buttons are inputs
    6ad2:	84 b3       	in	r24, 0x14	; 20
    6ad4:	87 78       	andi	r24, 0x87	; 135
    6ad6:	84 bb       	out	0x14, r24	; 20

//usart doesn't work, so we use an SPI in software
//	usart1_init();

  	DisA0low;
    6ad8:	a8 98       	cbi	0x15, 0	; 21

  	DisRESETlow;
    6ada:	a9 98       	cbi	0x15, 1	; 21
    6adc:	88 ee       	ldi	r24, 0xE8	; 232
    6ade:	93 e0       	ldi	r25, 0x03	; 3
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    6ae0:	28 eb       	ldi	r18, 0xB8	; 184
    6ae2:	30 e0       	ldi	r19, 0x00	; 0
    6ae4:	f9 01       	movw	r30, r18
    6ae6:	31 97       	sbiw	r30, 0x01	; 1
    6ae8:	f1 f7       	brne	.-4      	; 0x6ae6 <DOGM128_6_display_init+0x30>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6aea:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6aec:	d9 f7       	brne	.-10     	; 0x6ae4 <DOGM128_6_display_init+0x2e>
  	_delay_ms(100);
  	DisRESEThigh;
    6aee:	a9 9a       	sbi	0x15, 1	; 21
    6af0:	88 ee       	ldi	r24, 0xE8	; 232
    6af2:	93 e0       	ldi	r25, 0x03	; 3
    6af4:	28 eb       	ldi	r18, 0xB8	; 184
    6af6:	30 e0       	ldi	r19, 0x00	; 0
    6af8:	f9 01       	movw	r30, r18
    6afa:	31 97       	sbiw	r30, 0x01	; 1
    6afc:	f1 f7       	brne	.-4      	; 0x6afa <DOGM128_6_display_init+0x44>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6afe:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6b00:	d9 f7       	brne	.-10     	; 0x6af8 <DOGM128_6_display_init+0x42>
  	_delay_ms(100);

  	DOGM128_6_usart1_sendByte (0x40);
    6b02:	80 e4       	ldi	r24, 0x40	; 64
    6b04:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA1);
    6b08:	81 ea       	ldi	r24, 0xA1	; 161
    6b0a:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xC0);
    6b0e:	80 ec       	ldi	r24, 0xC0	; 192
    6b10:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA6);
    6b14:	86 ea       	ldi	r24, 0xA6	; 166
    6b16:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA2);
    6b1a:	82 ea       	ldi	r24, 0xA2	; 162
    6b1c:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0x2F);
    6b20:	8f e2       	ldi	r24, 0x2F	; 47
    6b22:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xF8);
    6b26:	88 ef       	ldi	r24, 0xF8	; 248
    6b28:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    6b2c:	80 e0       	ldi	r24, 0x00	; 0
    6b2e:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x27);
    6b32:	87 e2       	ldi	r24, 0x27	; 39
    6b34:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x81);							//Display contrast
    6b38:	81 e8       	ldi	r24, 0x81	; 129
    6b3a:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10);//was 16
    6b3e:	80 e1       	ldi	r24, 0x10	; 16
    6b40:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAC);
    6b44:	8c ea       	ldi	r24, 0xAC	; 172
    6b46:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    6b4a:	80 e0       	ldi	r24, 0x00	; 0
    6b4c:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAF);
    6b50:	8f ea       	ldi	r24, 0xAF	; 175
    6b52:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>

	DOGM128_6_clear_display();
    6b56:	0e 94 2a 35 	call	0x6a54	; 0x6a54 <DOGM128_6_clear_display>
}
    6b5a:	08 95       	ret

00006b5c <DOGM128_6_display_backlight>:



void DOGM128_6_display_backlight(type_ON_OFF backlight)
{
	if (backlight == ON) DisBLIGHTon;
    6b5c:	81 30       	cpi	r24, 0x01	; 1
    6b5e:	11 f4       	brne	.+4      	; 0x6b64 <DOGM128_6_display_backlight+0x8>
    6b60:	c4 9a       	sbi	0x18, 4	; 24
    6b62:	08 95       	ret
	else DisBLIGHToff;
    6b64:	c4 98       	cbi	0x18, 4	; 24
    6b66:	08 95       	ret

00006b68 <DOGM128_6_LCD_print>:
}



void DOGM128_6_LCD_print(char text[], unsigned char x, unsigned char y)
{
    6b68:	ff 92       	push	r15
    6b6a:	0f 93       	push	r16
    6b6c:	1f 93       	push	r17
    6b6e:	cf 93       	push	r28
    6b70:	df 93       	push	r29
    6b72:	08 2f       	mov	r16, r24
    6b74:	f9 2e       	mov	r15, r25
    6b76:	16 2f       	mov	r17, r22
    6b78:	84 2f       	mov	r24, r20
	int charnumber = 0, pixelcolumn;

	DisA0low;
    6b7a:	a8 98       	cbi	0x15, 0	; 21

	DOGM128_6_usart1_sendByte (0xB0 + y);					//Set Page Address
    6b7c:	80 55       	subi	r24, 0x50	; 80
    6b7e:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
    6b82:	81 2f       	mov	r24, r17
    6b84:	82 95       	swap	r24
    6b86:	8f 70       	andi	r24, 0x0F	; 15
    6b88:	80 61       	ori	r24, 0x10	; 16
    6b8a:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0
    6b8e:	81 2f       	mov	r24, r17
    6b90:	8f 70       	andi	r24, 0x0F	; 15
    6b92:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>

	DisA0high;
    6b96:	a8 9a       	sbi	0x15, 0	; 21
    6b98:	20 2f       	mov	r18, r16
    6b9a:	3f 2d       	mov	r19, r15
    6b9c:	c9 01       	movw	r24, r18
    6b9e:	ec 01       	movw	r28, r24

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    6ba0:	85 e0       	ldi	r24, 0x05	; 5
    6ba2:	f8 2e       	mov	r15, r24
    6ba4:	17 c0       	rjmp	.+46     	; 0x6bd4 <DOGM128_6_LCD_print+0x6c>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    6ba6:	00 e0       	ldi	r16, 0x00	; 0
    6ba8:	10 e0       	ldi	r17, 0x00	; 0
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    6baa:	e8 81       	ld	r30, Y
    6bac:	ef 9d       	mul	r30, r15
    6bae:	f0 01       	movw	r30, r0
    6bb0:	11 24       	eor	r1, r1
    6bb2:	e0 0f       	add	r30, r16
    6bb4:	f1 1f       	adc	r31, r17
    6bb6:	e6 5a       	subi	r30, 0xA6	; 166
    6bb8:	fa 4f       	sbci	r31, 0xFA	; 250
    6bba:	e4 91       	lpm	r30, Z+
    6bbc:	8e 2f       	mov	r24, r30
    6bbe:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>

	DisA0high;

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
    6bc2:	0f 5f       	subi	r16, 0xFF	; 255
    6bc4:	1f 4f       	sbci	r17, 0xFF	; 255
    6bc6:	05 30       	cpi	r16, 0x05	; 5
    6bc8:	11 05       	cpc	r17, r1
    6bca:	79 f7       	brne	.-34     	; 0x6baa <DOGM128_6_LCD_print+0x42>
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
    6bcc:	80 e0       	ldi	r24, 0x00	; 0
    6bce:	0e 94 ee 34 	call	0x69dc	; 0x69dc <DOGM128_6_usart1_sendByte>
    6bd2:	21 96       	adiw	r28, 0x01	; 1
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    6bd4:	88 81       	ld	r24, Y
    6bd6:	88 23       	and	r24, r24
    6bd8:	31 f7       	brne	.-52     	; 0x6ba6 <DOGM128_6_LCD_print+0x3e>
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
		charnumber++;
  	}
}
    6bda:	df 91       	pop	r29
    6bdc:	cf 91       	pop	r28
    6bde:	1f 91       	pop	r17
    6be0:	0f 91       	pop	r16
    6be2:	ff 90       	pop	r15
    6be4:	08 95       	ret

00006be6 <USART0_getchar>:



signed int USART0_getchar()
{
	if (nrk_uart_data_ready(NRK_DEFAULT_UART)!=0)
    6be6:	80 e0       	ldi	r24, 0x00	; 0
    6be8:	0e 94 c5 11 	call	0x238a	; 0x238a <nrk_uart_data_ready>
    6bec:	88 23       	and	r24, r24
    6bee:	19 f4       	brne	.+6      	; 0x6bf6 <USART0_getchar+0x10>
    6bf0:	2f ef       	ldi	r18, 0xFF	; 255
    6bf2:	3f ef       	ldi	r19, 0xFF	; 255
    6bf4:	08 c0       	rjmp	.+16     	; 0x6c06 <USART0_getchar+0x20>
		return (signed int)(unsigned char)getchar();
    6bf6:	80 91 c8 08 	lds	r24, 0x08C8
    6bfa:	90 91 c9 08 	lds	r25, 0x08C9
    6bfe:	0e 94 4d 4d 	call	0x9a9a	; 0x9a9a <fgetc>
    6c02:	28 2f       	mov	r18, r24
    6c04:	30 e0       	ldi	r19, 0x00	; 0
	else return -1;
}
    6c06:	c9 01       	movw	r24, r18
    6c08:	08 95       	ret

00006c0a <USART0_putchar>:
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6c0a:	60 91 ca 08 	lds	r22, 0x08CA
    6c0e:	70 91 cb 08 	lds	r23, 0x08CB
    6c12:	90 e0       	ldi	r25, 0x00	; 0
    6c14:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
}
    6c18:	08 95       	ret

00006c1a <eDIP240_7_Display_deselect>:
// Adressierung nur bei RS232/RS485 Betrieb
// Display_deselect will deselect the display with the provided address.
// A deselected display will not listen to data sent over the serial line and will not transmit to the line.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_deselect(unsigned char address)
{
    6c1a:	1f 93       	push	r17
    6c1c:	df 93       	push	r29
    6c1e:	cf 93       	push	r28
    6c20:	00 d0       	rcall	.+0      	; 0x6c22 <eDIP240_7_Display_deselect+0x8>
    6c22:	00 d0       	rcall	.+0      	; 0x6c24 <eDIP240_7_Display_deselect+0xa>
    6c24:	cd b7       	in	r28, 0x3d	; 61
    6c26:	de b7       	in	r29, 0x3e	; 62
    6c28:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    6c2a:	80 e4       	ldi	r24, 0x40	; 64
    6c2c:	92 e4       	ldi	r25, 0x42	; 66
    6c2e:	af e0       	ldi	r26, 0x0F	; 15
    6c30:	b0 e0       	ldi	r27, 0x00	; 0
    6c32:	89 83       	std	Y+1, r24	; 0x01
    6c34:	9a 83       	std	Y+2, r25	; 0x02
    6c36:	ab 83       	std	Y+3, r26	; 0x03
    6c38:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6c3a:	60 91 ca 08 	lds	r22, 0x08CA
    6c3e:	70 91 cb 08 	lds	r23, 0x08CB
    6c42:	82 e1       	ldi	r24, 0x12	; 18
    6c44:	90 e0       	ldi	r25, 0x00	; 0
    6c46:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
 USART0_putchar('D');
 USART0_putchar(address);
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'D' + address) );                     // Checksum
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6c4a:	60 91 ca 08 	lds	r22, 0x08CA
    6c4e:	70 91 cb 08 	lds	r23, 0x08CB
    6c52:	83 e0       	ldi	r24, 0x03	; 3
    6c54:	90 e0       	ldi	r25, 0x00	; 0
    6c56:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    6c5a:	60 91 ca 08 	lds	r22, 0x08CA
    6c5e:	70 91 cb 08 	lds	r23, 0x08CB
    6c62:	81 e4       	ldi	r24, 0x41	; 65
    6c64:	90 e0       	ldi	r25, 0x00	; 0
    6c66:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    6c6a:	60 91 ca 08 	lds	r22, 0x08CA
    6c6e:	70 91 cb 08 	lds	r23, 0x08CB
    6c72:	84 e4       	ldi	r24, 0x44	; 68
    6c74:	90 e0       	ldi	r25, 0x00	; 0
    6c76:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    6c7a:	60 91 ca 08 	lds	r22, 0x08CA
    6c7e:	70 91 cb 08 	lds	r23, 0x08CB
    6c82:	81 2f       	mov	r24, r17
    6c84:	90 e0       	ldi	r25, 0x00	; 0
    6c86:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    6c8a:	60 91 ca 08 	lds	r22, 0x08CA
    6c8e:	70 91 cb 08 	lds	r23, 0x08CB
    6c92:	81 2f       	mov	r24, r17
    6c94:	86 56       	subi	r24, 0x66	; 102
    6c96:	90 e0       	ldi	r25, 0x00	; 0
    6c98:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    6c9c:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
	ack_timeout--;
    6ca0:	29 81       	ldd	r18, Y+1	; 0x01
    6ca2:	3a 81       	ldd	r19, Y+2	; 0x02
    6ca4:	4b 81       	ldd	r20, Y+3	; 0x03
    6ca6:	5c 81       	ldd	r21, Y+4	; 0x04
    6ca8:	21 50       	subi	r18, 0x01	; 1
    6caa:	30 40       	sbci	r19, 0x00	; 0
    6cac:	40 40       	sbci	r20, 0x00	; 0
    6cae:	50 40       	sbci	r21, 0x00	; 0
    6cb0:	29 83       	std	Y+1, r18	; 0x01
    6cb2:	3a 83       	std	Y+2, r19	; 0x02
    6cb4:	4b 83       	std	Y+3, r20	; 0x03
    6cb6:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6cb8:	86 30       	cpi	r24, 0x06	; 6
    6cba:	51 f0       	breq	.+20     	; 0x6cd0 <eDIP240_7_Display_deselect+0xb6>
    6cbc:	89 81       	ldd	r24, Y+1	; 0x01
    6cbe:	9a 81       	ldd	r25, Y+2	; 0x02
    6cc0:	ab 81       	ldd	r26, Y+3	; 0x03
    6cc2:	bc 81       	ldd	r27, Y+4	; 0x04
    6cc4:	00 97       	sbiw	r24, 0x00	; 0
    6cc6:	a1 05       	cpc	r26, r1
    6cc8:	b1 05       	cpc	r27, r1
    6cca:	41 f7       	brne	.-48     	; 0x6c9c <eDIP240_7_Display_deselect+0x82>
 if (ack != 0x06) return (-1);
    6ccc:	8f ef       	ldi	r24, 0xFF	; 255
    6cce:	01 c0       	rjmp	.+2      	; 0x6cd2 <eDIP240_7_Display_deselect+0xb8>
    6cd0:	80 e0       	ldi	r24, 0x00	; 0
 return 0;
}
    6cd2:	0f 90       	pop	r0
    6cd4:	0f 90       	pop	r0
    6cd6:	0f 90       	pop	r0
    6cd8:	0f 90       	pop	r0
    6cda:	cf 91       	pop	r28
    6cdc:	df 91       	pop	r29
    6cde:	1f 91       	pop	r17
    6ce0:	08 95       	ret

00006ce2 <eDIP240_7_Display_select>:

// Adressierung nur bei RS232/RS485 Betrieb
// Display_select will select the display with the provided address as bus receiver.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_select(unsigned char address)
{
    6ce2:	1f 93       	push	r17
    6ce4:	df 93       	push	r29
    6ce6:	cf 93       	push	r28
    6ce8:	00 d0       	rcall	.+0      	; 0x6cea <eDIP240_7_Display_select+0x8>
    6cea:	00 d0       	rcall	.+0      	; 0x6cec <eDIP240_7_Display_select+0xa>
    6cec:	cd b7       	in	r28, 0x3d	; 61
    6cee:	de b7       	in	r29, 0x3e	; 62
    6cf0:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    6cf2:	80 e4       	ldi	r24, 0x40	; 64
    6cf4:	92 e4       	ldi	r25, 0x42	; 66
    6cf6:	af e0       	ldi	r26, 0x0F	; 15
    6cf8:	b0 e0       	ldi	r27, 0x00	; 0
    6cfa:	89 83       	std	Y+1, r24	; 0x01
    6cfc:	9a 83       	std	Y+2, r25	; 0x02
    6cfe:	ab 83       	std	Y+3, r26	; 0x03
    6d00:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6d02:	60 91 ca 08 	lds	r22, 0x08CA
    6d06:	70 91 cb 08 	lds	r23, 0x08CB
    6d0a:	82 e1       	ldi	r24, 0x12	; 18
    6d0c:	90 e0       	ldi	r25, 0x00	; 0
    6d0e:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
 USART0_putchar('S');
 USART0_putchar(address);
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'S' + address) );                     // Checksum
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6d12:	60 91 ca 08 	lds	r22, 0x08CA
    6d16:	70 91 cb 08 	lds	r23, 0x08CB
    6d1a:	83 e0       	ldi	r24, 0x03	; 3
    6d1c:	90 e0       	ldi	r25, 0x00	; 0
    6d1e:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    6d22:	60 91 ca 08 	lds	r22, 0x08CA
    6d26:	70 91 cb 08 	lds	r23, 0x08CB
    6d2a:	81 e4       	ldi	r24, 0x41	; 65
    6d2c:	90 e0       	ldi	r25, 0x00	; 0
    6d2e:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    6d32:	60 91 ca 08 	lds	r22, 0x08CA
    6d36:	70 91 cb 08 	lds	r23, 0x08CB
    6d3a:	83 e5       	ldi	r24, 0x53	; 83
    6d3c:	90 e0       	ldi	r25, 0x00	; 0
    6d3e:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    6d42:	60 91 ca 08 	lds	r22, 0x08CA
    6d46:	70 91 cb 08 	lds	r23, 0x08CB
    6d4a:	81 2f       	mov	r24, r17
    6d4c:	90 e0       	ldi	r25, 0x00	; 0
    6d4e:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    6d52:	60 91 ca 08 	lds	r22, 0x08CA
    6d56:	70 91 cb 08 	lds	r23, 0x08CB
    6d5a:	81 2f       	mov	r24, r17
    6d5c:	87 55       	subi	r24, 0x57	; 87
    6d5e:	90 e0       	ldi	r25, 0x00	; 0
    6d60:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    6d64:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
	ack_timeout--;
    6d68:	29 81       	ldd	r18, Y+1	; 0x01
    6d6a:	3a 81       	ldd	r19, Y+2	; 0x02
    6d6c:	4b 81       	ldd	r20, Y+3	; 0x03
    6d6e:	5c 81       	ldd	r21, Y+4	; 0x04
    6d70:	21 50       	subi	r18, 0x01	; 1
    6d72:	30 40       	sbci	r19, 0x00	; 0
    6d74:	40 40       	sbci	r20, 0x00	; 0
    6d76:	50 40       	sbci	r21, 0x00	; 0
    6d78:	29 83       	std	Y+1, r18	; 0x01
    6d7a:	3a 83       	std	Y+2, r19	; 0x02
    6d7c:	4b 83       	std	Y+3, r20	; 0x03
    6d7e:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6d80:	86 30       	cpi	r24, 0x06	; 6
    6d82:	51 f0       	breq	.+20     	; 0x6d98 <eDIP240_7_Display_select+0xb6>
    6d84:	89 81       	ldd	r24, Y+1	; 0x01
    6d86:	9a 81       	ldd	r25, Y+2	; 0x02
    6d88:	ab 81       	ldd	r26, Y+3	; 0x03
    6d8a:	bc 81       	ldd	r27, Y+4	; 0x04
    6d8c:	00 97       	sbiw	r24, 0x00	; 0
    6d8e:	a1 05       	cpc	r26, r1
    6d90:	b1 05       	cpc	r27, r1
    6d92:	41 f7       	brne	.-48     	; 0x6d64 <eDIP240_7_Display_select+0x82>
 if (ack != 0x06) return (-1);
    6d94:	8f ef       	ldi	r24, 0xFF	; 255
    6d96:	01 c0       	rjmp	.+2      	; 0x6d9a <eDIP240_7_Display_select+0xb8>
    6d98:	80 e0       	ldi	r24, 0x00	; 0
 return 0;
}
    6d9a:	0f 90       	pop	r0
    6d9c:	0f 90       	pop	r0
    6d9e:	0f 90       	pop	r0
    6da0:	0f 90       	pop	r0
    6da2:	cf 91       	pop	r28
    6da4:	df 91       	pop	r29
    6da6:	1f 91       	pop	r17
    6da8:	08 95       	ret

00006daa <eDIP240_7_Display_repeat_last_packet>:
// Letztes Datenpaket wiederholen
// Display_repeat_last_packet will cause the display to repeat the last packet.
// The user has to provide a block of memory (data) where the received packet payload will be stored.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_repeat_last_packet(unsigned char * data)
{
    6daa:	ef 92       	push	r14
    6dac:	ff 92       	push	r15
    6dae:	0f 93       	push	r16
    6db0:	1f 93       	push	r17
    6db2:	df 93       	push	r29
    6db4:	cf 93       	push	r28
    6db6:	00 d0       	rcall	.+0      	; 0x6db8 <eDIP240_7_Display_repeat_last_packet+0xe>
    6db8:	00 d0       	rcall	.+0      	; 0x6dba <eDIP240_7_Display_repeat_last_packet+0x10>
    6dba:	cd b7       	in	r28, 0x3d	; 61
    6dbc:	de b7       	in	r29, 0x3e	; 62
    6dbe:	18 2f       	mov	r17, r24
    6dc0:	f9 2e       	mov	r15, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    6dc2:	80 e4       	ldi	r24, 0x40	; 64
    6dc4:	92 e4       	ldi	r25, 0x42	; 66
    6dc6:	af e0       	ldi	r26, 0x0F	; 15
    6dc8:	b0 e0       	ldi	r27, 0x00	; 0
    6dca:	89 83       	std	Y+1, r24	; 0x01
    6dcc:	9a 83       	std	Y+2, r25	; 0x02
    6dce:	ab 83       	std	Y+3, r26	; 0x03
    6dd0:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6dd2:	60 91 ca 08 	lds	r22, 0x08CA
    6dd6:	70 91 cb 08 	lds	r23, 0x08CB
    6dda:	82 e1       	ldi	r24, 0x12	; 18
    6ddc:	90 e0       	ldi	r25, 0x00	; 0
    6dde:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
 USART0_putchar(1);
 USART0_putchar('R');
 USART0_putchar( (unsigned char) (0x12 + 1 + 'R') );                     // Checksum
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6de2:	60 91 ca 08 	lds	r22, 0x08CA
    6de6:	70 91 cb 08 	lds	r23, 0x08CB
    6dea:	81 e0       	ldi	r24, 0x01	; 1
    6dec:	90 e0       	ldi	r25, 0x00	; 0
    6dee:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    6df2:	60 91 ca 08 	lds	r22, 0x08CA
    6df6:	70 91 cb 08 	lds	r23, 0x08CB
    6dfa:	82 e5       	ldi	r24, 0x52	; 82
    6dfc:	90 e0       	ldi	r25, 0x00	; 0
    6dfe:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    6e02:	60 91 ca 08 	lds	r22, 0x08CA
    6e06:	70 91 cb 08 	lds	r23, 0x08CB
    6e0a:	85 e6       	ldi	r24, 0x65	; 101
    6e0c:	90 e0       	ldi	r25, 0x00	; 0
    6e0e:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    6e12:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
	ack_timeout--;
    6e16:	29 81       	ldd	r18, Y+1	; 0x01
    6e18:	3a 81       	ldd	r19, Y+2	; 0x02
    6e1a:	4b 81       	ldd	r20, Y+3	; 0x03
    6e1c:	5c 81       	ldd	r21, Y+4	; 0x04
    6e1e:	21 50       	subi	r18, 0x01	; 1
    6e20:	30 40       	sbci	r19, 0x00	; 0
    6e22:	40 40       	sbci	r20, 0x00	; 0
    6e24:	50 40       	sbci	r21, 0x00	; 0
    6e26:	29 83       	std	Y+1, r18	; 0x01
    6e28:	3a 83       	std	Y+2, r19	; 0x02
    6e2a:	4b 83       	std	Y+3, r20	; 0x03
    6e2c:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6e2e:	86 30       	cpi	r24, 0x06	; 6
    6e30:	51 f0       	breq	.+20     	; 0x6e46 <eDIP240_7_Display_repeat_last_packet+0x9c>
    6e32:	89 81       	ldd	r24, Y+1	; 0x01
    6e34:	9a 81       	ldd	r25, Y+2	; 0x02
    6e36:	ab 81       	ldd	r26, Y+3	; 0x03
    6e38:	bc 81       	ldd	r27, Y+4	; 0x04
    6e3a:	00 97       	sbiw	r24, 0x00	; 0
    6e3c:	a1 05       	cpc	r26, r1
    6e3e:	b1 05       	cpc	r27, r1
    6e40:	41 f7       	brne	.-48     	; 0x6e12 <eDIP240_7_Display_repeat_last_packet+0x68>
 if (ack != 0x06) return (-1);
    6e42:	8f ef       	ldi	r24, 0xFF	; 255
    6e44:	27 c0       	rjmp	.+78     	; 0x6e94 <eDIP240_7_Display_repeat_last_packet+0xea>

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6e46:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
    6e4a:	2f ef       	ldi	r18, 0xFF	; 255
    6e4c:	8f 3f       	cpi	r24, 0xFF	; 255
    6e4e:	92 07       	cpc	r25, r18
    6e50:	d1 f3       	breq	.-12     	; 0x6e46 <eDIP240_7_Display_repeat_last_packet+0x9c>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    6e52:	41 97       	sbiw	r24, 0x11	; 17
    6e54:	f1 f4       	brne	.+60     	; 0x6e92 <eDIP240_7_Display_repeat_last_packet+0xe8>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    6e56:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
    6e5a:	ef ef       	ldi	r30, 0xFF	; 255
    6e5c:	8f 3f       	cpi	r24, 0xFF	; 255
    6e5e:	9e 07       	cpc	r25, r30
    6e60:	d1 f3       	breq	.-12     	; 0x6e56 <eDIP240_7_Display_repeat_last_packet+0xac>
	length = ch;
    6e62:	08 2f       	mov	r16, r24
    6e64:	81 2f       	mov	r24, r17
    6e66:	9f 2d       	mov	r25, r15
    6e68:	9c 01       	movw	r18, r24
    6e6a:	79 01       	movw	r14, r18
    6e6c:	10 e0       	ldi	r17, 0x00	; 0
    6e6e:	0a c0       	rjmp	.+20     	; 0x6e84 <eDIP240_7_Display_repeat_last_packet+0xda>
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6e70:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
    6e74:	ff ef       	ldi	r31, 0xFF	; 255
    6e76:	8f 3f       	cpi	r24, 0xFF	; 255
    6e78:	9f 07       	cpc	r25, r31
    6e7a:	d1 f3       	breq	.-12     	; 0x6e70 <eDIP240_7_Display_repeat_last_packet+0xc6>
	  data[i] = ch;
    6e7c:	f7 01       	movw	r30, r14
    6e7e:	81 93       	st	Z+, r24
    6e80:	7f 01       	movw	r14, r30
	  checksum += ch;                                 // Calculate checksum
	  i++;
    6e82:	1f 5f       	subi	r17, 0xFF	; 255
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    6e84:	10 17       	cp	r17, r16
    6e86:	a0 f3       	brcs	.-24     	; 0x6e70 <eDIP240_7_Display_repeat_last_packet+0xc6>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    6e88:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
    6e8c:	8f 5f       	subi	r24, 0xFF	; 255
    6e8e:	9f 4f       	sbci	r25, 0xFF	; 255
    6e90:	d9 f3       	breq	.-10     	; 0x6e88 <eDIP240_7_Display_repeat_last_packet+0xde>
    6e92:	80 e0       	ldi	r24, 0x00	; 0
 }
 else error = 1;

 if (ack == 0x06) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
}
    6e94:	0f 90       	pop	r0
    6e96:	0f 90       	pop	r0
    6e98:	0f 90       	pop	r0
    6e9a:	0f 90       	pop	r0
    6e9c:	cf 91       	pop	r28
    6e9e:	df 91       	pop	r29
    6ea0:	1f 91       	pop	r17
    6ea2:	0f 91       	pop	r16
    6ea4:	ff 90       	pop	r15
    6ea6:	ef 90       	pop	r14
    6ea8:	08 95       	ret

00006eaa <eDIP240_7_Display_get_protocoll_info>:
// Display_get_protocoll_info requests the current sendbuffer_size and timeout settings and the sendbuffer_level.
// sendbuffer_size: current setting of the maimum number of bytes that can be stored in the display-sendbuffer.
// sendbuffer_level: current number of bytes that are stored in the display-sendbuffer.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_get_protocoll_info(unsigned char * sendbuffer_size, unsigned char * sendbuffer_level, unsigned char * timeout)
{
    6eaa:	af 92       	push	r10
    6eac:	bf 92       	push	r11
    6eae:	cf 92       	push	r12
    6eb0:	df 92       	push	r13
    6eb2:	ef 92       	push	r14
    6eb4:	ff 92       	push	r15
    6eb6:	0f 93       	push	r16
    6eb8:	1f 93       	push	r17
    6eba:	df 93       	push	r29
    6ebc:	cf 93       	push	r28
    6ebe:	00 d0       	rcall	.+0      	; 0x6ec0 <eDIP240_7_Display_get_protocoll_info+0x16>
    6ec0:	00 d0       	rcall	.+0      	; 0x6ec2 <eDIP240_7_Display_get_protocoll_info+0x18>
    6ec2:	cd b7       	in	r28, 0x3d	; 61
    6ec4:	de b7       	in	r29, 0x3e	; 62
    6ec6:	7c 01       	movw	r14, r24
    6ec8:	6b 01       	movw	r12, r22
    6eca:	5a 01       	movw	r10, r20
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    6ecc:	80 e4       	ldi	r24, 0x40	; 64
    6ece:	92 e4       	ldi	r25, 0x42	; 66
    6ed0:	af e0       	ldi	r26, 0x0F	; 15
    6ed2:	b0 e0       	ldi	r27, 0x00	; 0
    6ed4:	89 83       	std	Y+1, r24	; 0x01
    6ed6:	9a 83       	std	Y+2, r25	; 0x02
    6ed8:	ab 83       	std	Y+3, r26	; 0x03
    6eda:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    6edc:	60 91 ca 08 	lds	r22, 0x08CA
    6ee0:	70 91 cb 08 	lds	r23, 0x08CB
    6ee4:	82 e1       	ldi	r24, 0x12	; 18
    6ee6:	90 e0       	ldi	r25, 0x00	; 0
    6ee8:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
 USART0_putchar(1);
 USART0_putchar('P');
 USART0_putchar( (unsigned char) (0x12 + 1 + 'P') );
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6eec:	60 91 ca 08 	lds	r22, 0x08CA
    6ef0:	70 91 cb 08 	lds	r23, 0x08CB
    6ef4:	81 e0       	ldi	r24, 0x01	; 1
    6ef6:	90 e0       	ldi	r25, 0x00	; 0
    6ef8:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    6efc:	60 91 ca 08 	lds	r22, 0x08CA
    6f00:	70 91 cb 08 	lds	r23, 0x08CB
    6f04:	80 e5       	ldi	r24, 0x50	; 80
    6f06:	90 e0       	ldi	r25, 0x00	; 0
    6f08:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    6f0c:	60 91 ca 08 	lds	r22, 0x08CA
    6f10:	70 91 cb 08 	lds	r23, 0x08CB
    6f14:	83 e6       	ldi	r24, 0x63	; 99
    6f16:	90 e0       	ldi	r25, 0x00	; 0
    6f18:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    6f1c:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
	ack_timeout--;
    6f20:	29 81       	ldd	r18, Y+1	; 0x01
    6f22:	3a 81       	ldd	r19, Y+2	; 0x02
    6f24:	4b 81       	ldd	r20, Y+3	; 0x03
    6f26:	5c 81       	ldd	r21, Y+4	; 0x04
    6f28:	21 50       	subi	r18, 0x01	; 1
    6f2a:	30 40       	sbci	r19, 0x00	; 0
    6f2c:	40 40       	sbci	r20, 0x00	; 0
    6f2e:	50 40       	sbci	r21, 0x00	; 0
    6f30:	29 83       	std	Y+1, r18	; 0x01
    6f32:	3a 83       	std	Y+2, r19	; 0x02
    6f34:	4b 83       	std	Y+3, r20	; 0x03
    6f36:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6f38:	86 30       	cpi	r24, 0x06	; 6
    6f3a:	49 f0       	breq	.+18     	; 0x6f4e <eDIP240_7_Display_get_protocoll_info+0xa4>
    6f3c:	89 81       	ldd	r24, Y+1	; 0x01
    6f3e:	9a 81       	ldd	r25, Y+2	; 0x02
    6f40:	ab 81       	ldd	r26, Y+3	; 0x03
    6f42:	bc 81       	ldd	r27, Y+4	; 0x04
    6f44:	00 97       	sbiw	r24, 0x00	; 0
    6f46:	a1 05       	cpc	r26, r1
    6f48:	b1 05       	cpc	r27, r1
    6f4a:	41 f7       	brne	.-48     	; 0x6f1c <eDIP240_7_Display_get_protocoll_info+0x72>
    6f4c:	3c c0       	rjmp	.+120    	; 0x6fc6 <eDIP240_7_Display_get_protocoll_info+0x11c>
 if (ack != 0x06) return (-1);

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    6f4e:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
    6f52:	2f ef       	ldi	r18, 0xFF	; 255
    6f54:	8f 3f       	cpi	r24, 0xFF	; 255
    6f56:	92 07       	cpc	r25, r18
    6f58:	d1 f3       	breq	.-12     	; 0x6f4e <eDIP240_7_Display_get_protocoll_info+0xa4>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    6f5a:	42 97       	sbiw	r24, 0x12	; 18
    6f5c:	a1 f5       	brne	.+104    	; 0x6fc6 <eDIP240_7_Display_get_protocoll_info+0x11c>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    6f5e:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
    6f62:	ef ef       	ldi	r30, 0xFF	; 255
    6f64:	8f 3f       	cpi	r24, 0xFF	; 255
    6f66:	9e 07       	cpc	r25, r30
    6f68:	d1 f3       	breq	.-12     	; 0x6f5e <eDIP240_7_Display_get_protocoll_info+0xb4>
	length = ch;
	if (length == 3)                                  // Abort if length is incorrect
    6f6a:	83 30       	cpi	r24, 0x03	; 3
    6f6c:	61 f5       	brne	.+88     	; 0x6fc6 <eDIP240_7_Display_get_protocoll_info+0x11c>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6f6e:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
    6f72:	ff ef       	ldi	r31, 0xFF	; 255
    6f74:	8f 3f       	cpi	r24, 0xFF	; 255
    6f76:	9f 07       	cpc	r25, r31
    6f78:	d1 f3       	breq	.-12     	; 0x6f6e <eDIP240_7_Display_get_protocoll_info+0xc4>
	  checksum += ch;                                 // Calculate checksum
    6f7a:	18 2f       	mov	r17, r24
	  *sendbuffer_size = ch;
    6f7c:	f7 01       	movw	r30, r14
    6f7e:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6f80:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
    6f84:	ff ef       	ldi	r31, 0xFF	; 255
    6f86:	8f 3f       	cpi	r24, 0xFF	; 255
    6f88:	9f 07       	cpc	r25, r31
    6f8a:	d1 f3       	breq	.-12     	; 0x6f80 <eDIP240_7_Display_get_protocoll_info+0xd6>
	  checksum += ch;                                 // Calculate checksum
    6f8c:	f8 2e       	mov	r15, r24
	  *sendbuffer_level = ch;
    6f8e:	f6 01       	movw	r30, r12
    6f90:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    6f92:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
    6f96:	ff ef       	ldi	r31, 0xFF	; 255
    6f98:	8f 3f       	cpi	r24, 0xFF	; 255
    6f9a:	9f 07       	cpc	r25, r31
    6f9c:	d1 f3       	breq	.-12     	; 0x6f92 <eDIP240_7_Display_get_protocoll_info+0xe8>
	  checksum += ch;                                 // Calculate checksum
    6f9e:	08 2f       	mov	r16, r24
	  *timeout = ch;
    6fa0:	f5 01       	movw	r30, r10
    6fa2:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    6fa4:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
    6fa8:	9c 01       	movw	r18, r24
    6faa:	ff ef       	ldi	r31, 0xFF	; 255
    6fac:	8f 3f       	cpi	r24, 0xFF	; 255
    6fae:	9f 07       	cpc	r25, r31
    6fb0:	c9 f3       	breq	.-14     	; 0x6fa4 <eDIP240_7_Display_get_protocoll_info+0xfa>
	if (length == 3)                                  // Abort if length is incorrect
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
	  checksum += ch;                                 // Calculate checksum
    6fb2:	1b 5e       	subi	r17, 0xEB	; 235
	  *sendbuffer_size = ch;

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
	  checksum += ch;                                 // Calculate checksum
    6fb4:	1f 0d       	add	r17, r15
	  *timeout = ch;

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    6fb6:	10 0f       	add	r17, r16
    6fb8:	81 2f       	mov	r24, r17
    6fba:	90 e0       	ldi	r25, 0x00	; 0
    6fbc:	28 17       	cp	r18, r24
    6fbe:	39 07       	cpc	r19, r25
    6fc0:	11 f4       	brne	.+4      	; 0x6fc6 <eDIP240_7_Display_get_protocoll_info+0x11c>
    6fc2:	80 e0       	ldi	r24, 0x00	; 0
    6fc4:	01 c0       	rjmp	.+2      	; 0x6fc8 <eDIP240_7_Display_get_protocoll_info+0x11e>
    6fc6:	8f ef       	ldi	r24, 0xFF	; 255
 if (error == 0) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet

 return 0;

}
    6fc8:	0f 90       	pop	r0
    6fca:	0f 90       	pop	r0
    6fcc:	0f 90       	pop	r0
    6fce:	0f 90       	pop	r0
    6fd0:	cf 91       	pop	r28
    6fd2:	df 91       	pop	r29
    6fd4:	1f 91       	pop	r17
    6fd6:	0f 91       	pop	r16
    6fd8:	ff 90       	pop	r15
    6fda:	ef 90       	pop	r14
    6fdc:	df 90       	pop	r13
    6fde:	cf 90       	pop	r12
    6fe0:	bf 90       	pop	r11
    6fe2:	af 90       	pop	r10
    6fe4:	08 95       	ret

00006fe6 <eDIP240_7_Display_set_protocol>:
// Display_set_protocol can set the maximum transmission block size and the serial interface data block timeout.
// sendbuffer_size is set in bytes (1 .. 64)
// timeout is set in 1/100 seconds (0 .. 255)
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_set_protocol(unsigned char sendbuffer_size, unsigned char timeout)
{
    6fe6:	0f 93       	push	r16
    6fe8:	1f 93       	push	r17
    6fea:	df 93       	push	r29
    6fec:	cf 93       	push	r28
    6fee:	00 d0       	rcall	.+0      	; 0x6ff0 <eDIP240_7_Display_set_protocol+0xa>
    6ff0:	00 d0       	rcall	.+0      	; 0x6ff2 <eDIP240_7_Display_set_protocol+0xc>
    6ff2:	cd b7       	in	r28, 0x3d	; 61
    6ff4:	de b7       	in	r29, 0x3e	; 62
    6ff6:	18 2f       	mov	r17, r24
    6ff8:	06 2f       	mov	r16, r22
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    6ffa:	80 e4       	ldi	r24, 0x40	; 64
    6ffc:	92 e4       	ldi	r25, 0x42	; 66
    6ffe:	af e0       	ldi	r26, 0x0F	; 15
    7000:	b0 e0       	ldi	r27, 0x00	; 0
    7002:	89 83       	std	Y+1, r24	; 0x01
    7004:	9a 83       	std	Y+2, r25	; 0x02
    7006:	ab 83       	std	Y+3, r26	; 0x03
    7008:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    700a:	60 91 ca 08 	lds	r22, 0x08CA
    700e:	70 91 cb 08 	lds	r23, 0x08CB
    7012:	82 e1       	ldi	r24, 0x12	; 18
    7014:	90 e0       	ldi	r25, 0x00	; 0
    7016:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
 USART0_putchar(sendbuffer_size);
 USART0_putchar(timeout);
 USART0_putchar( (unsigned char) (0x12 + 3 + 'D' + sendbuffer_size + timeout) );                     // Checksum
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    701a:	60 91 ca 08 	lds	r22, 0x08CA
    701e:	70 91 cb 08 	lds	r23, 0x08CB
    7022:	83 e0       	ldi	r24, 0x03	; 3
    7024:	90 e0       	ldi	r25, 0x00	; 0
    7026:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    702a:	60 91 ca 08 	lds	r22, 0x08CA
    702e:	70 91 cb 08 	lds	r23, 0x08CB
    7032:	84 e4       	ldi	r24, 0x44	; 68
    7034:	90 e0       	ldi	r25, 0x00	; 0
    7036:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    703a:	60 91 ca 08 	lds	r22, 0x08CA
    703e:	70 91 cb 08 	lds	r23, 0x08CB
    7042:	81 2f       	mov	r24, r17
    7044:	90 e0       	ldi	r25, 0x00	; 0
    7046:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    704a:	60 91 ca 08 	lds	r22, 0x08CA
    704e:	70 91 cb 08 	lds	r23, 0x08CB
    7052:	80 2f       	mov	r24, r16
    7054:	90 e0       	ldi	r25, 0x00	; 0
    7056:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    705a:	17 5a       	subi	r17, 0xA7	; 167
    705c:	60 91 ca 08 	lds	r22, 0x08CA
    7060:	70 91 cb 08 	lds	r23, 0x08CB
    7064:	81 2f       	mov	r24, r17
    7066:	80 0f       	add	r24, r16
    7068:	90 e0       	ldi	r25, 0x00	; 0
    706a:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    706e:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
	ack_timeout--;
    7072:	29 81       	ldd	r18, Y+1	; 0x01
    7074:	3a 81       	ldd	r19, Y+2	; 0x02
    7076:	4b 81       	ldd	r20, Y+3	; 0x03
    7078:	5c 81       	ldd	r21, Y+4	; 0x04
    707a:	21 50       	subi	r18, 0x01	; 1
    707c:	30 40       	sbci	r19, 0x00	; 0
    707e:	40 40       	sbci	r20, 0x00	; 0
    7080:	50 40       	sbci	r21, 0x00	; 0
    7082:	29 83       	std	Y+1, r18	; 0x01
    7084:	3a 83       	std	Y+2, r19	; 0x02
    7086:	4b 83       	std	Y+3, r20	; 0x03
    7088:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    708a:	86 30       	cpi	r24, 0x06	; 6
    708c:	51 f0       	breq	.+20     	; 0x70a2 <eDIP240_7_Display_set_protocol+0xbc>
    708e:	89 81       	ldd	r24, Y+1	; 0x01
    7090:	9a 81       	ldd	r25, Y+2	; 0x02
    7092:	ab 81       	ldd	r26, Y+3	; 0x03
    7094:	bc 81       	ldd	r27, Y+4	; 0x04
    7096:	00 97       	sbiw	r24, 0x00	; 0
    7098:	a1 05       	cpc	r26, r1
    709a:	b1 05       	cpc	r27, r1
    709c:	41 f7       	brne	.-48     	; 0x706e <eDIP240_7_Display_set_protocol+0x88>
 if (ack != 0x06) return (-1);
    709e:	8f ef       	ldi	r24, 0xFF	; 255
    70a0:	01 c0       	rjmp	.+2      	; 0x70a4 <eDIP240_7_Display_set_protocol+0xbe>
    70a2:	80 e0       	ldi	r24, 0x00	; 0
 return 0;
}
    70a4:	0f 90       	pop	r0
    70a6:	0f 90       	pop	r0
    70a8:	0f 90       	pop	r0
    70aa:	0f 90       	pop	r0
    70ac:	cf 91       	pop	r28
    70ae:	df 91       	pop	r29
    70b0:	1f 91       	pop	r17
    70b2:	0f 91       	pop	r16
    70b4:	08 95       	ret

000070b6 <eDIP240_7_Display_request_buffer_info>:
// Pufferinformationen anfordern
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
    70b6:	af 92       	push	r10
    70b8:	bf 92       	push	r11
    70ba:	cf 92       	push	r12
    70bc:	df 92       	push	r13
    70be:	ff 92       	push	r15
    70c0:	0f 93       	push	r16
    70c2:	1f 93       	push	r17
    70c4:	df 93       	push	r29
    70c6:	cf 93       	push	r28
    70c8:	00 d0       	rcall	.+0      	; 0x70ca <eDIP240_7_Display_request_buffer_info+0x14>
    70ca:	00 d0       	rcall	.+0      	; 0x70cc <eDIP240_7_Display_request_buffer_info+0x16>
    70cc:	cd b7       	in	r28, 0x3d	; 61
    70ce:	de b7       	in	r29, 0x3e	; 62
    70d0:	6c 01       	movw	r12, r24
    70d2:	5b 01       	movw	r10, r22
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    70d4:	80 e4       	ldi	r24, 0x40	; 64
    70d6:	92 e4       	ldi	r25, 0x42	; 66
    70d8:	af e0       	ldi	r26, 0x0F	; 15
    70da:	b0 e0       	ldi	r27, 0x00	; 0
    70dc:	89 83       	std	Y+1, r24	; 0x01
    70de:	9a 83       	std	Y+2, r25	; 0x02
    70e0:	ab 83       	std	Y+3, r26	; 0x03
    70e2:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    70e4:	60 91 ca 08 	lds	r22, 0x08CA
    70e8:	70 91 cb 08 	lds	r23, 0x08CB
    70ec:	82 e1       	ldi	r24, 0x12	; 18
    70ee:	90 e0       	ldi	r25, 0x00	; 0
    70f0:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
 USART0_putchar(0x01);                 // Send payload size to the display
 USART0_putchar(0x49);                 // Payload
 USART0_putchar(0x12 + 0x01 + 0x49);   // Send checksum to the display
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    70f4:	60 91 ca 08 	lds	r22, 0x08CA
    70f8:	70 91 cb 08 	lds	r23, 0x08CB
    70fc:	81 e0       	ldi	r24, 0x01	; 1
    70fe:	90 e0       	ldi	r25, 0x00	; 0
    7100:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    7104:	60 91 ca 08 	lds	r22, 0x08CA
    7108:	70 91 cb 08 	lds	r23, 0x08CB
    710c:	89 e4       	ldi	r24, 0x49	; 73
    710e:	90 e0       	ldi	r25, 0x00	; 0
    7110:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    7114:	60 91 ca 08 	lds	r22, 0x08CA
    7118:	70 91 cb 08 	lds	r23, 0x08CB
    711c:	8c e5       	ldi	r24, 0x5C	; 92
    711e:	90 e0       	ldi	r25, 0x00	; 0
    7120:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    7124:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
	ack_timeout--;
    7128:	29 81       	ldd	r18, Y+1	; 0x01
    712a:	3a 81       	ldd	r19, Y+2	; 0x02
    712c:	4b 81       	ldd	r20, Y+3	; 0x03
    712e:	5c 81       	ldd	r21, Y+4	; 0x04
    7130:	21 50       	subi	r18, 0x01	; 1
    7132:	30 40       	sbci	r19, 0x00	; 0
    7134:	40 40       	sbci	r20, 0x00	; 0
    7136:	50 40       	sbci	r21, 0x00	; 0
    7138:	29 83       	std	Y+1, r18	; 0x01
    713a:	3a 83       	std	Y+2, r19	; 0x02
    713c:	4b 83       	std	Y+3, r20	; 0x03
    713e:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    7140:	86 30       	cpi	r24, 0x06	; 6
    7142:	11 f4       	brne	.+4      	; 0x7148 <eDIP240_7_Display_request_buffer_info+0x92>
    7144:	ff 24       	eor	r15, r15
    7146:	0a c0       	rjmp	.+20     	; 0x715c <eDIP240_7_Display_request_buffer_info+0xa6>
    7148:	89 81       	ldd	r24, Y+1	; 0x01
    714a:	9a 81       	ldd	r25, Y+2	; 0x02
    714c:	ab 81       	ldd	r26, Y+3	; 0x03
    714e:	bc 81       	ldd	r27, Y+4	; 0x04
    7150:	00 97       	sbiw	r24, 0x00	; 0
    7152:	a1 05       	cpc	r26, r1
    7154:	b1 05       	cpc	r27, r1
    7156:	31 f7       	brne	.-52     	; 0x7124 <eDIP240_7_Display_request_buffer_info+0x6e>
    7158:	ff 24       	eor	r15, r15
    715a:	f3 94       	inc	r15
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    715c:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
    7160:	2f ef       	ldi	r18, 0xFF	; 255
    7162:	8f 3f       	cpi	r24, 0xFF	; 255
    7164:	92 07       	cpc	r25, r18
    7166:	d1 f3       	breq	.-12     	; 0x715c <eDIP240_7_Display_request_buffer_info+0xa6>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    7168:	42 97       	sbiw	r24, 0x12	; 18
    716a:	61 f5       	brne	.+88     	; 0x71c4 <eDIP240_7_Display_request_buffer_info+0x10e>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    716c:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
    7170:	ef ef       	ldi	r30, 0xFF	; 255
    7172:	8f 3f       	cpi	r24, 0xFF	; 255
    7174:	9e 07       	cpc	r25, r30
    7176:	d1 f3       	breq	.-12     	; 0x716c <eDIP240_7_Display_request_buffer_info+0xb6>
	length = ch;
	if (length == 2)                                  // Abort if length is incorrect
    7178:	82 30       	cpi	r24, 0x02	; 2
    717a:	21 f5       	brne	.+72     	; 0x71c4 <eDIP240_7_Display_request_buffer_info+0x10e>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    717c:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
    7180:	ff ef       	ldi	r31, 0xFF	; 255
    7182:	8f 3f       	cpi	r24, 0xFF	; 255
    7184:	9f 07       	cpc	r25, r31
    7186:	d1 f3       	breq	.-12     	; 0x717c <eDIP240_7_Display_request_buffer_info+0xc6>
	  checksum += ch;                                 // Calculate checksum
    7188:	18 2f       	mov	r17, r24
	  *bytes_ready = ch;
    718a:	f6 01       	movw	r30, r12
    718c:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    718e:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
    7192:	ff ef       	ldi	r31, 0xFF	; 255
    7194:	8f 3f       	cpi	r24, 0xFF	; 255
    7196:	9f 07       	cpc	r25, r31
    7198:	d1 f3       	breq	.-12     	; 0x718e <eDIP240_7_Display_request_buffer_info+0xd8>
	  checksum += ch;                                 // Calculate checksum
    719a:	08 2f       	mov	r16, r24
	  *bytes_free = ch;
    719c:	f5 01       	movw	r30, r10
    719e:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    71a0:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
    71a4:	9c 01       	movw	r18, r24
    71a6:	ff ef       	ldi	r31, 0xFF	; 255
    71a8:	8f 3f       	cpi	r24, 0xFF	; 255
    71aa:	9f 07       	cpc	r25, r31
    71ac:	c9 f3       	breq	.-14     	; 0x71a0 <eDIP240_7_Display_request_buffer_info+0xea>
	if (length == 2)                                  // Abort if length is incorrect
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
	  checksum += ch;                                 // Calculate checksum
    71ae:	1c 5e       	subi	r17, 0xEC	; 236
	  *bytes_free = ch;

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    71b0:	10 0f       	add	r17, r16
    71b2:	81 2f       	mov	r24, r17
    71b4:	90 e0       	ldi	r25, 0x00	; 0
    71b6:	28 17       	cp	r18, r24
    71b8:	39 07       	cpc	r19, r25
    71ba:	21 f4       	brne	.+8      	; 0x71c4 <eDIP240_7_Display_request_buffer_info+0x10e>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    71bc:	ff 20       	and	r15, r15
    71be:	11 f4       	brne	.+4      	; 0x71c4 <eDIP240_7_Display_request_buffer_info+0x10e>
    71c0:	80 e0       	ldi	r24, 0x00	; 0
    71c2:	01 c0       	rjmp	.+2      	; 0x71c6 <eDIP240_7_Display_request_buffer_info+0x110>
    71c4:	8f ef       	ldi	r24, 0xFF	; 255
 else return -1;             // No success! User has to repeat the packet
}
    71c6:	0f 90       	pop	r0
    71c8:	0f 90       	pop	r0
    71ca:	0f 90       	pop	r0
    71cc:	0f 90       	pop	r0
    71ce:	cf 91       	pop	r28
    71d0:	df 91       	pop	r29
    71d2:	1f 91       	pop	r17
    71d4:	0f 91       	pop	r16
    71d6:	ff 90       	pop	r15
    71d8:	df 90       	pop	r13
    71da:	cf 90       	pop	r12
    71dc:	bf 90       	pop	r11
    71de:	af 90       	pop	r10
    71e0:	08 95       	ret

000071e2 <eDIP240_7_Display_get_buffer>:

// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
    71e2:	cf 92       	push	r12
    71e4:	df 92       	push	r13
    71e6:	ef 92       	push	r14
    71e8:	ff 92       	push	r15
    71ea:	0f 93       	push	r16
    71ec:	1f 93       	push	r17
    71ee:	df 93       	push	r29
    71f0:	cf 93       	push	r28
    71f2:	00 d0       	rcall	.+0      	; 0x71f4 <eDIP240_7_Display_get_buffer+0x12>
    71f4:	00 d0       	rcall	.+0      	; 0x71f6 <eDIP240_7_Display_get_buffer+0x14>
    71f6:	cd b7       	in	r28, 0x3d	; 61
    71f8:	de b7       	in	r29, 0x3e	; 62
    71fa:	18 2f       	mov	r17, r24
    71fc:	f9 2e       	mov	r15, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
 signed int ch;
 volatile unsigned long ack_timeout=100000;
    71fe:	80 ea       	ldi	r24, 0xA0	; 160
    7200:	96 e8       	ldi	r25, 0x86	; 134
    7202:	a1 e0       	ldi	r26, 0x01	; 1
    7204:	b0 e0       	ldi	r27, 0x00	; 0
    7206:	89 83       	std	Y+1, r24	; 0x01
    7208:	9a 83       	std	Y+2, r25	; 0x02
    720a:	ab 83       	std	Y+3, r26	; 0x03
    720c:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    720e:	60 91 ca 08 	lds	r22, 0x08CA
    7212:	70 91 cb 08 	lds	r23, 0x08CB
    7216:	82 e1       	ldi	r24, 0x12	; 18
    7218:	90 e0       	ldi	r25, 0x00	; 0
    721a:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
 USART0_putchar(0x53);                 // Payload
 USART0_putchar(0x12 + 0x01 + 0x53);   // Send checksum to the display
// while (Tx0Empty == 0) {}              // Wait for complete transmission of the packet
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    721e:	60 91 ca 08 	lds	r22, 0x08CA
    7222:	70 91 cb 08 	lds	r23, 0x08CB
    7226:	81 e0       	ldi	r24, 0x01	; 1
    7228:	90 e0       	ldi	r25, 0x00	; 0
    722a:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    722e:	60 91 ca 08 	lds	r22, 0x08CA
    7232:	70 91 cb 08 	lds	r23, 0x08CB
    7236:	83 e5       	ldi	r24, 0x53	; 83
    7238:	90 e0       	ldi	r25, 0x00	; 0
    723a:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    723e:	60 91 ca 08 	lds	r22, 0x08CA
    7242:	70 91 cb 08 	lds	r23, 0x08CB
    7246:	86 e6       	ldi	r24, 0x66	; 102
    7248:	90 e0       	ldi	r25, 0x00	; 0
    724a:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    724e:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
	ack_timeout--;
    7252:	29 81       	ldd	r18, Y+1	; 0x01
    7254:	3a 81       	ldd	r19, Y+2	; 0x02
    7256:	4b 81       	ldd	r20, Y+3	; 0x03
    7258:	5c 81       	ldd	r21, Y+4	; 0x04
    725a:	21 50       	subi	r18, 0x01	; 1
    725c:	30 40       	sbci	r19, 0x00	; 0
    725e:	40 40       	sbci	r20, 0x00	; 0
    7260:	50 40       	sbci	r21, 0x00	; 0
    7262:	29 83       	std	Y+1, r18	; 0x01
    7264:	3a 83       	std	Y+2, r19	; 0x02
    7266:	4b 83       	std	Y+3, r20	; 0x03
    7268:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    726a:	86 30       	cpi	r24, 0x06	; 6
    726c:	11 f4       	brne	.+4      	; 0x7272 <eDIP240_7_Display_get_buffer+0x90>
    726e:	cc 24       	eor	r12, r12
    7270:	0a c0       	rjmp	.+20     	; 0x7286 <eDIP240_7_Display_get_buffer+0xa4>
    7272:	89 81       	ldd	r24, Y+1	; 0x01
    7274:	9a 81       	ldd	r25, Y+2	; 0x02
    7276:	ab 81       	ldd	r26, Y+3	; 0x03
    7278:	bc 81       	ldd	r27, Y+4	; 0x04
    727a:	00 97       	sbiw	r24, 0x00	; 0
    727c:	a1 05       	cpc	r26, r1
    727e:	b1 05       	cpc	r27, r1
    7280:	31 f7       	brne	.-52     	; 0x724e <eDIP240_7_Display_get_buffer+0x6c>
    7282:	cc 24       	eor	r12, r12
    7284:	c3 94       	inc	r12
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    7286:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
    728a:	2f ef       	ldi	r18, 0xFF	; 255
    728c:	8f 3f       	cpi	r24, 0xFF	; 255
    728e:	92 07       	cpc	r25, r18
    7290:	d1 f3       	breq	.-12     	; 0x7286 <eDIP240_7_Display_get_buffer+0xa4>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    7292:	41 97       	sbiw	r24, 0x11	; 17
    7294:	61 f5       	brne	.+88     	; 0x72ee <eDIP240_7_Display_get_buffer+0x10c>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    7296:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
    729a:	ef ef       	ldi	r30, 0xFF	; 255
    729c:	8f 3f       	cpi	r24, 0xFF	; 255
    729e:	9e 07       	cpc	r25, r30
    72a0:	d1 f3       	breq	.-12     	; 0x7296 <eDIP240_7_Display_get_buffer+0xb4>
	length = ch;
    72a2:	d8 2e       	mov	r13, r24
	checksum = 0x11 + length;                         // Start checksum calculation
    72a4:	08 2f       	mov	r16, r24
    72a6:	0f 5e       	subi	r16, 0xEF	; 239
    72a8:	81 2f       	mov	r24, r17
    72aa:	9f 2d       	mov	r25, r15
    72ac:	9c 01       	movw	r18, r24
    72ae:	79 01       	movw	r14, r18
    72b0:	10 e0       	ldi	r17, 0x00	; 0
    72b2:	0b c0       	rjmp	.+22     	; 0x72ca <eDIP240_7_Display_get_buffer+0xe8>
	while (i < length)
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    72b4:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
    72b8:	ff ef       	ldi	r31, 0xFF	; 255
    72ba:	8f 3f       	cpi	r24, 0xFF	; 255
    72bc:	9f 07       	cpc	r25, r31
    72be:	d1 f3       	breq	.-12     	; 0x72b4 <eDIP240_7_Display_get_buffer+0xd2>
	  data[i] = ch;
    72c0:	f7 01       	movw	r30, r14
    72c2:	81 93       	st	Z+, r24
    72c4:	7f 01       	movw	r14, r30
	  checksum += ch;                                 // Calculate checksum
    72c6:	08 0f       	add	r16, r24
	  i++;
    72c8:	1f 5f       	subi	r17, 0xFF	; 255
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    72ca:	1d 15       	cp	r17, r13
    72cc:	98 f3       	brcs	.-26     	; 0x72b4 <eDIP240_7_Display_get_buffer+0xd2>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    72ce:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
    72d2:	9c 01       	movw	r18, r24
    72d4:	ff ef       	ldi	r31, 0xFF	; 255
    72d6:	8f 3f       	cpi	r24, 0xFF	; 255
    72d8:	9f 07       	cpc	r25, r31
    72da:	c9 f3       	breq	.-14     	; 0x72ce <eDIP240_7_Display_get_buffer+0xec>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
    72dc:	80 2f       	mov	r24, r16
    72de:	90 e0       	ldi	r25, 0x00	; 0
    72e0:	28 17       	cp	r18, r24
    72e2:	39 07       	cpc	r19, r25
    72e4:	21 f4       	brne	.+8      	; 0x72ee <eDIP240_7_Display_get_buffer+0x10c>
 }
 else error = 1;

 if (error == 0) return length;   // Success!
    72e6:	cc 20       	and	r12, r12
    72e8:	11 f4       	brne	.+4      	; 0x72ee <eDIP240_7_Display_get_buffer+0x10c>
    72ea:	8d 2d       	mov	r24, r13
    72ec:	01 c0       	rjmp	.+2      	; 0x72f0 <eDIP240_7_Display_get_buffer+0x10e>
    72ee:	8f ef       	ldi	r24, 0xFF	; 255
 else return -1;                   // No success! User has to repeat the packet
}
    72f0:	0f 90       	pop	r0
    72f2:	0f 90       	pop	r0
    72f4:	0f 90       	pop	r0
    72f6:	0f 90       	pop	r0
    72f8:	cf 91       	pop	r28
    72fa:	df 91       	pop	r29
    72fc:	1f 91       	pop	r17
    72fe:	0f 91       	pop	r16
    7300:	ff 90       	pop	r15
    7302:	ef 90       	pop	r14
    7304:	df 90       	pop	r13
    7306:	cf 90       	pop	r12
    7308:	08 95       	ret

0000730a <eDIP240_7_Display_send_packet>:
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
{
    730a:	df 92       	push	r13
    730c:	ef 92       	push	r14
    730e:	ff 92       	push	r15
    7310:	0f 93       	push	r16
    7312:	1f 93       	push	r17
    7314:	df 93       	push	r29
    7316:	cf 93       	push	r28
    7318:	00 d0       	rcall	.+0      	; 0x731a <eDIP240_7_Display_send_packet+0x10>
    731a:	00 d0       	rcall	.+0      	; 0x731c <eDIP240_7_Display_send_packet+0x12>
    731c:	cd b7       	in	r28, 0x3d	; 61
    731e:	de b7       	in	r29, 0x3e	; 62
    7320:	18 2f       	mov	r17, r24
    7322:	09 2f       	mov	r16, r25
    7324:	d6 2e       	mov	r13, r22
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;
    7326:	80 ea       	ldi	r24, 0xA0	; 160
    7328:	96 e8       	ldi	r25, 0x86	; 134
    732a:	a1 e0       	ldi	r26, 0x01	; 1
    732c:	b0 e0       	ldi	r27, 0x00	; 0
    732e:	89 83       	std	Y+1, r24	; 0x01
    7330:	9a 83       	std	Y+2, r25	; 0x02
    7332:	ab 83       	std	Y+3, r26	; 0x03
    7334:	bc 83       	std	Y+4, r27	; 0x04
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    7336:	60 91 ca 08 	lds	r22, 0x08CA
    733a:	70 91 cb 08 	lds	r23, 0x08CB
    733e:	81 e1       	ldi	r24, 0x11	; 17
    7340:	90 e0       	ldi	r25, 0x00	; 0
    7342:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
    7346:	60 91 ca 08 	lds	r22, 0x08CA
    734a:	70 91 cb 08 	lds	r23, 0x08CB
    734e:	8d 2d       	mov	r24, r13
    7350:	90 e0       	ldi	r25, 0x00	; 0
    7352:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    7356:	81 e1       	ldi	r24, 0x11	; 17
    7358:	e8 2e       	mov	r14, r24
    735a:	ed 0c       	add	r14, r13
    735c:	21 2f       	mov	r18, r17
    735e:	30 2f       	mov	r19, r16
    7360:	c9 01       	movw	r24, r18
    7362:	8c 01       	movw	r16, r24
    7364:	ff 24       	eor	r15, r15
    7366:	0e c0       	rjmp	.+28     	; 0x7384 <eDIP240_7_Display_send_packet+0x7a>
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    7368:	60 91 ca 08 	lds	r22, 0x08CA
    736c:	70 91 cb 08 	lds	r23, 0x08CB
    7370:	f8 01       	movw	r30, r16
    7372:	80 81       	ld	r24, Z
    7374:	90 e0       	ldi	r25, 0x00	; 0
    7376:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
 {
	USART0_putchar(data[i]);  // Send payload to the display
	checksum += data[i];
    737a:	f8 01       	movw	r30, r16
    737c:	81 91       	ld	r24, Z+
    737e:	8f 01       	movw	r16, r30
    7380:	e8 0e       	add	r14, r24
	i++;
    7382:	f3 94       	inc	r15
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
    7384:	fd 14       	cp	r15, r13
    7386:	80 f3       	brcs	.-32     	; 0x7368 <eDIP240_7_Display_send_packet+0x5e>
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    7388:	60 91 ca 08 	lds	r22, 0x08CA
    738c:	70 91 cb 08 	lds	r23, 0x08CB
    7390:	8e 2d       	mov	r24, r14
    7392:	90 e0       	ldi	r25, 0x00	; 0
    7394:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
 }
 USART0_putchar(checksum);   // Send checksum to the display
// while (Tx0Empty == 0) {}    // Wait for complete transmission of the packet
 do                          // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    7398:	0e 94 f3 35 	call	0x6be6	; 0x6be6 <USART0_getchar>
	ack_timeout--;
    739c:	29 81       	ldd	r18, Y+1	; 0x01
    739e:	3a 81       	ldd	r19, Y+2	; 0x02
    73a0:	4b 81       	ldd	r20, Y+3	; 0x03
    73a2:	5c 81       	ldd	r21, Y+4	; 0x04
    73a4:	21 50       	subi	r18, 0x01	; 1
    73a6:	30 40       	sbci	r19, 0x00	; 0
    73a8:	40 40       	sbci	r20, 0x00	; 0
    73aa:	50 40       	sbci	r21, 0x00	; 0
    73ac:	29 83       	std	Y+1, r18	; 0x01
    73ae:	3a 83       	std	Y+2, r19	; 0x02
    73b0:	4b 83       	std	Y+3, r20	; 0x03
    73b2:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    73b4:	86 30       	cpi	r24, 0x06	; 6
    73b6:	51 f0       	breq	.+20     	; 0x73cc <eDIP240_7_Display_send_packet+0xc2>
    73b8:	89 81       	ldd	r24, Y+1	; 0x01
    73ba:	9a 81       	ldd	r25, Y+2	; 0x02
    73bc:	ab 81       	ldd	r26, Y+3	; 0x03
    73be:	bc 81       	ldd	r27, Y+4	; 0x04
    73c0:	00 97       	sbiw	r24, 0x00	; 0
    73c2:	a1 05       	cpc	r26, r1
    73c4:	b1 05       	cpc	r27, r1
    73c6:	41 f7       	brne	.-48     	; 0x7398 <eDIP240_7_Display_send_packet+0x8e>

 if (ack == 0x06) return 0;  // Success!
    73c8:	8f ef       	ldi	r24, 0xFF	; 255
    73ca:	01 c0       	rjmp	.+2      	; 0x73ce <eDIP240_7_Display_send_packet+0xc4>
    73cc:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    73ce:	0f 90       	pop	r0
    73d0:	0f 90       	pop	r0
    73d2:	0f 90       	pop	r0
    73d4:	0f 90       	pop	r0
    73d6:	cf 91       	pop	r28
    73d8:	df 91       	pop	r29
    73da:	1f 91       	pop	r17
    73dc:	0f 91       	pop	r16
    73de:	ff 90       	pop	r15
    73e0:	ef 90       	pop	r14
    73e2:	df 90       	pop	r13
    73e4:	08 95       	ret

000073e6 <eDIP240_7_Display_send_string_with_NULL>:



void eDIP240_7_Display_send_string_with_NULL(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str) + 1);
    73e6:	dc 01       	movw	r26, r24
    73e8:	0d 90       	ld	r0, X+
    73ea:	00 20       	and	r0, r0
    73ec:	e9 f7       	brne	.-6      	; 0x73e8 <eDIP240_7_Display_send_string_with_NULL+0x2>
    73ee:	a8 1b       	sub	r26, r24
    73f0:	6a 2f       	mov	r22, r26
    73f2:	0e 94 85 39 	call	0x730a	; 0x730a <eDIP240_7_Display_send_packet>
}
    73f6:	08 95       	ret

000073f8 <eDIP240_7_Display_send_string>:


// Use this for sending ascii commands to the Display
void eDIP240_7_Display_send_string(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str));
    73f8:	dc 01       	movw	r26, r24
    73fa:	0d 90       	ld	r0, X+
    73fc:	00 20       	and	r0, r0
    73fe:	e9 f7       	brne	.-6      	; 0x73fa <eDIP240_7_Display_send_string+0x2>
    7400:	11 97       	sbiw	r26, 0x01	; 1
    7402:	a8 1b       	sub	r26, r24
    7404:	b9 0b       	sbc	r27, r25
    7406:	6a 2f       	mov	r22, r26
    7408:	0e 94 85 39 	call	0x730a	; 0x730a <eDIP240_7_Display_send_packet>
}
    740c:	08 95       	ret

0000740e <setLedMode>:



void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
    740e:	83 70       	andi	r24, 0x03	; 3
	m_ledstate &= ~(0x03 << led);					// reset affected bits
    7410:	88 0f       	add	r24, r24
    7412:	23 e0       	ldi	r18, 0x03	; 3
    7414:	30 e0       	ldi	r19, 0x00	; 0
    7416:	08 2e       	mov	r0, r24
    7418:	01 c0       	rjmp	.+2      	; 0x741c <setLedMode+0xe>
    741a:	22 0f       	add	r18, r18
    741c:	0a 94       	dec	r0
    741e:	ea f7       	brpl	.-6      	; 0x741a <setLedMode+0xc>
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    7420:	92 2f       	mov	r25, r18
    7422:	90 95       	com	r25
    7424:	40 91 bc 03 	lds	r20, 0x03BC
    7428:	94 23       	and	r25, r20
    742a:	01 c0       	rjmp	.+2      	; 0x742e <setLedMode+0x20>
    742c:	66 0f       	add	r22, r22
    742e:	8a 95       	dec	r24
    7430:	ea f7       	brpl	.-6      	; 0x742c <setLedMode+0x1e>
    7432:	26 23       	and	r18, r22
    7434:	92 2b       	or	r25, r18
    7436:	90 93 bc 03 	sts	0x03BC, r25
}
    743a:	08 95       	ret

0000743c <getLedMode>:



uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
    743c:	83 70       	andi	r24, 0x03	; 3
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    743e:	88 0f       	add	r24, r24
    7440:	23 e0       	ldi	r18, 0x03	; 3
    7442:	30 e0       	ldi	r19, 0x00	; 0
    7444:	08 2e       	mov	r0, r24
    7446:	02 c0       	rjmp	.+4      	; 0x744c <getLedMode+0x10>
    7448:	22 0f       	add	r18, r18
    744a:	33 1f       	adc	r19, r19
    744c:	0a 94       	dec	r0
    744e:	e2 f7       	brpl	.-8      	; 0x7448 <getLedMode+0xc>
    7450:	40 91 bc 03 	lds	r20, 0x03BC
    7454:	50 e0       	ldi	r21, 0x00	; 0
    7456:	24 23       	and	r18, r20
    7458:	35 23       	and	r19, r21
    745a:	02 c0       	rjmp	.+4      	; 0x7460 <getLedMode+0x24>
    745c:	35 95       	asr	r19
    745e:	27 95       	ror	r18
    7460:	8a 95       	dec	r24
    7462:	e2 f7       	brpl	.-8      	; 0x745c <getLedMode+0x20>
}
    7464:	82 2f       	mov	r24, r18
    7466:	08 95       	ret

00007468 <S2V>:


// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
    7468:	90 e0       	ldi	r25, 0x00	; 0
    746a:	a0 e0       	ldi	r26, 0x00	; 0
    746c:	b0 e0       	ldi	r27, 0x00	; 0
    746e:	bc 01       	movw	r22, r24
    7470:	cd 01       	movw	r24, r26
    7472:	0e 94 09 49 	call	0x9212	; 0x9212 <__floatunsisf>
    7476:	20 91 a2 02 	lds	r18, 0x02A2
    747a:	30 91 a3 02 	lds	r19, 0x02A3
    747e:	40 91 a4 02 	lds	r20, 0x02A4
    7482:	50 91 a5 02 	lds	r21, 0x02A5
    7486:	0e 94 e0 49 	call	0x93c0	; 0x93c0 <__mulsf3>
    748a:	20 e0       	ldi	r18, 0x00	; 0
    748c:	30 e0       	ldi	r19, 0x00	; 0
    748e:	40 e8       	ldi	r20, 0x80	; 128
    7490:	5b e3       	ldi	r21, 0x3B	; 59
    7492:	0e 94 e0 49 	call	0x93c0	; 0x93c0 <__mulsf3>
    7496:	08 95       	ret

00007498 <V2S>:
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }
    7498:	20 e0       	ldi	r18, 0x00	; 0
    749a:	30 e0       	ldi	r19, 0x00	; 0
    749c:	40 e8       	ldi	r20, 0x80	; 128
    749e:	53 e4       	ldi	r21, 0x43	; 67
    74a0:	0e 94 e0 49 	call	0x93c0	; 0x93c0 <__mulsf3>
    74a4:	20 91 a2 02 	lds	r18, 0x02A2
    74a8:	30 91 a3 02 	lds	r19, 0x02A3
    74ac:	40 91 a4 02 	lds	r20, 0x02A4
    74b0:	50 91 a5 02 	lds	r21, 0x02A5
    74b4:	0e 94 75 48 	call	0x90ea	; 0x90ea <__divsf3>
    74b8:	0e 94 dd 48 	call	0x91ba	; 0x91ba <__fixunssfsi>
    74bc:	dc 01       	movw	r26, r24
    74be:	cb 01       	movw	r24, r22
    74c0:	08 95       	ret

000074c2 <setBits>:

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    74c2:	68 23       	and	r22, r24
    74c4:	84 2f       	mov	r24, r20
    74c6:	86 2b       	or	r24, r22
    74c8:	08 95       	ret

000074ca <prescalerSec2Hex>:



// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
    74ca:	ef 92       	push	r14
    74cc:	ff 92       	push	r15
    74ce:	0f 93       	push	r16
    74d0:	1f 93       	push	r17
    74d2:	7b 01       	movw	r14, r22
    74d4:	8c 01       	movw	r16, r24
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
    74d6:	20 e0       	ldi	r18, 0x00	; 0
    74d8:	38 e6       	ldi	r19, 0x68	; 104
    74da:	47 e1       	ldi	r20, 0x17	; 23
    74dc:	57 e4       	ldi	r21, 0x47	; 71
    74de:	0e 94 97 49 	call	0x932e	; 0x932e <__gesf2>
    74e2:	18 16       	cp	r1, r24
    74e4:	14 f4       	brge	.+4      	; 0x74ea <prescalerSec2Hex+0x20>
    74e6:	8f ef       	ldi	r24, 0xFF	; 255
    74e8:	1d c0       	rjmp	.+58     	; 0x7524 <prescalerSec2Hex+0x5a>
		return( 0xFF );
	else if (t >= 1./152.0)
    74ea:	c8 01       	movw	r24, r16
    74ec:	b7 01       	movw	r22, r14
    74ee:	26 e3       	ldi	r18, 0x36	; 54
    74f0:	34 e9       	ldi	r19, 0x94	; 148
    74f2:	47 ed       	ldi	r20, 0xD7	; 215
    74f4:	5b e3       	ldi	r21, 0x3B	; 59
    74f6:	0e 94 97 49 	call	0x932e	; 0x932e <__gesf2>
    74fa:	87 ff       	sbrs	r24, 7
    74fc:	02 c0       	rjmp	.+4      	; 0x7502 <prescalerSec2Hex+0x38>
    74fe:	80 e0       	ldi	r24, 0x00	; 0
    7500:	11 c0       	rjmp	.+34     	; 0x7524 <prescalerSec2Hex+0x5a>
		return( (uint8_t) (t * 152 - 1) );
    7502:	c8 01       	movw	r24, r16
    7504:	b7 01       	movw	r22, r14
    7506:	20 e0       	ldi	r18, 0x00	; 0
    7508:	30 e0       	ldi	r19, 0x00	; 0
    750a:	48 e1       	ldi	r20, 0x18	; 24
    750c:	53 e4       	ldi	r21, 0x43	; 67
    750e:	0e 94 e0 49 	call	0x93c0	; 0x93c0 <__mulsf3>
    7512:	20 e0       	ldi	r18, 0x00	; 0
    7514:	30 e0       	ldi	r19, 0x00	; 0
    7516:	40 e8       	ldi	r20, 0x80	; 128
    7518:	5f e3       	ldi	r21, 0x3F	; 63
    751a:	0e 94 10 48 	call	0x9020	; 0x9020 <__subsf3>
    751e:	0e 94 dd 48 	call	0x91ba	; 0x91ba <__fixunssfsi>
    7522:	86 2f       	mov	r24, r22
	else
		return( 0x00 );
}
    7524:	1f 91       	pop	r17
    7526:	0f 91       	pop	r16
    7528:	ff 90       	pop	r15
    752a:	ef 90       	pop	r14
    752c:	08 95       	ret

0000752e <pwmFrac2Hex>:



// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
    752e:	ef 92       	push	r14
    7530:	ff 92       	push	r15
    7532:	0f 93       	push	r16
    7534:	1f 93       	push	r17
    7536:	7b 01       	movw	r14, r22
    7538:	8c 01       	movw	r16, r24
	if (fraction >= 1.0)
    753a:	20 e0       	ldi	r18, 0x00	; 0
    753c:	30 e0       	ldi	r19, 0x00	; 0
    753e:	40 e8       	ldi	r20, 0x80	; 128
    7540:	5f e3       	ldi	r21, 0x3F	; 63
    7542:	0e 94 97 49 	call	0x932e	; 0x932e <__gesf2>
    7546:	88 23       	and	r24, r24
    7548:	14 f0       	brlt	.+4      	; 0x754e <pwmFrac2Hex+0x20>
    754a:	8f ef       	ldi	r24, 0xFF	; 255
    754c:	17 c0       	rjmp	.+46     	; 0x757c <pwmFrac2Hex+0x4e>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    754e:	c8 01       	movw	r24, r16
    7550:	b7 01       	movw	r22, r14
    7552:	20 e0       	ldi	r18, 0x00	; 0
    7554:	30 e0       	ldi	r19, 0x00	; 0
    7556:	40 e8       	ldi	r20, 0x80	; 128
    7558:	5b e3       	ldi	r21, 0x3B	; 59
    755a:	0e 94 97 49 	call	0x932e	; 0x932e <__gesf2>
    755e:	87 ff       	sbrs	r24, 7
    7560:	02 c0       	rjmp	.+4      	; 0x7566 <pwmFrac2Hex+0x38>
    7562:	80 e0       	ldi	r24, 0x00	; 0
    7564:	0b c0       	rjmp	.+22     	; 0x757c <pwmFrac2Hex+0x4e>
		return( (uint8_t) (fraction * 256) );
    7566:	c8 01       	movw	r24, r16
    7568:	b7 01       	movw	r22, r14
    756a:	20 e0       	ldi	r18, 0x00	; 0
    756c:	30 e0       	ldi	r19, 0x00	; 0
    756e:	40 e8       	ldi	r20, 0x80	; 128
    7570:	53 e4       	ldi	r21, 0x43	; 67
    7572:	0e 94 e0 49 	call	0x93c0	; 0x93c0 <__mulsf3>
    7576:	0e 94 dd 48 	call	0x91ba	; 0x91ba <__fixunssfsi>
    757a:	86 2f       	mov	r24, r22
	else
		return( 0x00 );
}
    757c:	1f 91       	pop	r17
    757e:	0f 91       	pop	r16
    7580:	ff 90       	pop	r15
    7582:	ef 90       	pop	r14
    7584:	08 95       	ret

00007586 <TUM_LKN_Sensorboard_getCurrentStep>:
	m_currentstep = (m_currentstep + 7) & 0x07;
}



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }
    7586:	80 91 b2 03 	lds	r24, 0x03B2
    758a:	08 95       	ret

0000758c <TUM_LKN_Sensorboard_setControl0>:


// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
    758c:	ef 92       	push	r14
    758e:	ff 92       	push	r15
    7590:	0f 93       	push	r16
    7592:	1f 93       	push	r17
    7594:	79 01       	movw	r14, r18
    7596:	8a 01       	movw	r16, r20
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
    7598:	0e 94 65 3a 	call	0x74ca	; 0x74ca <prescalerSec2Hex>
    759c:	80 93 bd 03 	sts	0x03BD, r24


// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
    75a0:	c8 01       	movw	r24, r16
    75a2:	b7 01       	movw	r22, r14
    75a4:	20 e0       	ldi	r18, 0x00	; 0
    75a6:	30 e0       	ldi	r19, 0x00	; 0
    75a8:	40 e8       	ldi	r20, 0x80	; 128
    75aa:	5f e3       	ldi	r21, 0x3F	; 63
    75ac:	0e 94 97 49 	call	0x932e	; 0x932e <__gesf2>
    75b0:	88 23       	and	r24, r24
    75b2:	14 f0       	brlt	.+4      	; 0x75b8 <TUM_LKN_Sensorboard_setControl0+0x2c>
    75b4:	6f ef       	ldi	r22, 0xFF	; 255
    75b6:	16 c0       	rjmp	.+44     	; 0x75e4 <TUM_LKN_Sensorboard_setControl0+0x58>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    75b8:	c8 01       	movw	r24, r16
    75ba:	b7 01       	movw	r22, r14
    75bc:	20 e0       	ldi	r18, 0x00	; 0
    75be:	30 e0       	ldi	r19, 0x00	; 0
    75c0:	40 e8       	ldi	r20, 0x80	; 128
    75c2:	5b e3       	ldi	r21, 0x3B	; 59
    75c4:	0e 94 97 49 	call	0x932e	; 0x932e <__gesf2>
    75c8:	87 ff       	sbrs	r24, 7
    75ca:	02 c0       	rjmp	.+4      	; 0x75d0 <TUM_LKN_Sensorboard_setControl0+0x44>
    75cc:	60 e0       	ldi	r22, 0x00	; 0
    75ce:	0a c0       	rjmp	.+20     	; 0x75e4 <TUM_LKN_Sensorboard_setControl0+0x58>
		return( (uint8_t) (fraction * 256) );
    75d0:	c8 01       	movw	r24, r16
    75d2:	b7 01       	movw	r22, r14
    75d4:	20 e0       	ldi	r18, 0x00	; 0
    75d6:	30 e0       	ldi	r19, 0x00	; 0
    75d8:	40 e8       	ldi	r20, 0x80	; 128
    75da:	53 e4       	ldi	r21, 0x43	; 67
    75dc:	0e 94 e0 49 	call	0x93c0	; 0x93c0 <__mulsf3>
    75e0:	0e 94 dd 48 	call	0x91ba	; 0x91ba <__fixunssfsi>
// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    75e4:	60 93 a6 02 	sts	0x02A6, r22
}
    75e8:	1f 91       	pop	r17
    75ea:	0f 91       	pop	r16
    75ec:	ff 90       	pop	r15
    75ee:	ef 90       	pop	r14
    75f0:	08 95       	ret

000075f2 <TUM_LKN_Sensorboard_setControl1>:



void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
    75f2:	ef 92       	push	r14
    75f4:	ff 92       	push	r15
    75f6:	0f 93       	push	r16
    75f8:	1f 93       	push	r17
    75fa:	79 01       	movw	r14, r18
    75fc:	8a 01       	movw	r16, r20
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
    75fe:	0e 94 65 3a 	call	0x74ca	; 0x74ca <prescalerSec2Hex>
    7602:	80 93 be 03 	sts	0x03BE, r24


// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
    7606:	c8 01       	movw	r24, r16
    7608:	b7 01       	movw	r22, r14
    760a:	20 e0       	ldi	r18, 0x00	; 0
    760c:	30 e0       	ldi	r19, 0x00	; 0
    760e:	40 e8       	ldi	r20, 0x80	; 128
    7610:	5f e3       	ldi	r21, 0x3F	; 63
    7612:	0e 94 97 49 	call	0x932e	; 0x932e <__gesf2>
    7616:	88 23       	and	r24, r24
    7618:	14 f0       	brlt	.+4      	; 0x761e <TUM_LKN_Sensorboard_setControl1+0x2c>
    761a:	6f ef       	ldi	r22, 0xFF	; 255
    761c:	16 c0       	rjmp	.+44     	; 0x764a <TUM_LKN_Sensorboard_setControl1+0x58>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    761e:	c8 01       	movw	r24, r16
    7620:	b7 01       	movw	r22, r14
    7622:	20 e0       	ldi	r18, 0x00	; 0
    7624:	30 e0       	ldi	r19, 0x00	; 0
    7626:	40 e8       	ldi	r20, 0x80	; 128
    7628:	5b e3       	ldi	r21, 0x3B	; 59
    762a:	0e 94 97 49 	call	0x932e	; 0x932e <__gesf2>
    762e:	87 ff       	sbrs	r24, 7
    7630:	02 c0       	rjmp	.+4      	; 0x7636 <TUM_LKN_Sensorboard_setControl1+0x44>
    7632:	60 e0       	ldi	r22, 0x00	; 0
    7634:	0a c0       	rjmp	.+20     	; 0x764a <TUM_LKN_Sensorboard_setControl1+0x58>
		return( (uint8_t) (fraction * 256) );
    7636:	c8 01       	movw	r24, r16
    7638:	b7 01       	movw	r22, r14
    763a:	20 e0       	ldi	r18, 0x00	; 0
    763c:	30 e0       	ldi	r19, 0x00	; 0
    763e:	40 e8       	ldi	r20, 0x80	; 128
    7640:	53 e4       	ldi	r21, 0x43	; 67
    7642:	0e 94 e0 49 	call	0x93c0	; 0x93c0 <__mulsf3>
    7646:	0e 94 dd 48 	call	0x91ba	; 0x91ba <__fixunssfsi>


void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    764a:	60 93 a7 02 	sts	0x02A7, r22
}
    764e:	1f 91       	pop	r17
    7650:	0f 91       	pop	r16
    7652:	ff 90       	pop	r15
    7654:	ef 90       	pop	r14
    7656:	08 95       	ret

00007658 <TUM_LKN_Sensorboard_setBrightness0>:



void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
    7658:	ef 92       	push	r14
    765a:	ff 92       	push	r15
    765c:	0f 93       	push	r16
    765e:	1f 93       	push	r17
    7660:	7b 01       	movw	r14, r22
    7662:	8c 01       	movw	r16, r24
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
    7664:	10 92 bd 03 	sts	0x03BD, r1


// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
    7668:	20 e0       	ldi	r18, 0x00	; 0
    766a:	30 e0       	ldi	r19, 0x00	; 0
    766c:	40 e8       	ldi	r20, 0x80	; 128
    766e:	5f e3       	ldi	r21, 0x3F	; 63
    7670:	0e 94 97 49 	call	0x932e	; 0x932e <__gesf2>
    7674:	88 23       	and	r24, r24
    7676:	14 f0       	brlt	.+4      	; 0x767c <TUM_LKN_Sensorboard_setBrightness0+0x24>
    7678:	6f ef       	ldi	r22, 0xFF	; 255
    767a:	16 c0       	rjmp	.+44     	; 0x76a8 <TUM_LKN_Sensorboard_setBrightness0+0x50>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    767c:	c8 01       	movw	r24, r16
    767e:	b7 01       	movw	r22, r14
    7680:	20 e0       	ldi	r18, 0x00	; 0
    7682:	30 e0       	ldi	r19, 0x00	; 0
    7684:	40 e8       	ldi	r20, 0x80	; 128
    7686:	5b e3       	ldi	r21, 0x3B	; 59
    7688:	0e 94 97 49 	call	0x932e	; 0x932e <__gesf2>
    768c:	87 ff       	sbrs	r24, 7
    768e:	02 c0       	rjmp	.+4      	; 0x7694 <TUM_LKN_Sensorboard_setBrightness0+0x3c>
    7690:	60 e0       	ldi	r22, 0x00	; 0
    7692:	0a c0       	rjmp	.+20     	; 0x76a8 <TUM_LKN_Sensorboard_setBrightness0+0x50>
		return( (uint8_t) (fraction * 256) );
    7694:	c8 01       	movw	r24, r16
    7696:	b7 01       	movw	r22, r14
    7698:	20 e0       	ldi	r18, 0x00	; 0
    769a:	30 e0       	ldi	r19, 0x00	; 0
    769c:	40 e8       	ldi	r20, 0x80	; 128
    769e:	53 e4       	ldi	r21, 0x43	; 67
    76a0:	0e 94 e0 49 	call	0x93c0	; 0x93c0 <__mulsf3>
    76a4:	0e 94 dd 48 	call	0x91ba	; 0x91ba <__fixunssfsi>


void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    76a8:	60 93 a6 02 	sts	0x02A6, r22
}
    76ac:	1f 91       	pop	r17
    76ae:	0f 91       	pop	r16
    76b0:	ff 90       	pop	r15
    76b2:	ef 90       	pop	r14
    76b4:	08 95       	ret

000076b6 <TUM_LKN_Sensorboard_setBrightness1>:



void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
    76b6:	ef 92       	push	r14
    76b8:	ff 92       	push	r15
    76ba:	0f 93       	push	r16
    76bc:	1f 93       	push	r17
    76be:	7b 01       	movw	r14, r22
    76c0:	8c 01       	movw	r16, r24
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
    76c2:	10 92 be 03 	sts	0x03BE, r1


// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
    76c6:	20 e0       	ldi	r18, 0x00	; 0
    76c8:	30 e0       	ldi	r19, 0x00	; 0
    76ca:	40 e8       	ldi	r20, 0x80	; 128
    76cc:	5f e3       	ldi	r21, 0x3F	; 63
    76ce:	0e 94 97 49 	call	0x932e	; 0x932e <__gesf2>
    76d2:	88 23       	and	r24, r24
    76d4:	14 f0       	brlt	.+4      	; 0x76da <TUM_LKN_Sensorboard_setBrightness1+0x24>
    76d6:	6f ef       	ldi	r22, 0xFF	; 255
    76d8:	16 c0       	rjmp	.+44     	; 0x7706 <TUM_LKN_Sensorboard_setBrightness1+0x50>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    76da:	c8 01       	movw	r24, r16
    76dc:	b7 01       	movw	r22, r14
    76de:	20 e0       	ldi	r18, 0x00	; 0
    76e0:	30 e0       	ldi	r19, 0x00	; 0
    76e2:	40 e8       	ldi	r20, 0x80	; 128
    76e4:	5b e3       	ldi	r21, 0x3B	; 59
    76e6:	0e 94 97 49 	call	0x932e	; 0x932e <__gesf2>
    76ea:	87 ff       	sbrs	r24, 7
    76ec:	02 c0       	rjmp	.+4      	; 0x76f2 <TUM_LKN_Sensorboard_setBrightness1+0x3c>
    76ee:	60 e0       	ldi	r22, 0x00	; 0
    76f0:	0a c0       	rjmp	.+20     	; 0x7706 <TUM_LKN_Sensorboard_setBrightness1+0x50>
		return( (uint8_t) (fraction * 256) );
    76f2:	c8 01       	movw	r24, r16
    76f4:	b7 01       	movw	r22, r14
    76f6:	20 e0       	ldi	r18, 0x00	; 0
    76f8:	30 e0       	ldi	r19, 0x00	; 0
    76fa:	40 e8       	ldi	r20, 0x80	; 128
    76fc:	53 e4       	ldi	r21, 0x43	; 67
    76fe:	0e 94 e0 49 	call	0x93c0	; 0x93c0 <__mulsf3>
    7702:	0e 94 dd 48 	call	0x91ba	; 0x91ba <__fixunssfsi>


void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    7706:	60 93 a7 02 	sts	0x02A7, r22
}
    770a:	1f 91       	pop	r17
    770c:	0f 91       	pop	r16
    770e:	ff 90       	pop	r15
    7710:	ef 90       	pop	r14
    7712:	08 95       	ret

00007714 <TWI_write>:
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }



void TWI_write(unsigned char address, unsigned char length, unsigned char* payload)
{
    7714:	98 2f       	mov	r25, r24
	unsigned char datapointer;

	PORTD |= 0x03;		//enable Portpin pullups
    7716:	82 b3       	in	r24, 0x12	; 18
    7718:	83 60       	ori	r24, 0x03	; 3
    771a:	82 bb       	out	0x12, r24	; 18

	TWSR = 0;                             // set prescaler == 0
    771c:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   // set I2C baud rate
	TWBR = 62;
    7720:	8e e3       	ldi	r24, 0x3E	; 62
    7722:	80 93 70 00 	sts	0x0070, r24
	TWAR = 0;
    7726:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    772a:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    772e:	84 ea       	ldi	r24, 0xA4	; 164
    7730:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));
    7734:	80 91 74 00 	lds	r24, 0x0074
    7738:	87 ff       	sbrs	r24, 7
    773a:	fc cf       	rjmp	.-8      	; 0x7734 <TWI_write+0x20>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    773c:	90 93 73 00 	sts	0x0073, r25
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    7740:	84 e8       	ldi	r24, 0x84	; 132
    7742:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    7746:	80 91 74 00 	lds	r24, 0x0074
    774a:	87 ff       	sbrs	r24, 7
    774c:	fc cf       	rjmp	.-8      	; 0x7746 <TWI_write+0x32>
    774e:	fa 01       	movw	r30, r20
    7750:	90 e0       	ldi	r25, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    7752:	24 e8       	ldi	r18, 0x84	; 132
    7754:	0b c0       	rjmp	.+22     	; 0x776c <TWI_write+0x58>
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
    7756:	80 81       	ld	r24, Z
    7758:	80 93 73 00 	sts	0x0073, r24
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    775c:	20 93 74 00 	sts	0x0074, r18
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    7760:	80 91 74 00 	lds	r24, 0x0074
    7764:	87 ff       	sbrs	r24, 7
    7766:	fc cf       	rjmp	.-8      	; 0x7760 <TWI_write+0x4c>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    7768:	9f 5f       	subi	r25, 0xFF	; 255
    776a:	31 96       	adiw	r30, 0x01	; 1
    776c:	96 17       	cp	r25, r22
    776e:	98 f3       	brcs	.-26     	; 0x7756 <TWI_write+0x42>
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_DATA_ACK) {} //ERROR
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    7770:	84 e9       	ldi	r24, 0x94	; 148
    7772:	80 93 74 00 	sts	0x0074, r24
}
    7776:	08 95       	ret

00007778 <TWI_read>:



void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
    7778:	98 2f       	mov	r25, r24
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c

	PORTD |= 0x03;		//enable Portpin pullups
    777a:	82 b3       	in	r24, 0x12	; 18
    777c:	83 60       	ori	r24, 0x03	; 3
    777e:	82 bb       	out	0x12, r24	; 18

	TWSR = 0;                             				// set prescaler == 0
    7780:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   				// set I2C baud rate
	TWBR = 62;
    7784:	8e e3       	ldi	r24, 0x3E	; 62
    7786:	80 93 70 00 	sts	0x0070, r24
	TWAR = 0;
    778a:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    778e:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    7792:	84 ea       	ldi	r24, 0xA4	; 164
    7794:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));
    7798:	80 91 74 00 	lds	r24, 0x0074
    779c:	87 ff       	sbrs	r24, 7
    779e:	fc cf       	rjmp	.-8      	; 0x7798 <TWI_read+0x20>

void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c
    77a0:	91 60       	ori	r25, 0x01	; 1
	TWCR = 0;

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
	while (!(TWCR & (1<<TWINT)));
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    77a2:	90 93 73 00 	sts	0x0073, r25
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    77a6:	84 e8       	ldi	r24, 0x84	; 132
    77a8:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    77ac:	80 91 74 00 	lds	r24, 0x0074
    77b0:	87 ff       	sbrs	r24, 7
    77b2:	fc cf       	rjmp	.-8      	; 0x77ac <TWI_read+0x34>
    77b4:	fa 01       	movw	r30, r20
    77b6:	40 e0       	ldi	r20, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    77b8:	26 2f       	mov	r18, r22
    77ba:	30 e0       	ldi	r19, 0x00	; 0
    77bc:	21 50       	subi	r18, 0x01	; 1
    77be:	30 40       	sbci	r19, 0x00	; 0
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    77c0:	74 e8       	ldi	r23, 0x84	; 132
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    77c2:	54 ec       	ldi	r21, 0xC4	; 196
    77c4:	12 c0       	rjmp	.+36     	; 0x77ea <TWI_read+0x72>
    77c6:	84 2f       	mov	r24, r20
    77c8:	90 e0       	ldi	r25, 0x00	; 0
    77ca:	82 17       	cp	r24, r18
    77cc:	93 07       	cpc	r25, r19
    77ce:	1c f4       	brge	.+6      	; 0x77d6 <TWI_read+0x5e>
    77d0:	50 93 74 00 	sts	0x0074, r21
    77d4:	02 c0       	rjmp	.+4      	; 0x77da <TWI_read+0x62>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    77d6:	70 93 74 00 	sts	0x0074, r23
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    77da:	80 91 74 00 	lds	r24, 0x0074
    77de:	87 ff       	sbrs	r24, 7
    77e0:	fc cf       	rjmp	.-8      	; 0x77da <TWI_read+0x62>
		payload[datapointer] = TWDR;
    77e2:	80 91 73 00 	lds	r24, 0x0073
    77e6:	81 93       	st	Z+, r24
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    77e8:	4f 5f       	subi	r20, 0xFF	; 255
    77ea:	46 17       	cp	r20, r22
    77ec:	60 f3       	brcs	.-40     	; 0x77c6 <TWI_read+0x4e>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
		payload[datapointer] = TWDR;
		//or should be read here???
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    77ee:	84 e9       	ldi	r24, 0x94	; 148
    77f0:	80 93 74 00 	sts	0x0074, r24
}
    77f4:	08 95       	ret

000077f6 <i2cAction>:



void i2cAction()
{
	if( i2cDataDirection == i2cWrite )
    77f6:	80 91 c4 08 	lds	r24, 0x08C4
    77fa:	88 23       	and	r24, r24
    77fc:	49 f4       	brne	.+18     	; 0x7810 <i2cAction+0x1a>
	{
		TWI_write(i2cDestination, i2cDataLen, i2cData);
    77fe:	80 91 c6 08 	lds	r24, 0x08C6
    7802:	60 91 c3 08 	lds	r22, 0x08C3
    7806:	43 eb       	ldi	r20, 0xB3	; 179
    7808:	53 e0       	ldi	r21, 0x03	; 3
    780a:	0e 94 8a 3b 	call	0x7714	; 0x7714 <TWI_write>
    780e:	08 95       	ret
	}
	else
	{
		TWI_read(i2cDestination, i2cDataLen, i2cData);
    7810:	80 91 c6 08 	lds	r24, 0x08C6
    7814:	60 91 c3 08 	lds	r22, 0x08C3
    7818:	43 eb       	ldi	r20, 0xB3	; 179
    781a:	53 e0       	ldi	r21, 0x03	; 3
    781c:	0e 94 bc 3b 	call	0x7778	; 0x7778 <TWI_read>
    7820:	08 95       	ret

00007822 <setLeds>:

// Apply current values of m_led0... m_led3
void setLeds()
{
	// This is setting both prescalers and both PWMs
	i2cDataLen = 6;
    7822:	86 e0       	ldi	r24, 0x06	; 6
    7824:	80 93 c3 08 	sts	0x08C3, r24
	i2cData[0] = REG_LED_PSC0 | REG_LED_AUTOINCREMENT;
    7828:	81 e1       	ldi	r24, 0x11	; 17
    782a:	80 93 b3 03 	sts	0x03B3, r24
	i2cData[1] = m_prescaler[ 0 ];
    782e:	80 91 bd 03 	lds	r24, 0x03BD
    7832:	80 93 b4 03 	sts	0x03B4, r24
	i2cData[2] = m_pwm[ 0 ];
    7836:	80 91 a6 02 	lds	r24, 0x02A6
    783a:	80 93 b5 03 	sts	0x03B5, r24
	i2cData[3] = m_prescaler[ 1 ];
    783e:	80 91 be 03 	lds	r24, 0x03BE
    7842:	80 93 b6 03 	sts	0x03B6, r24
	i2cData[4] = m_pwm[ 1 ];
    7846:	80 91 a7 02 	lds	r24, 0x02A7
    784a:	80 93 b7 03 	sts	0x03B7, r24
	i2cData[5] = m_ledstate;
    784e:	80 91 bc 03 	lds	r24, 0x03BC
    7852:	80 93 b8 03 	sts	0x03B8, r24
	i2cDataDirection = i2cWrite;
    7856:	10 92 c4 08 	sts	0x08C4, r1
	i2cDestination = PCA9533;
    785a:	86 ec       	ldi	r24, 0xC6	; 198
    785c:	90 e0       	ldi	r25, 0x00	; 0
    785e:	90 93 c7 08 	sts	0x08C7, r25
    7862:	80 93 c6 08 	sts	0x08C6, r24

	i2cAction();
    7866:	0e 94 fb 3b 	call	0x77f6	; 0x77f6 <i2cAction>
}
    786a:	08 95       	ret

0000786c <TUM_LKN_Sensorboard_greenBlink>:
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }
    786c:	68 2f       	mov	r22, r24
    786e:	61 70       	andi	r22, 0x01	; 1
    7870:	62 60       	ori	r22, 0x02	; 2
    7872:	82 e0       	ldi	r24, 0x02	; 2
    7874:	0e 94 07 3a 	call	0x740e	; 0x740e <setLedMode>
    7878:	0e 94 11 3c 	call	0x7822	; 0x7822 <setLeds>
    787c:	08 95       	ret

0000787e <TUM_LKN_Sensorboard_greenToggle>:
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
    787e:	80 91 bc 03 	lds	r24, 0x03BC
    7882:	90 e0       	ldi	r25, 0x00	; 0
    7884:	80 73       	andi	r24, 0x30	; 48
    7886:	90 70       	andi	r25, 0x00	; 0
    7888:	24 e0       	ldi	r18, 0x04	; 4
    788a:	95 95       	asr	r25
    788c:	87 95       	ror	r24
    788e:	2a 95       	dec	r18
    7890:	e1 f7       	brne	.-8      	; 0x788a <TUM_LKN_Sensorboard_greenToggle+0xc>
    7892:	61 e0       	ldi	r22, 0x01	; 1
    7894:	68 27       	eor	r22, r24
    7896:	82 e0       	ldi	r24, 0x02	; 2
    7898:	0e 94 07 3a 	call	0x740e	; 0x740e <setLedMode>
    789c:	0e 94 11 3c 	call	0x7822	; 0x7822 <setLeds>
    78a0:	08 95       	ret

000078a2 <TUM_LKN_Sensorboard_greenOff>:
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
    78a2:	82 e0       	ldi	r24, 0x02	; 2
    78a4:	60 e0       	ldi	r22, 0x00	; 0
    78a6:	0e 94 07 3a 	call	0x740e	; 0x740e <setLedMode>
    78aa:	0e 94 11 3c 	call	0x7822	; 0x7822 <setLeds>
    78ae:	08 95       	ret

000078b0 <TUM_LKN_Sensorboard_greenOn>:
void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
    78b0:	82 e0       	ldi	r24, 0x02	; 2
    78b2:	61 e0       	ldi	r22, 0x01	; 1
    78b4:	0e 94 07 3a 	call	0x740e	; 0x740e <setLedMode>
    78b8:	0e 94 11 3c 	call	0x7822	; 0x7822 <setLeds>
    78bc:	08 95       	ret

000078be <TUM_LKN_Sensorboard_yellowBlink>:
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }
    78be:	68 2f       	mov	r22, r24
    78c0:	61 70       	andi	r22, 0x01	; 1
    78c2:	62 60       	ori	r22, 0x02	; 2
    78c4:	81 e0       	ldi	r24, 0x01	; 1
    78c6:	0e 94 07 3a 	call	0x740e	; 0x740e <setLedMode>
    78ca:	0e 94 11 3c 	call	0x7822	; 0x7822 <setLeds>
    78ce:	08 95       	ret

000078d0 <TUM_LKN_Sensorboard_yellowToggle>:
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
    78d0:	80 91 bc 03 	lds	r24, 0x03BC
    78d4:	90 e0       	ldi	r25, 0x00	; 0
    78d6:	8c 70       	andi	r24, 0x0C	; 12
    78d8:	90 70       	andi	r25, 0x00	; 0
    78da:	95 95       	asr	r25
    78dc:	87 95       	ror	r24
    78de:	95 95       	asr	r25
    78e0:	87 95       	ror	r24
    78e2:	61 e0       	ldi	r22, 0x01	; 1
    78e4:	68 27       	eor	r22, r24
    78e6:	81 e0       	ldi	r24, 0x01	; 1
    78e8:	0e 94 07 3a 	call	0x740e	; 0x740e <setLedMode>
    78ec:	0e 94 11 3c 	call	0x7822	; 0x7822 <setLeds>
    78f0:	08 95       	ret

000078f2 <TUM_LKN_Sensorboard_yellowOff>:
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
    78f2:	81 e0       	ldi	r24, 0x01	; 1
    78f4:	60 e0       	ldi	r22, 0x00	; 0
    78f6:	0e 94 07 3a 	call	0x740e	; 0x740e <setLedMode>
    78fa:	0e 94 11 3c 	call	0x7822	; 0x7822 <setLeds>
    78fe:	08 95       	ret

00007900 <TUM_LKN_Sensorboard_yellowOn>:
void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
    7900:	81 e0       	ldi	r24, 0x01	; 1
    7902:	61 e0       	ldi	r22, 0x01	; 1
    7904:	0e 94 07 3a 	call	0x740e	; 0x740e <setLedMode>
    7908:	0e 94 11 3c 	call	0x7822	; 0x7822 <setLeds>
    790c:	08 95       	ret

0000790e <TUM_LKN_Sensorboard_redBlink>:
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }
    790e:	68 2f       	mov	r22, r24
    7910:	61 70       	andi	r22, 0x01	; 1
    7912:	62 60       	ori	r22, 0x02	; 2
    7914:	80 e0       	ldi	r24, 0x00	; 0
    7916:	0e 94 07 3a 	call	0x740e	; 0x740e <setLedMode>
    791a:	0e 94 11 3c 	call	0x7822	; 0x7822 <setLeds>
    791e:	08 95       	ret

00007920 <TUM_LKN_Sensorboard_redToggle>:
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
    7920:	60 91 bc 03 	lds	r22, 0x03BC
    7924:	63 70       	andi	r22, 0x03	; 3
    7926:	81 e0       	ldi	r24, 0x01	; 1
    7928:	68 27       	eor	r22, r24
    792a:	80 e0       	ldi	r24, 0x00	; 0
    792c:	0e 94 07 3a 	call	0x740e	; 0x740e <setLedMode>
    7930:	0e 94 11 3c 	call	0x7822	; 0x7822 <setLeds>
    7934:	08 95       	ret

00007936 <TUM_LKN_Sensorboard_redOff>:
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
    7936:	80 e0       	ldi	r24, 0x00	; 0
    7938:	60 e0       	ldi	r22, 0x00	; 0
    793a:	0e 94 07 3a 	call	0x740e	; 0x740e <setLedMode>
    793e:	0e 94 11 3c 	call	0x7822	; 0x7822 <setLeds>
    7942:	08 95       	ret

00007944 <TUM_LKN_Sensorboard_redOn>:
void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
    7944:	80 e0       	ldi	r24, 0x00	; 0
    7946:	61 e0       	ldi	r22, 0x01	; 1
    7948:	0e 94 07 3a 	call	0x740e	; 0x740e <setLedMode>
    794c:	0e 94 11 3c 	call	0x7822	; 0x7822 <setLeds>
    7950:	08 95       	ret

00007952 <TUM_LKN_Sensorboard_laserBlink>:


void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }
    7952:	68 2f       	mov	r22, r24
    7954:	61 70       	andi	r22, 0x01	; 1
    7956:	62 60       	ori	r22, 0x02	; 2
    7958:	83 e0       	ldi	r24, 0x03	; 3
    795a:	0e 94 07 3a 	call	0x740e	; 0x740e <setLedMode>
    795e:	0e 94 11 3c 	call	0x7822	; 0x7822 <setLeds>
    7962:	08 95       	ret

00007964 <TUM_LKN_Sensorboard_laserToggle>:



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
    7964:	60 91 bc 03 	lds	r22, 0x03BC
    7968:	62 95       	swap	r22
    796a:	66 95       	lsr	r22
    796c:	66 95       	lsr	r22
    796e:	63 70       	andi	r22, 0x03	; 3
    7970:	81 e0       	ldi	r24, 0x01	; 1
    7972:	68 27       	eor	r22, r24
    7974:	83 e0       	ldi	r24, 0x03	; 3
    7976:	0e 94 07 3a 	call	0x740e	; 0x740e <setLedMode>
    797a:	0e 94 11 3c 	call	0x7822	; 0x7822 <setLeds>
    797e:	08 95       	ret

00007980 <TUM_LKN_Sensorboard_laserOff>:
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
    7980:	83 e0       	ldi	r24, 0x03	; 3
    7982:	60 e0       	ldi	r22, 0x00	; 0
    7984:	0e 94 07 3a 	call	0x740e	; 0x740e <setLedMode>
    7988:	0e 94 11 3c 	call	0x7822	; 0x7822 <setLeds>
    798c:	08 95       	ret

0000798e <TUM_LKN_Sensorboard_laserOn>:
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
    798e:	83 e0       	ldi	r24, 0x03	; 3
    7990:	61 e0       	ldi	r22, 0x01	; 1
    7992:	0e 94 07 3a 	call	0x740e	; 0x740e <setLedMode>
    7996:	0e 94 11 3c 	call	0x7822	; 0x7822 <setLeds>
    799a:	08 95       	ret

0000799c <readADC>:
}



void readADC( uint8_t channel )
{
    799c:	ff 92       	push	r15
    799e:	0f 93       	push	r16
    79a0:	1f 93       	push	r17
	//set the correct channel first
	channel &= 0x03;
    79a2:	83 70       	andi	r24, 0x03	; 3
	m_channel = channel;
    79a4:	80 93 c5 08 	sts	0x08C5, r24
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    79a8:	10 92 c4 08 	sts	0x08C4, r1
	i2cDataLen = 1;
    79ac:	ff 24       	eor	r15, r15
    79ae:	f3 94       	inc	r15
    79b0:	f0 92 c3 08 	sts	0x08C3, r15
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE | channel;
    79b4:	80 64       	ori	r24, 0x40	; 64
    79b6:	80 93 b3 03 	sts	0x03B3, r24
	i2cDestination = PCF8591;
    79ba:	00 e9       	ldi	r16, 0x90	; 144
    79bc:	10 e0       	ldi	r17, 0x00	; 0
    79be:	10 93 c7 08 	sts	0x08C7, r17
    79c2:	00 93 c6 08 	sts	0x08C6, r16

	i2cAction();
    79c6:	0e 94 fb 3b 	call	0x77f6	; 0x77f6 <i2cAction>

	//and now read the analog input
	i2cDataDirection = i2cRead;	// read from the i2c bus
    79ca:	f0 92 c4 08 	sts	0x08C4, r15
	i2cDataLen = 2;
    79ce:	82 e0       	ldi	r24, 0x02	; 2
    79d0:	80 93 c3 08 	sts	0x08C3, r24
	i2cDestination = PCF8591;
    79d4:	10 93 c7 08 	sts	0x08C7, r17
    79d8:	00 93 c6 08 	sts	0x08C6, r16

	i2cAction();
    79dc:	0e 94 fb 3b 	call	0x77f6	; 0x77f6 <i2cAction>
}
    79e0:	1f 91       	pop	r17
    79e2:	0f 91       	pop	r16
    79e4:	ff 90       	pop	r15
    79e6:	08 95       	ret

000079e8 <TUM_LKN_Sensorboard_readChannel>:

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
    79e8:	0e 94 ce 3c 	call	0x799c	; 0x799c <readADC>
    79ec:	08 95       	ret

000079ee <TUM_LKN_Sensorboard_readChannel3>:
unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
    79ee:	83 e0       	ldi	r24, 0x03	; 3
    79f0:	0e 94 ce 3c 	call	0x799c	; 0x799c <readADC>
    79f4:	08 95       	ret

000079f6 <TUM_LKN_Sensorboard_readChannel2>:

unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
    79f6:	82 e0       	ldi	r24, 0x02	; 2
    79f8:	0e 94 ce 3c 	call	0x799c	; 0x799c <readADC>
    79fc:	08 95       	ret

000079fe <TUM_LKN_Sensorboard_readChannel1>:


unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
    79fe:	81 e0       	ldi	r24, 0x01	; 1
    7a00:	0e 94 ce 3c 	call	0x799c	; 0x799c <readADC>
    7a04:	08 95       	ret

00007a06 <TUM_LKN_Sensorboard_readPhotoVoltage>:



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
    7a06:	80 e0       	ldi	r24, 0x00	; 0
    7a08:	0e 94 ce 3c 	call	0x799c	; 0x799c <readADC>
    7a0c:	08 95       	ret

00007a0e <writeDAC>:



void writeDAC( uint8_t value )
{
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    7a0e:	10 92 c4 08 	sts	0x08C4, r1
	i2cDataLen = 2;
    7a12:	92 e0       	ldi	r25, 0x02	; 2
    7a14:	90 93 c3 08 	sts	0x08C3, r25
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE;
    7a18:	90 e4       	ldi	r25, 0x40	; 64
    7a1a:	90 93 b3 03 	sts	0x03B3, r25
	i2cData[ 1 ] = value;
    7a1e:	80 93 b4 03 	sts	0x03B4, r24
	i2cDestination = PCF8591;
    7a22:	80 e9       	ldi	r24, 0x90	; 144
    7a24:	90 e0       	ldi	r25, 0x00	; 0
    7a26:	90 93 c7 08 	sts	0x08C7, r25
    7a2a:	80 93 c6 08 	sts	0x08C6, r24

	i2cAction();
    7a2e:	0e 94 fb 3b 	call	0x77f6	; 0x77f6 <i2cAction>
}
    7a32:	08 95       	ret

00007a34 <TUM_LKN_Sensorboard_writeValue>:
void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
void TUM_LKN_Sensorboard_writeValue( double voltage ) { writeDAC( V2S( voltage ) ); }
    7a34:	0e 94 4c 3a 	call	0x7498	; 0x7498 <V2S>
    7a38:	0e 94 07 3d 	call	0x7a0e	; 0x7a0e <writeDAC>
    7a3c:	08 95       	ret

00007a3e <readIOs>:



void readIOs()
{
	i2cDataDirection = i2cRead;
    7a3e:	81 e0       	ldi	r24, 0x01	; 1
    7a40:	80 93 c4 08 	sts	0x08C4, r24
	i2cDataLen = 1;
    7a44:	80 93 c3 08 	sts	0x08C3, r24
	i2cDestination = PCF8574;
    7a48:	80 e4       	ldi	r24, 0x40	; 64
    7a4a:	90 e0       	ldi	r25, 0x00	; 0
    7a4c:	90 93 c7 08 	sts	0x08C7, r25
    7a50:	80 93 c6 08 	sts	0x08C6, r24

	i2cAction();
    7a54:	0e 94 fb 3b 	call	0x77f6	; 0x77f6 <i2cAction>
}
    7a58:	08 95       	ret

00007a5a <writeIOs>:


//this is ok
void writeIOs( uint8_t data )
{
	i2cData[ 0 ] = m_lastxs = data;
    7a5a:	80 93 bb 03 	sts	0x03BB, r24
    7a5e:	80 93 b3 03 	sts	0x03B3, r24
	i2cDataLen = 1;
    7a62:	81 e0       	ldi	r24, 0x01	; 1
    7a64:	80 93 c3 08 	sts	0x08C3, r24
	i2cDataDirection = i2cWrite;
    7a68:	10 92 c4 08 	sts	0x08C4, r1
	i2cDestination = PCF8574;
    7a6c:	80 e4       	ldi	r24, 0x40	; 64
    7a6e:	90 e0       	ldi	r25, 0x00	; 0
    7a70:	90 93 c7 08 	sts	0x08C7, r25
    7a74:	80 93 c6 08 	sts	0x08C6, r24

	i2cAction();
    7a78:	0e 94 fb 3b 	call	0x77f6	; 0x77f6 <i2cAction>
}
    7a7c:	08 95       	ret

00007a7e <TUM_LKN_Sensorboard_halfStepCW>:



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    7a7e:	80 91 b2 03 	lds	r24, 0x03B2
    7a82:	ea e9       	ldi	r30, 0x9A	; 154
    7a84:	f2 e0       	ldi	r31, 0x02	; 2
    7a86:	e8 0f       	add	r30, r24
    7a88:	f1 1d       	adc	r31, r1
    7a8a:	80 91 bb 03 	lds	r24, 0x03BB
    7a8e:	8f 70       	andi	r24, 0x0F	; 15
    7a90:	90 81       	ld	r25, Z
    7a92:	89 2b       	or	r24, r25
    7a94:	0e 94 2d 3d 	call	0x7a5a	; 0x7a5a <writeIOs>
	m_currentstep = (m_currentstep + 7) & 0x07;
    7a98:	80 91 b2 03 	lds	r24, 0x03B2
    7a9c:	89 5f       	subi	r24, 0xF9	; 249
    7a9e:	87 70       	andi	r24, 0x07	; 7
    7aa0:	80 93 b2 03 	sts	0x03B2, r24
}
    7aa4:	08 95       	ret

00007aa6 <TUM_LKN_Sensorboard_halfStepCCW>:



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    7aa6:	80 91 b2 03 	lds	r24, 0x03B2
    7aaa:	ea e9       	ldi	r30, 0x9A	; 154
    7aac:	f2 e0       	ldi	r31, 0x02	; 2
    7aae:	e8 0f       	add	r30, r24
    7ab0:	f1 1d       	adc	r31, r1
    7ab2:	80 91 bb 03 	lds	r24, 0x03BB
    7ab6:	8f 70       	andi	r24, 0x0F	; 15
    7ab8:	90 81       	ld	r25, Z
    7aba:	89 2b       	or	r24, r25
    7abc:	0e 94 2d 3d 	call	0x7a5a	; 0x7a5a <writeIOs>
	m_currentstep = (m_currentstep + 1) & 0x07;
    7ac0:	80 91 b2 03 	lds	r24, 0x03B2
    7ac4:	8f 5f       	subi	r24, 0xFF	; 255
    7ac6:	87 70       	andi	r24, 0x07	; 7
    7ac8:	80 93 b2 03 	sts	0x03B2, r24
}
    7acc:	08 95       	ret

00007ace <TUM_LKN_Sensorboard_stepCW>:



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    7ace:	80 91 b2 03 	lds	r24, 0x03B2
    7ad2:	ea e9       	ldi	r30, 0x9A	; 154
    7ad4:	f2 e0       	ldi	r31, 0x02	; 2
    7ad6:	e8 0f       	add	r30, r24
    7ad8:	f1 1d       	adc	r31, r1
    7ada:	80 91 bb 03 	lds	r24, 0x03BB
    7ade:	8f 70       	andi	r24, 0x0F	; 15
    7ae0:	90 81       	ld	r25, Z
    7ae2:	89 2b       	or	r24, r25
    7ae4:	0e 94 2d 3d 	call	0x7a5a	; 0x7a5a <writeIOs>
	m_currentstep = (m_currentstep + 6) & 0x06;
    7ae8:	80 91 b2 03 	lds	r24, 0x03B2
    7aec:	8a 5f       	subi	r24, 0xFA	; 250
    7aee:	86 70       	andi	r24, 0x06	; 6
    7af0:	80 93 b2 03 	sts	0x03B2, r24
}
    7af4:	08 95       	ret

00007af6 <TUM_LKN_Sensorboard_stepCCW>:
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    7af6:	80 91 b2 03 	lds	r24, 0x03B2
    7afa:	ea e9       	ldi	r30, 0x9A	; 154
    7afc:	f2 e0       	ldi	r31, 0x02	; 2
    7afe:	e8 0f       	add	r30, r24
    7b00:	f1 1d       	adc	r31, r1
    7b02:	80 91 bb 03 	lds	r24, 0x03BB
    7b06:	8f 70       	andi	r24, 0x0F	; 15
    7b08:	90 81       	ld	r25, Z
    7b0a:	89 2b       	or	r24, r25
    7b0c:	0e 94 2d 3d 	call	0x7a5a	; 0x7a5a <writeIOs>
	m_currentstep = (m_currentstep + 2) & 0x06;
    7b10:	80 91 b2 03 	lds	r24, 0x03B2
    7b14:	8e 5f       	subi	r24, 0xFE	; 254
    7b16:	86 70       	andi	r24, 0x06	; 6
    7b18:	80 93 b2 03 	sts	0x03B2, r24
}
    7b1c:	08 95       	ret

00007b1e <TUM_LKN_Sensorboard_StepperIdle>:
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }


void TUM_LKN_Sensorboard_StepperIdle()
{
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
    7b1e:	80 91 bb 03 	lds	r24, 0x03BB
    7b22:	80 6f       	ori	r24, 0xF0	; 240
    7b24:	0e 94 2d 3d 	call	0x7a5a	; 0x7a5a <writeIOs>
}
    7b28:	08 95       	ret

00007b2a <TUM_LKN_Sensorboard_setBeeper>:
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    7b2a:	90 91 bb 03 	lds	r25, 0x03BB
    7b2e:	88 23       	and	r24, r24
    7b30:	11 f0       	breq	.+4      	; 0x7b36 <TUM_LKN_Sensorboard_setBeeper+0xc>
    7b32:	80 e0       	ldi	r24, 0x00	; 0
    7b34:	01 c0       	rjmp	.+2      	; 0x7b38 <TUM_LKN_Sensorboard_setBeeper+0xe>
    7b36:	88 e0       	ldi	r24, 0x08	; 8
    7b38:	97 7f       	andi	r25, 0xF7	; 247
    7b3a:	89 2b       	or	r24, r25
    7b3c:	0e 94 2d 3d 	call	0x7a5a	; 0x7a5a <writeIOs>
    7b40:	08 95       	ret

00007b42 <TUM_LKN_Sensorboard_writeIO>:

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    7b42:	40 91 bb 03 	lds	r20, 0x03BB
    7b46:	21 e0       	ldi	r18, 0x01	; 1
    7b48:	30 e0       	ldi	r19, 0x00	; 0
    7b4a:	02 c0       	rjmp	.+4      	; 0x7b50 <TUM_LKN_Sensorboard_writeIO+0xe>
    7b4c:	22 0f       	add	r18, r18
    7b4e:	33 1f       	adc	r19, r19
    7b50:	8a 95       	dec	r24
    7b52:	e2 f7       	brpl	.-8      	; 0x7b4c <TUM_LKN_Sensorboard_writeIO+0xa>
    7b54:	66 23       	and	r22, r22
    7b56:	11 f4       	brne	.+4      	; 0x7b5c <TUM_LKN_Sensorboard_writeIO+0x1a>
    7b58:	90 e0       	ldi	r25, 0x00	; 0
    7b5a:	01 c0       	rjmp	.+2      	; 0x7b5e <TUM_LKN_Sensorboard_writeIO+0x1c>
    7b5c:	92 2f       	mov	r25, r18
    7b5e:	82 2f       	mov	r24, r18
    7b60:	80 95       	com	r24
    7b62:	84 23       	and	r24, r20
    7b64:	89 2b       	or	r24, r25
    7b66:	0e 94 2d 3d 	call	0x7a5a	; 0x7a5a <writeIOs>
    7b6a:	08 95       	ret

00007b6c <TUM_LKN_Sensorboard_writeIOs>:


// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
    7b6c:	0e 94 2d 3d 	call	0x7a5a	; 0x7a5a <writeIOs>
    7b70:	08 95       	ret

00007b72 <TUM_LKN_Sensorboard_init>:
}



// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
    7b72:	8f ef       	ldi	r24, 0xFF	; 255
    7b74:	0e 94 2d 3d 	call	0x7a5a	; 0x7a5a <writeIOs>
    7b78:	80 e0       	ldi	r24, 0x00	; 0
    7b7a:	0e 94 07 3d 	call	0x7a0e	; 0x7a0e <writeDAC>
    7b7e:	08 95       	ret

00007b80 <nrk_start_high_ready_task>:

.global nrk_start_high_ready_task 

nrk_start_high_ready_task:

	lds r26,nrk_high_ready_TCB		
    7b80:	a0 91 52 08 	lds	r26, 0x0852
	lds r27,nrk_high_ready_TCB+1
    7b84:	b0 91 53 08 	lds	r27, 0x0853

    	;x points to &OSTCB[x]
    
	ld r28,x+
    7b88:	cd 91       	ld	r28, X+
	out __SP_L__, r28
    7b8a:	cd bf       	out	0x3d, r28	; 61
	ld r29,x+
    7b8c:	dd 91       	ld	r29, X+
	out __SP_H__, r29
    7b8e:	de bf       	out	0x3e, r29	; 62
  
	pop r31	
    7b90:	ff 91       	pop	r31
	pop r30
    7b92:	ef 91       	pop	r30
	pop r29
    7b94:	df 91       	pop	r29
	pop r28
    7b96:	cf 91       	pop	r28
	pop r27
    7b98:	bf 91       	pop	r27
	pop r26
    7b9a:	af 91       	pop	r26
	pop r25
    7b9c:	9f 91       	pop	r25
	pop r24			
    7b9e:	8f 91       	pop	r24
	pop r23
    7ba0:	7f 91       	pop	r23
	pop r22
    7ba2:	6f 91       	pop	r22
	pop r21
    7ba4:	5f 91       	pop	r21
	pop r20	
    7ba6:	4f 91       	pop	r20
	pop r19
    7ba8:	3f 91       	pop	r19
	pop r18	
    7baa:	2f 91       	pop	r18
	pop r17
    7bac:	1f 91       	pop	r17
	pop r16
    7bae:	0f 91       	pop	r16
	pop r15
    7bb0:	ff 90       	pop	r15
	pop r14
    7bb2:	ef 90       	pop	r14
	pop r13
    7bb4:	df 90       	pop	r13
	pop r12
    7bb6:	cf 90       	pop	r12
	pop r11
    7bb8:	bf 90       	pop	r11
	pop r10
    7bba:	af 90       	pop	r10
	pop r9
    7bbc:	9f 90       	pop	r9
	pop r8
    7bbe:	8f 90       	pop	r8
	pop r7
    7bc0:	7f 90       	pop	r7
	pop r6
    7bc2:	6f 90       	pop	r6
	pop r5
    7bc4:	5f 90       	pop	r5
	pop r4
    7bc6:	4f 90       	pop	r4
	pop r3
    7bc8:	3f 90       	pop	r3
	pop r2
    7bca:	2f 90       	pop	r2
	pop r1
    7bcc:	1f 90       	pop	r1
	pop r0
    7bce:	0f 90       	pop	r0
	out __SREG__, r0
    7bd0:	0f be       	out	0x3f, r0	; 63
	pop r0	
    7bd2:	0f 90       	pop	r0
	   
    	reti 
    7bd4:	18 95       	reti

00007bd6 <__udivdi3>:
    7bd6:	ae e5       	ldi	r26, 0x5E	; 94
    7bd8:	b0 e0       	ldi	r27, 0x00	; 0
    7bda:	e1 ef       	ldi	r30, 0xF1	; 241
    7bdc:	fd e3       	ldi	r31, 0x3D	; 61
    7bde:	0c 94 dc 4b 	jmp	0x97b8	; 0x97b8 <__prologue_saves__>
    7be2:	a8 e0       	ldi	r26, 0x08	; 8
    7be4:	4e 01       	movw	r8, r28
    7be6:	08 94       	sec
    7be8:	81 1c       	adc	r8, r1
    7bea:	91 1c       	adc	r9, r1
    7bec:	f4 01       	movw	r30, r8
    7bee:	6a 2e       	mov	r6, r26
    7bf0:	11 92       	st	Z+, r1
    7bf2:	6a 94       	dec	r6
    7bf4:	e9 f7       	brne	.-6      	; 0x7bf0 <__udivdi3+0x1a>
    7bf6:	29 83       	std	Y+1, r18	; 0x01
    7bf8:	3a 83       	std	Y+2, r19	; 0x02
    7bfa:	4b 83       	std	Y+3, r20	; 0x03
    7bfc:	5c 83       	std	Y+4, r21	; 0x04
    7bfe:	6d 83       	std	Y+5, r22	; 0x05
    7c00:	7e 83       	std	Y+6, r23	; 0x06
    7c02:	8f 83       	std	Y+7, r24	; 0x07
    7c04:	98 87       	std	Y+8, r25	; 0x08
    7c06:	ce 01       	movw	r24, r28
    7c08:	09 96       	adiw	r24, 0x09	; 9
    7c0a:	fc 01       	movw	r30, r24
    7c0c:	11 92       	st	Z+, r1
    7c0e:	aa 95       	dec	r26
    7c10:	e9 f7       	brne	.-6      	; 0x7c0c <__udivdi3+0x36>
    7c12:	a9 86       	std	Y+9, r10	; 0x09
    7c14:	ba 86       	std	Y+10, r11	; 0x0a
    7c16:	cb 86       	std	Y+11, r12	; 0x0b
    7c18:	dc 86       	std	Y+12, r13	; 0x0c
    7c1a:	ed 86       	std	Y+13, r14	; 0x0d
    7c1c:	fe 86       	std	Y+14, r15	; 0x0e
    7c1e:	0f 87       	std	Y+15, r16	; 0x0f
    7c20:	18 8b       	std	Y+16, r17	; 0x10
    7c22:	29 84       	ldd	r2, Y+9	; 0x09
    7c24:	3a 84       	ldd	r3, Y+10	; 0x0a
    7c26:	4b 84       	ldd	r4, Y+11	; 0x0b
    7c28:	5c 84       	ldd	r5, Y+12	; 0x0c
    7c2a:	ed 84       	ldd	r14, Y+13	; 0x0d
    7c2c:	fe 84       	ldd	r15, Y+14	; 0x0e
    7c2e:	0f 85       	ldd	r16, Y+15	; 0x0f
    7c30:	18 89       	ldd	r17, Y+16	; 0x10
    7c32:	69 80       	ldd	r6, Y+1	; 0x01
    7c34:	7a 80       	ldd	r7, Y+2	; 0x02
    7c36:	8b 80       	ldd	r8, Y+3	; 0x03
    7c38:	9c 80       	ldd	r9, Y+4	; 0x04
    7c3a:	6d a6       	std	Y+45, r6	; 0x2d
    7c3c:	7e a6       	std	Y+46, r7	; 0x2e
    7c3e:	8f a6       	std	Y+47, r8	; 0x2f
    7c40:	98 aa       	std	Y+48, r9	; 0x30
    7c42:	6d 80       	ldd	r6, Y+5	; 0x05
    7c44:	7e 80       	ldd	r7, Y+6	; 0x06
    7c46:	8f 80       	ldd	r8, Y+7	; 0x07
    7c48:	98 84       	ldd	r9, Y+8	; 0x08
    7c4a:	e1 14       	cp	r14, r1
    7c4c:	f1 04       	cpc	r15, r1
    7c4e:	01 05       	cpc	r16, r1
    7c50:	11 05       	cpc	r17, r1
    7c52:	09 f0       	breq	.+2      	; 0x7c56 <__udivdi3+0x80>
    7c54:	b3 c3       	rjmp	.+1894   	; 0x83bc <__udivdi3+0x7e6>
    7c56:	62 14       	cp	r6, r2
    7c58:	73 04       	cpc	r7, r3
    7c5a:	84 04       	cpc	r8, r4
    7c5c:	95 04       	cpc	r9, r5
    7c5e:	08 f0       	brcs	.+2      	; 0x7c62 <__udivdi3+0x8c>
    7c60:	3d c1       	rjmp	.+634    	; 0x7edc <__udivdi3+0x306>
    7c62:	00 e0       	ldi	r16, 0x00	; 0
    7c64:	20 16       	cp	r2, r16
    7c66:	00 e0       	ldi	r16, 0x00	; 0
    7c68:	30 06       	cpc	r3, r16
    7c6a:	01 e0       	ldi	r16, 0x01	; 1
    7c6c:	40 06       	cpc	r4, r16
    7c6e:	00 e0       	ldi	r16, 0x00	; 0
    7c70:	50 06       	cpc	r5, r16
    7c72:	88 f4       	brcc	.+34     	; 0x7c96 <__udivdi3+0xc0>
    7c74:	1f ef       	ldi	r17, 0xFF	; 255
    7c76:	21 16       	cp	r2, r17
    7c78:	31 04       	cpc	r3, r1
    7c7a:	41 04       	cpc	r4, r1
    7c7c:	51 04       	cpc	r5, r1
    7c7e:	39 f0       	breq	.+14     	; 0x7c8e <__udivdi3+0xb8>
    7c80:	30 f0       	brcs	.+12     	; 0x7c8e <__udivdi3+0xb8>
    7c82:	48 e0       	ldi	r20, 0x08	; 8
    7c84:	e4 2e       	mov	r14, r20
    7c86:	f1 2c       	mov	r15, r1
    7c88:	01 2d       	mov	r16, r1
    7c8a:	11 2d       	mov	r17, r1
    7c8c:	18 c0       	rjmp	.+48     	; 0x7cbe <__udivdi3+0xe8>
    7c8e:	ee 24       	eor	r14, r14
    7c90:	ff 24       	eor	r15, r15
    7c92:	87 01       	movw	r16, r14
    7c94:	14 c0       	rjmp	.+40     	; 0x7cbe <__udivdi3+0xe8>
    7c96:	20 e0       	ldi	r18, 0x00	; 0
    7c98:	22 16       	cp	r2, r18
    7c9a:	20 e0       	ldi	r18, 0x00	; 0
    7c9c:	32 06       	cpc	r3, r18
    7c9e:	20 e0       	ldi	r18, 0x00	; 0
    7ca0:	42 06       	cpc	r4, r18
    7ca2:	21 e0       	ldi	r18, 0x01	; 1
    7ca4:	52 06       	cpc	r5, r18
    7ca6:	30 f0       	brcs	.+12     	; 0x7cb4 <__udivdi3+0xde>
    7ca8:	38 e1       	ldi	r19, 0x18	; 24
    7caa:	e3 2e       	mov	r14, r19
    7cac:	f1 2c       	mov	r15, r1
    7cae:	01 2d       	mov	r16, r1
    7cb0:	11 2d       	mov	r17, r1
    7cb2:	05 c0       	rjmp	.+10     	; 0x7cbe <__udivdi3+0xe8>
    7cb4:	20 e1       	ldi	r18, 0x10	; 16
    7cb6:	e2 2e       	mov	r14, r18
    7cb8:	f1 2c       	mov	r15, r1
    7cba:	01 2d       	mov	r16, r1
    7cbc:	11 2d       	mov	r17, r1
    7cbe:	d2 01       	movw	r26, r4
    7cc0:	c1 01       	movw	r24, r2
    7cc2:	0e 2c       	mov	r0, r14
    7cc4:	04 c0       	rjmp	.+8      	; 0x7cce <__udivdi3+0xf8>
    7cc6:	b6 95       	lsr	r27
    7cc8:	a7 95       	ror	r26
    7cca:	97 95       	ror	r25
    7ccc:	87 95       	ror	r24
    7cce:	0a 94       	dec	r0
    7cd0:	d2 f7       	brpl	.-12     	; 0x7cc6 <__udivdi3+0xf0>
    7cd2:	88 55       	subi	r24, 0x58	; 88
    7cd4:	9d 4f       	sbci	r25, 0xFD	; 253
    7cd6:	dc 01       	movw	r26, r24
    7cd8:	2c 91       	ld	r18, X
    7cda:	80 e2       	ldi	r24, 0x20	; 32
    7cdc:	90 e0       	ldi	r25, 0x00	; 0
    7cde:	a0 e0       	ldi	r26, 0x00	; 0
    7ce0:	b0 e0       	ldi	r27, 0x00	; 0
    7ce2:	8e 19       	sub	r24, r14
    7ce4:	9f 09       	sbc	r25, r15
    7ce6:	a0 0b       	sbc	r26, r16
    7ce8:	b1 0b       	sbc	r27, r17
    7cea:	7c 01       	movw	r14, r24
    7cec:	8d 01       	movw	r16, r26
    7cee:	e2 1a       	sub	r14, r18
    7cf0:	f1 08       	sbc	r15, r1
    7cf2:	01 09       	sbc	r16, r1
    7cf4:	11 09       	sbc	r17, r1
    7cf6:	e1 14       	cp	r14, r1
    7cf8:	f1 04       	cpc	r15, r1
    7cfa:	01 05       	cpc	r16, r1
    7cfc:	11 05       	cpc	r17, r1
    7cfe:	a1 f1       	breq	.+104    	; 0x7d68 <__udivdi3+0x192>
    7d00:	0e 2c       	mov	r0, r14
    7d02:	04 c0       	rjmp	.+8      	; 0x7d0c <__udivdi3+0x136>
    7d04:	22 0c       	add	r2, r2
    7d06:	33 1c       	adc	r3, r3
    7d08:	44 1c       	adc	r4, r4
    7d0a:	55 1c       	adc	r5, r5
    7d0c:	0a 94       	dec	r0
    7d0e:	d2 f7       	brpl	.-12     	; 0x7d04 <__udivdi3+0x12e>
    7d10:	a4 01       	movw	r20, r8
    7d12:	93 01       	movw	r18, r6
    7d14:	0e 2c       	mov	r0, r14
    7d16:	04 c0       	rjmp	.+8      	; 0x7d20 <__udivdi3+0x14a>
    7d18:	22 0f       	add	r18, r18
    7d1a:	33 1f       	adc	r19, r19
    7d1c:	44 1f       	adc	r20, r20
    7d1e:	55 1f       	adc	r21, r21
    7d20:	0a 94       	dec	r0
    7d22:	d2 f7       	brpl	.-12     	; 0x7d18 <__udivdi3+0x142>
    7d24:	80 e2       	ldi	r24, 0x20	; 32
    7d26:	90 e0       	ldi	r25, 0x00	; 0
    7d28:	8e 19       	sub	r24, r14
    7d2a:	9f 09       	sbc	r25, r15
    7d2c:	6d a4       	ldd	r6, Y+45	; 0x2d
    7d2e:	7e a4       	ldd	r7, Y+46	; 0x2e
    7d30:	8f a4       	ldd	r8, Y+47	; 0x2f
    7d32:	98 a8       	ldd	r9, Y+48	; 0x30
    7d34:	04 c0       	rjmp	.+8      	; 0x7d3e <__udivdi3+0x168>
    7d36:	96 94       	lsr	r9
    7d38:	87 94       	ror	r8
    7d3a:	77 94       	ror	r7
    7d3c:	67 94       	ror	r6
    7d3e:	8a 95       	dec	r24
    7d40:	d2 f7       	brpl	.-12     	; 0x7d36 <__udivdi3+0x160>
    7d42:	62 2a       	or	r6, r18
    7d44:	73 2a       	or	r7, r19
    7d46:	84 2a       	or	r8, r20
    7d48:	95 2a       	or	r9, r21
    7d4a:	ad a4       	ldd	r10, Y+45	; 0x2d
    7d4c:	be a4       	ldd	r11, Y+46	; 0x2e
    7d4e:	cf a4       	ldd	r12, Y+47	; 0x2f
    7d50:	d8 a8       	ldd	r13, Y+48	; 0x30
    7d52:	04 c0       	rjmp	.+8      	; 0x7d5c <__udivdi3+0x186>
    7d54:	aa 0c       	add	r10, r10
    7d56:	bb 1c       	adc	r11, r11
    7d58:	cc 1c       	adc	r12, r12
    7d5a:	dd 1c       	adc	r13, r13
    7d5c:	ea 94       	dec	r14
    7d5e:	d2 f7       	brpl	.-12     	; 0x7d54 <__udivdi3+0x17e>
    7d60:	ad a6       	std	Y+45, r10	; 0x2d
    7d62:	be a6       	std	Y+46, r11	; 0x2e
    7d64:	cf a6       	std	Y+47, r12	; 0x2f
    7d66:	d8 aa       	std	Y+48, r13	; 0x30
    7d68:	62 01       	movw	r12, r4
    7d6a:	ee 24       	eor	r14, r14
    7d6c:	ff 24       	eor	r15, r15
    7d6e:	cd aa       	std	Y+53, r12	; 0x35
    7d70:	de aa       	std	Y+54, r13	; 0x36
    7d72:	ef aa       	std	Y+55, r14	; 0x37
    7d74:	f8 ae       	std	Y+56, r15	; 0x38
    7d76:	92 01       	movw	r18, r4
    7d78:	81 01       	movw	r16, r2
    7d7a:	20 70       	andi	r18, 0x00	; 0
    7d7c:	30 70       	andi	r19, 0x00	; 0
    7d7e:	09 af       	std	Y+57, r16	; 0x39
    7d80:	1a af       	std	Y+58, r17	; 0x3a
    7d82:	2b af       	std	Y+59, r18	; 0x3b
    7d84:	3c af       	std	Y+60, r19	; 0x3c
    7d86:	c4 01       	movw	r24, r8
    7d88:	b3 01       	movw	r22, r6
    7d8a:	a7 01       	movw	r20, r14
    7d8c:	96 01       	movw	r18, r12
    7d8e:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    7d92:	7b 01       	movw	r14, r22
    7d94:	8c 01       	movw	r16, r24
    7d96:	c4 01       	movw	r24, r8
    7d98:	b3 01       	movw	r22, r6
    7d9a:	2d a9       	ldd	r18, Y+53	; 0x35
    7d9c:	3e a9       	ldd	r19, Y+54	; 0x36
    7d9e:	4f a9       	ldd	r20, Y+55	; 0x37
    7da0:	58 ad       	ldd	r21, Y+56	; 0x38
    7da2:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    7da6:	c9 01       	movw	r24, r18
    7da8:	da 01       	movw	r26, r20
    7daa:	3c 01       	movw	r6, r24
    7dac:	4d 01       	movw	r8, r26
    7dae:	c4 01       	movw	r24, r8
    7db0:	b3 01       	movw	r22, r6
    7db2:	29 ad       	ldd	r18, Y+57	; 0x39
    7db4:	3a ad       	ldd	r19, Y+58	; 0x3a
    7db6:	4b ad       	ldd	r20, Y+59	; 0x3b
    7db8:	5c ad       	ldd	r21, Y+60	; 0x3c
    7dba:	0e 94 87 4b 	call	0x970e	; 0x970e <__mulsi3>
    7dbe:	9b 01       	movw	r18, r22
    7dc0:	ac 01       	movw	r20, r24
    7dc2:	87 01       	movw	r16, r14
    7dc4:	ff 24       	eor	r15, r15
    7dc6:	ee 24       	eor	r14, r14
    7dc8:	ad a4       	ldd	r10, Y+45	; 0x2d
    7dca:	be a4       	ldd	r11, Y+46	; 0x2e
    7dcc:	cf a4       	ldd	r12, Y+47	; 0x2f
    7dce:	d8 a8       	ldd	r13, Y+48	; 0x30
    7dd0:	c6 01       	movw	r24, r12
    7dd2:	aa 27       	eor	r26, r26
    7dd4:	bb 27       	eor	r27, r27
    7dd6:	57 01       	movw	r10, r14
    7dd8:	68 01       	movw	r12, r16
    7dda:	a8 2a       	or	r10, r24
    7ddc:	b9 2a       	or	r11, r25
    7dde:	ca 2a       	or	r12, r26
    7de0:	db 2a       	or	r13, r27
    7de2:	a2 16       	cp	r10, r18
    7de4:	b3 06       	cpc	r11, r19
    7de6:	c4 06       	cpc	r12, r20
    7de8:	d5 06       	cpc	r13, r21
    7dea:	e0 f4       	brcc	.+56     	; 0x7e24 <__udivdi3+0x24e>
    7dec:	08 94       	sec
    7dee:	61 08       	sbc	r6, r1
    7df0:	71 08       	sbc	r7, r1
    7df2:	81 08       	sbc	r8, r1
    7df4:	91 08       	sbc	r9, r1
    7df6:	a2 0c       	add	r10, r2
    7df8:	b3 1c       	adc	r11, r3
    7dfa:	c4 1c       	adc	r12, r4
    7dfc:	d5 1c       	adc	r13, r5
    7dfe:	a2 14       	cp	r10, r2
    7e00:	b3 04       	cpc	r11, r3
    7e02:	c4 04       	cpc	r12, r4
    7e04:	d5 04       	cpc	r13, r5
    7e06:	70 f0       	brcs	.+28     	; 0x7e24 <__udivdi3+0x24e>
    7e08:	a2 16       	cp	r10, r18
    7e0a:	b3 06       	cpc	r11, r19
    7e0c:	c4 06       	cpc	r12, r20
    7e0e:	d5 06       	cpc	r13, r21
    7e10:	48 f4       	brcc	.+18     	; 0x7e24 <__udivdi3+0x24e>
    7e12:	08 94       	sec
    7e14:	61 08       	sbc	r6, r1
    7e16:	71 08       	sbc	r7, r1
    7e18:	81 08       	sbc	r8, r1
    7e1a:	91 08       	sbc	r9, r1
    7e1c:	a2 0c       	add	r10, r2
    7e1e:	b3 1c       	adc	r11, r3
    7e20:	c4 1c       	adc	r12, r4
    7e22:	d5 1c       	adc	r13, r5
    7e24:	a2 1a       	sub	r10, r18
    7e26:	b3 0a       	sbc	r11, r19
    7e28:	c4 0a       	sbc	r12, r20
    7e2a:	d5 0a       	sbc	r13, r21
    7e2c:	c6 01       	movw	r24, r12
    7e2e:	b5 01       	movw	r22, r10
    7e30:	2d a9       	ldd	r18, Y+53	; 0x35
    7e32:	3e a9       	ldd	r19, Y+54	; 0x36
    7e34:	4f a9       	ldd	r20, Y+55	; 0x37
    7e36:	58 ad       	ldd	r21, Y+56	; 0x38
    7e38:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    7e3c:	7b 01       	movw	r14, r22
    7e3e:	8c 01       	movw	r16, r24
    7e40:	c6 01       	movw	r24, r12
    7e42:	b5 01       	movw	r22, r10
    7e44:	2d a9       	ldd	r18, Y+53	; 0x35
    7e46:	3e a9       	ldd	r19, Y+54	; 0x36
    7e48:	4f a9       	ldd	r20, Y+55	; 0x37
    7e4a:	58 ad       	ldd	r21, Y+56	; 0x38
    7e4c:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    7e50:	c9 01       	movw	r24, r18
    7e52:	da 01       	movw	r26, r20
    7e54:	5c 01       	movw	r10, r24
    7e56:	6d 01       	movw	r12, r26
    7e58:	c6 01       	movw	r24, r12
    7e5a:	b5 01       	movw	r22, r10
    7e5c:	29 ad       	ldd	r18, Y+57	; 0x39
    7e5e:	3a ad       	ldd	r19, Y+58	; 0x3a
    7e60:	4b ad       	ldd	r20, Y+59	; 0x3b
    7e62:	5c ad       	ldd	r21, Y+60	; 0x3c
    7e64:	0e 94 87 4b 	call	0x970e	; 0x970e <__mulsi3>
    7e68:	9b 01       	movw	r18, r22
    7e6a:	ac 01       	movw	r20, r24
    7e6c:	87 01       	movw	r16, r14
    7e6e:	ff 24       	eor	r15, r15
    7e70:	ee 24       	eor	r14, r14
    7e72:	8d a5       	ldd	r24, Y+45	; 0x2d
    7e74:	9e a5       	ldd	r25, Y+46	; 0x2e
    7e76:	af a5       	ldd	r26, Y+47	; 0x2f
    7e78:	b8 a9       	ldd	r27, Y+48	; 0x30
    7e7a:	a0 70       	andi	r26, 0x00	; 0
    7e7c:	b0 70       	andi	r27, 0x00	; 0
    7e7e:	e8 2a       	or	r14, r24
    7e80:	f9 2a       	or	r15, r25
    7e82:	0a 2b       	or	r16, r26
    7e84:	1b 2b       	or	r17, r27
    7e86:	e2 16       	cp	r14, r18
    7e88:	f3 06       	cpc	r15, r19
    7e8a:	04 07       	cpc	r16, r20
    7e8c:	15 07       	cpc	r17, r21
    7e8e:	c0 f4       	brcc	.+48     	; 0x7ec0 <__udivdi3+0x2ea>
    7e90:	08 94       	sec
    7e92:	a1 08       	sbc	r10, r1
    7e94:	b1 08       	sbc	r11, r1
    7e96:	c1 08       	sbc	r12, r1
    7e98:	d1 08       	sbc	r13, r1
    7e9a:	e2 0c       	add	r14, r2
    7e9c:	f3 1c       	adc	r15, r3
    7e9e:	04 1d       	adc	r16, r4
    7ea0:	15 1d       	adc	r17, r5
    7ea2:	e2 14       	cp	r14, r2
    7ea4:	f3 04       	cpc	r15, r3
    7ea6:	04 05       	cpc	r16, r4
    7ea8:	15 05       	cpc	r17, r5
    7eaa:	50 f0       	brcs	.+20     	; 0x7ec0 <__udivdi3+0x2ea>
    7eac:	e2 16       	cp	r14, r18
    7eae:	f3 06       	cpc	r15, r19
    7eb0:	04 07       	cpc	r16, r20
    7eb2:	15 07       	cpc	r17, r21
    7eb4:	28 f4       	brcc	.+10     	; 0x7ec0 <__udivdi3+0x2ea>
    7eb6:	08 94       	sec
    7eb8:	a1 08       	sbc	r10, r1
    7eba:	b1 08       	sbc	r11, r1
    7ebc:	c1 08       	sbc	r12, r1
    7ebe:	d1 08       	sbc	r13, r1
    7ec0:	d3 01       	movw	r26, r6
    7ec2:	99 27       	eor	r25, r25
    7ec4:	88 27       	eor	r24, r24
    7ec6:	86 01       	movw	r16, r12
    7ec8:	75 01       	movw	r14, r10
    7eca:	e8 2a       	or	r14, r24
    7ecc:	f9 2a       	or	r15, r25
    7ece:	0a 2b       	or	r16, r26
    7ed0:	1b 2b       	or	r17, r27
    7ed2:	e9 aa       	std	Y+49, r14	; 0x31
    7ed4:	fa aa       	std	Y+50, r15	; 0x32
    7ed6:	0b ab       	std	Y+51, r16	; 0x33
    7ed8:	1c ab       	std	Y+52, r17	; 0x34
    7eda:	cf c4       	rjmp	.+2462   	; 0x887a <__udivdi3+0xca4>
    7edc:	21 14       	cp	r2, r1
    7ede:	31 04       	cpc	r3, r1
    7ee0:	41 04       	cpc	r4, r1
    7ee2:	51 04       	cpc	r5, r1
    7ee4:	71 f4       	brne	.+28     	; 0x7f02 <__udivdi3+0x32c>
    7ee6:	61 e0       	ldi	r22, 0x01	; 1
    7ee8:	70 e0       	ldi	r23, 0x00	; 0
    7eea:	80 e0       	ldi	r24, 0x00	; 0
    7eec:	90 e0       	ldi	r25, 0x00	; 0
    7eee:	20 e0       	ldi	r18, 0x00	; 0
    7ef0:	30 e0       	ldi	r19, 0x00	; 0
    7ef2:	40 e0       	ldi	r20, 0x00	; 0
    7ef4:	50 e0       	ldi	r21, 0x00	; 0
    7ef6:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    7efa:	c9 01       	movw	r24, r18
    7efc:	da 01       	movw	r26, r20
    7efe:	1c 01       	movw	r2, r24
    7f00:	2d 01       	movw	r4, r26
    7f02:	00 e0       	ldi	r16, 0x00	; 0
    7f04:	20 16       	cp	r2, r16
    7f06:	00 e0       	ldi	r16, 0x00	; 0
    7f08:	30 06       	cpc	r3, r16
    7f0a:	01 e0       	ldi	r16, 0x01	; 1
    7f0c:	40 06       	cpc	r4, r16
    7f0e:	00 e0       	ldi	r16, 0x00	; 0
    7f10:	50 06       	cpc	r5, r16
    7f12:	88 f4       	brcc	.+34     	; 0x7f36 <__udivdi3+0x360>
    7f14:	1f ef       	ldi	r17, 0xFF	; 255
    7f16:	21 16       	cp	r2, r17
    7f18:	31 04       	cpc	r3, r1
    7f1a:	41 04       	cpc	r4, r1
    7f1c:	51 04       	cpc	r5, r1
    7f1e:	31 f0       	breq	.+12     	; 0x7f2c <__udivdi3+0x356>
    7f20:	28 f0       	brcs	.+10     	; 0x7f2c <__udivdi3+0x356>
    7f22:	48 e0       	ldi	r20, 0x08	; 8
    7f24:	50 e0       	ldi	r21, 0x00	; 0
    7f26:	60 e0       	ldi	r22, 0x00	; 0
    7f28:	70 e0       	ldi	r23, 0x00	; 0
    7f2a:	17 c0       	rjmp	.+46     	; 0x7f5a <__udivdi3+0x384>
    7f2c:	40 e0       	ldi	r20, 0x00	; 0
    7f2e:	50 e0       	ldi	r21, 0x00	; 0
    7f30:	60 e0       	ldi	r22, 0x00	; 0
    7f32:	70 e0       	ldi	r23, 0x00	; 0
    7f34:	12 c0       	rjmp	.+36     	; 0x7f5a <__udivdi3+0x384>
    7f36:	20 e0       	ldi	r18, 0x00	; 0
    7f38:	22 16       	cp	r2, r18
    7f3a:	20 e0       	ldi	r18, 0x00	; 0
    7f3c:	32 06       	cpc	r3, r18
    7f3e:	20 e0       	ldi	r18, 0x00	; 0
    7f40:	42 06       	cpc	r4, r18
    7f42:	21 e0       	ldi	r18, 0x01	; 1
    7f44:	52 06       	cpc	r5, r18
    7f46:	28 f0       	brcs	.+10     	; 0x7f52 <__udivdi3+0x37c>
    7f48:	48 e1       	ldi	r20, 0x18	; 24
    7f4a:	50 e0       	ldi	r21, 0x00	; 0
    7f4c:	60 e0       	ldi	r22, 0x00	; 0
    7f4e:	70 e0       	ldi	r23, 0x00	; 0
    7f50:	04 c0       	rjmp	.+8      	; 0x7f5a <__udivdi3+0x384>
    7f52:	40 e1       	ldi	r20, 0x10	; 16
    7f54:	50 e0       	ldi	r21, 0x00	; 0
    7f56:	60 e0       	ldi	r22, 0x00	; 0
    7f58:	70 e0       	ldi	r23, 0x00	; 0
    7f5a:	d2 01       	movw	r26, r4
    7f5c:	c1 01       	movw	r24, r2
    7f5e:	04 2e       	mov	r0, r20
    7f60:	04 c0       	rjmp	.+8      	; 0x7f6a <__udivdi3+0x394>
    7f62:	b6 95       	lsr	r27
    7f64:	a7 95       	ror	r26
    7f66:	97 95       	ror	r25
    7f68:	87 95       	ror	r24
    7f6a:	0a 94       	dec	r0
    7f6c:	d2 f7       	brpl	.-12     	; 0x7f62 <__udivdi3+0x38c>
    7f6e:	88 55       	subi	r24, 0x58	; 88
    7f70:	9d 4f       	sbci	r25, 0xFD	; 253
    7f72:	dc 01       	movw	r26, r24
    7f74:	2c 91       	ld	r18, X
    7f76:	e0 e2       	ldi	r30, 0x20	; 32
    7f78:	ee 2e       	mov	r14, r30
    7f7a:	f1 2c       	mov	r15, r1
    7f7c:	01 2d       	mov	r16, r1
    7f7e:	11 2d       	mov	r17, r1
    7f80:	d8 01       	movw	r26, r16
    7f82:	c7 01       	movw	r24, r14
    7f84:	84 1b       	sub	r24, r20
    7f86:	95 0b       	sbc	r25, r21
    7f88:	a6 0b       	sbc	r26, r22
    7f8a:	b7 0b       	sbc	r27, r23
    7f8c:	82 1b       	sub	r24, r18
    7f8e:	91 09       	sbc	r25, r1
    7f90:	a1 09       	sbc	r26, r1
    7f92:	b1 09       	sbc	r27, r1
    7f94:	00 97       	sbiw	r24, 0x00	; 0
    7f96:	a1 05       	cpc	r26, r1
    7f98:	b1 05       	cpc	r27, r1
    7f9a:	61 f4       	brne	.+24     	; 0x7fb4 <__udivdi3+0x3de>
    7f9c:	64 01       	movw	r12, r8
    7f9e:	53 01       	movw	r10, r6
    7fa0:	a2 18       	sub	r10, r2
    7fa2:	b3 08       	sbc	r11, r3
    7fa4:	c4 08       	sbc	r12, r4
    7fa6:	d5 08       	sbc	r13, r5
    7fa8:	31 e0       	ldi	r19, 0x01	; 1
    7faa:	63 2e       	mov	r6, r19
    7fac:	71 2c       	mov	r7, r1
    7fae:	81 2c       	mov	r8, r1
    7fb0:	91 2c       	mov	r9, r1
    7fb2:	1e c1       	rjmp	.+572    	; 0x81f0 <__udivdi3+0x61a>
    7fb4:	6f 96       	adiw	r28, 0x1f	; 31
    7fb6:	8f af       	std	Y+63, r24	; 0x3f
    7fb8:	6f 97       	sbiw	r28, 0x1f	; 31
    7fba:	08 2e       	mov	r0, r24
    7fbc:	04 c0       	rjmp	.+8      	; 0x7fc6 <__udivdi3+0x3f0>
    7fbe:	22 0c       	add	r2, r2
    7fc0:	33 1c       	adc	r3, r3
    7fc2:	44 1c       	adc	r4, r4
    7fc4:	55 1c       	adc	r5, r5
    7fc6:	0a 94       	dec	r0
    7fc8:	d2 f7       	brpl	.-12     	; 0x7fbe <__udivdi3+0x3e8>
    7fca:	ee 2d       	mov	r30, r14
    7fcc:	e8 1b       	sub	r30, r24
    7fce:	64 01       	movw	r12, r8
    7fd0:	53 01       	movw	r10, r6
    7fd2:	0e 2e       	mov	r0, r30
    7fd4:	04 c0       	rjmp	.+8      	; 0x7fde <__udivdi3+0x408>
    7fd6:	d6 94       	lsr	r13
    7fd8:	c7 94       	ror	r12
    7fda:	b7 94       	ror	r11
    7fdc:	a7 94       	ror	r10
    7fde:	0a 94       	dec	r0
    7fe0:	d2 f7       	brpl	.-12     	; 0x7fd6 <__udivdi3+0x400>
    7fe2:	a4 01       	movw	r20, r8
    7fe4:	93 01       	movw	r18, r6
    7fe6:	6f 96       	adiw	r28, 0x1f	; 31
    7fe8:	0f ac       	ldd	r0, Y+63	; 0x3f
    7fea:	6f 97       	sbiw	r28, 0x1f	; 31
    7fec:	04 c0       	rjmp	.+8      	; 0x7ff6 <__udivdi3+0x420>
    7fee:	22 0f       	add	r18, r18
    7ff0:	33 1f       	adc	r19, r19
    7ff2:	44 1f       	adc	r20, r20
    7ff4:	55 1f       	adc	r21, r21
    7ff6:	0a 94       	dec	r0
    7ff8:	d2 f7       	brpl	.-12     	; 0x7fee <__udivdi3+0x418>
    7ffa:	6d a4       	ldd	r6, Y+45	; 0x2d
    7ffc:	7e a4       	ldd	r7, Y+46	; 0x2e
    7ffe:	8f a4       	ldd	r8, Y+47	; 0x2f
    8000:	98 a8       	ldd	r9, Y+48	; 0x30
    8002:	0e 2e       	mov	r0, r30
    8004:	04 c0       	rjmp	.+8      	; 0x800e <__udivdi3+0x438>
    8006:	96 94       	lsr	r9
    8008:	87 94       	ror	r8
    800a:	77 94       	ror	r7
    800c:	67 94       	ror	r6
    800e:	0a 94       	dec	r0
    8010:	d2 f7       	brpl	.-12     	; 0x8006 <__udivdi3+0x430>
    8012:	84 01       	movw	r16, r8
    8014:	73 01       	movw	r14, r6
    8016:	e2 2a       	or	r14, r18
    8018:	f3 2a       	or	r15, r19
    801a:	04 2b       	or	r16, r20
    801c:	15 2b       	or	r17, r21
    801e:	e9 a6       	std	Y+41, r14	; 0x29
    8020:	fa a6       	std	Y+42, r15	; 0x2a
    8022:	0b a7       	std	Y+43, r16	; 0x2b
    8024:	1c a7       	std	Y+44, r17	; 0x2c
    8026:	32 01       	movw	r6, r4
    8028:	88 24       	eor	r8, r8
    802a:	99 24       	eor	r9, r9
    802c:	92 01       	movw	r18, r4
    802e:	81 01       	movw	r16, r2
    8030:	20 70       	andi	r18, 0x00	; 0
    8032:	30 70       	andi	r19, 0x00	; 0
    8034:	21 96       	adiw	r28, 0x01	; 1
    8036:	0c af       	std	Y+60, r16	; 0x3c
    8038:	1d af       	std	Y+61, r17	; 0x3d
    803a:	2e af       	std	Y+62, r18	; 0x3e
    803c:	3f af       	std	Y+63, r19	; 0x3f
    803e:	21 97       	sbiw	r28, 0x01	; 1
    8040:	c6 01       	movw	r24, r12
    8042:	b5 01       	movw	r22, r10
    8044:	a4 01       	movw	r20, r8
    8046:	93 01       	movw	r18, r6
    8048:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    804c:	7b 01       	movw	r14, r22
    804e:	8c 01       	movw	r16, r24
    8050:	c6 01       	movw	r24, r12
    8052:	b5 01       	movw	r22, r10
    8054:	a4 01       	movw	r20, r8
    8056:	93 01       	movw	r18, r6
    8058:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    805c:	c9 01       	movw	r24, r18
    805e:	da 01       	movw	r26, r20
    8060:	25 96       	adiw	r28, 0x05	; 5
    8062:	8c af       	std	Y+60, r24	; 0x3c
    8064:	9d af       	std	Y+61, r25	; 0x3d
    8066:	ae af       	std	Y+62, r26	; 0x3e
    8068:	bf af       	std	Y+63, r27	; 0x3f
    806a:	25 97       	sbiw	r28, 0x05	; 5
    806c:	bc 01       	movw	r22, r24
    806e:	cd 01       	movw	r24, r26
    8070:	21 96       	adiw	r28, 0x01	; 1
    8072:	2c ad       	ldd	r18, Y+60	; 0x3c
    8074:	3d ad       	ldd	r19, Y+61	; 0x3d
    8076:	4e ad       	ldd	r20, Y+62	; 0x3e
    8078:	5f ad       	ldd	r21, Y+63	; 0x3f
    807a:	21 97       	sbiw	r28, 0x01	; 1
    807c:	0e 94 87 4b 	call	0x970e	; 0x970e <__mulsi3>
    8080:	9b 01       	movw	r18, r22
    8082:	ac 01       	movw	r20, r24
    8084:	87 01       	movw	r16, r14
    8086:	ff 24       	eor	r15, r15
    8088:	ee 24       	eor	r14, r14
    808a:	a9 a4       	ldd	r10, Y+41	; 0x29
    808c:	ba a4       	ldd	r11, Y+42	; 0x2a
    808e:	cb a4       	ldd	r12, Y+43	; 0x2b
    8090:	dc a4       	ldd	r13, Y+44	; 0x2c
    8092:	c6 01       	movw	r24, r12
    8094:	aa 27       	eor	r26, r26
    8096:	bb 27       	eor	r27, r27
    8098:	5c 01       	movw	r10, r24
    809a:	6d 01       	movw	r12, r26
    809c:	ae 28       	or	r10, r14
    809e:	bf 28       	or	r11, r15
    80a0:	c0 2a       	or	r12, r16
    80a2:	d1 2a       	or	r13, r17
    80a4:	a2 16       	cp	r10, r18
    80a6:	b3 06       	cpc	r11, r19
    80a8:	c4 06       	cpc	r12, r20
    80aa:	d5 06       	cpc	r13, r21
    80ac:	60 f5       	brcc	.+88     	; 0x8106 <__udivdi3+0x530>
    80ae:	25 96       	adiw	r28, 0x05	; 5
    80b0:	6c ad       	ldd	r22, Y+60	; 0x3c
    80b2:	7d ad       	ldd	r23, Y+61	; 0x3d
    80b4:	8e ad       	ldd	r24, Y+62	; 0x3e
    80b6:	9f ad       	ldd	r25, Y+63	; 0x3f
    80b8:	25 97       	sbiw	r28, 0x05	; 5
    80ba:	61 50       	subi	r22, 0x01	; 1
    80bc:	70 40       	sbci	r23, 0x00	; 0
    80be:	80 40       	sbci	r24, 0x00	; 0
    80c0:	90 40       	sbci	r25, 0x00	; 0
    80c2:	25 96       	adiw	r28, 0x05	; 5
    80c4:	6c af       	std	Y+60, r22	; 0x3c
    80c6:	7d af       	std	Y+61, r23	; 0x3d
    80c8:	8e af       	std	Y+62, r24	; 0x3e
    80ca:	9f af       	std	Y+63, r25	; 0x3f
    80cc:	25 97       	sbiw	r28, 0x05	; 5
    80ce:	a2 0c       	add	r10, r2
    80d0:	b3 1c       	adc	r11, r3
    80d2:	c4 1c       	adc	r12, r4
    80d4:	d5 1c       	adc	r13, r5
    80d6:	a2 14       	cp	r10, r2
    80d8:	b3 04       	cpc	r11, r3
    80da:	c4 04       	cpc	r12, r4
    80dc:	d5 04       	cpc	r13, r5
    80de:	98 f0       	brcs	.+38     	; 0x8106 <__udivdi3+0x530>
    80e0:	a2 16       	cp	r10, r18
    80e2:	b3 06       	cpc	r11, r19
    80e4:	c4 06       	cpc	r12, r20
    80e6:	d5 06       	cpc	r13, r21
    80e8:	70 f4       	brcc	.+28     	; 0x8106 <__udivdi3+0x530>
    80ea:	61 50       	subi	r22, 0x01	; 1
    80ec:	70 40       	sbci	r23, 0x00	; 0
    80ee:	80 40       	sbci	r24, 0x00	; 0
    80f0:	90 40       	sbci	r25, 0x00	; 0
    80f2:	25 96       	adiw	r28, 0x05	; 5
    80f4:	6c af       	std	Y+60, r22	; 0x3c
    80f6:	7d af       	std	Y+61, r23	; 0x3d
    80f8:	8e af       	std	Y+62, r24	; 0x3e
    80fa:	9f af       	std	Y+63, r25	; 0x3f
    80fc:	25 97       	sbiw	r28, 0x05	; 5
    80fe:	a2 0c       	add	r10, r2
    8100:	b3 1c       	adc	r11, r3
    8102:	c4 1c       	adc	r12, r4
    8104:	d5 1c       	adc	r13, r5
    8106:	a2 1a       	sub	r10, r18
    8108:	b3 0a       	sbc	r11, r19
    810a:	c4 0a       	sbc	r12, r20
    810c:	d5 0a       	sbc	r13, r21
    810e:	c6 01       	movw	r24, r12
    8110:	b5 01       	movw	r22, r10
    8112:	a4 01       	movw	r20, r8
    8114:	93 01       	movw	r18, r6
    8116:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    811a:	7b 01       	movw	r14, r22
    811c:	8c 01       	movw	r16, r24
    811e:	c6 01       	movw	r24, r12
    8120:	b5 01       	movw	r22, r10
    8122:	a4 01       	movw	r20, r8
    8124:	93 01       	movw	r18, r6
    8126:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    812a:	c9 01       	movw	r24, r18
    812c:	da 01       	movw	r26, r20
    812e:	3c 01       	movw	r6, r24
    8130:	4d 01       	movw	r8, r26
    8132:	c4 01       	movw	r24, r8
    8134:	b3 01       	movw	r22, r6
    8136:	21 96       	adiw	r28, 0x01	; 1
    8138:	2c ad       	ldd	r18, Y+60	; 0x3c
    813a:	3d ad       	ldd	r19, Y+61	; 0x3d
    813c:	4e ad       	ldd	r20, Y+62	; 0x3e
    813e:	5f ad       	ldd	r21, Y+63	; 0x3f
    8140:	21 97       	sbiw	r28, 0x01	; 1
    8142:	0e 94 87 4b 	call	0x970e	; 0x970e <__mulsi3>
    8146:	9b 01       	movw	r18, r22
    8148:	ac 01       	movw	r20, r24
    814a:	87 01       	movw	r16, r14
    814c:	ff 24       	eor	r15, r15
    814e:	ee 24       	eor	r14, r14
    8150:	89 a5       	ldd	r24, Y+41	; 0x29
    8152:	9a a5       	ldd	r25, Y+42	; 0x2a
    8154:	ab a5       	ldd	r26, Y+43	; 0x2b
    8156:	bc a5       	ldd	r27, Y+44	; 0x2c
    8158:	a0 70       	andi	r26, 0x00	; 0
    815a:	b0 70       	andi	r27, 0x00	; 0
    815c:	57 01       	movw	r10, r14
    815e:	68 01       	movw	r12, r16
    8160:	a8 2a       	or	r10, r24
    8162:	b9 2a       	or	r11, r25
    8164:	ca 2a       	or	r12, r26
    8166:	db 2a       	or	r13, r27
    8168:	a2 16       	cp	r10, r18
    816a:	b3 06       	cpc	r11, r19
    816c:	c4 06       	cpc	r12, r20
    816e:	d5 06       	cpc	r13, r21
    8170:	e0 f4       	brcc	.+56     	; 0x81aa <__udivdi3+0x5d4>
    8172:	08 94       	sec
    8174:	61 08       	sbc	r6, r1
    8176:	71 08       	sbc	r7, r1
    8178:	81 08       	sbc	r8, r1
    817a:	91 08       	sbc	r9, r1
    817c:	a2 0c       	add	r10, r2
    817e:	b3 1c       	adc	r11, r3
    8180:	c4 1c       	adc	r12, r4
    8182:	d5 1c       	adc	r13, r5
    8184:	a2 14       	cp	r10, r2
    8186:	b3 04       	cpc	r11, r3
    8188:	c4 04       	cpc	r12, r4
    818a:	d5 04       	cpc	r13, r5
    818c:	70 f0       	brcs	.+28     	; 0x81aa <__udivdi3+0x5d4>
    818e:	a2 16       	cp	r10, r18
    8190:	b3 06       	cpc	r11, r19
    8192:	c4 06       	cpc	r12, r20
    8194:	d5 06       	cpc	r13, r21
    8196:	48 f4       	brcc	.+18     	; 0x81aa <__udivdi3+0x5d4>
    8198:	08 94       	sec
    819a:	61 08       	sbc	r6, r1
    819c:	71 08       	sbc	r7, r1
    819e:	81 08       	sbc	r8, r1
    81a0:	91 08       	sbc	r9, r1
    81a2:	a2 0c       	add	r10, r2
    81a4:	b3 1c       	adc	r11, r3
    81a6:	c4 1c       	adc	r12, r4
    81a8:	d5 1c       	adc	r13, r5
    81aa:	8d a5       	ldd	r24, Y+45	; 0x2d
    81ac:	9e a5       	ldd	r25, Y+46	; 0x2e
    81ae:	af a5       	ldd	r26, Y+47	; 0x2f
    81b0:	b8 a9       	ldd	r27, Y+48	; 0x30
    81b2:	6f 96       	adiw	r28, 0x1f	; 31
    81b4:	0f ac       	ldd	r0, Y+63	; 0x3f
    81b6:	6f 97       	sbiw	r28, 0x1f	; 31
    81b8:	04 c0       	rjmp	.+8      	; 0x81c2 <__udivdi3+0x5ec>
    81ba:	88 0f       	add	r24, r24
    81bc:	99 1f       	adc	r25, r25
    81be:	aa 1f       	adc	r26, r26
    81c0:	bb 1f       	adc	r27, r27
    81c2:	0a 94       	dec	r0
    81c4:	d2 f7       	brpl	.-12     	; 0x81ba <__udivdi3+0x5e4>
    81c6:	8d a7       	std	Y+45, r24	; 0x2d
    81c8:	9e a7       	std	Y+46, r25	; 0x2e
    81ca:	af a7       	std	Y+47, r26	; 0x2f
    81cc:	b8 ab       	std	Y+48, r27	; 0x30
    81ce:	a2 1a       	sub	r10, r18
    81d0:	b3 0a       	sbc	r11, r19
    81d2:	c4 0a       	sbc	r12, r20
    81d4:	d5 0a       	sbc	r13, r21
    81d6:	25 96       	adiw	r28, 0x05	; 5
    81d8:	ec ac       	ldd	r14, Y+60	; 0x3c
    81da:	fd ac       	ldd	r15, Y+61	; 0x3d
    81dc:	0e ad       	ldd	r16, Y+62	; 0x3e
    81de:	1f ad       	ldd	r17, Y+63	; 0x3f
    81e0:	25 97       	sbiw	r28, 0x05	; 5
    81e2:	d7 01       	movw	r26, r14
    81e4:	99 27       	eor	r25, r25
    81e6:	88 27       	eor	r24, r24
    81e8:	68 2a       	or	r6, r24
    81ea:	79 2a       	or	r7, r25
    81ec:	8a 2a       	or	r8, r26
    81ee:	9b 2a       	or	r9, r27
    81f0:	82 01       	movw	r16, r4
    81f2:	22 27       	eor	r18, r18
    81f4:	33 27       	eor	r19, r19
    81f6:	29 96       	adiw	r28, 0x09	; 9
    81f8:	0c af       	std	Y+60, r16	; 0x3c
    81fa:	1d af       	std	Y+61, r17	; 0x3d
    81fc:	2e af       	std	Y+62, r18	; 0x3e
    81fe:	3f af       	std	Y+63, r19	; 0x3f
    8200:	29 97       	sbiw	r28, 0x09	; 9
    8202:	a2 01       	movw	r20, r4
    8204:	91 01       	movw	r18, r2
    8206:	40 70       	andi	r20, 0x00	; 0
    8208:	50 70       	andi	r21, 0x00	; 0
    820a:	2d 96       	adiw	r28, 0x0d	; 13
    820c:	2c af       	std	Y+60, r18	; 0x3c
    820e:	3d af       	std	Y+61, r19	; 0x3d
    8210:	4e af       	std	Y+62, r20	; 0x3e
    8212:	5f af       	std	Y+63, r21	; 0x3f
    8214:	2d 97       	sbiw	r28, 0x0d	; 13
    8216:	c6 01       	movw	r24, r12
    8218:	b5 01       	movw	r22, r10
    821a:	29 96       	adiw	r28, 0x09	; 9
    821c:	2c ad       	ldd	r18, Y+60	; 0x3c
    821e:	3d ad       	ldd	r19, Y+61	; 0x3d
    8220:	4e ad       	ldd	r20, Y+62	; 0x3e
    8222:	5f ad       	ldd	r21, Y+63	; 0x3f
    8224:	29 97       	sbiw	r28, 0x09	; 9
    8226:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    822a:	7b 01       	movw	r14, r22
    822c:	8c 01       	movw	r16, r24
    822e:	c6 01       	movw	r24, r12
    8230:	b5 01       	movw	r22, r10
    8232:	29 96       	adiw	r28, 0x09	; 9
    8234:	2c ad       	ldd	r18, Y+60	; 0x3c
    8236:	3d ad       	ldd	r19, Y+61	; 0x3d
    8238:	4e ad       	ldd	r20, Y+62	; 0x3e
    823a:	5f ad       	ldd	r21, Y+63	; 0x3f
    823c:	29 97       	sbiw	r28, 0x09	; 9
    823e:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    8242:	c9 01       	movw	r24, r18
    8244:	da 01       	movw	r26, r20
    8246:	61 96       	adiw	r28, 0x11	; 17
    8248:	8c af       	std	Y+60, r24	; 0x3c
    824a:	9d af       	std	Y+61, r25	; 0x3d
    824c:	ae af       	std	Y+62, r26	; 0x3e
    824e:	bf af       	std	Y+63, r27	; 0x3f
    8250:	61 97       	sbiw	r28, 0x11	; 17
    8252:	bc 01       	movw	r22, r24
    8254:	cd 01       	movw	r24, r26
    8256:	2d 96       	adiw	r28, 0x0d	; 13
    8258:	2c ad       	ldd	r18, Y+60	; 0x3c
    825a:	3d ad       	ldd	r19, Y+61	; 0x3d
    825c:	4e ad       	ldd	r20, Y+62	; 0x3e
    825e:	5f ad       	ldd	r21, Y+63	; 0x3f
    8260:	2d 97       	sbiw	r28, 0x0d	; 13
    8262:	0e 94 87 4b 	call	0x970e	; 0x970e <__mulsi3>
    8266:	9b 01       	movw	r18, r22
    8268:	ac 01       	movw	r20, r24
    826a:	87 01       	movw	r16, r14
    826c:	ff 24       	eor	r15, r15
    826e:	ee 24       	eor	r14, r14
    8270:	ad a4       	ldd	r10, Y+45	; 0x2d
    8272:	be a4       	ldd	r11, Y+46	; 0x2e
    8274:	cf a4       	ldd	r12, Y+47	; 0x2f
    8276:	d8 a8       	ldd	r13, Y+48	; 0x30
    8278:	c6 01       	movw	r24, r12
    827a:	aa 27       	eor	r26, r26
    827c:	bb 27       	eor	r27, r27
    827e:	57 01       	movw	r10, r14
    8280:	68 01       	movw	r12, r16
    8282:	a8 2a       	or	r10, r24
    8284:	b9 2a       	or	r11, r25
    8286:	ca 2a       	or	r12, r26
    8288:	db 2a       	or	r13, r27
    828a:	a2 16       	cp	r10, r18
    828c:	b3 06       	cpc	r11, r19
    828e:	c4 06       	cpc	r12, r20
    8290:	d5 06       	cpc	r13, r21
    8292:	60 f5       	brcc	.+88     	; 0x82ec <__udivdi3+0x716>
    8294:	61 96       	adiw	r28, 0x11	; 17
    8296:	6c ad       	ldd	r22, Y+60	; 0x3c
    8298:	7d ad       	ldd	r23, Y+61	; 0x3d
    829a:	8e ad       	ldd	r24, Y+62	; 0x3e
    829c:	9f ad       	ldd	r25, Y+63	; 0x3f
    829e:	61 97       	sbiw	r28, 0x11	; 17
    82a0:	61 50       	subi	r22, 0x01	; 1
    82a2:	70 40       	sbci	r23, 0x00	; 0
    82a4:	80 40       	sbci	r24, 0x00	; 0
    82a6:	90 40       	sbci	r25, 0x00	; 0
    82a8:	61 96       	adiw	r28, 0x11	; 17
    82aa:	6c af       	std	Y+60, r22	; 0x3c
    82ac:	7d af       	std	Y+61, r23	; 0x3d
    82ae:	8e af       	std	Y+62, r24	; 0x3e
    82b0:	9f af       	std	Y+63, r25	; 0x3f
    82b2:	61 97       	sbiw	r28, 0x11	; 17
    82b4:	a2 0c       	add	r10, r2
    82b6:	b3 1c       	adc	r11, r3
    82b8:	c4 1c       	adc	r12, r4
    82ba:	d5 1c       	adc	r13, r5
    82bc:	a2 14       	cp	r10, r2
    82be:	b3 04       	cpc	r11, r3
    82c0:	c4 04       	cpc	r12, r4
    82c2:	d5 04       	cpc	r13, r5
    82c4:	98 f0       	brcs	.+38     	; 0x82ec <__udivdi3+0x716>
    82c6:	a2 16       	cp	r10, r18
    82c8:	b3 06       	cpc	r11, r19
    82ca:	c4 06       	cpc	r12, r20
    82cc:	d5 06       	cpc	r13, r21
    82ce:	70 f4       	brcc	.+28     	; 0x82ec <__udivdi3+0x716>
    82d0:	61 50       	subi	r22, 0x01	; 1
    82d2:	70 40       	sbci	r23, 0x00	; 0
    82d4:	80 40       	sbci	r24, 0x00	; 0
    82d6:	90 40       	sbci	r25, 0x00	; 0
    82d8:	61 96       	adiw	r28, 0x11	; 17
    82da:	6c af       	std	Y+60, r22	; 0x3c
    82dc:	7d af       	std	Y+61, r23	; 0x3d
    82de:	8e af       	std	Y+62, r24	; 0x3e
    82e0:	9f af       	std	Y+63, r25	; 0x3f
    82e2:	61 97       	sbiw	r28, 0x11	; 17
    82e4:	a2 0c       	add	r10, r2
    82e6:	b3 1c       	adc	r11, r3
    82e8:	c4 1c       	adc	r12, r4
    82ea:	d5 1c       	adc	r13, r5
    82ec:	a2 1a       	sub	r10, r18
    82ee:	b3 0a       	sbc	r11, r19
    82f0:	c4 0a       	sbc	r12, r20
    82f2:	d5 0a       	sbc	r13, r21
    82f4:	c6 01       	movw	r24, r12
    82f6:	b5 01       	movw	r22, r10
    82f8:	29 96       	adiw	r28, 0x09	; 9
    82fa:	2c ad       	ldd	r18, Y+60	; 0x3c
    82fc:	3d ad       	ldd	r19, Y+61	; 0x3d
    82fe:	4e ad       	ldd	r20, Y+62	; 0x3e
    8300:	5f ad       	ldd	r21, Y+63	; 0x3f
    8302:	29 97       	sbiw	r28, 0x09	; 9
    8304:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    8308:	7b 01       	movw	r14, r22
    830a:	8c 01       	movw	r16, r24
    830c:	c6 01       	movw	r24, r12
    830e:	b5 01       	movw	r22, r10
    8310:	29 96       	adiw	r28, 0x09	; 9
    8312:	2c ad       	ldd	r18, Y+60	; 0x3c
    8314:	3d ad       	ldd	r19, Y+61	; 0x3d
    8316:	4e ad       	ldd	r20, Y+62	; 0x3e
    8318:	5f ad       	ldd	r21, Y+63	; 0x3f
    831a:	29 97       	sbiw	r28, 0x09	; 9
    831c:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    8320:	c9 01       	movw	r24, r18
    8322:	da 01       	movw	r26, r20
    8324:	5c 01       	movw	r10, r24
    8326:	6d 01       	movw	r12, r26
    8328:	c6 01       	movw	r24, r12
    832a:	b5 01       	movw	r22, r10
    832c:	2d 96       	adiw	r28, 0x0d	; 13
    832e:	2c ad       	ldd	r18, Y+60	; 0x3c
    8330:	3d ad       	ldd	r19, Y+61	; 0x3d
    8332:	4e ad       	ldd	r20, Y+62	; 0x3e
    8334:	5f ad       	ldd	r21, Y+63	; 0x3f
    8336:	2d 97       	sbiw	r28, 0x0d	; 13
    8338:	0e 94 87 4b 	call	0x970e	; 0x970e <__mulsi3>
    833c:	9b 01       	movw	r18, r22
    833e:	ac 01       	movw	r20, r24
    8340:	87 01       	movw	r16, r14
    8342:	ff 24       	eor	r15, r15
    8344:	ee 24       	eor	r14, r14
    8346:	8d a5       	ldd	r24, Y+45	; 0x2d
    8348:	9e a5       	ldd	r25, Y+46	; 0x2e
    834a:	af a5       	ldd	r26, Y+47	; 0x2f
    834c:	b8 a9       	ldd	r27, Y+48	; 0x30
    834e:	a0 70       	andi	r26, 0x00	; 0
    8350:	b0 70       	andi	r27, 0x00	; 0
    8352:	e8 2a       	or	r14, r24
    8354:	f9 2a       	or	r15, r25
    8356:	0a 2b       	or	r16, r26
    8358:	1b 2b       	or	r17, r27
    835a:	e2 16       	cp	r14, r18
    835c:	f3 06       	cpc	r15, r19
    835e:	04 07       	cpc	r16, r20
    8360:	15 07       	cpc	r17, r21
    8362:	c0 f4       	brcc	.+48     	; 0x8394 <__udivdi3+0x7be>
    8364:	08 94       	sec
    8366:	a1 08       	sbc	r10, r1
    8368:	b1 08       	sbc	r11, r1
    836a:	c1 08       	sbc	r12, r1
    836c:	d1 08       	sbc	r13, r1
    836e:	e2 0c       	add	r14, r2
    8370:	f3 1c       	adc	r15, r3
    8372:	04 1d       	adc	r16, r4
    8374:	15 1d       	adc	r17, r5
    8376:	e2 14       	cp	r14, r2
    8378:	f3 04       	cpc	r15, r3
    837a:	04 05       	cpc	r16, r4
    837c:	15 05       	cpc	r17, r5
    837e:	50 f0       	brcs	.+20     	; 0x8394 <__udivdi3+0x7be>
    8380:	e2 16       	cp	r14, r18
    8382:	f3 06       	cpc	r15, r19
    8384:	04 07       	cpc	r16, r20
    8386:	15 07       	cpc	r17, r21
    8388:	28 f4       	brcc	.+10     	; 0x8394 <__udivdi3+0x7be>
    838a:	08 94       	sec
    838c:	a1 08       	sbc	r10, r1
    838e:	b1 08       	sbc	r11, r1
    8390:	c1 08       	sbc	r12, r1
    8392:	d1 08       	sbc	r13, r1
    8394:	61 96       	adiw	r28, 0x11	; 17
    8396:	ec ac       	ldd	r14, Y+60	; 0x3c
    8398:	fd ac       	ldd	r15, Y+61	; 0x3d
    839a:	0e ad       	ldd	r16, Y+62	; 0x3e
    839c:	1f ad       	ldd	r17, Y+63	; 0x3f
    839e:	61 97       	sbiw	r28, 0x11	; 17
    83a0:	d7 01       	movw	r26, r14
    83a2:	99 27       	eor	r25, r25
    83a4:	88 27       	eor	r24, r24
    83a6:	96 01       	movw	r18, r12
    83a8:	85 01       	movw	r16, r10
    83aa:	08 2b       	or	r16, r24
    83ac:	19 2b       	or	r17, r25
    83ae:	2a 2b       	or	r18, r26
    83b0:	3b 2b       	or	r19, r27
    83b2:	09 ab       	std	Y+49, r16	; 0x31
    83b4:	1a ab       	std	Y+50, r17	; 0x32
    83b6:	2b ab       	std	Y+51, r18	; 0x33
    83b8:	3c ab       	std	Y+52, r19	; 0x34
    83ba:	62 c2       	rjmp	.+1220   	; 0x8880 <__udivdi3+0xcaa>
    83bc:	6e 14       	cp	r6, r14
    83be:	7f 04       	cpc	r7, r15
    83c0:	80 06       	cpc	r8, r16
    83c2:	91 06       	cpc	r9, r17
    83c4:	08 f4       	brcc	.+2      	; 0x83c8 <__udivdi3+0x7f2>
    83c6:	51 c2       	rjmp	.+1186   	; 0x886a <__udivdi3+0xc94>
    83c8:	20 e0       	ldi	r18, 0x00	; 0
    83ca:	e2 16       	cp	r14, r18
    83cc:	20 e0       	ldi	r18, 0x00	; 0
    83ce:	f2 06       	cpc	r15, r18
    83d0:	21 e0       	ldi	r18, 0x01	; 1
    83d2:	02 07       	cpc	r16, r18
    83d4:	20 e0       	ldi	r18, 0x00	; 0
    83d6:	12 07       	cpc	r17, r18
    83d8:	88 f4       	brcc	.+34     	; 0x83fc <__udivdi3+0x826>
    83da:	3f ef       	ldi	r19, 0xFF	; 255
    83dc:	e3 16       	cp	r14, r19
    83de:	f1 04       	cpc	r15, r1
    83e0:	01 05       	cpc	r16, r1
    83e2:	11 05       	cpc	r17, r1
    83e4:	31 f0       	breq	.+12     	; 0x83f2 <__udivdi3+0x81c>
    83e6:	28 f0       	brcs	.+10     	; 0x83f2 <__udivdi3+0x81c>
    83e8:	48 e0       	ldi	r20, 0x08	; 8
    83ea:	50 e0       	ldi	r21, 0x00	; 0
    83ec:	60 e0       	ldi	r22, 0x00	; 0
    83ee:	70 e0       	ldi	r23, 0x00	; 0
    83f0:	17 c0       	rjmp	.+46     	; 0x8420 <__udivdi3+0x84a>
    83f2:	40 e0       	ldi	r20, 0x00	; 0
    83f4:	50 e0       	ldi	r21, 0x00	; 0
    83f6:	60 e0       	ldi	r22, 0x00	; 0
    83f8:	70 e0       	ldi	r23, 0x00	; 0
    83fa:	12 c0       	rjmp	.+36     	; 0x8420 <__udivdi3+0x84a>
    83fc:	40 e0       	ldi	r20, 0x00	; 0
    83fe:	e4 16       	cp	r14, r20
    8400:	40 e0       	ldi	r20, 0x00	; 0
    8402:	f4 06       	cpc	r15, r20
    8404:	40 e0       	ldi	r20, 0x00	; 0
    8406:	04 07       	cpc	r16, r20
    8408:	41 e0       	ldi	r20, 0x01	; 1
    840a:	14 07       	cpc	r17, r20
    840c:	28 f0       	brcs	.+10     	; 0x8418 <__udivdi3+0x842>
    840e:	48 e1       	ldi	r20, 0x18	; 24
    8410:	50 e0       	ldi	r21, 0x00	; 0
    8412:	60 e0       	ldi	r22, 0x00	; 0
    8414:	70 e0       	ldi	r23, 0x00	; 0
    8416:	04 c0       	rjmp	.+8      	; 0x8420 <__udivdi3+0x84a>
    8418:	40 e1       	ldi	r20, 0x10	; 16
    841a:	50 e0       	ldi	r21, 0x00	; 0
    841c:	60 e0       	ldi	r22, 0x00	; 0
    841e:	70 e0       	ldi	r23, 0x00	; 0
    8420:	d8 01       	movw	r26, r16
    8422:	c7 01       	movw	r24, r14
    8424:	04 2e       	mov	r0, r20
    8426:	04 c0       	rjmp	.+8      	; 0x8430 <__udivdi3+0x85a>
    8428:	b6 95       	lsr	r27
    842a:	a7 95       	ror	r26
    842c:	97 95       	ror	r25
    842e:	87 95       	ror	r24
    8430:	0a 94       	dec	r0
    8432:	d2 f7       	brpl	.-12     	; 0x8428 <__udivdi3+0x852>
    8434:	88 55       	subi	r24, 0x58	; 88
    8436:	9d 4f       	sbci	r25, 0xFD	; 253
    8438:	dc 01       	movw	r26, r24
    843a:	2c 91       	ld	r18, X
    843c:	30 e2       	ldi	r19, 0x20	; 32
    843e:	a3 2e       	mov	r10, r19
    8440:	b1 2c       	mov	r11, r1
    8442:	c1 2c       	mov	r12, r1
    8444:	d1 2c       	mov	r13, r1
    8446:	d6 01       	movw	r26, r12
    8448:	c5 01       	movw	r24, r10
    844a:	84 1b       	sub	r24, r20
    844c:	95 0b       	sbc	r25, r21
    844e:	a6 0b       	sbc	r26, r22
    8450:	b7 0b       	sbc	r27, r23
    8452:	82 1b       	sub	r24, r18
    8454:	91 09       	sbc	r25, r1
    8456:	a1 09       	sbc	r26, r1
    8458:	b1 09       	sbc	r27, r1
    845a:	00 97       	sbiw	r24, 0x00	; 0
    845c:	a1 05       	cpc	r26, r1
    845e:	b1 05       	cpc	r27, r1
    8460:	89 f4       	brne	.+34     	; 0x8484 <__udivdi3+0x8ae>
    8462:	e6 14       	cp	r14, r6
    8464:	f7 04       	cpc	r15, r7
    8466:	08 05       	cpc	r16, r8
    8468:	19 05       	cpc	r17, r9
    846a:	08 f4       	brcc	.+2      	; 0x846e <__udivdi3+0x898>
    846c:	f2 c1       	rjmp	.+996    	; 0x8852 <__udivdi3+0xc7c>
    846e:	6d a4       	ldd	r6, Y+45	; 0x2d
    8470:	7e a4       	ldd	r7, Y+46	; 0x2e
    8472:	8f a4       	ldd	r8, Y+47	; 0x2f
    8474:	98 a8       	ldd	r9, Y+48	; 0x30
    8476:	62 14       	cp	r6, r2
    8478:	73 04       	cpc	r7, r3
    847a:	84 04       	cpc	r8, r4
    847c:	95 04       	cpc	r9, r5
    847e:	08 f0       	brcs	.+2      	; 0x8482 <__udivdi3+0x8ac>
    8480:	e8 c1       	rjmp	.+976    	; 0x8852 <__udivdi3+0xc7c>
    8482:	f3 c1       	rjmp	.+998    	; 0x886a <__udivdi3+0xc94>
    8484:	6e 96       	adiw	r28, 0x1e	; 30
    8486:	8f af       	std	Y+63, r24	; 0x3f
    8488:	6e 97       	sbiw	r28, 0x1e	; 30
    848a:	08 2e       	mov	r0, r24
    848c:	04 c0       	rjmp	.+8      	; 0x8496 <__udivdi3+0x8c0>
    848e:	ee 0c       	add	r14, r14
    8490:	ff 1c       	adc	r15, r15
    8492:	00 1f       	adc	r16, r16
    8494:	11 1f       	adc	r17, r17
    8496:	0a 94       	dec	r0
    8498:	d2 f7       	brpl	.-12     	; 0x848e <__udivdi3+0x8b8>
    849a:	6a 2d       	mov	r22, r10
    849c:	68 1b       	sub	r22, r24
    849e:	d2 01       	movw	r26, r4
    84a0:	c1 01       	movw	r24, r2
    84a2:	06 2e       	mov	r0, r22
    84a4:	04 c0       	rjmp	.+8      	; 0x84ae <__udivdi3+0x8d8>
    84a6:	b6 95       	lsr	r27
    84a8:	a7 95       	ror	r26
    84aa:	97 95       	ror	r25
    84ac:	87 95       	ror	r24
    84ae:	0a 94       	dec	r0
    84b0:	d2 f7       	brpl	.-12     	; 0x84a6 <__udivdi3+0x8d0>
    84b2:	5c 01       	movw	r10, r24
    84b4:	6d 01       	movw	r12, r26
    84b6:	ae 28       	or	r10, r14
    84b8:	bf 28       	or	r11, r15
    84ba:	c0 2a       	or	r12, r16
    84bc:	d1 2a       	or	r13, r17
    84be:	ad a2       	std	Y+37, r10	; 0x25
    84c0:	be a2       	std	Y+38, r11	; 0x26
    84c2:	cf a2       	std	Y+39, r12	; 0x27
    84c4:	d8 a6       	std	Y+40, r13	; 0x28
    84c6:	72 01       	movw	r14, r4
    84c8:	61 01       	movw	r12, r2
    84ca:	6e 96       	adiw	r28, 0x1e	; 30
    84cc:	0f ac       	ldd	r0, Y+63	; 0x3f
    84ce:	6e 97       	sbiw	r28, 0x1e	; 30
    84d0:	04 c0       	rjmp	.+8      	; 0x84da <__udivdi3+0x904>
    84d2:	cc 0c       	add	r12, r12
    84d4:	dd 1c       	adc	r13, r13
    84d6:	ee 1c       	adc	r14, r14
    84d8:	ff 1c       	adc	r15, r15
    84da:	0a 94       	dec	r0
    84dc:	d2 f7       	brpl	.-12     	; 0x84d2 <__udivdi3+0x8fc>
    84de:	c9 a2       	std	Y+33, r12	; 0x21
    84e0:	da a2       	std	Y+34, r13	; 0x22
    84e2:	eb a2       	std	Y+35, r14	; 0x23
    84e4:	fc a2       	std	Y+36, r15	; 0x24
    84e6:	64 01       	movw	r12, r8
    84e8:	53 01       	movw	r10, r6
    84ea:	06 2e       	mov	r0, r22
    84ec:	04 c0       	rjmp	.+8      	; 0x84f6 <__udivdi3+0x920>
    84ee:	d6 94       	lsr	r13
    84f0:	c7 94       	ror	r12
    84f2:	b7 94       	ror	r11
    84f4:	a7 94       	ror	r10
    84f6:	0a 94       	dec	r0
    84f8:	d2 f7       	brpl	.-12     	; 0x84ee <__udivdi3+0x918>
    84fa:	d4 01       	movw	r26, r8
    84fc:	c3 01       	movw	r24, r6
    84fe:	6e 96       	adiw	r28, 0x1e	; 30
    8500:	0f ac       	ldd	r0, Y+63	; 0x3f
    8502:	6e 97       	sbiw	r28, 0x1e	; 30
    8504:	04 c0       	rjmp	.+8      	; 0x850e <__udivdi3+0x938>
    8506:	88 0f       	add	r24, r24
    8508:	99 1f       	adc	r25, r25
    850a:	aa 1f       	adc	r26, r26
    850c:	bb 1f       	adc	r27, r27
    850e:	0a 94       	dec	r0
    8510:	d2 f7       	brpl	.-12     	; 0x8506 <__udivdi3+0x930>
    8512:	ed a4       	ldd	r14, Y+45	; 0x2d
    8514:	fe a4       	ldd	r15, Y+46	; 0x2e
    8516:	0f a5       	ldd	r16, Y+47	; 0x2f
    8518:	18 a9       	ldd	r17, Y+48	; 0x30
    851a:	04 c0       	rjmp	.+8      	; 0x8524 <__udivdi3+0x94e>
    851c:	16 95       	lsr	r17
    851e:	07 95       	ror	r16
    8520:	f7 94       	ror	r15
    8522:	e7 94       	ror	r14
    8524:	6a 95       	dec	r22
    8526:	d2 f7       	brpl	.-12     	; 0x851c <__udivdi3+0x946>
    8528:	37 01       	movw	r6, r14
    852a:	48 01       	movw	r8, r16
    852c:	68 2a       	or	r6, r24
    852e:	79 2a       	or	r7, r25
    8530:	8a 2a       	or	r8, r26
    8532:	9b 2a       	or	r9, r27
    8534:	6d 8e       	std	Y+29, r6	; 0x1d
    8536:	7e 8e       	std	Y+30, r7	; 0x1e
    8538:	8f 8e       	std	Y+31, r8	; 0x1f
    853a:	98 a2       	std	Y+32, r9	; 0x20
    853c:	ed a0       	ldd	r14, Y+37	; 0x25
    853e:	fe a0       	ldd	r15, Y+38	; 0x26
    8540:	0f a1       	ldd	r16, Y+39	; 0x27
    8542:	18 a5       	ldd	r17, Y+40	; 0x28
    8544:	38 01       	movw	r6, r16
    8546:	88 24       	eor	r8, r8
    8548:	99 24       	eor	r9, r9
    854a:	98 01       	movw	r18, r16
    854c:	87 01       	movw	r16, r14
    854e:	20 70       	andi	r18, 0x00	; 0
    8550:	30 70       	andi	r19, 0x00	; 0
    8552:	65 96       	adiw	r28, 0x15	; 21
    8554:	0c af       	std	Y+60, r16	; 0x3c
    8556:	1d af       	std	Y+61, r17	; 0x3d
    8558:	2e af       	std	Y+62, r18	; 0x3e
    855a:	3f af       	std	Y+63, r19	; 0x3f
    855c:	65 97       	sbiw	r28, 0x15	; 21
    855e:	c6 01       	movw	r24, r12
    8560:	b5 01       	movw	r22, r10
    8562:	a4 01       	movw	r20, r8
    8564:	93 01       	movw	r18, r6
    8566:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    856a:	7b 01       	movw	r14, r22
    856c:	8c 01       	movw	r16, r24
    856e:	c6 01       	movw	r24, r12
    8570:	b5 01       	movw	r22, r10
    8572:	a4 01       	movw	r20, r8
    8574:	93 01       	movw	r18, r6
    8576:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    857a:	c9 01       	movw	r24, r18
    857c:	da 01       	movw	r26, r20
    857e:	1c 01       	movw	r2, r24
    8580:	2d 01       	movw	r4, r26
    8582:	c2 01       	movw	r24, r4
    8584:	b1 01       	movw	r22, r2
    8586:	65 96       	adiw	r28, 0x15	; 21
    8588:	2c ad       	ldd	r18, Y+60	; 0x3c
    858a:	3d ad       	ldd	r19, Y+61	; 0x3d
    858c:	4e ad       	ldd	r20, Y+62	; 0x3e
    858e:	5f ad       	ldd	r21, Y+63	; 0x3f
    8590:	65 97       	sbiw	r28, 0x15	; 21
    8592:	0e 94 87 4b 	call	0x970e	; 0x970e <__mulsi3>
    8596:	9b 01       	movw	r18, r22
    8598:	ac 01       	movw	r20, r24
    859a:	87 01       	movw	r16, r14
    859c:	ff 24       	eor	r15, r15
    859e:	ee 24       	eor	r14, r14
    85a0:	ad 8c       	ldd	r10, Y+29	; 0x1d
    85a2:	be 8c       	ldd	r11, Y+30	; 0x1e
    85a4:	cf 8c       	ldd	r12, Y+31	; 0x1f
    85a6:	d8 a0       	ldd	r13, Y+32	; 0x20
    85a8:	c6 01       	movw	r24, r12
    85aa:	aa 27       	eor	r26, r26
    85ac:	bb 27       	eor	r27, r27
    85ae:	57 01       	movw	r10, r14
    85b0:	68 01       	movw	r12, r16
    85b2:	a8 2a       	or	r10, r24
    85b4:	b9 2a       	or	r11, r25
    85b6:	ca 2a       	or	r12, r26
    85b8:	db 2a       	or	r13, r27
    85ba:	a2 16       	cp	r10, r18
    85bc:	b3 06       	cpc	r11, r19
    85be:	c4 06       	cpc	r12, r20
    85c0:	d5 06       	cpc	r13, r21
    85c2:	00 f5       	brcc	.+64     	; 0x8604 <__udivdi3+0xa2e>
    85c4:	08 94       	sec
    85c6:	21 08       	sbc	r2, r1
    85c8:	31 08       	sbc	r3, r1
    85ca:	41 08       	sbc	r4, r1
    85cc:	51 08       	sbc	r5, r1
    85ce:	ed a0       	ldd	r14, Y+37	; 0x25
    85d0:	fe a0       	ldd	r15, Y+38	; 0x26
    85d2:	0f a1       	ldd	r16, Y+39	; 0x27
    85d4:	18 a5       	ldd	r17, Y+40	; 0x28
    85d6:	ae 0c       	add	r10, r14
    85d8:	bf 1c       	adc	r11, r15
    85da:	c0 1e       	adc	r12, r16
    85dc:	d1 1e       	adc	r13, r17
    85de:	ae 14       	cp	r10, r14
    85e0:	bf 04       	cpc	r11, r15
    85e2:	c0 06       	cpc	r12, r16
    85e4:	d1 06       	cpc	r13, r17
    85e6:	70 f0       	brcs	.+28     	; 0x8604 <__udivdi3+0xa2e>
    85e8:	a2 16       	cp	r10, r18
    85ea:	b3 06       	cpc	r11, r19
    85ec:	c4 06       	cpc	r12, r20
    85ee:	d5 06       	cpc	r13, r21
    85f0:	48 f4       	brcc	.+18     	; 0x8604 <__udivdi3+0xa2e>
    85f2:	08 94       	sec
    85f4:	21 08       	sbc	r2, r1
    85f6:	31 08       	sbc	r3, r1
    85f8:	41 08       	sbc	r4, r1
    85fa:	51 08       	sbc	r5, r1
    85fc:	ae 0c       	add	r10, r14
    85fe:	bf 1c       	adc	r11, r15
    8600:	c0 1e       	adc	r12, r16
    8602:	d1 1e       	adc	r13, r17
    8604:	a2 1a       	sub	r10, r18
    8606:	b3 0a       	sbc	r11, r19
    8608:	c4 0a       	sbc	r12, r20
    860a:	d5 0a       	sbc	r13, r21
    860c:	c6 01       	movw	r24, r12
    860e:	b5 01       	movw	r22, r10
    8610:	a4 01       	movw	r20, r8
    8612:	93 01       	movw	r18, r6
    8614:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    8618:	7b 01       	movw	r14, r22
    861a:	8c 01       	movw	r16, r24
    861c:	c6 01       	movw	r24, r12
    861e:	b5 01       	movw	r22, r10
    8620:	a4 01       	movw	r20, r8
    8622:	93 01       	movw	r18, r6
    8624:	0e 94 ba 4b 	call	0x9774	; 0x9774 <__udivmodsi4>
    8628:	c9 01       	movw	r24, r18
    862a:	da 01       	movw	r26, r20
    862c:	3c 01       	movw	r6, r24
    862e:	4d 01       	movw	r8, r26
    8630:	c4 01       	movw	r24, r8
    8632:	b3 01       	movw	r22, r6
    8634:	65 96       	adiw	r28, 0x15	; 21
    8636:	2c ad       	ldd	r18, Y+60	; 0x3c
    8638:	3d ad       	ldd	r19, Y+61	; 0x3d
    863a:	4e ad       	ldd	r20, Y+62	; 0x3e
    863c:	5f ad       	ldd	r21, Y+63	; 0x3f
    863e:	65 97       	sbiw	r28, 0x15	; 21
    8640:	0e 94 87 4b 	call	0x970e	; 0x970e <__mulsi3>
    8644:	9b 01       	movw	r18, r22
    8646:	ac 01       	movw	r20, r24
    8648:	87 01       	movw	r16, r14
    864a:	ff 24       	eor	r15, r15
    864c:	ee 24       	eor	r14, r14
    864e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    8650:	9e 8d       	ldd	r25, Y+30	; 0x1e
    8652:	af 8d       	ldd	r26, Y+31	; 0x1f
    8654:	b8 a1       	ldd	r27, Y+32	; 0x20
    8656:	a0 70       	andi	r26, 0x00	; 0
    8658:	b0 70       	andi	r27, 0x00	; 0
    865a:	57 01       	movw	r10, r14
    865c:	68 01       	movw	r12, r16
    865e:	a8 2a       	or	r10, r24
    8660:	b9 2a       	or	r11, r25
    8662:	ca 2a       	or	r12, r26
    8664:	db 2a       	or	r13, r27
    8666:	a2 16       	cp	r10, r18
    8668:	b3 06       	cpc	r11, r19
    866a:	c4 06       	cpc	r12, r20
    866c:	d5 06       	cpc	r13, r21
    866e:	00 f5       	brcc	.+64     	; 0x86b0 <__udivdi3+0xada>
    8670:	08 94       	sec
    8672:	61 08       	sbc	r6, r1
    8674:	71 08       	sbc	r7, r1
    8676:	81 08       	sbc	r8, r1
    8678:	91 08       	sbc	r9, r1
    867a:	6d a1       	ldd	r22, Y+37	; 0x25
    867c:	7e a1       	ldd	r23, Y+38	; 0x26
    867e:	8f a1       	ldd	r24, Y+39	; 0x27
    8680:	98 a5       	ldd	r25, Y+40	; 0x28
    8682:	a6 0e       	add	r10, r22
    8684:	b7 1e       	adc	r11, r23
    8686:	c8 1e       	adc	r12, r24
    8688:	d9 1e       	adc	r13, r25
    868a:	a6 16       	cp	r10, r22
    868c:	b7 06       	cpc	r11, r23
    868e:	c8 06       	cpc	r12, r24
    8690:	d9 06       	cpc	r13, r25
    8692:	70 f0       	brcs	.+28     	; 0x86b0 <__udivdi3+0xada>
    8694:	a2 16       	cp	r10, r18
    8696:	b3 06       	cpc	r11, r19
    8698:	c4 06       	cpc	r12, r20
    869a:	d5 06       	cpc	r13, r21
    869c:	48 f4       	brcc	.+18     	; 0x86b0 <__udivdi3+0xada>
    869e:	08 94       	sec
    86a0:	61 08       	sbc	r6, r1
    86a2:	71 08       	sbc	r7, r1
    86a4:	81 08       	sbc	r8, r1
    86a6:	91 08       	sbc	r9, r1
    86a8:	a6 0e       	add	r10, r22
    86aa:	b7 1e       	adc	r11, r23
    86ac:	c8 1e       	adc	r12, r24
    86ae:	d9 1e       	adc	r13, r25
    86b0:	d6 01       	movw	r26, r12
    86b2:	c5 01       	movw	r24, r10
    86b4:	82 1b       	sub	r24, r18
    86b6:	93 0b       	sbc	r25, r19
    86b8:	a4 0b       	sbc	r26, r20
    86ba:	b5 0b       	sbc	r27, r21
    86bc:	89 8f       	std	Y+25, r24	; 0x19
    86be:	9a 8f       	std	Y+26, r25	; 0x1a
    86c0:	ab 8f       	std	Y+27, r26	; 0x1b
    86c2:	bc 8f       	std	Y+28, r27	; 0x1c
    86c4:	d1 01       	movw	r26, r2
    86c6:	99 27       	eor	r25, r25
    86c8:	88 27       	eor	r24, r24
    86ca:	64 01       	movw	r12, r8
    86cc:	53 01       	movw	r10, r6
    86ce:	a8 2a       	or	r10, r24
    86d0:	b9 2a       	or	r11, r25
    86d2:	ca 2a       	or	r12, r26
    86d4:	db 2a       	or	r13, r27
    86d6:	a9 aa       	std	Y+49, r10	; 0x31
    86d8:	ba aa       	std	Y+50, r11	; 0x32
    86da:	cb aa       	std	Y+51, r12	; 0x33
    86dc:	dc aa       	std	Y+52, r13	; 0x34
    86de:	86 01       	movw	r16, r12
    86e0:	75 01       	movw	r14, r10
    86e2:	2f ef       	ldi	r18, 0xFF	; 255
    86e4:	3f ef       	ldi	r19, 0xFF	; 255
    86e6:	40 e0       	ldi	r20, 0x00	; 0
    86e8:	50 e0       	ldi	r21, 0x00	; 0
    86ea:	e2 22       	and	r14, r18
    86ec:	f3 22       	and	r15, r19
    86ee:	04 23       	and	r16, r20
    86f0:	15 23       	and	r17, r21
    86f2:	a6 01       	movw	r20, r12
    86f4:	66 27       	eor	r22, r22
    86f6:	77 27       	eor	r23, r23
    86f8:	6d 96       	adiw	r28, 0x1d	; 29
    86fa:	4c af       	std	Y+60, r20	; 0x3c
    86fc:	5d af       	std	Y+61, r21	; 0x3d
    86fe:	6e af       	std	Y+62, r22	; 0x3e
    8700:	7f af       	std	Y+63, r23	; 0x3f
    8702:	6d 97       	sbiw	r28, 0x1d	; 29
    8704:	a9 a0       	ldd	r10, Y+33	; 0x21
    8706:	ba a0       	ldd	r11, Y+34	; 0x22
    8708:	cb a0       	ldd	r12, Y+35	; 0x23
    870a:	dc a0       	ldd	r13, Y+36	; 0x24
    870c:	6f ef       	ldi	r22, 0xFF	; 255
    870e:	7f ef       	ldi	r23, 0xFF	; 255
    8710:	80 e0       	ldi	r24, 0x00	; 0
    8712:	90 e0       	ldi	r25, 0x00	; 0
    8714:	a6 22       	and	r10, r22
    8716:	b7 22       	and	r11, r23
    8718:	c8 22       	and	r12, r24
    871a:	d9 22       	and	r13, r25
    871c:	89 a1       	ldd	r24, Y+33	; 0x21
    871e:	9a a1       	ldd	r25, Y+34	; 0x22
    8720:	ab a1       	ldd	r26, Y+35	; 0x23
    8722:	bc a1       	ldd	r27, Y+36	; 0x24
    8724:	1d 01       	movw	r2, r26
    8726:	44 24       	eor	r4, r4
    8728:	55 24       	eor	r5, r5
    872a:	c8 01       	movw	r24, r16
    872c:	b7 01       	movw	r22, r14
    872e:	a6 01       	movw	r20, r12
    8730:	95 01       	movw	r18, r10
    8732:	0e 94 87 4b 	call	0x970e	; 0x970e <__mulsi3>
    8736:	69 96       	adiw	r28, 0x19	; 25
    8738:	6c af       	std	Y+60, r22	; 0x3c
    873a:	7d af       	std	Y+61, r23	; 0x3d
    873c:	8e af       	std	Y+62, r24	; 0x3e
    873e:	9f af       	std	Y+63, r25	; 0x3f
    8740:	69 97       	sbiw	r28, 0x19	; 25
    8742:	c8 01       	movw	r24, r16
    8744:	b7 01       	movw	r22, r14
    8746:	a2 01       	movw	r20, r4
    8748:	91 01       	movw	r18, r2
    874a:	0e 94 87 4b 	call	0x970e	; 0x970e <__mulsi3>
    874e:	3b 01       	movw	r6, r22
    8750:	4c 01       	movw	r8, r24
    8752:	6d 96       	adiw	r28, 0x1d	; 29
    8754:	6c ad       	ldd	r22, Y+60	; 0x3c
    8756:	7d ad       	ldd	r23, Y+61	; 0x3d
    8758:	8e ad       	ldd	r24, Y+62	; 0x3e
    875a:	9f ad       	ldd	r25, Y+63	; 0x3f
    875c:	6d 97       	sbiw	r28, 0x1d	; 29
    875e:	a6 01       	movw	r20, r12
    8760:	95 01       	movw	r18, r10
    8762:	0e 94 87 4b 	call	0x970e	; 0x970e <__mulsi3>
    8766:	7b 01       	movw	r14, r22
    8768:	8c 01       	movw	r16, r24
    876a:	6d 96       	adiw	r28, 0x1d	; 29
    876c:	6c ad       	ldd	r22, Y+60	; 0x3c
    876e:	7d ad       	ldd	r23, Y+61	; 0x3d
    8770:	8e ad       	ldd	r24, Y+62	; 0x3e
    8772:	9f ad       	ldd	r25, Y+63	; 0x3f
    8774:	6d 97       	sbiw	r28, 0x1d	; 29
    8776:	a2 01       	movw	r20, r4
    8778:	91 01       	movw	r18, r2
    877a:	0e 94 87 4b 	call	0x970e	; 0x970e <__mulsi3>
    877e:	5b 01       	movw	r10, r22
    8780:	6c 01       	movw	r12, r24
    8782:	a8 01       	movw	r20, r16
    8784:	97 01       	movw	r18, r14
    8786:	26 0d       	add	r18, r6
    8788:	37 1d       	adc	r19, r7
    878a:	48 1d       	adc	r20, r8
    878c:	59 1d       	adc	r21, r9
    878e:	69 96       	adiw	r28, 0x19	; 25
    8790:	6c ac       	ldd	r6, Y+60	; 0x3c
    8792:	7d ac       	ldd	r7, Y+61	; 0x3d
    8794:	8e ac       	ldd	r8, Y+62	; 0x3e
    8796:	9f ac       	ldd	r9, Y+63	; 0x3f
    8798:	69 97       	sbiw	r28, 0x19	; 25
    879a:	c4 01       	movw	r24, r8
    879c:	aa 27       	eor	r26, r26
    879e:	bb 27       	eor	r27, r27
    87a0:	28 0f       	add	r18, r24
    87a2:	39 1f       	adc	r19, r25
    87a4:	4a 1f       	adc	r20, r26
    87a6:	5b 1f       	adc	r21, r27
    87a8:	2e 15       	cp	r18, r14
    87aa:	3f 05       	cpc	r19, r15
    87ac:	40 07       	cpc	r20, r16
    87ae:	51 07       	cpc	r21, r17
    87b0:	48 f4       	brcc	.+18     	; 0x87c4 <__udivdi3+0xbee>
    87b2:	e1 2c       	mov	r14, r1
    87b4:	f1 2c       	mov	r15, r1
    87b6:	61 e0       	ldi	r22, 0x01	; 1
    87b8:	06 2f       	mov	r16, r22
    87ba:	11 2d       	mov	r17, r1
    87bc:	ae 0c       	add	r10, r14
    87be:	bf 1c       	adc	r11, r15
    87c0:	c0 1e       	adc	r12, r16
    87c2:	d1 1e       	adc	r13, r17
    87c4:	ca 01       	movw	r24, r20
    87c6:	aa 27       	eor	r26, r26
    87c8:	bb 27       	eor	r27, r27
    87ca:	bc 01       	movw	r22, r24
    87cc:	cd 01       	movw	r24, r26
    87ce:	6a 0d       	add	r22, r10
    87d0:	7b 1d       	adc	r23, r11
    87d2:	8c 1d       	adc	r24, r12
    87d4:	9d 1d       	adc	r25, r13
    87d6:	69 8c       	ldd	r6, Y+25	; 0x19
    87d8:	7a 8c       	ldd	r7, Y+26	; 0x1a
    87da:	8b 8c       	ldd	r8, Y+27	; 0x1b
    87dc:	9c 8c       	ldd	r9, Y+28	; 0x1c
    87de:	66 16       	cp	r6, r22
    87e0:	77 06       	cpc	r7, r23
    87e2:	88 06       	cpc	r8, r24
    87e4:	99 06       	cpc	r9, r25
    87e6:	40 f1       	brcs	.+80     	; 0x8838 <__udivdi3+0xc62>
    87e8:	66 15       	cp	r22, r6
    87ea:	77 05       	cpc	r23, r7
    87ec:	88 05       	cpc	r24, r8
    87ee:	99 05       	cpc	r25, r9
    87f0:	09 f0       	breq	.+2      	; 0x87f4 <__udivdi3+0xc1e>
    87f2:	43 c0       	rjmp	.+134    	; 0x887a <__udivdi3+0xca4>
    87f4:	d9 01       	movw	r26, r18
    87f6:	99 27       	eor	r25, r25
    87f8:	88 27       	eor	r24, r24
    87fa:	69 96       	adiw	r28, 0x19	; 25
    87fc:	2c ad       	ldd	r18, Y+60	; 0x3c
    87fe:	3d ad       	ldd	r19, Y+61	; 0x3d
    8800:	4e ad       	ldd	r20, Y+62	; 0x3e
    8802:	5f ad       	ldd	r21, Y+63	; 0x3f
    8804:	69 97       	sbiw	r28, 0x19	; 25
    8806:	40 70       	andi	r20, 0x00	; 0
    8808:	50 70       	andi	r21, 0x00	; 0
    880a:	82 0f       	add	r24, r18
    880c:	93 1f       	adc	r25, r19
    880e:	a4 1f       	adc	r26, r20
    8810:	b5 1f       	adc	r27, r21
    8812:	2d a5       	ldd	r18, Y+45	; 0x2d
    8814:	3e a5       	ldd	r19, Y+46	; 0x2e
    8816:	4f a5       	ldd	r20, Y+47	; 0x2f
    8818:	58 a9       	ldd	r21, Y+48	; 0x30
    881a:	6e 96       	adiw	r28, 0x1e	; 30
    881c:	0f ac       	ldd	r0, Y+63	; 0x3f
    881e:	6e 97       	sbiw	r28, 0x1e	; 30
    8820:	04 c0       	rjmp	.+8      	; 0x882a <__udivdi3+0xc54>
    8822:	22 0f       	add	r18, r18
    8824:	33 1f       	adc	r19, r19
    8826:	44 1f       	adc	r20, r20
    8828:	55 1f       	adc	r21, r21
    882a:	0a 94       	dec	r0
    882c:	d2 f7       	brpl	.-12     	; 0x8822 <__udivdi3+0xc4c>
    882e:	28 17       	cp	r18, r24
    8830:	39 07       	cpc	r19, r25
    8832:	4a 07       	cpc	r20, r26
    8834:	5b 07       	cpc	r21, r27
    8836:	08 f5       	brcc	.+66     	; 0x887a <__udivdi3+0xca4>
    8838:	09 a9       	ldd	r16, Y+49	; 0x31
    883a:	1a a9       	ldd	r17, Y+50	; 0x32
    883c:	2b a9       	ldd	r18, Y+51	; 0x33
    883e:	3c a9       	ldd	r19, Y+52	; 0x34
    8840:	01 50       	subi	r16, 0x01	; 1
    8842:	10 40       	sbci	r17, 0x00	; 0
    8844:	20 40       	sbci	r18, 0x00	; 0
    8846:	30 40       	sbci	r19, 0x00	; 0
    8848:	09 ab       	std	Y+49, r16	; 0x31
    884a:	1a ab       	std	Y+50, r17	; 0x32
    884c:	2b ab       	std	Y+51, r18	; 0x33
    884e:	3c ab       	std	Y+52, r19	; 0x34
    8850:	14 c0       	rjmp	.+40     	; 0x887a <__udivdi3+0xca4>
    8852:	66 24       	eor	r6, r6
    8854:	77 24       	eor	r7, r7
    8856:	43 01       	movw	r8, r6
    8858:	21 e0       	ldi	r18, 0x01	; 1
    885a:	30 e0       	ldi	r19, 0x00	; 0
    885c:	40 e0       	ldi	r20, 0x00	; 0
    885e:	50 e0       	ldi	r21, 0x00	; 0
    8860:	29 ab       	std	Y+49, r18	; 0x31
    8862:	3a ab       	std	Y+50, r19	; 0x32
    8864:	4b ab       	std	Y+51, r20	; 0x33
    8866:	5c ab       	std	Y+52, r21	; 0x34
    8868:	0b c0       	rjmp	.+22     	; 0x8880 <__udivdi3+0xcaa>
    886a:	66 24       	eor	r6, r6
    886c:	77 24       	eor	r7, r7
    886e:	43 01       	movw	r8, r6
    8870:	19 aa       	std	Y+49, r1	; 0x31
    8872:	1a aa       	std	Y+50, r1	; 0x32
    8874:	1b aa       	std	Y+51, r1	; 0x33
    8876:	1c aa       	std	Y+52, r1	; 0x34
    8878:	03 c0       	rjmp	.+6      	; 0x8880 <__udivdi3+0xcaa>
    887a:	66 24       	eor	r6, r6
    887c:	77 24       	eor	r7, r7
    887e:	43 01       	movw	r8, r6
    8880:	fe 01       	movw	r30, r28
    8882:	71 96       	adiw	r30, 0x11	; 17
    8884:	88 e0       	ldi	r24, 0x08	; 8
    8886:	df 01       	movw	r26, r30
    8888:	1d 92       	st	X+, r1
    888a:	8a 95       	dec	r24
    888c:	e9 f7       	brne	.-6      	; 0x8888 <__udivdi3+0xcb2>
    888e:	a9 a8       	ldd	r10, Y+49	; 0x31
    8890:	ba a8       	ldd	r11, Y+50	; 0x32
    8892:	cb a8       	ldd	r12, Y+51	; 0x33
    8894:	dc a8       	ldd	r13, Y+52	; 0x34
    8896:	a9 8a       	std	Y+17, r10	; 0x11
    8898:	ba 8a       	std	Y+18, r11	; 0x12
    889a:	cb 8a       	std	Y+19, r12	; 0x13
    889c:	dc 8a       	std	Y+20, r13	; 0x14
    889e:	6d 8a       	std	Y+21, r6	; 0x15
    88a0:	7e 8a       	std	Y+22, r7	; 0x16
    88a2:	8f 8a       	std	Y+23, r8	; 0x17
    88a4:	98 8e       	std	Y+24, r9	; 0x18
    88a6:	29 a9       	ldd	r18, Y+49	; 0x31
    88a8:	3a 89       	ldd	r19, Y+18	; 0x12
    88aa:	4b 89       	ldd	r20, Y+19	; 0x13
    88ac:	5c 89       	ldd	r21, Y+20	; 0x14
    88ae:	66 2d       	mov	r22, r6
    88b0:	7e 89       	ldd	r23, Y+22	; 0x16
    88b2:	8f 89       	ldd	r24, Y+23	; 0x17
    88b4:	98 8d       	ldd	r25, Y+24	; 0x18
    88b6:	c2 5a       	subi	r28, 0xA2	; 162
    88b8:	df 4f       	sbci	r29, 0xFF	; 255
    88ba:	e2 e1       	ldi	r30, 0x12	; 18
    88bc:	0c 94 f8 4b 	jmp	0x97f0	; 0x97f0 <__epilogue_restores__>

000088c0 <vfprintf>:
    88c0:	2f 92       	push	r2
    88c2:	3f 92       	push	r3
    88c4:	4f 92       	push	r4
    88c6:	5f 92       	push	r5
    88c8:	6f 92       	push	r6
    88ca:	7f 92       	push	r7
    88cc:	8f 92       	push	r8
    88ce:	9f 92       	push	r9
    88d0:	af 92       	push	r10
    88d2:	bf 92       	push	r11
    88d4:	cf 92       	push	r12
    88d6:	df 92       	push	r13
    88d8:	ef 92       	push	r14
    88da:	ff 92       	push	r15
    88dc:	0f 93       	push	r16
    88de:	1f 93       	push	r17
    88e0:	df 93       	push	r29
    88e2:	cf 93       	push	r28
    88e4:	cd b7       	in	r28, 0x3d	; 61
    88e6:	de b7       	in	r29, 0x3e	; 62
    88e8:	61 97       	sbiw	r28, 0x11	; 17
    88ea:	0f b6       	in	r0, 0x3f	; 63
    88ec:	f8 94       	cli
    88ee:	de bf       	out	0x3e, r29	; 62
    88f0:	0f be       	out	0x3f, r0	; 63
    88f2:	cd bf       	out	0x3d, r28	; 61
    88f4:	3c 01       	movw	r6, r24
    88f6:	7f 87       	std	Y+15, r23	; 0x0f
    88f8:	6e 87       	std	Y+14, r22	; 0x0e
    88fa:	6a 01       	movw	r12, r20
    88fc:	fc 01       	movw	r30, r24
    88fe:	17 82       	std	Z+7, r1	; 0x07
    8900:	16 82       	std	Z+6, r1	; 0x06
    8902:	83 81       	ldd	r24, Z+3	; 0x03
    8904:	81 fd       	sbrc	r24, 1
    8906:	03 c0       	rjmp	.+6      	; 0x890e <vfprintf+0x4e>
    8908:	6f ef       	ldi	r22, 0xFF	; 255
    890a:	7f ef       	ldi	r23, 0xFF	; 255
    890c:	6f c3       	rjmp	.+1758   	; 0x8fec <vfprintf+0x72c>
    890e:	9e 01       	movw	r18, r28
    8910:	2f 5f       	subi	r18, 0xFF	; 255
    8912:	3f 4f       	sbci	r19, 0xFF	; 255
    8914:	39 8b       	std	Y+17, r19	; 0x11
    8916:	28 8b       	std	Y+16, r18	; 0x10
    8918:	f3 01       	movw	r30, r6
    891a:	23 81       	ldd	r18, Z+3	; 0x03
    891c:	ee 85       	ldd	r30, Y+14	; 0x0e
    891e:	ff 85       	ldd	r31, Y+15	; 0x0f
    8920:	23 fd       	sbrc	r18, 3
    8922:	85 91       	lpm	r24, Z+
    8924:	23 ff       	sbrs	r18, 3
    8926:	81 91       	ld	r24, Z+
    8928:	ff 87       	std	Y+15, r31	; 0x0f
    892a:	ee 87       	std	Y+14, r30	; 0x0e
    892c:	88 23       	and	r24, r24
    892e:	09 f4       	brne	.+2      	; 0x8932 <vfprintf+0x72>
    8930:	5a c3       	rjmp	.+1716   	; 0x8fe6 <vfprintf+0x726>
    8932:	85 32       	cpi	r24, 0x25	; 37
    8934:	51 f4       	brne	.+20     	; 0x894a <vfprintf+0x8a>
    8936:	ee 85       	ldd	r30, Y+14	; 0x0e
    8938:	ff 85       	ldd	r31, Y+15	; 0x0f
    893a:	23 fd       	sbrc	r18, 3
    893c:	85 91       	lpm	r24, Z+
    893e:	23 ff       	sbrs	r18, 3
    8940:	81 91       	ld	r24, Z+
    8942:	ff 87       	std	Y+15, r31	; 0x0f
    8944:	ee 87       	std	Y+14, r30	; 0x0e
    8946:	85 32       	cpi	r24, 0x25	; 37
    8948:	29 f4       	brne	.+10     	; 0x8954 <vfprintf+0x94>
    894a:	90 e0       	ldi	r25, 0x00	; 0
    894c:	b3 01       	movw	r22, r6
    894e:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8952:	e2 cf       	rjmp	.-60     	; 0x8918 <vfprintf+0x58>
    8954:	98 2f       	mov	r25, r24
    8956:	10 e0       	ldi	r17, 0x00	; 0
    8958:	88 24       	eor	r8, r8
    895a:	99 24       	eor	r9, r9
    895c:	10 32       	cpi	r17, 0x20	; 32
    895e:	b0 f4       	brcc	.+44     	; 0x898c <vfprintf+0xcc>
    8960:	9b 32       	cpi	r25, 0x2B	; 43
    8962:	69 f0       	breq	.+26     	; 0x897e <vfprintf+0xbe>
    8964:	9c 32       	cpi	r25, 0x2C	; 44
    8966:	28 f4       	brcc	.+10     	; 0x8972 <vfprintf+0xb2>
    8968:	90 32       	cpi	r25, 0x20	; 32
    896a:	51 f0       	breq	.+20     	; 0x8980 <vfprintf+0xc0>
    896c:	93 32       	cpi	r25, 0x23	; 35
    896e:	71 f4       	brne	.+28     	; 0x898c <vfprintf+0xcc>
    8970:	0b c0       	rjmp	.+22     	; 0x8988 <vfprintf+0xc8>
    8972:	9d 32       	cpi	r25, 0x2D	; 45
    8974:	39 f0       	breq	.+14     	; 0x8984 <vfprintf+0xc4>
    8976:	90 33       	cpi	r25, 0x30	; 48
    8978:	49 f4       	brne	.+18     	; 0x898c <vfprintf+0xcc>
    897a:	11 60       	ori	r17, 0x01	; 1
    897c:	28 c0       	rjmp	.+80     	; 0x89ce <vfprintf+0x10e>
    897e:	12 60       	ori	r17, 0x02	; 2
    8980:	14 60       	ori	r17, 0x04	; 4
    8982:	25 c0       	rjmp	.+74     	; 0x89ce <vfprintf+0x10e>
    8984:	18 60       	ori	r17, 0x08	; 8
    8986:	23 c0       	rjmp	.+70     	; 0x89ce <vfprintf+0x10e>
    8988:	10 61       	ori	r17, 0x10	; 16
    898a:	21 c0       	rjmp	.+66     	; 0x89ce <vfprintf+0x10e>
    898c:	17 fd       	sbrc	r17, 7
    898e:	2a c0       	rjmp	.+84     	; 0x89e4 <vfprintf+0x124>
    8990:	89 2f       	mov	r24, r25
    8992:	80 53       	subi	r24, 0x30	; 48
    8994:	8a 30       	cpi	r24, 0x0A	; 10
    8996:	78 f4       	brcc	.+30     	; 0x89b6 <vfprintf+0xf6>
    8998:	16 ff       	sbrs	r17, 6
    899a:	06 c0       	rjmp	.+12     	; 0x89a8 <vfprintf+0xe8>
    899c:	fa e0       	ldi	r31, 0x0A	; 10
    899e:	9f 9e       	mul	r9, r31
    89a0:	90 2c       	mov	r9, r0
    89a2:	11 24       	eor	r1, r1
    89a4:	98 0e       	add	r9, r24
    89a6:	13 c0       	rjmp	.+38     	; 0x89ce <vfprintf+0x10e>
    89a8:	3a e0       	ldi	r19, 0x0A	; 10
    89aa:	83 9e       	mul	r8, r19
    89ac:	80 2c       	mov	r8, r0
    89ae:	11 24       	eor	r1, r1
    89b0:	88 0e       	add	r8, r24
    89b2:	10 62       	ori	r17, 0x20	; 32
    89b4:	0c c0       	rjmp	.+24     	; 0x89ce <vfprintf+0x10e>
    89b6:	9e 32       	cpi	r25, 0x2E	; 46
    89b8:	21 f4       	brne	.+8      	; 0x89c2 <vfprintf+0x102>
    89ba:	16 fd       	sbrc	r17, 6
    89bc:	14 c3       	rjmp	.+1576   	; 0x8fe6 <vfprintf+0x726>
    89be:	10 64       	ori	r17, 0x40	; 64
    89c0:	06 c0       	rjmp	.+12     	; 0x89ce <vfprintf+0x10e>
    89c2:	9c 36       	cpi	r25, 0x6C	; 108
    89c4:	11 f4       	brne	.+4      	; 0x89ca <vfprintf+0x10a>
    89c6:	10 68       	ori	r17, 0x80	; 128
    89c8:	02 c0       	rjmp	.+4      	; 0x89ce <vfprintf+0x10e>
    89ca:	98 36       	cpi	r25, 0x68	; 104
    89cc:	59 f4       	brne	.+22     	; 0x89e4 <vfprintf+0x124>
    89ce:	ee 85       	ldd	r30, Y+14	; 0x0e
    89d0:	ff 85       	ldd	r31, Y+15	; 0x0f
    89d2:	23 fd       	sbrc	r18, 3
    89d4:	95 91       	lpm	r25, Z+
    89d6:	23 ff       	sbrs	r18, 3
    89d8:	91 91       	ld	r25, Z+
    89da:	ff 87       	std	Y+15, r31	; 0x0f
    89dc:	ee 87       	std	Y+14, r30	; 0x0e
    89de:	99 23       	and	r25, r25
    89e0:	09 f0       	breq	.+2      	; 0x89e4 <vfprintf+0x124>
    89e2:	bc cf       	rjmp	.-136    	; 0x895c <vfprintf+0x9c>
    89e4:	89 2f       	mov	r24, r25
    89e6:	85 54       	subi	r24, 0x45	; 69
    89e8:	83 30       	cpi	r24, 0x03	; 3
    89ea:	20 f4       	brcc	.+8      	; 0x89f4 <vfprintf+0x134>
    89ec:	81 2f       	mov	r24, r17
    89ee:	80 61       	ori	r24, 0x10	; 16
    89f0:	90 5e       	subi	r25, 0xE0	; 224
    89f2:	07 c0       	rjmp	.+14     	; 0x8a02 <vfprintf+0x142>
    89f4:	89 2f       	mov	r24, r25
    89f6:	85 56       	subi	r24, 0x65	; 101
    89f8:	83 30       	cpi	r24, 0x03	; 3
    89fa:	08 f0       	brcs	.+2      	; 0x89fe <vfprintf+0x13e>
    89fc:	9f c1       	rjmp	.+830    	; 0x8d3c <vfprintf+0x47c>
    89fe:	81 2f       	mov	r24, r17
    8a00:	8f 7e       	andi	r24, 0xEF	; 239
    8a02:	86 fd       	sbrc	r24, 6
    8a04:	02 c0       	rjmp	.+4      	; 0x8a0a <vfprintf+0x14a>
    8a06:	76 e0       	ldi	r23, 0x06	; 6
    8a08:	97 2e       	mov	r9, r23
    8a0a:	6f e3       	ldi	r22, 0x3F	; 63
    8a0c:	f6 2e       	mov	r15, r22
    8a0e:	f8 22       	and	r15, r24
    8a10:	95 36       	cpi	r25, 0x65	; 101
    8a12:	19 f4       	brne	.+6      	; 0x8a1a <vfprintf+0x15a>
    8a14:	f0 e4       	ldi	r31, 0x40	; 64
    8a16:	ff 2a       	or	r15, r31
    8a18:	07 c0       	rjmp	.+14     	; 0x8a28 <vfprintf+0x168>
    8a1a:	96 36       	cpi	r25, 0x66	; 102
    8a1c:	19 f4       	brne	.+6      	; 0x8a24 <vfprintf+0x164>
    8a1e:	20 e8       	ldi	r18, 0x80	; 128
    8a20:	f2 2a       	or	r15, r18
    8a22:	02 c0       	rjmp	.+4      	; 0x8a28 <vfprintf+0x168>
    8a24:	91 10       	cpse	r9, r1
    8a26:	9a 94       	dec	r9
    8a28:	f7 fe       	sbrs	r15, 7
    8a2a:	0a c0       	rjmp	.+20     	; 0x8a40 <vfprintf+0x180>
    8a2c:	3b e3       	ldi	r19, 0x3B	; 59
    8a2e:	39 15       	cp	r19, r9
    8a30:	18 f4       	brcc	.+6      	; 0x8a38 <vfprintf+0x178>
    8a32:	5c e3       	ldi	r21, 0x3C	; 60
    8a34:	b5 2e       	mov	r11, r21
    8a36:	02 c0       	rjmp	.+4      	; 0x8a3c <vfprintf+0x17c>
    8a38:	b9 2c       	mov	r11, r9
    8a3a:	b3 94       	inc	r11
    8a3c:	27 e0       	ldi	r18, 0x07	; 7
    8a3e:	09 c0       	rjmp	.+18     	; 0x8a52 <vfprintf+0x192>
    8a40:	47 e0       	ldi	r20, 0x07	; 7
    8a42:	49 15       	cp	r20, r9
    8a44:	20 f4       	brcc	.+8      	; 0x8a4e <vfprintf+0x18e>
    8a46:	bb 24       	eor	r11, r11
    8a48:	47 e0       	ldi	r20, 0x07	; 7
    8a4a:	94 2e       	mov	r9, r20
    8a4c:	f7 cf       	rjmp	.-18     	; 0x8a3c <vfprintf+0x17c>
    8a4e:	29 2d       	mov	r18, r9
    8a50:	bb 24       	eor	r11, r11
    8a52:	c6 01       	movw	r24, r12
    8a54:	04 96       	adiw	r24, 0x04	; 4
    8a56:	9d 87       	std	Y+13, r25	; 0x0d
    8a58:	8c 87       	std	Y+12, r24	; 0x0c
    8a5a:	f6 01       	movw	r30, r12
    8a5c:	60 81       	ld	r22, Z
    8a5e:	71 81       	ldd	r23, Z+1	; 0x01
    8a60:	82 81       	ldd	r24, Z+2	; 0x02
    8a62:	93 81       	ldd	r25, Z+3	; 0x03
    8a64:	ae 01       	movw	r20, r28
    8a66:	4f 5f       	subi	r20, 0xFF	; 255
    8a68:	5f 4f       	sbci	r21, 0xFF	; 255
    8a6a:	0b 2d       	mov	r16, r11
    8a6c:	0e 94 13 4c 	call	0x9826	; 0x9826 <__ftoa_engine>
    8a70:	6c 01       	movw	r12, r24
    8a72:	09 81       	ldd	r16, Y+1	; 0x01
    8a74:	20 2e       	mov	r2, r16
    8a76:	33 24       	eor	r3, r3
    8a78:	00 ff       	sbrs	r16, 0
    8a7a:	04 c0       	rjmp	.+8      	; 0x8a84 <vfprintf+0x1c4>
    8a7c:	03 fd       	sbrc	r16, 3
    8a7e:	02 c0       	rjmp	.+4      	; 0x8a84 <vfprintf+0x1c4>
    8a80:	1d e2       	ldi	r17, 0x2D	; 45
    8a82:	09 c0       	rjmp	.+18     	; 0x8a96 <vfprintf+0x1d6>
    8a84:	f1 fe       	sbrs	r15, 1
    8a86:	02 c0       	rjmp	.+4      	; 0x8a8c <vfprintf+0x1cc>
    8a88:	1b e2       	ldi	r17, 0x2B	; 43
    8a8a:	05 c0       	rjmp	.+10     	; 0x8a96 <vfprintf+0x1d6>
    8a8c:	f2 fc       	sbrc	r15, 2
    8a8e:	02 c0       	rjmp	.+4      	; 0x8a94 <vfprintf+0x1d4>
    8a90:	10 e0       	ldi	r17, 0x00	; 0
    8a92:	01 c0       	rjmp	.+2      	; 0x8a96 <vfprintf+0x1d6>
    8a94:	10 e2       	ldi	r17, 0x20	; 32
    8a96:	c1 01       	movw	r24, r2
    8a98:	8c 70       	andi	r24, 0x0C	; 12
    8a9a:	90 70       	andi	r25, 0x00	; 0
    8a9c:	89 2b       	or	r24, r25
    8a9e:	b9 f1       	breq	.+110    	; 0x8b0e <vfprintf+0x24e>
    8aa0:	11 23       	and	r17, r17
    8aa2:	11 f4       	brne	.+4      	; 0x8aa8 <vfprintf+0x1e8>
    8aa4:	83 e0       	ldi	r24, 0x03	; 3
    8aa6:	01 c0       	rjmp	.+2      	; 0x8aaa <vfprintf+0x1ea>
    8aa8:	84 e0       	ldi	r24, 0x04	; 4
    8aaa:	88 15       	cp	r24, r8
    8aac:	10 f0       	brcs	.+4      	; 0x8ab2 <vfprintf+0x1f2>
    8aae:	88 24       	eor	r8, r8
    8ab0:	0a c0       	rjmp	.+20     	; 0x8ac6 <vfprintf+0x206>
    8ab2:	88 1a       	sub	r8, r24
    8ab4:	f3 fc       	sbrc	r15, 3
    8ab6:	07 c0       	rjmp	.+14     	; 0x8ac6 <vfprintf+0x206>
    8ab8:	80 e2       	ldi	r24, 0x20	; 32
    8aba:	90 e0       	ldi	r25, 0x00	; 0
    8abc:	b3 01       	movw	r22, r6
    8abe:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8ac2:	8a 94       	dec	r8
    8ac4:	c9 f7       	brne	.-14     	; 0x8ab8 <vfprintf+0x1f8>
    8ac6:	11 23       	and	r17, r17
    8ac8:	29 f0       	breq	.+10     	; 0x8ad4 <vfprintf+0x214>
    8aca:	81 2f       	mov	r24, r17
    8acc:	90 e0       	ldi	r25, 0x00	; 0
    8ace:	b3 01       	movw	r22, r6
    8ad0:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8ad4:	23 fe       	sbrs	r2, 3
    8ad6:	03 c0       	rjmp	.+6      	; 0x8ade <vfprintf+0x21e>
    8ad8:	0a e5       	ldi	r16, 0x5A	; 90
    8ada:	1a e0       	ldi	r17, 0x0A	; 10
    8adc:	0e c0       	rjmp	.+28     	; 0x8afa <vfprintf+0x23a>
    8ade:	0e e5       	ldi	r16, 0x5E	; 94
    8ae0:	1a e0       	ldi	r17, 0x0A	; 10
    8ae2:	0b c0       	rjmp	.+22     	; 0x8afa <vfprintf+0x23a>
    8ae4:	e1 14       	cp	r14, r1
    8ae6:	f1 04       	cpc	r15, r1
    8ae8:	09 f0       	breq	.+2      	; 0x8aec <vfprintf+0x22c>
    8aea:	80 52       	subi	r24, 0x20	; 32
    8aec:	90 e0       	ldi	r25, 0x00	; 0
    8aee:	b3 01       	movw	r22, r6
    8af0:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8af4:	0f 5f       	subi	r16, 0xFF	; 255
    8af6:	1f 4f       	sbci	r17, 0xFF	; 255
    8af8:	05 c0       	rjmp	.+10     	; 0x8b04 <vfprintf+0x244>
    8afa:	ef 2c       	mov	r14, r15
    8afc:	ff 24       	eor	r15, r15
    8afe:	f0 e1       	ldi	r31, 0x10	; 16
    8b00:	ef 22       	and	r14, r31
    8b02:	ff 24       	eor	r15, r15
    8b04:	f8 01       	movw	r30, r16
    8b06:	84 91       	lpm	r24, Z+
    8b08:	88 23       	and	r24, r24
    8b0a:	61 f7       	brne	.-40     	; 0x8ae4 <vfprintf+0x224>
    8b0c:	14 c1       	rjmp	.+552    	; 0x8d36 <vfprintf+0x476>
    8b0e:	f7 fe       	sbrs	r15, 7
    8b10:	12 c0       	rjmp	.+36     	; 0x8b36 <vfprintf+0x276>
    8b12:	bc 0c       	add	r11, r12
    8b14:	24 fe       	sbrs	r2, 4
    8b16:	04 c0       	rjmp	.+8      	; 0x8b20 <vfprintf+0x260>
    8b18:	8a 81       	ldd	r24, Y+2	; 0x02
    8b1a:	81 33       	cpi	r24, 0x31	; 49
    8b1c:	09 f4       	brne	.+2      	; 0x8b20 <vfprintf+0x260>
    8b1e:	ba 94       	dec	r11
    8b20:	1b 14       	cp	r1, r11
    8b22:	1c f0       	brlt	.+6      	; 0x8b2a <vfprintf+0x26a>
    8b24:	bb 24       	eor	r11, r11
    8b26:	b3 94       	inc	r11
    8b28:	2d c0       	rjmp	.+90     	; 0x8b84 <vfprintf+0x2c4>
    8b2a:	f8 e0       	ldi	r31, 0x08	; 8
    8b2c:	fb 15       	cp	r31, r11
    8b2e:	50 f5       	brcc	.+84     	; 0x8b84 <vfprintf+0x2c4>
    8b30:	38 e0       	ldi	r19, 0x08	; 8
    8b32:	b3 2e       	mov	r11, r19
    8b34:	27 c0       	rjmp	.+78     	; 0x8b84 <vfprintf+0x2c4>
    8b36:	f6 fc       	sbrc	r15, 6
    8b38:	25 c0       	rjmp	.+74     	; 0x8b84 <vfprintf+0x2c4>
    8b3a:	89 2d       	mov	r24, r9
    8b3c:	90 e0       	ldi	r25, 0x00	; 0
    8b3e:	8c 15       	cp	r24, r12
    8b40:	9d 05       	cpc	r25, r13
    8b42:	4c f0       	brlt	.+18     	; 0x8b56 <vfprintf+0x296>
    8b44:	2c ef       	ldi	r18, 0xFC	; 252
    8b46:	c2 16       	cp	r12, r18
    8b48:	2f ef       	ldi	r18, 0xFF	; 255
    8b4a:	d2 06       	cpc	r13, r18
    8b4c:	24 f0       	brlt	.+8      	; 0x8b56 <vfprintf+0x296>
    8b4e:	30 e8       	ldi	r19, 0x80	; 128
    8b50:	f3 2a       	or	r15, r19
    8b52:	01 c0       	rjmp	.+2      	; 0x8b56 <vfprintf+0x296>
    8b54:	9a 94       	dec	r9
    8b56:	99 20       	and	r9, r9
    8b58:	49 f0       	breq	.+18     	; 0x8b6c <vfprintf+0x2ac>
    8b5a:	e2 e0       	ldi	r30, 0x02	; 2
    8b5c:	f0 e0       	ldi	r31, 0x00	; 0
    8b5e:	ec 0f       	add	r30, r28
    8b60:	fd 1f       	adc	r31, r29
    8b62:	e9 0d       	add	r30, r9
    8b64:	f1 1d       	adc	r31, r1
    8b66:	80 81       	ld	r24, Z
    8b68:	80 33       	cpi	r24, 0x30	; 48
    8b6a:	a1 f3       	breq	.-24     	; 0x8b54 <vfprintf+0x294>
    8b6c:	f7 fe       	sbrs	r15, 7
    8b6e:	0a c0       	rjmp	.+20     	; 0x8b84 <vfprintf+0x2c4>
    8b70:	b9 2c       	mov	r11, r9
    8b72:	b3 94       	inc	r11
    8b74:	89 2d       	mov	r24, r9
    8b76:	90 e0       	ldi	r25, 0x00	; 0
    8b78:	c8 16       	cp	r12, r24
    8b7a:	d9 06       	cpc	r13, r25
    8b7c:	14 f0       	brlt	.+4      	; 0x8b82 <vfprintf+0x2c2>
    8b7e:	99 24       	eor	r9, r9
    8b80:	01 c0       	rjmp	.+2      	; 0x8b84 <vfprintf+0x2c4>
    8b82:	9c 18       	sub	r9, r12
    8b84:	f7 fc       	sbrc	r15, 7
    8b86:	03 c0       	rjmp	.+6      	; 0x8b8e <vfprintf+0x2ce>
    8b88:	25 e0       	ldi	r18, 0x05	; 5
    8b8a:	30 e0       	ldi	r19, 0x00	; 0
    8b8c:	09 c0       	rjmp	.+18     	; 0x8ba0 <vfprintf+0x2e0>
    8b8e:	1c 14       	cp	r1, r12
    8b90:	1d 04       	cpc	r1, r13
    8b92:	1c f0       	brlt	.+6      	; 0x8b9a <vfprintf+0x2da>
    8b94:	21 e0       	ldi	r18, 0x01	; 1
    8b96:	30 e0       	ldi	r19, 0x00	; 0
    8b98:	03 c0       	rjmp	.+6      	; 0x8ba0 <vfprintf+0x2e0>
    8b9a:	96 01       	movw	r18, r12
    8b9c:	2f 5f       	subi	r18, 0xFF	; 255
    8b9e:	3f 4f       	sbci	r19, 0xFF	; 255
    8ba0:	11 23       	and	r17, r17
    8ba2:	11 f0       	breq	.+4      	; 0x8ba8 <vfprintf+0x2e8>
    8ba4:	2f 5f       	subi	r18, 0xFF	; 255
    8ba6:	3f 4f       	sbci	r19, 0xFF	; 255
    8ba8:	99 20       	and	r9, r9
    8baa:	29 f0       	breq	.+10     	; 0x8bb6 <vfprintf+0x2f6>
    8bac:	89 2d       	mov	r24, r9
    8bae:	90 e0       	ldi	r25, 0x00	; 0
    8bb0:	01 96       	adiw	r24, 0x01	; 1
    8bb2:	28 0f       	add	r18, r24
    8bb4:	39 1f       	adc	r19, r25
    8bb6:	88 2d       	mov	r24, r8
    8bb8:	90 e0       	ldi	r25, 0x00	; 0
    8bba:	28 17       	cp	r18, r24
    8bbc:	39 07       	cpc	r19, r25
    8bbe:	14 f0       	brlt	.+4      	; 0x8bc4 <vfprintf+0x304>
    8bc0:	88 24       	eor	r8, r8
    8bc2:	01 c0       	rjmp	.+2      	; 0x8bc6 <vfprintf+0x306>
    8bc4:	82 1a       	sub	r8, r18
    8bc6:	4f 2c       	mov	r4, r15
    8bc8:	55 24       	eor	r5, r5
    8bca:	c2 01       	movw	r24, r4
    8bcc:	89 70       	andi	r24, 0x09	; 9
    8bce:	90 70       	andi	r25, 0x00	; 0
    8bd0:	89 2b       	or	r24, r25
    8bd2:	39 f0       	breq	.+14     	; 0x8be2 <vfprintf+0x322>
    8bd4:	08 c0       	rjmp	.+16     	; 0x8be6 <vfprintf+0x326>
    8bd6:	80 e2       	ldi	r24, 0x20	; 32
    8bd8:	90 e0       	ldi	r25, 0x00	; 0
    8bda:	b3 01       	movw	r22, r6
    8bdc:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8be0:	8a 94       	dec	r8
    8be2:	88 20       	and	r8, r8
    8be4:	c1 f7       	brne	.-16     	; 0x8bd6 <vfprintf+0x316>
    8be6:	11 23       	and	r17, r17
    8be8:	29 f0       	breq	.+10     	; 0x8bf4 <vfprintf+0x334>
    8bea:	81 2f       	mov	r24, r17
    8bec:	90 e0       	ldi	r25, 0x00	; 0
    8bee:	b3 01       	movw	r22, r6
    8bf0:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8bf4:	43 fe       	sbrs	r4, 3
    8bf6:	07 c0       	rjmp	.+14     	; 0x8c06 <vfprintf+0x346>
    8bf8:	08 c0       	rjmp	.+16     	; 0x8c0a <vfprintf+0x34a>
    8bfa:	80 e3       	ldi	r24, 0x30	; 48
    8bfc:	90 e0       	ldi	r25, 0x00	; 0
    8bfe:	b3 01       	movw	r22, r6
    8c00:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8c04:	8a 94       	dec	r8
    8c06:	88 20       	and	r8, r8
    8c08:	c1 f7       	brne	.-16     	; 0x8bfa <vfprintf+0x33a>
    8c0a:	f7 fe       	sbrs	r15, 7
    8c0c:	46 c0       	rjmp	.+140    	; 0x8c9a <vfprintf+0x3da>
    8c0e:	86 01       	movw	r16, r12
    8c10:	d7 fe       	sbrs	r13, 7
    8c12:	02 c0       	rjmp	.+4      	; 0x8c18 <vfprintf+0x358>
    8c14:	00 e0       	ldi	r16, 0x00	; 0
    8c16:	10 e0       	ldi	r17, 0x00	; 0
    8c18:	76 01       	movw	r14, r12
    8c1a:	08 94       	sec
    8c1c:	e1 1c       	adc	r14, r1
    8c1e:	f1 1c       	adc	r15, r1
    8c20:	e0 1a       	sub	r14, r16
    8c22:	f1 0a       	sbc	r15, r17
    8c24:	41 e0       	ldi	r20, 0x01	; 1
    8c26:	50 e0       	ldi	r21, 0x00	; 0
    8c28:	4c 0f       	add	r20, r28
    8c2a:	5d 1f       	adc	r21, r29
    8c2c:	e4 0e       	add	r14, r20
    8c2e:	f5 1e       	adc	r15, r21
    8c30:	26 01       	movw	r4, r12
    8c32:	4b 18       	sub	r4, r11
    8c34:	51 08       	sbc	r5, r1
    8c36:	89 2d       	mov	r24, r9
    8c38:	90 e0       	ldi	r25, 0x00	; 0
    8c3a:	aa 24       	eor	r10, r10
    8c3c:	bb 24       	eor	r11, r11
    8c3e:	a8 1a       	sub	r10, r24
    8c40:	b9 0a       	sbc	r11, r25
    8c42:	5f ef       	ldi	r21, 0xFF	; 255
    8c44:	0f 3f       	cpi	r16, 0xFF	; 255
    8c46:	15 07       	cpc	r17, r21
    8c48:	29 f4       	brne	.+10     	; 0x8c54 <vfprintf+0x394>
    8c4a:	8e e2       	ldi	r24, 0x2E	; 46
    8c4c:	90 e0       	ldi	r25, 0x00	; 0
    8c4e:	b3 01       	movw	r22, r6
    8c50:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8c54:	c0 16       	cp	r12, r16
    8c56:	d1 06       	cpc	r13, r17
    8c58:	34 f0       	brlt	.+12     	; 0x8c66 <vfprintf+0x3a6>
    8c5a:	40 16       	cp	r4, r16
    8c5c:	51 06       	cpc	r5, r17
    8c5e:	1c f4       	brge	.+6      	; 0x8c66 <vfprintf+0x3a6>
    8c60:	f7 01       	movw	r30, r14
    8c62:	80 81       	ld	r24, Z
    8c64:	01 c0       	rjmp	.+2      	; 0x8c68 <vfprintf+0x3a8>
    8c66:	80 e3       	ldi	r24, 0x30	; 48
    8c68:	01 50       	subi	r16, 0x01	; 1
    8c6a:	10 40       	sbci	r17, 0x00	; 0
    8c6c:	08 94       	sec
    8c6e:	e1 1c       	adc	r14, r1
    8c70:	f1 1c       	adc	r15, r1
    8c72:	0a 15       	cp	r16, r10
    8c74:	1b 05       	cpc	r17, r11
    8c76:	2c f0       	brlt	.+10     	; 0x8c82 <vfprintf+0x3c2>
    8c78:	90 e0       	ldi	r25, 0x00	; 0
    8c7a:	b3 01       	movw	r22, r6
    8c7c:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8c80:	e0 cf       	rjmp	.-64     	; 0x8c42 <vfprintf+0x382>
    8c82:	0c 15       	cp	r16, r12
    8c84:	1d 05       	cpc	r17, r13
    8c86:	39 f4       	brne	.+14     	; 0x8c96 <vfprintf+0x3d6>
    8c88:	9a 81       	ldd	r25, Y+2	; 0x02
    8c8a:	96 33       	cpi	r25, 0x36	; 54
    8c8c:	18 f4       	brcc	.+6      	; 0x8c94 <vfprintf+0x3d4>
    8c8e:	95 33       	cpi	r25, 0x35	; 53
    8c90:	11 f4       	brne	.+4      	; 0x8c96 <vfprintf+0x3d6>
    8c92:	24 fe       	sbrs	r2, 4
    8c94:	81 e3       	ldi	r24, 0x31	; 49
    8c96:	90 e0       	ldi	r25, 0x00	; 0
    8c98:	4b c0       	rjmp	.+150    	; 0x8d30 <vfprintf+0x470>
    8c9a:	8a 81       	ldd	r24, Y+2	; 0x02
    8c9c:	81 33       	cpi	r24, 0x31	; 49
    8c9e:	09 f0       	breq	.+2      	; 0x8ca2 <vfprintf+0x3e2>
    8ca0:	0f 7e       	andi	r16, 0xEF	; 239
    8ca2:	90 e0       	ldi	r25, 0x00	; 0
    8ca4:	b3 01       	movw	r22, r6
    8ca6:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8caa:	99 20       	and	r9, r9
    8cac:	a1 f0       	breq	.+40     	; 0x8cd6 <vfprintf+0x416>
    8cae:	8e e2       	ldi	r24, 0x2E	; 46
    8cb0:	90 e0       	ldi	r25, 0x00	; 0
    8cb2:	b3 01       	movw	r22, r6
    8cb4:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8cb8:	12 e0       	ldi	r17, 0x02	; 2
    8cba:	e1 e0       	ldi	r30, 0x01	; 1
    8cbc:	f0 e0       	ldi	r31, 0x00	; 0
    8cbe:	ec 0f       	add	r30, r28
    8cc0:	fd 1f       	adc	r31, r29
    8cc2:	e1 0f       	add	r30, r17
    8cc4:	f1 1d       	adc	r31, r1
    8cc6:	1f 5f       	subi	r17, 0xFF	; 255
    8cc8:	80 81       	ld	r24, Z
    8cca:	90 e0       	ldi	r25, 0x00	; 0
    8ccc:	b3 01       	movw	r22, r6
    8cce:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8cd2:	9a 94       	dec	r9
    8cd4:	91 f7       	brne	.-28     	; 0x8cba <vfprintf+0x3fa>
    8cd6:	44 fc       	sbrc	r4, 4
    8cd8:	03 c0       	rjmp	.+6      	; 0x8ce0 <vfprintf+0x420>
    8cda:	85 e6       	ldi	r24, 0x65	; 101
    8cdc:	90 e0       	ldi	r25, 0x00	; 0
    8cde:	02 c0       	rjmp	.+4      	; 0x8ce4 <vfprintf+0x424>
    8ce0:	85 e4       	ldi	r24, 0x45	; 69
    8ce2:	90 e0       	ldi	r25, 0x00	; 0
    8ce4:	b3 01       	movw	r22, r6
    8ce6:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8cea:	d7 fc       	sbrc	r13, 7
    8cec:	05 c0       	rjmp	.+10     	; 0x8cf8 <vfprintf+0x438>
    8cee:	c1 14       	cp	r12, r1
    8cf0:	d1 04       	cpc	r13, r1
    8cf2:	41 f4       	brne	.+16     	; 0x8d04 <vfprintf+0x444>
    8cf4:	04 ff       	sbrs	r16, 4
    8cf6:	06 c0       	rjmp	.+12     	; 0x8d04 <vfprintf+0x444>
    8cf8:	d0 94       	com	r13
    8cfa:	c1 94       	neg	r12
    8cfc:	d1 08       	sbc	r13, r1
    8cfe:	d3 94       	inc	r13
    8d00:	8d e2       	ldi	r24, 0x2D	; 45
    8d02:	01 c0       	rjmp	.+2      	; 0x8d06 <vfprintf+0x446>
    8d04:	8b e2       	ldi	r24, 0x2B	; 43
    8d06:	90 e0       	ldi	r25, 0x00	; 0
    8d08:	b3 01       	movw	r22, r6
    8d0a:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8d0e:	80 e3       	ldi	r24, 0x30	; 48
    8d10:	05 c0       	rjmp	.+10     	; 0x8d1c <vfprintf+0x45c>
    8d12:	8f 5f       	subi	r24, 0xFF	; 255
    8d14:	26 ef       	ldi	r18, 0xF6	; 246
    8d16:	3f ef       	ldi	r19, 0xFF	; 255
    8d18:	c2 0e       	add	r12, r18
    8d1a:	d3 1e       	adc	r13, r19
    8d1c:	3a e0       	ldi	r19, 0x0A	; 10
    8d1e:	c3 16       	cp	r12, r19
    8d20:	d1 04       	cpc	r13, r1
    8d22:	bc f7       	brge	.-18     	; 0x8d12 <vfprintf+0x452>
    8d24:	90 e0       	ldi	r25, 0x00	; 0
    8d26:	b3 01       	movw	r22, r6
    8d28:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8d2c:	c6 01       	movw	r24, r12
    8d2e:	c0 96       	adiw	r24, 0x30	; 48
    8d30:	b3 01       	movw	r22, r6
    8d32:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8d36:	cc 84       	ldd	r12, Y+12	; 0x0c
    8d38:	dd 84       	ldd	r13, Y+13	; 0x0d
    8d3a:	52 c1       	rjmp	.+676    	; 0x8fe0 <vfprintf+0x720>
    8d3c:	93 36       	cpi	r25, 0x63	; 99
    8d3e:	31 f0       	breq	.+12     	; 0x8d4c <vfprintf+0x48c>
    8d40:	93 37       	cpi	r25, 0x73	; 115
    8d42:	99 f0       	breq	.+38     	; 0x8d6a <vfprintf+0x4aa>
    8d44:	93 35       	cpi	r25, 0x53	; 83
    8d46:	09 f0       	breq	.+2      	; 0x8d4a <vfprintf+0x48a>
    8d48:	59 c0       	rjmp	.+178    	; 0x8dfc <vfprintf+0x53c>
    8d4a:	23 c0       	rjmp	.+70     	; 0x8d92 <vfprintf+0x4d2>
    8d4c:	f6 01       	movw	r30, r12
    8d4e:	80 81       	ld	r24, Z
    8d50:	89 83       	std	Y+1, r24	; 0x01
    8d52:	5e 01       	movw	r10, r28
    8d54:	08 94       	sec
    8d56:	a1 1c       	adc	r10, r1
    8d58:	b1 1c       	adc	r11, r1
    8d5a:	22 e0       	ldi	r18, 0x02	; 2
    8d5c:	30 e0       	ldi	r19, 0x00	; 0
    8d5e:	c2 0e       	add	r12, r18
    8d60:	d3 1e       	adc	r13, r19
    8d62:	21 e0       	ldi	r18, 0x01	; 1
    8d64:	e2 2e       	mov	r14, r18
    8d66:	f1 2c       	mov	r15, r1
    8d68:	12 c0       	rjmp	.+36     	; 0x8d8e <vfprintf+0x4ce>
    8d6a:	f6 01       	movw	r30, r12
    8d6c:	a0 80       	ld	r10, Z
    8d6e:	b1 80       	ldd	r11, Z+1	; 0x01
    8d70:	16 fd       	sbrc	r17, 6
    8d72:	03 c0       	rjmp	.+6      	; 0x8d7a <vfprintf+0x4ba>
    8d74:	6f ef       	ldi	r22, 0xFF	; 255
    8d76:	7f ef       	ldi	r23, 0xFF	; 255
    8d78:	02 c0       	rjmp	.+4      	; 0x8d7e <vfprintf+0x4be>
    8d7a:	69 2d       	mov	r22, r9
    8d7c:	70 e0       	ldi	r23, 0x00	; 0
    8d7e:	22 e0       	ldi	r18, 0x02	; 2
    8d80:	30 e0       	ldi	r19, 0x00	; 0
    8d82:	c2 0e       	add	r12, r18
    8d84:	d3 1e       	adc	r13, r19
    8d86:	c5 01       	movw	r24, r10
    8d88:	0e 94 f6 4c 	call	0x99ec	; 0x99ec <strnlen>
    8d8c:	7c 01       	movw	r14, r24
    8d8e:	1f 77       	andi	r17, 0x7F	; 127
    8d90:	13 c0       	rjmp	.+38     	; 0x8db8 <vfprintf+0x4f8>
    8d92:	f6 01       	movw	r30, r12
    8d94:	a0 80       	ld	r10, Z
    8d96:	b1 80       	ldd	r11, Z+1	; 0x01
    8d98:	16 fd       	sbrc	r17, 6
    8d9a:	03 c0       	rjmp	.+6      	; 0x8da2 <vfprintf+0x4e2>
    8d9c:	6f ef       	ldi	r22, 0xFF	; 255
    8d9e:	7f ef       	ldi	r23, 0xFF	; 255
    8da0:	02 c0       	rjmp	.+4      	; 0x8da6 <vfprintf+0x4e6>
    8da2:	69 2d       	mov	r22, r9
    8da4:	70 e0       	ldi	r23, 0x00	; 0
    8da6:	22 e0       	ldi	r18, 0x02	; 2
    8da8:	30 e0       	ldi	r19, 0x00	; 0
    8daa:	c2 0e       	add	r12, r18
    8dac:	d3 1e       	adc	r13, r19
    8dae:	c5 01       	movw	r24, r10
    8db0:	0e 94 eb 4c 	call	0x99d6	; 0x99d6 <strnlen_P>
    8db4:	7c 01       	movw	r14, r24
    8db6:	10 68       	ori	r17, 0x80	; 128
    8db8:	13 ff       	sbrs	r17, 3
    8dba:	07 c0       	rjmp	.+14     	; 0x8dca <vfprintf+0x50a>
    8dbc:	1b c0       	rjmp	.+54     	; 0x8df4 <vfprintf+0x534>
    8dbe:	80 e2       	ldi	r24, 0x20	; 32
    8dc0:	90 e0       	ldi	r25, 0x00	; 0
    8dc2:	b3 01       	movw	r22, r6
    8dc4:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8dc8:	8a 94       	dec	r8
    8dca:	88 2d       	mov	r24, r8
    8dcc:	90 e0       	ldi	r25, 0x00	; 0
    8dce:	e8 16       	cp	r14, r24
    8dd0:	f9 06       	cpc	r15, r25
    8dd2:	a8 f3       	brcs	.-22     	; 0x8dbe <vfprintf+0x4fe>
    8dd4:	0f c0       	rjmp	.+30     	; 0x8df4 <vfprintf+0x534>
    8dd6:	f5 01       	movw	r30, r10
    8dd8:	17 fd       	sbrc	r17, 7
    8dda:	85 91       	lpm	r24, Z+
    8ddc:	17 ff       	sbrs	r17, 7
    8dde:	81 91       	ld	r24, Z+
    8de0:	5f 01       	movw	r10, r30
    8de2:	90 e0       	ldi	r25, 0x00	; 0
    8de4:	b3 01       	movw	r22, r6
    8de6:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8dea:	81 10       	cpse	r8, r1
    8dec:	8a 94       	dec	r8
    8dee:	08 94       	sec
    8df0:	e1 08       	sbc	r14, r1
    8df2:	f1 08       	sbc	r15, r1
    8df4:	e1 14       	cp	r14, r1
    8df6:	f1 04       	cpc	r15, r1
    8df8:	71 f7       	brne	.-36     	; 0x8dd6 <vfprintf+0x516>
    8dfa:	f2 c0       	rjmp	.+484    	; 0x8fe0 <vfprintf+0x720>
    8dfc:	94 36       	cpi	r25, 0x64	; 100
    8dfe:	11 f0       	breq	.+4      	; 0x8e04 <vfprintf+0x544>
    8e00:	99 36       	cpi	r25, 0x69	; 105
    8e02:	89 f5       	brne	.+98     	; 0x8e66 <vfprintf+0x5a6>
    8e04:	17 ff       	sbrs	r17, 7
    8e06:	08 c0       	rjmp	.+16     	; 0x8e18 <vfprintf+0x558>
    8e08:	f6 01       	movw	r30, r12
    8e0a:	20 81       	ld	r18, Z
    8e0c:	31 81       	ldd	r19, Z+1	; 0x01
    8e0e:	42 81       	ldd	r20, Z+2	; 0x02
    8e10:	53 81       	ldd	r21, Z+3	; 0x03
    8e12:	84 e0       	ldi	r24, 0x04	; 4
    8e14:	90 e0       	ldi	r25, 0x00	; 0
    8e16:	0a c0       	rjmp	.+20     	; 0x8e2c <vfprintf+0x56c>
    8e18:	f6 01       	movw	r30, r12
    8e1a:	80 81       	ld	r24, Z
    8e1c:	91 81       	ldd	r25, Z+1	; 0x01
    8e1e:	9c 01       	movw	r18, r24
    8e20:	44 27       	eor	r20, r20
    8e22:	37 fd       	sbrc	r19, 7
    8e24:	40 95       	com	r20
    8e26:	54 2f       	mov	r21, r20
    8e28:	82 e0       	ldi	r24, 0x02	; 2
    8e2a:	90 e0       	ldi	r25, 0x00	; 0
    8e2c:	c8 0e       	add	r12, r24
    8e2e:	d9 1e       	adc	r13, r25
    8e30:	9f e6       	ldi	r25, 0x6F	; 111
    8e32:	f9 2e       	mov	r15, r25
    8e34:	f1 22       	and	r15, r17
    8e36:	57 ff       	sbrs	r21, 7
    8e38:	09 c0       	rjmp	.+18     	; 0x8e4c <vfprintf+0x58c>
    8e3a:	50 95       	com	r21
    8e3c:	40 95       	com	r20
    8e3e:	30 95       	com	r19
    8e40:	21 95       	neg	r18
    8e42:	3f 4f       	sbci	r19, 0xFF	; 255
    8e44:	4f 4f       	sbci	r20, 0xFF	; 255
    8e46:	5f 4f       	sbci	r21, 0xFF	; 255
    8e48:	90 e8       	ldi	r25, 0x80	; 128
    8e4a:	f9 2a       	or	r15, r25
    8e4c:	ca 01       	movw	r24, r20
    8e4e:	b9 01       	movw	r22, r18
    8e50:	ae 01       	movw	r20, r28
    8e52:	4f 5f       	subi	r20, 0xFF	; 255
    8e54:	5f 4f       	sbci	r21, 0xFF	; 255
    8e56:	2a e0       	ldi	r18, 0x0A	; 10
    8e58:	30 e0       	ldi	r19, 0x00	; 0
    8e5a:	0e 94 33 4e 	call	0x9c66	; 0x9c66 <__ultoa_invert>
    8e5e:	e8 2e       	mov	r14, r24
    8e60:	e8 89       	ldd	r30, Y+16	; 0x10
    8e62:	ee 1a       	sub	r14, r30
    8e64:	41 c0       	rjmp	.+130    	; 0x8ee8 <vfprintf+0x628>
    8e66:	95 37       	cpi	r25, 0x75	; 117
    8e68:	21 f4       	brne	.+8      	; 0x8e72 <vfprintf+0x5b2>
    8e6a:	1f 7e       	andi	r17, 0xEF	; 239
    8e6c:	2a e0       	ldi	r18, 0x0A	; 10
    8e6e:	30 e0       	ldi	r19, 0x00	; 0
    8e70:	1c c0       	rjmp	.+56     	; 0x8eaa <vfprintf+0x5ea>
    8e72:	19 7f       	andi	r17, 0xF9	; 249
    8e74:	9f 36       	cpi	r25, 0x6F	; 111
    8e76:	61 f0       	breq	.+24     	; 0x8e90 <vfprintf+0x5d0>
    8e78:	90 37       	cpi	r25, 0x70	; 112
    8e7a:	20 f4       	brcc	.+8      	; 0x8e84 <vfprintf+0x5c4>
    8e7c:	98 35       	cpi	r25, 0x58	; 88
    8e7e:	09 f0       	breq	.+2      	; 0x8e82 <vfprintf+0x5c2>
    8e80:	b2 c0       	rjmp	.+356    	; 0x8fe6 <vfprintf+0x726>
    8e82:	0f c0       	rjmp	.+30     	; 0x8ea2 <vfprintf+0x5e2>
    8e84:	90 37       	cpi	r25, 0x70	; 112
    8e86:	39 f0       	breq	.+14     	; 0x8e96 <vfprintf+0x5d6>
    8e88:	98 37       	cpi	r25, 0x78	; 120
    8e8a:	09 f0       	breq	.+2      	; 0x8e8e <vfprintf+0x5ce>
    8e8c:	ac c0       	rjmp	.+344    	; 0x8fe6 <vfprintf+0x726>
    8e8e:	04 c0       	rjmp	.+8      	; 0x8e98 <vfprintf+0x5d8>
    8e90:	28 e0       	ldi	r18, 0x08	; 8
    8e92:	30 e0       	ldi	r19, 0x00	; 0
    8e94:	0a c0       	rjmp	.+20     	; 0x8eaa <vfprintf+0x5ea>
    8e96:	10 61       	ori	r17, 0x10	; 16
    8e98:	14 fd       	sbrc	r17, 4
    8e9a:	14 60       	ori	r17, 0x04	; 4
    8e9c:	20 e1       	ldi	r18, 0x10	; 16
    8e9e:	30 e0       	ldi	r19, 0x00	; 0
    8ea0:	04 c0       	rjmp	.+8      	; 0x8eaa <vfprintf+0x5ea>
    8ea2:	14 fd       	sbrc	r17, 4
    8ea4:	16 60       	ori	r17, 0x06	; 6
    8ea6:	20 e1       	ldi	r18, 0x10	; 16
    8ea8:	32 e0       	ldi	r19, 0x02	; 2
    8eaa:	17 ff       	sbrs	r17, 7
    8eac:	08 c0       	rjmp	.+16     	; 0x8ebe <vfprintf+0x5fe>
    8eae:	f6 01       	movw	r30, r12
    8eb0:	60 81       	ld	r22, Z
    8eb2:	71 81       	ldd	r23, Z+1	; 0x01
    8eb4:	82 81       	ldd	r24, Z+2	; 0x02
    8eb6:	93 81       	ldd	r25, Z+3	; 0x03
    8eb8:	44 e0       	ldi	r20, 0x04	; 4
    8eba:	50 e0       	ldi	r21, 0x00	; 0
    8ebc:	08 c0       	rjmp	.+16     	; 0x8ece <vfprintf+0x60e>
    8ebe:	f6 01       	movw	r30, r12
    8ec0:	80 81       	ld	r24, Z
    8ec2:	91 81       	ldd	r25, Z+1	; 0x01
    8ec4:	bc 01       	movw	r22, r24
    8ec6:	80 e0       	ldi	r24, 0x00	; 0
    8ec8:	90 e0       	ldi	r25, 0x00	; 0
    8eca:	42 e0       	ldi	r20, 0x02	; 2
    8ecc:	50 e0       	ldi	r21, 0x00	; 0
    8ece:	c4 0e       	add	r12, r20
    8ed0:	d5 1e       	adc	r13, r21
    8ed2:	ae 01       	movw	r20, r28
    8ed4:	4f 5f       	subi	r20, 0xFF	; 255
    8ed6:	5f 4f       	sbci	r21, 0xFF	; 255
    8ed8:	0e 94 33 4e 	call	0x9c66	; 0x9c66 <__ultoa_invert>
    8edc:	e8 2e       	mov	r14, r24
    8ede:	58 89       	ldd	r21, Y+16	; 0x10
    8ee0:	e5 1a       	sub	r14, r21
    8ee2:	8f e7       	ldi	r24, 0x7F	; 127
    8ee4:	f8 2e       	mov	r15, r24
    8ee6:	f1 22       	and	r15, r17
    8ee8:	f6 fe       	sbrs	r15, 6
    8eea:	0b c0       	rjmp	.+22     	; 0x8f02 <vfprintf+0x642>
    8eec:	8e ef       	ldi	r24, 0xFE	; 254
    8eee:	f8 22       	and	r15, r24
    8ef0:	e9 14       	cp	r14, r9
    8ef2:	38 f4       	brcc	.+14     	; 0x8f02 <vfprintf+0x642>
    8ef4:	f4 fe       	sbrs	r15, 4
    8ef6:	07 c0       	rjmp	.+14     	; 0x8f06 <vfprintf+0x646>
    8ef8:	f2 fc       	sbrc	r15, 2
    8efa:	05 c0       	rjmp	.+10     	; 0x8f06 <vfprintf+0x646>
    8efc:	9f ee       	ldi	r25, 0xEF	; 239
    8efe:	f9 22       	and	r15, r25
    8f00:	02 c0       	rjmp	.+4      	; 0x8f06 <vfprintf+0x646>
    8f02:	1e 2d       	mov	r17, r14
    8f04:	01 c0       	rjmp	.+2      	; 0x8f08 <vfprintf+0x648>
    8f06:	19 2d       	mov	r17, r9
    8f08:	f4 fe       	sbrs	r15, 4
    8f0a:	0d c0       	rjmp	.+26     	; 0x8f26 <vfprintf+0x666>
    8f0c:	fe 01       	movw	r30, r28
    8f0e:	ee 0d       	add	r30, r14
    8f10:	f1 1d       	adc	r31, r1
    8f12:	80 81       	ld	r24, Z
    8f14:	80 33       	cpi	r24, 0x30	; 48
    8f16:	19 f4       	brne	.+6      	; 0x8f1e <vfprintf+0x65e>
    8f18:	e9 ee       	ldi	r30, 0xE9	; 233
    8f1a:	fe 22       	and	r15, r30
    8f1c:	08 c0       	rjmp	.+16     	; 0x8f2e <vfprintf+0x66e>
    8f1e:	1f 5f       	subi	r17, 0xFF	; 255
    8f20:	f2 fe       	sbrs	r15, 2
    8f22:	05 c0       	rjmp	.+10     	; 0x8f2e <vfprintf+0x66e>
    8f24:	03 c0       	rjmp	.+6      	; 0x8f2c <vfprintf+0x66c>
    8f26:	8f 2d       	mov	r24, r15
    8f28:	86 78       	andi	r24, 0x86	; 134
    8f2a:	09 f0       	breq	.+2      	; 0x8f2e <vfprintf+0x66e>
    8f2c:	1f 5f       	subi	r17, 0xFF	; 255
    8f2e:	0f 2d       	mov	r16, r15
    8f30:	f3 fc       	sbrc	r15, 3
    8f32:	14 c0       	rjmp	.+40     	; 0x8f5c <vfprintf+0x69c>
    8f34:	f0 fe       	sbrs	r15, 0
    8f36:	0f c0       	rjmp	.+30     	; 0x8f56 <vfprintf+0x696>
    8f38:	18 15       	cp	r17, r8
    8f3a:	10 f0       	brcs	.+4      	; 0x8f40 <vfprintf+0x680>
    8f3c:	9e 2c       	mov	r9, r14
    8f3e:	0b c0       	rjmp	.+22     	; 0x8f56 <vfprintf+0x696>
    8f40:	9e 2c       	mov	r9, r14
    8f42:	98 0c       	add	r9, r8
    8f44:	91 1a       	sub	r9, r17
    8f46:	18 2d       	mov	r17, r8
    8f48:	06 c0       	rjmp	.+12     	; 0x8f56 <vfprintf+0x696>
    8f4a:	80 e2       	ldi	r24, 0x20	; 32
    8f4c:	90 e0       	ldi	r25, 0x00	; 0
    8f4e:	b3 01       	movw	r22, r6
    8f50:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8f54:	1f 5f       	subi	r17, 0xFF	; 255
    8f56:	18 15       	cp	r17, r8
    8f58:	c0 f3       	brcs	.-16     	; 0x8f4a <vfprintf+0x68a>
    8f5a:	04 c0       	rjmp	.+8      	; 0x8f64 <vfprintf+0x6a4>
    8f5c:	18 15       	cp	r17, r8
    8f5e:	10 f4       	brcc	.+4      	; 0x8f64 <vfprintf+0x6a4>
    8f60:	81 1a       	sub	r8, r17
    8f62:	01 c0       	rjmp	.+2      	; 0x8f66 <vfprintf+0x6a6>
    8f64:	88 24       	eor	r8, r8
    8f66:	04 ff       	sbrs	r16, 4
    8f68:	0f c0       	rjmp	.+30     	; 0x8f88 <vfprintf+0x6c8>
    8f6a:	80 e3       	ldi	r24, 0x30	; 48
    8f6c:	90 e0       	ldi	r25, 0x00	; 0
    8f6e:	b3 01       	movw	r22, r6
    8f70:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8f74:	02 ff       	sbrs	r16, 2
    8f76:	1d c0       	rjmp	.+58     	; 0x8fb2 <vfprintf+0x6f2>
    8f78:	01 fd       	sbrc	r16, 1
    8f7a:	03 c0       	rjmp	.+6      	; 0x8f82 <vfprintf+0x6c2>
    8f7c:	88 e7       	ldi	r24, 0x78	; 120
    8f7e:	90 e0       	ldi	r25, 0x00	; 0
    8f80:	0e c0       	rjmp	.+28     	; 0x8f9e <vfprintf+0x6de>
    8f82:	88 e5       	ldi	r24, 0x58	; 88
    8f84:	90 e0       	ldi	r25, 0x00	; 0
    8f86:	0b c0       	rjmp	.+22     	; 0x8f9e <vfprintf+0x6de>
    8f88:	80 2f       	mov	r24, r16
    8f8a:	86 78       	andi	r24, 0x86	; 134
    8f8c:	91 f0       	breq	.+36     	; 0x8fb2 <vfprintf+0x6f2>
    8f8e:	01 ff       	sbrs	r16, 1
    8f90:	02 c0       	rjmp	.+4      	; 0x8f96 <vfprintf+0x6d6>
    8f92:	8b e2       	ldi	r24, 0x2B	; 43
    8f94:	01 c0       	rjmp	.+2      	; 0x8f98 <vfprintf+0x6d8>
    8f96:	80 e2       	ldi	r24, 0x20	; 32
    8f98:	f7 fc       	sbrc	r15, 7
    8f9a:	8d e2       	ldi	r24, 0x2D	; 45
    8f9c:	90 e0       	ldi	r25, 0x00	; 0
    8f9e:	b3 01       	movw	r22, r6
    8fa0:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8fa4:	06 c0       	rjmp	.+12     	; 0x8fb2 <vfprintf+0x6f2>
    8fa6:	80 e3       	ldi	r24, 0x30	; 48
    8fa8:	90 e0       	ldi	r25, 0x00	; 0
    8faa:	b3 01       	movw	r22, r6
    8fac:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8fb0:	9a 94       	dec	r9
    8fb2:	e9 14       	cp	r14, r9
    8fb4:	c0 f3       	brcs	.-16     	; 0x8fa6 <vfprintf+0x6e6>
    8fb6:	ea 94       	dec	r14
    8fb8:	e1 e0       	ldi	r30, 0x01	; 1
    8fba:	f0 e0       	ldi	r31, 0x00	; 0
    8fbc:	ec 0f       	add	r30, r28
    8fbe:	fd 1f       	adc	r31, r29
    8fc0:	ee 0d       	add	r30, r14
    8fc2:	f1 1d       	adc	r31, r1
    8fc4:	80 81       	ld	r24, Z
    8fc6:	90 e0       	ldi	r25, 0x00	; 0
    8fc8:	b3 01       	movw	r22, r6
    8fca:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8fce:	ee 20       	and	r14, r14
    8fd0:	91 f7       	brne	.-28     	; 0x8fb6 <vfprintf+0x6f6>
    8fd2:	06 c0       	rjmp	.+12     	; 0x8fe0 <vfprintf+0x720>
    8fd4:	80 e2       	ldi	r24, 0x20	; 32
    8fd6:	90 e0       	ldi	r25, 0x00	; 0
    8fd8:	b3 01       	movw	r22, r6
    8fda:	0e 94 8f 4d 	call	0x9b1e	; 0x9b1e <fputc>
    8fde:	8a 94       	dec	r8
    8fe0:	88 20       	and	r8, r8
    8fe2:	c1 f7       	brne	.-16     	; 0x8fd4 <vfprintf+0x714>
    8fe4:	99 cc       	rjmp	.-1742   	; 0x8918 <vfprintf+0x58>
    8fe6:	f3 01       	movw	r30, r6
    8fe8:	66 81       	ldd	r22, Z+6	; 0x06
    8fea:	77 81       	ldd	r23, Z+7	; 0x07
    8fec:	cb 01       	movw	r24, r22
    8fee:	61 96       	adiw	r28, 0x11	; 17
    8ff0:	0f b6       	in	r0, 0x3f	; 63
    8ff2:	f8 94       	cli
    8ff4:	de bf       	out	0x3e, r29	; 62
    8ff6:	0f be       	out	0x3f, r0	; 63
    8ff8:	cd bf       	out	0x3d, r28	; 61
    8ffa:	cf 91       	pop	r28
    8ffc:	df 91       	pop	r29
    8ffe:	1f 91       	pop	r17
    9000:	0f 91       	pop	r16
    9002:	ff 90       	pop	r15
    9004:	ef 90       	pop	r14
    9006:	df 90       	pop	r13
    9008:	cf 90       	pop	r12
    900a:	bf 90       	pop	r11
    900c:	af 90       	pop	r10
    900e:	9f 90       	pop	r9
    9010:	8f 90       	pop	r8
    9012:	7f 90       	pop	r7
    9014:	6f 90       	pop	r6
    9016:	5f 90       	pop	r5
    9018:	4f 90       	pop	r4
    901a:	3f 90       	pop	r3
    901c:	2f 90       	pop	r2
    901e:	08 95       	ret

00009020 <__subsf3>:
    9020:	50 58       	subi	r21, 0x80	; 128

00009022 <__addsf3>:
    9022:	bb 27       	eor	r27, r27
    9024:	aa 27       	eor	r26, r26
    9026:	0e d0       	rcall	.+28     	; 0x9044 <__addsf3x>
    9028:	48 c1       	rjmp	.+656    	; 0x92ba <__fp_round>
    902a:	39 d1       	rcall	.+626    	; 0x929e <__fp_pscA>
    902c:	30 f0       	brcs	.+12     	; 0x903a <__addsf3+0x18>
    902e:	3e d1       	rcall	.+636    	; 0x92ac <__fp_pscB>
    9030:	20 f0       	brcs	.+8      	; 0x903a <__addsf3+0x18>
    9032:	31 f4       	brne	.+12     	; 0x9040 <__addsf3+0x1e>
    9034:	9f 3f       	cpi	r25, 0xFF	; 255
    9036:	11 f4       	brne	.+4      	; 0x903c <__addsf3+0x1a>
    9038:	1e f4       	brtc	.+6      	; 0x9040 <__addsf3+0x1e>
    903a:	2e c1       	rjmp	.+604    	; 0x9298 <__fp_nan>
    903c:	0e f4       	brtc	.+2      	; 0x9040 <__addsf3+0x1e>
    903e:	e0 95       	com	r30
    9040:	e7 fb       	bst	r30, 7
    9042:	24 c1       	rjmp	.+584    	; 0x928c <__fp_inf>

00009044 <__addsf3x>:
    9044:	e9 2f       	mov	r30, r25
    9046:	4a d1       	rcall	.+660    	; 0x92dc <__fp_split3>
    9048:	80 f3       	brcs	.-32     	; 0x902a <__addsf3+0x8>
    904a:	ba 17       	cp	r27, r26
    904c:	62 07       	cpc	r22, r18
    904e:	73 07       	cpc	r23, r19
    9050:	84 07       	cpc	r24, r20
    9052:	95 07       	cpc	r25, r21
    9054:	18 f0       	brcs	.+6      	; 0x905c <__addsf3x+0x18>
    9056:	71 f4       	brne	.+28     	; 0x9074 <__addsf3x+0x30>
    9058:	9e f5       	brtc	.+102    	; 0x90c0 <__addsf3x+0x7c>
    905a:	62 c1       	rjmp	.+708    	; 0x9320 <__fp_zero>
    905c:	0e f4       	brtc	.+2      	; 0x9060 <__addsf3x+0x1c>
    905e:	e0 95       	com	r30
    9060:	0b 2e       	mov	r0, r27
    9062:	ba 2f       	mov	r27, r26
    9064:	a0 2d       	mov	r26, r0
    9066:	0b 01       	movw	r0, r22
    9068:	b9 01       	movw	r22, r18
    906a:	90 01       	movw	r18, r0
    906c:	0c 01       	movw	r0, r24
    906e:	ca 01       	movw	r24, r20
    9070:	a0 01       	movw	r20, r0
    9072:	11 24       	eor	r1, r1
    9074:	ff 27       	eor	r31, r31
    9076:	59 1b       	sub	r21, r25
    9078:	99 f0       	breq	.+38     	; 0x90a0 <__addsf3x+0x5c>
    907a:	59 3f       	cpi	r21, 0xF9	; 249
    907c:	50 f4       	brcc	.+20     	; 0x9092 <__addsf3x+0x4e>
    907e:	50 3e       	cpi	r21, 0xE0	; 224
    9080:	68 f1       	brcs	.+90     	; 0x90dc <__addsf3x+0x98>
    9082:	1a 16       	cp	r1, r26
    9084:	f0 40       	sbci	r31, 0x00	; 0
    9086:	a2 2f       	mov	r26, r18
    9088:	23 2f       	mov	r18, r19
    908a:	34 2f       	mov	r19, r20
    908c:	44 27       	eor	r20, r20
    908e:	58 5f       	subi	r21, 0xF8	; 248
    9090:	f3 cf       	rjmp	.-26     	; 0x9078 <__addsf3x+0x34>
    9092:	46 95       	lsr	r20
    9094:	37 95       	ror	r19
    9096:	27 95       	ror	r18
    9098:	a7 95       	ror	r26
    909a:	f0 40       	sbci	r31, 0x00	; 0
    909c:	53 95       	inc	r21
    909e:	c9 f7       	brne	.-14     	; 0x9092 <__addsf3x+0x4e>
    90a0:	7e f4       	brtc	.+30     	; 0x90c0 <__addsf3x+0x7c>
    90a2:	1f 16       	cp	r1, r31
    90a4:	ba 0b       	sbc	r27, r26
    90a6:	62 0b       	sbc	r22, r18
    90a8:	73 0b       	sbc	r23, r19
    90aa:	84 0b       	sbc	r24, r20
    90ac:	ba f0       	brmi	.+46     	; 0x90dc <__addsf3x+0x98>
    90ae:	91 50       	subi	r25, 0x01	; 1
    90b0:	a1 f0       	breq	.+40     	; 0x90da <__addsf3x+0x96>
    90b2:	ff 0f       	add	r31, r31
    90b4:	bb 1f       	adc	r27, r27
    90b6:	66 1f       	adc	r22, r22
    90b8:	77 1f       	adc	r23, r23
    90ba:	88 1f       	adc	r24, r24
    90bc:	c2 f7       	brpl	.-16     	; 0x90ae <__addsf3x+0x6a>
    90be:	0e c0       	rjmp	.+28     	; 0x90dc <__addsf3x+0x98>
    90c0:	ba 0f       	add	r27, r26
    90c2:	62 1f       	adc	r22, r18
    90c4:	73 1f       	adc	r23, r19
    90c6:	84 1f       	adc	r24, r20
    90c8:	48 f4       	brcc	.+18     	; 0x90dc <__addsf3x+0x98>
    90ca:	87 95       	ror	r24
    90cc:	77 95       	ror	r23
    90ce:	67 95       	ror	r22
    90d0:	b7 95       	ror	r27
    90d2:	f7 95       	ror	r31
    90d4:	9e 3f       	cpi	r25, 0xFE	; 254
    90d6:	08 f0       	brcs	.+2      	; 0x90da <__addsf3x+0x96>
    90d8:	b3 cf       	rjmp	.-154    	; 0x9040 <__addsf3+0x1e>
    90da:	93 95       	inc	r25
    90dc:	88 0f       	add	r24, r24
    90de:	08 f0       	brcs	.+2      	; 0x90e2 <__addsf3x+0x9e>
    90e0:	99 27       	eor	r25, r25
    90e2:	ee 0f       	add	r30, r30
    90e4:	97 95       	ror	r25
    90e6:	87 95       	ror	r24
    90e8:	08 95       	ret

000090ea <__divsf3>:
    90ea:	0c d0       	rcall	.+24     	; 0x9104 <__divsf3x>
    90ec:	e6 c0       	rjmp	.+460    	; 0x92ba <__fp_round>
    90ee:	de d0       	rcall	.+444    	; 0x92ac <__fp_pscB>
    90f0:	40 f0       	brcs	.+16     	; 0x9102 <__divsf3+0x18>
    90f2:	d5 d0       	rcall	.+426    	; 0x929e <__fp_pscA>
    90f4:	30 f0       	brcs	.+12     	; 0x9102 <__divsf3+0x18>
    90f6:	21 f4       	brne	.+8      	; 0x9100 <__divsf3+0x16>
    90f8:	5f 3f       	cpi	r21, 0xFF	; 255
    90fa:	19 f0       	breq	.+6      	; 0x9102 <__divsf3+0x18>
    90fc:	c7 c0       	rjmp	.+398    	; 0x928c <__fp_inf>
    90fe:	51 11       	cpse	r21, r1
    9100:	10 c1       	rjmp	.+544    	; 0x9322 <__fp_szero>
    9102:	ca c0       	rjmp	.+404    	; 0x9298 <__fp_nan>

00009104 <__divsf3x>:
    9104:	eb d0       	rcall	.+470    	; 0x92dc <__fp_split3>
    9106:	98 f3       	brcs	.-26     	; 0x90ee <__divsf3+0x4>

00009108 <__divsf3_pse>:
    9108:	99 23       	and	r25, r25
    910a:	c9 f3       	breq	.-14     	; 0x90fe <__divsf3+0x14>
    910c:	55 23       	and	r21, r21
    910e:	b1 f3       	breq	.-20     	; 0x90fc <__divsf3+0x12>
    9110:	95 1b       	sub	r25, r21
    9112:	55 0b       	sbc	r21, r21
    9114:	bb 27       	eor	r27, r27
    9116:	aa 27       	eor	r26, r26
    9118:	62 17       	cp	r22, r18
    911a:	73 07       	cpc	r23, r19
    911c:	84 07       	cpc	r24, r20
    911e:	38 f0       	brcs	.+14     	; 0x912e <__divsf3_pse+0x26>
    9120:	9f 5f       	subi	r25, 0xFF	; 255
    9122:	5f 4f       	sbci	r21, 0xFF	; 255
    9124:	22 0f       	add	r18, r18
    9126:	33 1f       	adc	r19, r19
    9128:	44 1f       	adc	r20, r20
    912a:	aa 1f       	adc	r26, r26
    912c:	a9 f3       	breq	.-22     	; 0x9118 <__divsf3_pse+0x10>
    912e:	33 d0       	rcall	.+102    	; 0x9196 <__divsf3_pse+0x8e>
    9130:	0e 2e       	mov	r0, r30
    9132:	3a f0       	brmi	.+14     	; 0x9142 <__divsf3_pse+0x3a>
    9134:	e0 e8       	ldi	r30, 0x80	; 128
    9136:	30 d0       	rcall	.+96     	; 0x9198 <__divsf3_pse+0x90>
    9138:	91 50       	subi	r25, 0x01	; 1
    913a:	50 40       	sbci	r21, 0x00	; 0
    913c:	e6 95       	lsr	r30
    913e:	00 1c       	adc	r0, r0
    9140:	ca f7       	brpl	.-14     	; 0x9134 <__divsf3_pse+0x2c>
    9142:	29 d0       	rcall	.+82     	; 0x9196 <__divsf3_pse+0x8e>
    9144:	fe 2f       	mov	r31, r30
    9146:	27 d0       	rcall	.+78     	; 0x9196 <__divsf3_pse+0x8e>
    9148:	66 0f       	add	r22, r22
    914a:	77 1f       	adc	r23, r23
    914c:	88 1f       	adc	r24, r24
    914e:	bb 1f       	adc	r27, r27
    9150:	26 17       	cp	r18, r22
    9152:	37 07       	cpc	r19, r23
    9154:	48 07       	cpc	r20, r24
    9156:	ab 07       	cpc	r26, r27
    9158:	b0 e8       	ldi	r27, 0x80	; 128
    915a:	09 f0       	breq	.+2      	; 0x915e <__divsf3_pse+0x56>
    915c:	bb 0b       	sbc	r27, r27
    915e:	80 2d       	mov	r24, r0
    9160:	bf 01       	movw	r22, r30
    9162:	ff 27       	eor	r31, r31
    9164:	93 58       	subi	r25, 0x83	; 131
    9166:	5f 4f       	sbci	r21, 0xFF	; 255
    9168:	2a f0       	brmi	.+10     	; 0x9174 <__divsf3_pse+0x6c>
    916a:	9e 3f       	cpi	r25, 0xFE	; 254
    916c:	51 05       	cpc	r21, r1
    916e:	68 f0       	brcs	.+26     	; 0x918a <__divsf3_pse+0x82>
    9170:	8d c0       	rjmp	.+282    	; 0x928c <__fp_inf>
    9172:	d7 c0       	rjmp	.+430    	; 0x9322 <__fp_szero>
    9174:	5f 3f       	cpi	r21, 0xFF	; 255
    9176:	ec f3       	brlt	.-6      	; 0x9172 <__divsf3_pse+0x6a>
    9178:	98 3e       	cpi	r25, 0xE8	; 232
    917a:	dc f3       	brlt	.-10     	; 0x9172 <__divsf3_pse+0x6a>
    917c:	86 95       	lsr	r24
    917e:	77 95       	ror	r23
    9180:	67 95       	ror	r22
    9182:	b7 95       	ror	r27
    9184:	f7 95       	ror	r31
    9186:	9f 5f       	subi	r25, 0xFF	; 255
    9188:	c9 f7       	brne	.-14     	; 0x917c <__divsf3_pse+0x74>
    918a:	88 0f       	add	r24, r24
    918c:	91 1d       	adc	r25, r1
    918e:	96 95       	lsr	r25
    9190:	87 95       	ror	r24
    9192:	97 f9       	bld	r25, 7
    9194:	08 95       	ret
    9196:	e1 e0       	ldi	r30, 0x01	; 1
    9198:	66 0f       	add	r22, r22
    919a:	77 1f       	adc	r23, r23
    919c:	88 1f       	adc	r24, r24
    919e:	bb 1f       	adc	r27, r27
    91a0:	62 17       	cp	r22, r18
    91a2:	73 07       	cpc	r23, r19
    91a4:	84 07       	cpc	r24, r20
    91a6:	ba 07       	cpc	r27, r26
    91a8:	20 f0       	brcs	.+8      	; 0x91b2 <__divsf3_pse+0xaa>
    91aa:	62 1b       	sub	r22, r18
    91ac:	73 0b       	sbc	r23, r19
    91ae:	84 0b       	sbc	r24, r20
    91b0:	ba 0b       	sbc	r27, r26
    91b2:	ee 1f       	adc	r30, r30
    91b4:	88 f7       	brcc	.-30     	; 0x9198 <__divsf3_pse+0x90>
    91b6:	e0 95       	com	r30
    91b8:	08 95       	ret

000091ba <__fixunssfsi>:
    91ba:	98 d0       	rcall	.+304    	; 0x92ec <__fp_splitA>
    91bc:	88 f0       	brcs	.+34     	; 0x91e0 <__fixunssfsi+0x26>
    91be:	9f 57       	subi	r25, 0x7F	; 127
    91c0:	90 f0       	brcs	.+36     	; 0x91e6 <__fixunssfsi+0x2c>
    91c2:	b9 2f       	mov	r27, r25
    91c4:	99 27       	eor	r25, r25
    91c6:	b7 51       	subi	r27, 0x17	; 23
    91c8:	a0 f0       	brcs	.+40     	; 0x91f2 <__fixunssfsi+0x38>
    91ca:	d1 f0       	breq	.+52     	; 0x9200 <__fixunssfsi+0x46>
    91cc:	66 0f       	add	r22, r22
    91ce:	77 1f       	adc	r23, r23
    91d0:	88 1f       	adc	r24, r24
    91d2:	99 1f       	adc	r25, r25
    91d4:	1a f0       	brmi	.+6      	; 0x91dc <__fixunssfsi+0x22>
    91d6:	ba 95       	dec	r27
    91d8:	c9 f7       	brne	.-14     	; 0x91cc <__fixunssfsi+0x12>
    91da:	12 c0       	rjmp	.+36     	; 0x9200 <__fixunssfsi+0x46>
    91dc:	b1 30       	cpi	r27, 0x01	; 1
    91de:	81 f0       	breq	.+32     	; 0x9200 <__fixunssfsi+0x46>
    91e0:	9f d0       	rcall	.+318    	; 0x9320 <__fp_zero>
    91e2:	b1 e0       	ldi	r27, 0x01	; 1
    91e4:	08 95       	ret
    91e6:	9c c0       	rjmp	.+312    	; 0x9320 <__fp_zero>
    91e8:	67 2f       	mov	r22, r23
    91ea:	78 2f       	mov	r23, r24
    91ec:	88 27       	eor	r24, r24
    91ee:	b8 5f       	subi	r27, 0xF8	; 248
    91f0:	39 f0       	breq	.+14     	; 0x9200 <__fixunssfsi+0x46>
    91f2:	b9 3f       	cpi	r27, 0xF9	; 249
    91f4:	cc f3       	brlt	.-14     	; 0x91e8 <__fixunssfsi+0x2e>
    91f6:	86 95       	lsr	r24
    91f8:	77 95       	ror	r23
    91fa:	67 95       	ror	r22
    91fc:	b3 95       	inc	r27
    91fe:	d9 f7       	brne	.-10     	; 0x91f6 <__fixunssfsi+0x3c>
    9200:	3e f4       	brtc	.+14     	; 0x9210 <__fixunssfsi+0x56>
    9202:	90 95       	com	r25
    9204:	80 95       	com	r24
    9206:	70 95       	com	r23
    9208:	61 95       	neg	r22
    920a:	7f 4f       	sbci	r23, 0xFF	; 255
    920c:	8f 4f       	sbci	r24, 0xFF	; 255
    920e:	9f 4f       	sbci	r25, 0xFF	; 255
    9210:	08 95       	ret

00009212 <__floatunsisf>:
    9212:	e8 94       	clt
    9214:	09 c0       	rjmp	.+18     	; 0x9228 <__floatsisf+0x12>

00009216 <__floatsisf>:
    9216:	97 fb       	bst	r25, 7
    9218:	3e f4       	brtc	.+14     	; 0x9228 <__floatsisf+0x12>
    921a:	90 95       	com	r25
    921c:	80 95       	com	r24
    921e:	70 95       	com	r23
    9220:	61 95       	neg	r22
    9222:	7f 4f       	sbci	r23, 0xFF	; 255
    9224:	8f 4f       	sbci	r24, 0xFF	; 255
    9226:	9f 4f       	sbci	r25, 0xFF	; 255
    9228:	99 23       	and	r25, r25
    922a:	a9 f0       	breq	.+42     	; 0x9256 <__floatsisf+0x40>
    922c:	f9 2f       	mov	r31, r25
    922e:	96 e9       	ldi	r25, 0x96	; 150
    9230:	bb 27       	eor	r27, r27
    9232:	93 95       	inc	r25
    9234:	f6 95       	lsr	r31
    9236:	87 95       	ror	r24
    9238:	77 95       	ror	r23
    923a:	67 95       	ror	r22
    923c:	b7 95       	ror	r27
    923e:	f1 11       	cpse	r31, r1
    9240:	f8 cf       	rjmp	.-16     	; 0x9232 <__floatsisf+0x1c>
    9242:	fa f4       	brpl	.+62     	; 0x9282 <__floatsisf+0x6c>
    9244:	bb 0f       	add	r27, r27
    9246:	11 f4       	brne	.+4      	; 0x924c <__floatsisf+0x36>
    9248:	60 ff       	sbrs	r22, 0
    924a:	1b c0       	rjmp	.+54     	; 0x9282 <__floatsisf+0x6c>
    924c:	6f 5f       	subi	r22, 0xFF	; 255
    924e:	7f 4f       	sbci	r23, 0xFF	; 255
    9250:	8f 4f       	sbci	r24, 0xFF	; 255
    9252:	9f 4f       	sbci	r25, 0xFF	; 255
    9254:	16 c0       	rjmp	.+44     	; 0x9282 <__floatsisf+0x6c>
    9256:	88 23       	and	r24, r24
    9258:	11 f0       	breq	.+4      	; 0x925e <__floatsisf+0x48>
    925a:	96 e9       	ldi	r25, 0x96	; 150
    925c:	11 c0       	rjmp	.+34     	; 0x9280 <__floatsisf+0x6a>
    925e:	77 23       	and	r23, r23
    9260:	21 f0       	breq	.+8      	; 0x926a <__floatsisf+0x54>
    9262:	9e e8       	ldi	r25, 0x8E	; 142
    9264:	87 2f       	mov	r24, r23
    9266:	76 2f       	mov	r23, r22
    9268:	05 c0       	rjmp	.+10     	; 0x9274 <__floatsisf+0x5e>
    926a:	66 23       	and	r22, r22
    926c:	71 f0       	breq	.+28     	; 0x928a <__floatsisf+0x74>
    926e:	96 e8       	ldi	r25, 0x86	; 134
    9270:	86 2f       	mov	r24, r22
    9272:	70 e0       	ldi	r23, 0x00	; 0
    9274:	60 e0       	ldi	r22, 0x00	; 0
    9276:	2a f0       	brmi	.+10     	; 0x9282 <__floatsisf+0x6c>
    9278:	9a 95       	dec	r25
    927a:	66 0f       	add	r22, r22
    927c:	77 1f       	adc	r23, r23
    927e:	88 1f       	adc	r24, r24
    9280:	da f7       	brpl	.-10     	; 0x9278 <__floatsisf+0x62>
    9282:	88 0f       	add	r24, r24
    9284:	96 95       	lsr	r25
    9286:	87 95       	ror	r24
    9288:	97 f9       	bld	r25, 7
    928a:	08 95       	ret

0000928c <__fp_inf>:
    928c:	97 f9       	bld	r25, 7
    928e:	9f 67       	ori	r25, 0x7F	; 127
    9290:	80 e8       	ldi	r24, 0x80	; 128
    9292:	70 e0       	ldi	r23, 0x00	; 0
    9294:	60 e0       	ldi	r22, 0x00	; 0
    9296:	08 95       	ret

00009298 <__fp_nan>:
    9298:	9f ef       	ldi	r25, 0xFF	; 255
    929a:	80 ec       	ldi	r24, 0xC0	; 192
    929c:	08 95       	ret

0000929e <__fp_pscA>:
    929e:	00 24       	eor	r0, r0
    92a0:	0a 94       	dec	r0
    92a2:	16 16       	cp	r1, r22
    92a4:	17 06       	cpc	r1, r23
    92a6:	18 06       	cpc	r1, r24
    92a8:	09 06       	cpc	r0, r25
    92aa:	08 95       	ret

000092ac <__fp_pscB>:
    92ac:	00 24       	eor	r0, r0
    92ae:	0a 94       	dec	r0
    92b0:	12 16       	cp	r1, r18
    92b2:	13 06       	cpc	r1, r19
    92b4:	14 06       	cpc	r1, r20
    92b6:	05 06       	cpc	r0, r21
    92b8:	08 95       	ret

000092ba <__fp_round>:
    92ba:	09 2e       	mov	r0, r25
    92bc:	03 94       	inc	r0
    92be:	00 0c       	add	r0, r0
    92c0:	11 f4       	brne	.+4      	; 0x92c6 <__fp_round+0xc>
    92c2:	88 23       	and	r24, r24
    92c4:	52 f0       	brmi	.+20     	; 0x92da <__fp_round+0x20>
    92c6:	bb 0f       	add	r27, r27
    92c8:	40 f4       	brcc	.+16     	; 0x92da <__fp_round+0x20>
    92ca:	bf 2b       	or	r27, r31
    92cc:	11 f4       	brne	.+4      	; 0x92d2 <__fp_round+0x18>
    92ce:	60 ff       	sbrs	r22, 0
    92d0:	04 c0       	rjmp	.+8      	; 0x92da <__fp_round+0x20>
    92d2:	6f 5f       	subi	r22, 0xFF	; 255
    92d4:	7f 4f       	sbci	r23, 0xFF	; 255
    92d6:	8f 4f       	sbci	r24, 0xFF	; 255
    92d8:	9f 4f       	sbci	r25, 0xFF	; 255
    92da:	08 95       	ret

000092dc <__fp_split3>:
    92dc:	57 fd       	sbrc	r21, 7
    92de:	90 58       	subi	r25, 0x80	; 128
    92e0:	44 0f       	add	r20, r20
    92e2:	55 1f       	adc	r21, r21
    92e4:	59 f0       	breq	.+22     	; 0x92fc <__fp_splitA+0x10>
    92e6:	5f 3f       	cpi	r21, 0xFF	; 255
    92e8:	71 f0       	breq	.+28     	; 0x9306 <__fp_splitA+0x1a>
    92ea:	47 95       	ror	r20

000092ec <__fp_splitA>:
    92ec:	88 0f       	add	r24, r24
    92ee:	97 fb       	bst	r25, 7
    92f0:	99 1f       	adc	r25, r25
    92f2:	61 f0       	breq	.+24     	; 0x930c <__fp_splitA+0x20>
    92f4:	9f 3f       	cpi	r25, 0xFF	; 255
    92f6:	79 f0       	breq	.+30     	; 0x9316 <__fp_splitA+0x2a>
    92f8:	87 95       	ror	r24
    92fa:	08 95       	ret
    92fc:	12 16       	cp	r1, r18
    92fe:	13 06       	cpc	r1, r19
    9300:	14 06       	cpc	r1, r20
    9302:	55 1f       	adc	r21, r21
    9304:	f2 cf       	rjmp	.-28     	; 0x92ea <__fp_split3+0xe>
    9306:	46 95       	lsr	r20
    9308:	f1 df       	rcall	.-30     	; 0x92ec <__fp_splitA>
    930a:	08 c0       	rjmp	.+16     	; 0x931c <__fp_splitA+0x30>
    930c:	16 16       	cp	r1, r22
    930e:	17 06       	cpc	r1, r23
    9310:	18 06       	cpc	r1, r24
    9312:	99 1f       	adc	r25, r25
    9314:	f1 cf       	rjmp	.-30     	; 0x92f8 <__fp_splitA+0xc>
    9316:	86 95       	lsr	r24
    9318:	71 05       	cpc	r23, r1
    931a:	61 05       	cpc	r22, r1
    931c:	08 94       	sec
    931e:	08 95       	ret

00009320 <__fp_zero>:
    9320:	e8 94       	clt

00009322 <__fp_szero>:
    9322:	bb 27       	eor	r27, r27
    9324:	66 27       	eor	r22, r22
    9326:	77 27       	eor	r23, r23
    9328:	cb 01       	movw	r24, r22
    932a:	97 f9       	bld	r25, 7
    932c:	08 95       	ret

0000932e <__gesf2>:
    932e:	28 d1       	rcall	.+592    	; 0x9580 <__fp_cmp>
    9330:	08 f4       	brcc	.+2      	; 0x9334 <__gesf2+0x6>
    9332:	8f ef       	ldi	r24, 0xFF	; 255
    9334:	08 95       	ret
    9336:	0e f0       	brts	.+2      	; 0x933a <__gesf2+0xc>
    9338:	47 c1       	rjmp	.+654    	; 0x95c8 <__fp_mpack>
    933a:	ae cf       	rjmp	.-164    	; 0x9298 <__fp_nan>
    933c:	68 94       	set
    933e:	a6 cf       	rjmp	.-180    	; 0x928c <__fp_inf>

00009340 <log>:
    9340:	d5 df       	rcall	.-86     	; 0x92ec <__fp_splitA>
    9342:	c8 f3       	brcs	.-14     	; 0x9336 <__gesf2+0x8>
    9344:	99 23       	and	r25, r25
    9346:	d1 f3       	breq	.-12     	; 0x933c <__gesf2+0xe>
    9348:	c6 f3       	brts	.-16     	; 0x933a <__gesf2+0xc>
    934a:	df 93       	push	r29
    934c:	cf 93       	push	r28
    934e:	1f 93       	push	r17
    9350:	0f 93       	push	r16
    9352:	ff 92       	push	r15
    9354:	c9 2f       	mov	r28, r25
    9356:	dd 27       	eor	r29, r29
    9358:	88 23       	and	r24, r24
    935a:	2a f0       	brmi	.+10     	; 0x9366 <log+0x26>
    935c:	21 97       	sbiw	r28, 0x01	; 1
    935e:	66 0f       	add	r22, r22
    9360:	77 1f       	adc	r23, r23
    9362:	88 1f       	adc	r24, r24
    9364:	da f7       	brpl	.-10     	; 0x935c <log+0x1c>
    9366:	20 e0       	ldi	r18, 0x00	; 0
    9368:	30 e0       	ldi	r19, 0x00	; 0
    936a:	40 e8       	ldi	r20, 0x80	; 128
    936c:	5f eb       	ldi	r21, 0xBF	; 191
    936e:	9f e3       	ldi	r25, 0x3F	; 63
    9370:	88 39       	cpi	r24, 0x98	; 152
    9372:	20 f0       	brcs	.+8      	; 0x937c <log+0x3c>
    9374:	80 3e       	cpi	r24, 0xE0	; 224
    9376:	30 f0       	brcs	.+12     	; 0x9384 <log+0x44>
    9378:	21 96       	adiw	r28, 0x01	; 1
    937a:	8f 77       	andi	r24, 0x7F	; 127
    937c:	52 de       	rcall	.-860    	; 0x9022 <__addsf3>
    937e:	e8 eb       	ldi	r30, 0xB8	; 184
    9380:	f0 e0       	ldi	r31, 0x00	; 0
    9382:	03 c0       	rjmp	.+6      	; 0x938a <log+0x4a>
    9384:	4e de       	rcall	.-868    	; 0x9022 <__addsf3>
    9386:	e5 ee       	ldi	r30, 0xE5	; 229
    9388:	f0 e0       	ldi	r31, 0x00	; 0
    938a:	2c d1       	rcall	.+600    	; 0x95e4 <__fp_powser>
    938c:	8b 01       	movw	r16, r22
    938e:	be 01       	movw	r22, r28
    9390:	ec 01       	movw	r28, r24
    9392:	fb 2e       	mov	r15, r27
    9394:	6f 57       	subi	r22, 0x7F	; 127
    9396:	71 09       	sbc	r23, r1
    9398:	75 95       	asr	r23
    939a:	77 1f       	adc	r23, r23
    939c:	88 0b       	sbc	r24, r24
    939e:	99 0b       	sbc	r25, r25
    93a0:	3a df       	rcall	.-396    	; 0x9216 <__floatsisf>
    93a2:	28 e1       	ldi	r18, 0x18	; 24
    93a4:	32 e7       	ldi	r19, 0x72	; 114
    93a6:	41 e3       	ldi	r20, 0x31	; 49
    93a8:	5f e3       	ldi	r21, 0x3F	; 63
    93aa:	16 d0       	rcall	.+44     	; 0x93d8 <__mulsf3x>
    93ac:	af 2d       	mov	r26, r15
    93ae:	98 01       	movw	r18, r16
    93b0:	ae 01       	movw	r20, r28
    93b2:	ff 90       	pop	r15
    93b4:	0f 91       	pop	r16
    93b6:	1f 91       	pop	r17
    93b8:	cf 91       	pop	r28
    93ba:	df 91       	pop	r29
    93bc:	43 de       	rcall	.-890    	; 0x9044 <__addsf3x>
    93be:	7d cf       	rjmp	.-262    	; 0x92ba <__fp_round>

000093c0 <__mulsf3>:
    93c0:	0b d0       	rcall	.+22     	; 0x93d8 <__mulsf3x>
    93c2:	7b cf       	rjmp	.-266    	; 0x92ba <__fp_round>
    93c4:	6c df       	rcall	.-296    	; 0x929e <__fp_pscA>
    93c6:	28 f0       	brcs	.+10     	; 0x93d2 <__mulsf3+0x12>
    93c8:	71 df       	rcall	.-286    	; 0x92ac <__fp_pscB>
    93ca:	18 f0       	brcs	.+6      	; 0x93d2 <__mulsf3+0x12>
    93cc:	95 23       	and	r25, r21
    93ce:	09 f0       	breq	.+2      	; 0x93d2 <__mulsf3+0x12>
    93d0:	5d cf       	rjmp	.-326    	; 0x928c <__fp_inf>
    93d2:	62 cf       	rjmp	.-316    	; 0x9298 <__fp_nan>
    93d4:	11 24       	eor	r1, r1
    93d6:	a5 cf       	rjmp	.-182    	; 0x9322 <__fp_szero>

000093d8 <__mulsf3x>:
    93d8:	81 df       	rcall	.-254    	; 0x92dc <__fp_split3>
    93da:	a0 f3       	brcs	.-24     	; 0x93c4 <__mulsf3+0x4>

000093dc <__mulsf3_pse>:
    93dc:	95 9f       	mul	r25, r21
    93de:	d1 f3       	breq	.-12     	; 0x93d4 <__mulsf3+0x14>
    93e0:	95 0f       	add	r25, r21
    93e2:	50 e0       	ldi	r21, 0x00	; 0
    93e4:	55 1f       	adc	r21, r21
    93e6:	62 9f       	mul	r22, r18
    93e8:	f0 01       	movw	r30, r0
    93ea:	72 9f       	mul	r23, r18
    93ec:	bb 27       	eor	r27, r27
    93ee:	f0 0d       	add	r31, r0
    93f0:	b1 1d       	adc	r27, r1
    93f2:	63 9f       	mul	r22, r19
    93f4:	aa 27       	eor	r26, r26
    93f6:	f0 0d       	add	r31, r0
    93f8:	b1 1d       	adc	r27, r1
    93fa:	aa 1f       	adc	r26, r26
    93fc:	64 9f       	mul	r22, r20
    93fe:	66 27       	eor	r22, r22
    9400:	b0 0d       	add	r27, r0
    9402:	a1 1d       	adc	r26, r1
    9404:	66 1f       	adc	r22, r22
    9406:	82 9f       	mul	r24, r18
    9408:	22 27       	eor	r18, r18
    940a:	b0 0d       	add	r27, r0
    940c:	a1 1d       	adc	r26, r1
    940e:	62 1f       	adc	r22, r18
    9410:	73 9f       	mul	r23, r19
    9412:	b0 0d       	add	r27, r0
    9414:	a1 1d       	adc	r26, r1
    9416:	62 1f       	adc	r22, r18
    9418:	83 9f       	mul	r24, r19
    941a:	a0 0d       	add	r26, r0
    941c:	61 1d       	adc	r22, r1
    941e:	22 1f       	adc	r18, r18
    9420:	74 9f       	mul	r23, r20
    9422:	33 27       	eor	r19, r19
    9424:	a0 0d       	add	r26, r0
    9426:	61 1d       	adc	r22, r1
    9428:	23 1f       	adc	r18, r19
    942a:	84 9f       	mul	r24, r20
    942c:	60 0d       	add	r22, r0
    942e:	21 1d       	adc	r18, r1
    9430:	82 2f       	mov	r24, r18
    9432:	76 2f       	mov	r23, r22
    9434:	6a 2f       	mov	r22, r26
    9436:	11 24       	eor	r1, r1
    9438:	9f 57       	subi	r25, 0x7F	; 127
    943a:	50 40       	sbci	r21, 0x00	; 0
    943c:	8a f0       	brmi	.+34     	; 0x9460 <__mulsf3_pse+0x84>
    943e:	e1 f0       	breq	.+56     	; 0x9478 <__mulsf3_pse+0x9c>
    9440:	88 23       	and	r24, r24
    9442:	4a f0       	brmi	.+18     	; 0x9456 <__mulsf3_pse+0x7a>
    9444:	ee 0f       	add	r30, r30
    9446:	ff 1f       	adc	r31, r31
    9448:	bb 1f       	adc	r27, r27
    944a:	66 1f       	adc	r22, r22
    944c:	77 1f       	adc	r23, r23
    944e:	88 1f       	adc	r24, r24
    9450:	91 50       	subi	r25, 0x01	; 1
    9452:	50 40       	sbci	r21, 0x00	; 0
    9454:	a9 f7       	brne	.-22     	; 0x9440 <__mulsf3_pse+0x64>
    9456:	9e 3f       	cpi	r25, 0xFE	; 254
    9458:	51 05       	cpc	r21, r1
    945a:	70 f0       	brcs	.+28     	; 0x9478 <__mulsf3_pse+0x9c>
    945c:	17 cf       	rjmp	.-466    	; 0x928c <__fp_inf>
    945e:	61 cf       	rjmp	.-318    	; 0x9322 <__fp_szero>
    9460:	5f 3f       	cpi	r21, 0xFF	; 255
    9462:	ec f3       	brlt	.-6      	; 0x945e <__mulsf3_pse+0x82>
    9464:	98 3e       	cpi	r25, 0xE8	; 232
    9466:	dc f3       	brlt	.-10     	; 0x945e <__mulsf3_pse+0x82>
    9468:	86 95       	lsr	r24
    946a:	77 95       	ror	r23
    946c:	67 95       	ror	r22
    946e:	b7 95       	ror	r27
    9470:	f7 95       	ror	r31
    9472:	e7 95       	ror	r30
    9474:	9f 5f       	subi	r25, 0xFF	; 255
    9476:	c1 f7       	brne	.-16     	; 0x9468 <__mulsf3_pse+0x8c>
    9478:	fe 2b       	or	r31, r30
    947a:	88 0f       	add	r24, r24
    947c:	91 1d       	adc	r25, r1
    947e:	96 95       	lsr	r25
    9480:	87 95       	ror	r24
    9482:	97 f9       	bld	r25, 7
    9484:	08 95       	ret

00009486 <pow>:
    9486:	fa 01       	movw	r30, r20
    9488:	ee 0f       	add	r30, r30
    948a:	ff 1f       	adc	r31, r31
    948c:	30 96       	adiw	r30, 0x00	; 0
    948e:	21 05       	cpc	r18, r1
    9490:	31 05       	cpc	r19, r1
    9492:	99 f1       	breq	.+102    	; 0x94fa <pow+0x74>
    9494:	61 15       	cp	r22, r1
    9496:	71 05       	cpc	r23, r1
    9498:	61 f4       	brne	.+24     	; 0x94b2 <pow+0x2c>
    949a:	80 38       	cpi	r24, 0x80	; 128
    949c:	bf e3       	ldi	r27, 0x3F	; 63
    949e:	9b 07       	cpc	r25, r27
    94a0:	49 f1       	breq	.+82     	; 0x94f4 <pow+0x6e>
    94a2:	68 94       	set
    94a4:	90 38       	cpi	r25, 0x80	; 128
    94a6:	81 05       	cpc	r24, r1
    94a8:	61 f0       	breq	.+24     	; 0x94c2 <pow+0x3c>
    94aa:	80 38       	cpi	r24, 0x80	; 128
    94ac:	bf ef       	ldi	r27, 0xFF	; 255
    94ae:	9b 07       	cpc	r25, r27
    94b0:	41 f0       	breq	.+16     	; 0x94c2 <pow+0x3c>
    94b2:	99 23       	and	r25, r25
    94b4:	42 f5       	brpl	.+80     	; 0x9506 <pow+0x80>
    94b6:	ff 3f       	cpi	r31, 0xFF	; 255
    94b8:	e1 05       	cpc	r30, r1
    94ba:	31 05       	cpc	r19, r1
    94bc:	21 05       	cpc	r18, r1
    94be:	11 f1       	breq	.+68     	; 0x9504 <pow+0x7e>
    94c0:	e8 94       	clt
    94c2:	08 94       	sec
    94c4:	e7 95       	ror	r30
    94c6:	d9 01       	movw	r26, r18
    94c8:	aa 23       	and	r26, r26
    94ca:	29 f4       	brne	.+10     	; 0x94d6 <pow+0x50>
    94cc:	ab 2f       	mov	r26, r27
    94ce:	be 2f       	mov	r27, r30
    94d0:	f8 5f       	subi	r31, 0xF8	; 248
    94d2:	d0 f3       	brcs	.-12     	; 0x94c8 <pow+0x42>
    94d4:	10 c0       	rjmp	.+32     	; 0x94f6 <pow+0x70>
    94d6:	ff 5f       	subi	r31, 0xFF	; 255
    94d8:	70 f4       	brcc	.+28     	; 0x94f6 <pow+0x70>
    94da:	a6 95       	lsr	r26
    94dc:	e0 f7       	brcc	.-8      	; 0x94d6 <pow+0x50>
    94de:	f7 39       	cpi	r31, 0x97	; 151
    94e0:	50 f0       	brcs	.+20     	; 0x94f6 <pow+0x70>
    94e2:	19 f0       	breq	.+6      	; 0x94ea <pow+0x64>
    94e4:	ff 3a       	cpi	r31, 0xAF	; 175
    94e6:	38 f4       	brcc	.+14     	; 0x94f6 <pow+0x70>
    94e8:	9f 77       	andi	r25, 0x7F	; 127
    94ea:	9f 93       	push	r25
    94ec:	0c d0       	rcall	.+24     	; 0x9506 <pow+0x80>
    94ee:	0f 90       	pop	r0
    94f0:	07 fc       	sbrc	r0, 7
    94f2:	90 58       	subi	r25, 0x80	; 128
    94f4:	08 95       	ret
    94f6:	3e f0       	brts	.+14     	; 0x9506 <pow+0x80>
    94f8:	cf ce       	rjmp	.-610    	; 0x9298 <__fp_nan>
    94fa:	60 e0       	ldi	r22, 0x00	; 0
    94fc:	70 e0       	ldi	r23, 0x00	; 0
    94fe:	80 e8       	ldi	r24, 0x80	; 128
    9500:	9f e3       	ldi	r25, 0x3F	; 63
    9502:	08 95       	ret
    9504:	4f e7       	ldi	r20, 0x7F	; 127
    9506:	9f 77       	andi	r25, 0x7F	; 127
    9508:	5f 93       	push	r21
    950a:	4f 93       	push	r20
    950c:	3f 93       	push	r19
    950e:	2f 93       	push	r18
    9510:	17 df       	rcall	.-466    	; 0x9340 <log>
    9512:	2f 91       	pop	r18
    9514:	3f 91       	pop	r19
    9516:	4f 91       	pop	r20
    9518:	5f 91       	pop	r21
    951a:	52 df       	rcall	.-348    	; 0x93c0 <__mulsf3>
    951c:	05 c0       	rjmp	.+10     	; 0x9528 <exp>
    951e:	19 f4       	brne	.+6      	; 0x9526 <pow+0xa0>
    9520:	0e f0       	brts	.+2      	; 0x9524 <pow+0x9e>
    9522:	b4 ce       	rjmp	.-664    	; 0x928c <__fp_inf>
    9524:	fd ce       	rjmp	.-518    	; 0x9320 <__fp_zero>
    9526:	b8 ce       	rjmp	.-656    	; 0x9298 <__fp_nan>

00009528 <exp>:
    9528:	e1 de       	rcall	.-574    	; 0x92ec <__fp_splitA>
    952a:	c8 f3       	brcs	.-14     	; 0x951e <pow+0x98>
    952c:	96 38       	cpi	r25, 0x86	; 134
    952e:	c0 f7       	brcc	.-16     	; 0x9520 <pow+0x9a>
    9530:	07 f8       	bld	r0, 7
    9532:	0f 92       	push	r0
    9534:	e8 94       	clt
    9536:	2b e3       	ldi	r18, 0x3B	; 59
    9538:	3a ea       	ldi	r19, 0xAA	; 170
    953a:	48 eb       	ldi	r20, 0xB8	; 184
    953c:	5f e7       	ldi	r21, 0x7F	; 127
    953e:	4e df       	rcall	.-356    	; 0x93dc <__mulsf3_pse>
    9540:	0f 92       	push	r0
    9542:	0f 92       	push	r0
    9544:	0f 92       	push	r0
    9546:	4d b7       	in	r20, 0x3d	; 61
    9548:	5e b7       	in	r21, 0x3e	; 62
    954a:	0f 92       	push	r0
    954c:	ad d0       	rcall	.+346    	; 0x96a8 <modf>
    954e:	e2 e1       	ldi	r30, 0x12	; 18
    9550:	f1 e0       	ldi	r31, 0x01	; 1
    9552:	48 d0       	rcall	.+144    	; 0x95e4 <__fp_powser>
    9554:	4f 91       	pop	r20
    9556:	5f 91       	pop	r21
    9558:	ef 91       	pop	r30
    955a:	ff 91       	pop	r31
    955c:	e5 95       	asr	r30
    955e:	ee 1f       	adc	r30, r30
    9560:	ff 1f       	adc	r31, r31
    9562:	49 f0       	breq	.+18     	; 0x9576 <exp+0x4e>
    9564:	fe 57       	subi	r31, 0x7E	; 126
    9566:	e0 68       	ori	r30, 0x80	; 128
    9568:	44 27       	eor	r20, r20
    956a:	ee 0f       	add	r30, r30
    956c:	44 1f       	adc	r20, r20
    956e:	fa 95       	dec	r31
    9570:	e1 f7       	brne	.-8      	; 0x956a <exp+0x42>
    9572:	41 95       	neg	r20
    9574:	55 0b       	sbc	r21, r21
    9576:	64 d0       	rcall	.+200    	; 0x9640 <ldexp>
    9578:	0f 90       	pop	r0
    957a:	07 fe       	sbrs	r0, 7
    957c:	58 c0       	rjmp	.+176    	; 0x962e <inverse>
    957e:	08 95       	ret

00009580 <__fp_cmp>:
    9580:	99 0f       	add	r25, r25
    9582:	00 08       	sbc	r0, r0
    9584:	55 0f       	add	r21, r21
    9586:	aa 0b       	sbc	r26, r26
    9588:	e0 e8       	ldi	r30, 0x80	; 128
    958a:	fe ef       	ldi	r31, 0xFE	; 254
    958c:	16 16       	cp	r1, r22
    958e:	17 06       	cpc	r1, r23
    9590:	e8 07       	cpc	r30, r24
    9592:	f9 07       	cpc	r31, r25
    9594:	c0 f0       	brcs	.+48     	; 0x95c6 <__fp_cmp+0x46>
    9596:	12 16       	cp	r1, r18
    9598:	13 06       	cpc	r1, r19
    959a:	e4 07       	cpc	r30, r20
    959c:	f5 07       	cpc	r31, r21
    959e:	98 f0       	brcs	.+38     	; 0x95c6 <__fp_cmp+0x46>
    95a0:	62 1b       	sub	r22, r18
    95a2:	73 0b       	sbc	r23, r19
    95a4:	84 0b       	sbc	r24, r20
    95a6:	95 0b       	sbc	r25, r21
    95a8:	39 f4       	brne	.+14     	; 0x95b8 <__fp_cmp+0x38>
    95aa:	0a 26       	eor	r0, r26
    95ac:	61 f0       	breq	.+24     	; 0x95c6 <__fp_cmp+0x46>
    95ae:	23 2b       	or	r18, r19
    95b0:	24 2b       	or	r18, r20
    95b2:	25 2b       	or	r18, r21
    95b4:	21 f4       	brne	.+8      	; 0x95be <__fp_cmp+0x3e>
    95b6:	08 95       	ret
    95b8:	0a 26       	eor	r0, r26
    95ba:	09 f4       	brne	.+2      	; 0x95be <__fp_cmp+0x3e>
    95bc:	a1 40       	sbci	r26, 0x01	; 1
    95be:	a6 95       	lsr	r26
    95c0:	8f ef       	ldi	r24, 0xFF	; 255
    95c2:	81 1d       	adc	r24, r1
    95c4:	81 1d       	adc	r24, r1
    95c6:	08 95       	ret

000095c8 <__fp_mpack>:
    95c8:	9f 3f       	cpi	r25, 0xFF	; 255
    95ca:	31 f0       	breq	.+12     	; 0x95d8 <__fp_mpack_finite+0xc>

000095cc <__fp_mpack_finite>:
    95cc:	91 50       	subi	r25, 0x01	; 1
    95ce:	20 f4       	brcc	.+8      	; 0x95d8 <__fp_mpack_finite+0xc>
    95d0:	87 95       	ror	r24
    95d2:	77 95       	ror	r23
    95d4:	67 95       	ror	r22
    95d6:	b7 95       	ror	r27
    95d8:	88 0f       	add	r24, r24
    95da:	91 1d       	adc	r25, r1
    95dc:	96 95       	lsr	r25
    95de:	87 95       	ror	r24
    95e0:	97 f9       	bld	r25, 7
    95e2:	08 95       	ret

000095e4 <__fp_powser>:
    95e4:	df 93       	push	r29
    95e6:	cf 93       	push	r28
    95e8:	1f 93       	push	r17
    95ea:	0f 93       	push	r16
    95ec:	ff 92       	push	r15
    95ee:	ef 92       	push	r14
    95f0:	df 92       	push	r13
    95f2:	7b 01       	movw	r14, r22
    95f4:	8c 01       	movw	r16, r24
    95f6:	68 94       	set
    95f8:	05 c0       	rjmp	.+10     	; 0x9604 <__fp_powser+0x20>
    95fa:	da 2e       	mov	r13, r26
    95fc:	ef 01       	movw	r28, r30
    95fe:	ec de       	rcall	.-552    	; 0x93d8 <__mulsf3x>
    9600:	fe 01       	movw	r30, r28
    9602:	e8 94       	clt
    9604:	a5 91       	lpm	r26, Z+
    9606:	25 91       	lpm	r18, Z+
    9608:	35 91       	lpm	r19, Z+
    960a:	45 91       	lpm	r20, Z+
    960c:	55 91       	lpm	r21, Z+
    960e:	ae f3       	brts	.-22     	; 0x95fa <__fp_powser+0x16>
    9610:	ef 01       	movw	r28, r30
    9612:	18 dd       	rcall	.-1488   	; 0x9044 <__addsf3x>
    9614:	fe 01       	movw	r30, r28
    9616:	97 01       	movw	r18, r14
    9618:	a8 01       	movw	r20, r16
    961a:	da 94       	dec	r13
    961c:	79 f7       	brne	.-34     	; 0x95fc <__fp_powser+0x18>
    961e:	df 90       	pop	r13
    9620:	ef 90       	pop	r14
    9622:	ff 90       	pop	r15
    9624:	0f 91       	pop	r16
    9626:	1f 91       	pop	r17
    9628:	cf 91       	pop	r28
    962a:	df 91       	pop	r29
    962c:	08 95       	ret

0000962e <inverse>:
    962e:	9b 01       	movw	r18, r22
    9630:	ac 01       	movw	r20, r24
    9632:	60 e0       	ldi	r22, 0x00	; 0
    9634:	70 e0       	ldi	r23, 0x00	; 0
    9636:	80 e8       	ldi	r24, 0x80	; 128
    9638:	9f e3       	ldi	r25, 0x3F	; 63
    963a:	57 cd       	rjmp	.-1362   	; 0x90ea <__divsf3>
    963c:	27 ce       	rjmp	.-946    	; 0x928c <__fp_inf>
    963e:	c4 cf       	rjmp	.-120    	; 0x95c8 <__fp_mpack>

00009640 <ldexp>:
    9640:	55 de       	rcall	.-854    	; 0x92ec <__fp_splitA>
    9642:	e8 f3       	brcs	.-6      	; 0x963e <inverse+0x10>
    9644:	99 23       	and	r25, r25
    9646:	d9 f3       	breq	.-10     	; 0x963e <inverse+0x10>
    9648:	94 0f       	add	r25, r20
    964a:	51 1d       	adc	r21, r1
    964c:	bb f3       	brvs	.-18     	; 0x963c <inverse+0xe>
    964e:	91 50       	subi	r25, 0x01	; 1
    9650:	50 40       	sbci	r21, 0x00	; 0
    9652:	94 f0       	brlt	.+36     	; 0x9678 <ldexp+0x38>
    9654:	59 f0       	breq	.+22     	; 0x966c <ldexp+0x2c>
    9656:	88 23       	and	r24, r24
    9658:	32 f0       	brmi	.+12     	; 0x9666 <ldexp+0x26>
    965a:	66 0f       	add	r22, r22
    965c:	77 1f       	adc	r23, r23
    965e:	88 1f       	adc	r24, r24
    9660:	91 50       	subi	r25, 0x01	; 1
    9662:	50 40       	sbci	r21, 0x00	; 0
    9664:	c1 f7       	brne	.-16     	; 0x9656 <ldexp+0x16>
    9666:	9e 3f       	cpi	r25, 0xFE	; 254
    9668:	51 05       	cpc	r21, r1
    966a:	44 f7       	brge	.-48     	; 0x963c <inverse+0xe>
    966c:	88 0f       	add	r24, r24
    966e:	91 1d       	adc	r25, r1
    9670:	96 95       	lsr	r25
    9672:	87 95       	ror	r24
    9674:	97 f9       	bld	r25, 7
    9676:	08 95       	ret
    9678:	5f 3f       	cpi	r21, 0xFF	; 255
    967a:	ac f0       	brlt	.+42     	; 0x96a6 <ldexp+0x66>
    967c:	98 3e       	cpi	r25, 0xE8	; 232
    967e:	9c f0       	brlt	.+38     	; 0x96a6 <ldexp+0x66>
    9680:	bb 27       	eor	r27, r27
    9682:	86 95       	lsr	r24
    9684:	77 95       	ror	r23
    9686:	67 95       	ror	r22
    9688:	b7 95       	ror	r27
    968a:	08 f4       	brcc	.+2      	; 0x968e <ldexp+0x4e>
    968c:	b1 60       	ori	r27, 0x01	; 1
    968e:	93 95       	inc	r25
    9690:	c1 f7       	brne	.-16     	; 0x9682 <ldexp+0x42>
    9692:	bb 0f       	add	r27, r27
    9694:	58 f7       	brcc	.-42     	; 0x966c <ldexp+0x2c>
    9696:	11 f4       	brne	.+4      	; 0x969c <ldexp+0x5c>
    9698:	60 ff       	sbrs	r22, 0
    969a:	e8 cf       	rjmp	.-48     	; 0x966c <ldexp+0x2c>
    969c:	6f 5f       	subi	r22, 0xFF	; 255
    969e:	7f 4f       	sbci	r23, 0xFF	; 255
    96a0:	8f 4f       	sbci	r24, 0xFF	; 255
    96a2:	9f 4f       	sbci	r25, 0xFF	; 255
    96a4:	e3 cf       	rjmp	.-58     	; 0x966c <ldexp+0x2c>
    96a6:	3d ce       	rjmp	.-902    	; 0x9322 <__fp_szero>

000096a8 <modf>:
    96a8:	fa 01       	movw	r30, r20
    96aa:	dc 01       	movw	r26, r24
    96ac:	aa 0f       	add	r26, r26
    96ae:	bb 1f       	adc	r27, r27
    96b0:	9b 01       	movw	r18, r22
    96b2:	ac 01       	movw	r20, r24
    96b4:	bf 57       	subi	r27, 0x7F	; 127
    96b6:	28 f4       	brcc	.+10     	; 0x96c2 <modf+0x1a>
    96b8:	22 27       	eor	r18, r18
    96ba:	33 27       	eor	r19, r19
    96bc:	44 27       	eor	r20, r20
    96be:	50 78       	andi	r21, 0x80	; 128
    96c0:	1f c0       	rjmp	.+62     	; 0x9700 <modf+0x58>
    96c2:	b7 51       	subi	r27, 0x17	; 23
    96c4:	88 f4       	brcc	.+34     	; 0x96e8 <modf+0x40>
    96c6:	ab 2f       	mov	r26, r27
    96c8:	00 24       	eor	r0, r0
    96ca:	46 95       	lsr	r20
    96cc:	37 95       	ror	r19
    96ce:	27 95       	ror	r18
    96d0:	01 1c       	adc	r0, r1
    96d2:	a3 95       	inc	r26
    96d4:	d2 f3       	brmi	.-12     	; 0x96ca <modf+0x22>
    96d6:	00 20       	and	r0, r0
    96d8:	69 f0       	breq	.+26     	; 0x96f4 <modf+0x4c>
    96da:	22 0f       	add	r18, r18
    96dc:	33 1f       	adc	r19, r19
    96de:	44 1f       	adc	r20, r20
    96e0:	b3 95       	inc	r27
    96e2:	da f3       	brmi	.-10     	; 0x96da <modf+0x32>
    96e4:	0d d0       	rcall	.+26     	; 0x9700 <modf+0x58>
    96e6:	9c cc       	rjmp	.-1736   	; 0x9020 <__subsf3>
    96e8:	61 30       	cpi	r22, 0x01	; 1
    96ea:	71 05       	cpc	r23, r1
    96ec:	a0 e8       	ldi	r26, 0x80	; 128
    96ee:	8a 07       	cpc	r24, r26
    96f0:	b9 46       	sbci	r27, 0x69	; 105
    96f2:	30 f4       	brcc	.+12     	; 0x9700 <modf+0x58>
    96f4:	9b 01       	movw	r18, r22
    96f6:	ac 01       	movw	r20, r24
    96f8:	66 27       	eor	r22, r22
    96fa:	77 27       	eor	r23, r23
    96fc:	88 27       	eor	r24, r24
    96fe:	90 78       	andi	r25, 0x80	; 128
    9700:	30 96       	adiw	r30, 0x00	; 0
    9702:	21 f0       	breq	.+8      	; 0x970c <modf+0x64>
    9704:	20 83       	st	Z, r18
    9706:	31 83       	std	Z+1, r19	; 0x01
    9708:	42 83       	std	Z+2, r20	; 0x02
    970a:	53 83       	std	Z+3, r21	; 0x03
    970c:	08 95       	ret

0000970e <__mulsi3>:
    970e:	62 9f       	mul	r22, r18
    9710:	d0 01       	movw	r26, r0
    9712:	73 9f       	mul	r23, r19
    9714:	f0 01       	movw	r30, r0
    9716:	82 9f       	mul	r24, r18
    9718:	e0 0d       	add	r30, r0
    971a:	f1 1d       	adc	r31, r1
    971c:	64 9f       	mul	r22, r20
    971e:	e0 0d       	add	r30, r0
    9720:	f1 1d       	adc	r31, r1
    9722:	92 9f       	mul	r25, r18
    9724:	f0 0d       	add	r31, r0
    9726:	83 9f       	mul	r24, r19
    9728:	f0 0d       	add	r31, r0
    972a:	74 9f       	mul	r23, r20
    972c:	f0 0d       	add	r31, r0
    972e:	65 9f       	mul	r22, r21
    9730:	f0 0d       	add	r31, r0
    9732:	99 27       	eor	r25, r25
    9734:	72 9f       	mul	r23, r18
    9736:	b0 0d       	add	r27, r0
    9738:	e1 1d       	adc	r30, r1
    973a:	f9 1f       	adc	r31, r25
    973c:	63 9f       	mul	r22, r19
    973e:	b0 0d       	add	r27, r0
    9740:	e1 1d       	adc	r30, r1
    9742:	f9 1f       	adc	r31, r25
    9744:	bd 01       	movw	r22, r26
    9746:	cf 01       	movw	r24, r30
    9748:	11 24       	eor	r1, r1
    974a:	08 95       	ret

0000974c <__udivmodhi4>:
    974c:	aa 1b       	sub	r26, r26
    974e:	bb 1b       	sub	r27, r27
    9750:	51 e1       	ldi	r21, 0x11	; 17
    9752:	07 c0       	rjmp	.+14     	; 0x9762 <__udivmodhi4_ep>

00009754 <__udivmodhi4_loop>:
    9754:	aa 1f       	adc	r26, r26
    9756:	bb 1f       	adc	r27, r27
    9758:	a6 17       	cp	r26, r22
    975a:	b7 07       	cpc	r27, r23
    975c:	10 f0       	brcs	.+4      	; 0x9762 <__udivmodhi4_ep>
    975e:	a6 1b       	sub	r26, r22
    9760:	b7 0b       	sbc	r27, r23

00009762 <__udivmodhi4_ep>:
    9762:	88 1f       	adc	r24, r24
    9764:	99 1f       	adc	r25, r25
    9766:	5a 95       	dec	r21
    9768:	a9 f7       	brne	.-22     	; 0x9754 <__udivmodhi4_loop>
    976a:	80 95       	com	r24
    976c:	90 95       	com	r25
    976e:	bc 01       	movw	r22, r24
    9770:	cd 01       	movw	r24, r26
    9772:	08 95       	ret

00009774 <__udivmodsi4>:
    9774:	a1 e2       	ldi	r26, 0x21	; 33
    9776:	1a 2e       	mov	r1, r26
    9778:	aa 1b       	sub	r26, r26
    977a:	bb 1b       	sub	r27, r27
    977c:	fd 01       	movw	r30, r26
    977e:	0d c0       	rjmp	.+26     	; 0x979a <__udivmodsi4_ep>

00009780 <__udivmodsi4_loop>:
    9780:	aa 1f       	adc	r26, r26
    9782:	bb 1f       	adc	r27, r27
    9784:	ee 1f       	adc	r30, r30
    9786:	ff 1f       	adc	r31, r31
    9788:	a2 17       	cp	r26, r18
    978a:	b3 07       	cpc	r27, r19
    978c:	e4 07       	cpc	r30, r20
    978e:	f5 07       	cpc	r31, r21
    9790:	20 f0       	brcs	.+8      	; 0x979a <__udivmodsi4_ep>
    9792:	a2 1b       	sub	r26, r18
    9794:	b3 0b       	sbc	r27, r19
    9796:	e4 0b       	sbc	r30, r20
    9798:	f5 0b       	sbc	r31, r21

0000979a <__udivmodsi4_ep>:
    979a:	66 1f       	adc	r22, r22
    979c:	77 1f       	adc	r23, r23
    979e:	88 1f       	adc	r24, r24
    97a0:	99 1f       	adc	r25, r25
    97a2:	1a 94       	dec	r1
    97a4:	69 f7       	brne	.-38     	; 0x9780 <__udivmodsi4_loop>
    97a6:	60 95       	com	r22
    97a8:	70 95       	com	r23
    97aa:	80 95       	com	r24
    97ac:	90 95       	com	r25
    97ae:	9b 01       	movw	r18, r22
    97b0:	ac 01       	movw	r20, r24
    97b2:	bd 01       	movw	r22, r26
    97b4:	cf 01       	movw	r24, r30
    97b6:	08 95       	ret

000097b8 <__prologue_saves__>:
    97b8:	2f 92       	push	r2
    97ba:	3f 92       	push	r3
    97bc:	4f 92       	push	r4
    97be:	5f 92       	push	r5
    97c0:	6f 92       	push	r6
    97c2:	7f 92       	push	r7
    97c4:	8f 92       	push	r8
    97c6:	9f 92       	push	r9
    97c8:	af 92       	push	r10
    97ca:	bf 92       	push	r11
    97cc:	cf 92       	push	r12
    97ce:	df 92       	push	r13
    97d0:	ef 92       	push	r14
    97d2:	ff 92       	push	r15
    97d4:	0f 93       	push	r16
    97d6:	1f 93       	push	r17
    97d8:	cf 93       	push	r28
    97da:	df 93       	push	r29
    97dc:	cd b7       	in	r28, 0x3d	; 61
    97de:	de b7       	in	r29, 0x3e	; 62
    97e0:	ca 1b       	sub	r28, r26
    97e2:	db 0b       	sbc	r29, r27
    97e4:	0f b6       	in	r0, 0x3f	; 63
    97e6:	f8 94       	cli
    97e8:	de bf       	out	0x3e, r29	; 62
    97ea:	0f be       	out	0x3f, r0	; 63
    97ec:	cd bf       	out	0x3d, r28	; 61
    97ee:	09 94       	ijmp

000097f0 <__epilogue_restores__>:
    97f0:	2a 88       	ldd	r2, Y+18	; 0x12
    97f2:	39 88       	ldd	r3, Y+17	; 0x11
    97f4:	48 88       	ldd	r4, Y+16	; 0x10
    97f6:	5f 84       	ldd	r5, Y+15	; 0x0f
    97f8:	6e 84       	ldd	r6, Y+14	; 0x0e
    97fa:	7d 84       	ldd	r7, Y+13	; 0x0d
    97fc:	8c 84       	ldd	r8, Y+12	; 0x0c
    97fe:	9b 84       	ldd	r9, Y+11	; 0x0b
    9800:	aa 84       	ldd	r10, Y+10	; 0x0a
    9802:	b9 84       	ldd	r11, Y+9	; 0x09
    9804:	c8 84       	ldd	r12, Y+8	; 0x08
    9806:	df 80       	ldd	r13, Y+7	; 0x07
    9808:	ee 80       	ldd	r14, Y+6	; 0x06
    980a:	fd 80       	ldd	r15, Y+5	; 0x05
    980c:	0c 81       	ldd	r16, Y+4	; 0x04
    980e:	1b 81       	ldd	r17, Y+3	; 0x03
    9810:	aa 81       	ldd	r26, Y+2	; 0x02
    9812:	b9 81       	ldd	r27, Y+1	; 0x01
    9814:	ce 0f       	add	r28, r30
    9816:	d1 1d       	adc	r29, r1
    9818:	0f b6       	in	r0, 0x3f	; 63
    981a:	f8 94       	cli
    981c:	de bf       	out	0x3e, r29	; 62
    981e:	0f be       	out	0x3f, r0	; 63
    9820:	cd bf       	out	0x3d, r28	; 61
    9822:	ed 01       	movw	r28, r26
    9824:	08 95       	ret

00009826 <__ftoa_engine>:
    9826:	28 30       	cpi	r18, 0x08	; 8
    9828:	08 f0       	brcs	.+2      	; 0x982c <__ftoa_engine+0x6>
    982a:	27 e0       	ldi	r18, 0x07	; 7
    982c:	33 27       	eor	r19, r19
    982e:	da 01       	movw	r26, r20
    9830:	99 0f       	add	r25, r25
    9832:	31 1d       	adc	r19, r1
    9834:	87 fd       	sbrc	r24, 7
    9836:	91 60       	ori	r25, 0x01	; 1
    9838:	00 96       	adiw	r24, 0x00	; 0
    983a:	61 05       	cpc	r22, r1
    983c:	71 05       	cpc	r23, r1
    983e:	39 f4       	brne	.+14     	; 0x984e <__ftoa_engine+0x28>
    9840:	32 60       	ori	r19, 0x02	; 2
    9842:	2e 5f       	subi	r18, 0xFE	; 254
    9844:	3d 93       	st	X+, r19
    9846:	30 e3       	ldi	r19, 0x30	; 48
    9848:	2a 95       	dec	r18
    984a:	e1 f7       	brne	.-8      	; 0x9844 <__ftoa_engine+0x1e>
    984c:	08 95       	ret
    984e:	9f 3f       	cpi	r25, 0xFF	; 255
    9850:	30 f0       	brcs	.+12     	; 0x985e <__ftoa_engine+0x38>
    9852:	80 38       	cpi	r24, 0x80	; 128
    9854:	71 05       	cpc	r23, r1
    9856:	61 05       	cpc	r22, r1
    9858:	09 f0       	breq	.+2      	; 0x985c <__ftoa_engine+0x36>
    985a:	3c 5f       	subi	r19, 0xFC	; 252
    985c:	3c 5f       	subi	r19, 0xFC	; 252
    985e:	3d 93       	st	X+, r19
    9860:	91 30       	cpi	r25, 0x01	; 1
    9862:	08 f0       	brcs	.+2      	; 0x9866 <__ftoa_engine+0x40>
    9864:	80 68       	ori	r24, 0x80	; 128
    9866:	91 1d       	adc	r25, r1
    9868:	df 93       	push	r29
    986a:	cf 93       	push	r28
    986c:	1f 93       	push	r17
    986e:	0f 93       	push	r16
    9870:	ff 92       	push	r15
    9872:	ef 92       	push	r14
    9874:	19 2f       	mov	r17, r25
    9876:	98 7f       	andi	r25, 0xF8	; 248
    9878:	96 95       	lsr	r25
    987a:	e9 2f       	mov	r30, r25
    987c:	96 95       	lsr	r25
    987e:	96 95       	lsr	r25
    9880:	e9 0f       	add	r30, r25
    9882:	ff 27       	eor	r31, r31
    9884:	e4 54       	subi	r30, 0x44	; 68
    9886:	f5 4f       	sbci	r31, 0xF5	; 245
    9888:	99 27       	eor	r25, r25
    988a:	33 27       	eor	r19, r19
    988c:	ee 24       	eor	r14, r14
    988e:	ff 24       	eor	r15, r15
    9890:	a7 01       	movw	r20, r14
    9892:	e7 01       	movw	r28, r14
    9894:	05 90       	lpm	r0, Z+
    9896:	08 94       	sec
    9898:	07 94       	ror	r0
    989a:	28 f4       	brcc	.+10     	; 0x98a6 <__ftoa_engine+0x80>
    989c:	36 0f       	add	r19, r22
    989e:	e7 1e       	adc	r14, r23
    98a0:	f8 1e       	adc	r15, r24
    98a2:	49 1f       	adc	r20, r25
    98a4:	51 1d       	adc	r21, r1
    98a6:	66 0f       	add	r22, r22
    98a8:	77 1f       	adc	r23, r23
    98aa:	88 1f       	adc	r24, r24
    98ac:	99 1f       	adc	r25, r25
    98ae:	06 94       	lsr	r0
    98b0:	a1 f7       	brne	.-24     	; 0x989a <__ftoa_engine+0x74>
    98b2:	05 90       	lpm	r0, Z+
    98b4:	07 94       	ror	r0
    98b6:	28 f4       	brcc	.+10     	; 0x98c2 <__ftoa_engine+0x9c>
    98b8:	e7 0e       	add	r14, r23
    98ba:	f8 1e       	adc	r15, r24
    98bc:	49 1f       	adc	r20, r25
    98be:	56 1f       	adc	r21, r22
    98c0:	c1 1d       	adc	r28, r1
    98c2:	77 0f       	add	r23, r23
    98c4:	88 1f       	adc	r24, r24
    98c6:	99 1f       	adc	r25, r25
    98c8:	66 1f       	adc	r22, r22
    98ca:	06 94       	lsr	r0
    98cc:	a1 f7       	brne	.-24     	; 0x98b6 <__ftoa_engine+0x90>
    98ce:	05 90       	lpm	r0, Z+
    98d0:	07 94       	ror	r0
    98d2:	28 f4       	brcc	.+10     	; 0x98de <__ftoa_engine+0xb8>
    98d4:	f8 0e       	add	r15, r24
    98d6:	49 1f       	adc	r20, r25
    98d8:	56 1f       	adc	r21, r22
    98da:	c7 1f       	adc	r28, r23
    98dc:	d1 1d       	adc	r29, r1
    98de:	88 0f       	add	r24, r24
    98e0:	99 1f       	adc	r25, r25
    98e2:	66 1f       	adc	r22, r22
    98e4:	77 1f       	adc	r23, r23
    98e6:	06 94       	lsr	r0
    98e8:	a1 f7       	brne	.-24     	; 0x98d2 <__ftoa_engine+0xac>
    98ea:	05 90       	lpm	r0, Z+
    98ec:	07 94       	ror	r0
    98ee:	20 f4       	brcc	.+8      	; 0x98f8 <__ftoa_engine+0xd2>
    98f0:	49 0f       	add	r20, r25
    98f2:	56 1f       	adc	r21, r22
    98f4:	c7 1f       	adc	r28, r23
    98f6:	d8 1f       	adc	r29, r24
    98f8:	99 0f       	add	r25, r25
    98fa:	66 1f       	adc	r22, r22
    98fc:	77 1f       	adc	r23, r23
    98fe:	88 1f       	adc	r24, r24
    9900:	06 94       	lsr	r0
    9902:	a9 f7       	brne	.-22     	; 0x98ee <__ftoa_engine+0xc8>
    9904:	84 91       	lpm	r24, Z+
    9906:	10 95       	com	r17
    9908:	17 70       	andi	r17, 0x07	; 7
    990a:	41 f0       	breq	.+16     	; 0x991c <__ftoa_engine+0xf6>
    990c:	d6 95       	lsr	r29
    990e:	c7 95       	ror	r28
    9910:	57 95       	ror	r21
    9912:	47 95       	ror	r20
    9914:	f7 94       	ror	r15
    9916:	e7 94       	ror	r14
    9918:	1a 95       	dec	r17
    991a:	c1 f7       	brne	.-16     	; 0x990c <__ftoa_engine+0xe6>
    991c:	e2 e6       	ldi	r30, 0x62	; 98
    991e:	fa e0       	ldi	r31, 0x0A	; 10
    9920:	68 94       	set
    9922:	15 90       	lpm	r1, Z+
    9924:	15 91       	lpm	r17, Z+
    9926:	35 91       	lpm	r19, Z+
    9928:	65 91       	lpm	r22, Z+
    992a:	95 91       	lpm	r25, Z+
    992c:	05 90       	lpm	r0, Z+
    992e:	7f e2       	ldi	r23, 0x2F	; 47
    9930:	73 95       	inc	r23
    9932:	e1 18       	sub	r14, r1
    9934:	f1 0a       	sbc	r15, r17
    9936:	43 0b       	sbc	r20, r19
    9938:	56 0b       	sbc	r21, r22
    993a:	c9 0b       	sbc	r28, r25
    993c:	d0 09       	sbc	r29, r0
    993e:	c0 f7       	brcc	.-16     	; 0x9930 <__ftoa_engine+0x10a>
    9940:	e1 0c       	add	r14, r1
    9942:	f1 1e       	adc	r15, r17
    9944:	43 1f       	adc	r20, r19
    9946:	56 1f       	adc	r21, r22
    9948:	c9 1f       	adc	r28, r25
    994a:	d0 1d       	adc	r29, r0
    994c:	7e f4       	brtc	.+30     	; 0x996c <__ftoa_engine+0x146>
    994e:	70 33       	cpi	r23, 0x30	; 48
    9950:	11 f4       	brne	.+4      	; 0x9956 <__ftoa_engine+0x130>
    9952:	8a 95       	dec	r24
    9954:	e6 cf       	rjmp	.-52     	; 0x9922 <__ftoa_engine+0xfc>
    9956:	e8 94       	clt
    9958:	01 50       	subi	r16, 0x01	; 1
    995a:	30 f0       	brcs	.+12     	; 0x9968 <__ftoa_engine+0x142>
    995c:	08 0f       	add	r16, r24
    995e:	0a f4       	brpl	.+2      	; 0x9962 <__ftoa_engine+0x13c>
    9960:	00 27       	eor	r16, r16
    9962:	02 17       	cp	r16, r18
    9964:	08 f4       	brcc	.+2      	; 0x9968 <__ftoa_engine+0x142>
    9966:	20 2f       	mov	r18, r16
    9968:	23 95       	inc	r18
    996a:	02 2f       	mov	r16, r18
    996c:	7a 33       	cpi	r23, 0x3A	; 58
    996e:	28 f0       	brcs	.+10     	; 0x997a <__ftoa_engine+0x154>
    9970:	79 e3       	ldi	r23, 0x39	; 57
    9972:	7d 93       	st	X+, r23
    9974:	2a 95       	dec	r18
    9976:	e9 f7       	brne	.-6      	; 0x9972 <__ftoa_engine+0x14c>
    9978:	10 c0       	rjmp	.+32     	; 0x999a <__ftoa_engine+0x174>
    997a:	7d 93       	st	X+, r23
    997c:	2a 95       	dec	r18
    997e:	89 f6       	brne	.-94     	; 0x9922 <__ftoa_engine+0xfc>
    9980:	06 94       	lsr	r0
    9982:	97 95       	ror	r25
    9984:	67 95       	ror	r22
    9986:	37 95       	ror	r19
    9988:	17 95       	ror	r17
    998a:	17 94       	ror	r1
    998c:	e1 18       	sub	r14, r1
    998e:	f1 0a       	sbc	r15, r17
    9990:	43 0b       	sbc	r20, r19
    9992:	56 0b       	sbc	r21, r22
    9994:	c9 0b       	sbc	r28, r25
    9996:	d0 09       	sbc	r29, r0
    9998:	98 f0       	brcs	.+38     	; 0x99c0 <__ftoa_engine+0x19a>
    999a:	23 95       	inc	r18
    999c:	7e 91       	ld	r23, -X
    999e:	73 95       	inc	r23
    99a0:	7a 33       	cpi	r23, 0x3A	; 58
    99a2:	08 f0       	brcs	.+2      	; 0x99a6 <__ftoa_engine+0x180>
    99a4:	70 e3       	ldi	r23, 0x30	; 48
    99a6:	7c 93       	st	X, r23
    99a8:	20 13       	cpse	r18, r16
    99aa:	b8 f7       	brcc	.-18     	; 0x999a <__ftoa_engine+0x174>
    99ac:	7e 91       	ld	r23, -X
    99ae:	70 61       	ori	r23, 0x10	; 16
    99b0:	7d 93       	st	X+, r23
    99b2:	30 f0       	brcs	.+12     	; 0x99c0 <__ftoa_engine+0x19a>
    99b4:	83 95       	inc	r24
    99b6:	71 e3       	ldi	r23, 0x31	; 49
    99b8:	7d 93       	st	X+, r23
    99ba:	70 e3       	ldi	r23, 0x30	; 48
    99bc:	2a 95       	dec	r18
    99be:	e1 f7       	brne	.-8      	; 0x99b8 <__ftoa_engine+0x192>
    99c0:	11 24       	eor	r1, r1
    99c2:	ef 90       	pop	r14
    99c4:	ff 90       	pop	r15
    99c6:	0f 91       	pop	r16
    99c8:	1f 91       	pop	r17
    99ca:	cf 91       	pop	r28
    99cc:	df 91       	pop	r29
    99ce:	99 27       	eor	r25, r25
    99d0:	87 fd       	sbrc	r24, 7
    99d2:	90 95       	com	r25
    99d4:	08 95       	ret

000099d6 <strnlen_P>:
    99d6:	fc 01       	movw	r30, r24
    99d8:	05 90       	lpm	r0, Z+
    99da:	61 50       	subi	r22, 0x01	; 1
    99dc:	70 40       	sbci	r23, 0x00	; 0
    99de:	01 10       	cpse	r0, r1
    99e0:	d8 f7       	brcc	.-10     	; 0x99d8 <strnlen_P+0x2>
    99e2:	80 95       	com	r24
    99e4:	90 95       	com	r25
    99e6:	8e 0f       	add	r24, r30
    99e8:	9f 1f       	adc	r25, r31
    99ea:	08 95       	ret

000099ec <strnlen>:
    99ec:	fc 01       	movw	r30, r24
    99ee:	61 50       	subi	r22, 0x01	; 1
    99f0:	70 40       	sbci	r23, 0x00	; 0
    99f2:	01 90       	ld	r0, Z+
    99f4:	01 10       	cpse	r0, r1
    99f6:	d8 f7       	brcc	.-10     	; 0x99ee <strnlen+0x2>
    99f8:	80 95       	com	r24
    99fa:	90 95       	com	r25
    99fc:	8e 0f       	add	r24, r30
    99fe:	9f 1f       	adc	r25, r31
    9a00:	08 95       	ret

00009a02 <fdevopen>:
    9a02:	0f 93       	push	r16
    9a04:	1f 93       	push	r17
    9a06:	cf 93       	push	r28
    9a08:	df 93       	push	r29
    9a0a:	8c 01       	movw	r16, r24
    9a0c:	eb 01       	movw	r28, r22
    9a0e:	00 97       	sbiw	r24, 0x00	; 0
    9a10:	31 f4       	brne	.+12     	; 0x9a1e <fdevopen+0x1c>
    9a12:	61 15       	cp	r22, r1
    9a14:	71 05       	cpc	r23, r1
    9a16:	19 f4       	brne	.+6      	; 0x9a1e <fdevopen+0x1c>
    9a18:	20 e0       	ldi	r18, 0x00	; 0
    9a1a:	30 e0       	ldi	r19, 0x00	; 0
    9a1c:	38 c0       	rjmp	.+112    	; 0x9a8e <fdevopen+0x8c>
    9a1e:	81 e0       	ldi	r24, 0x01	; 1
    9a20:	90 e0       	ldi	r25, 0x00	; 0
    9a22:	6e e0       	ldi	r22, 0x0E	; 14
    9a24:	70 e0       	ldi	r23, 0x00	; 0
    9a26:	0e 94 a6 4e 	call	0x9d4c	; 0x9d4c <calloc>
    9a2a:	fc 01       	movw	r30, r24
    9a2c:	9c 01       	movw	r18, r24
    9a2e:	00 97       	sbiw	r24, 0x00	; 0
    9a30:	71 f1       	breq	.+92     	; 0x9a8e <fdevopen+0x8c>
    9a32:	80 e8       	ldi	r24, 0x80	; 128
    9a34:	83 83       	std	Z+3, r24	; 0x03
    9a36:	20 97       	sbiw	r28, 0x00	; 0
    9a38:	71 f0       	breq	.+28     	; 0x9a56 <fdevopen+0x54>
    9a3a:	d3 87       	std	Z+11, r29	; 0x0b
    9a3c:	c2 87       	std	Z+10, r28	; 0x0a
    9a3e:	81 e8       	ldi	r24, 0x81	; 129
    9a40:	83 83       	std	Z+3, r24	; 0x03
    9a42:	80 91 c8 08 	lds	r24, 0x08C8
    9a46:	90 91 c9 08 	lds	r25, 0x08C9
    9a4a:	89 2b       	or	r24, r25
    9a4c:	21 f4       	brne	.+8      	; 0x9a56 <fdevopen+0x54>
    9a4e:	f0 93 c9 08 	sts	0x08C9, r31
    9a52:	e0 93 c8 08 	sts	0x08C8, r30
    9a56:	01 15       	cp	r16, r1
    9a58:	11 05       	cpc	r17, r1
    9a5a:	c9 f0       	breq	.+50     	; 0x9a8e <fdevopen+0x8c>
    9a5c:	11 87       	std	Z+9, r17	; 0x09
    9a5e:	00 87       	std	Z+8, r16	; 0x08
    9a60:	83 81       	ldd	r24, Z+3	; 0x03
    9a62:	82 60       	ori	r24, 0x02	; 2
    9a64:	83 83       	std	Z+3, r24	; 0x03
    9a66:	80 91 ca 08 	lds	r24, 0x08CA
    9a6a:	90 91 cb 08 	lds	r25, 0x08CB
    9a6e:	89 2b       	or	r24, r25
    9a70:	71 f4       	brne	.+28     	; 0x9a8e <fdevopen+0x8c>
    9a72:	f0 93 cb 08 	sts	0x08CB, r31
    9a76:	e0 93 ca 08 	sts	0x08CA, r30
    9a7a:	80 91 cc 08 	lds	r24, 0x08CC
    9a7e:	90 91 cd 08 	lds	r25, 0x08CD
    9a82:	89 2b       	or	r24, r25
    9a84:	21 f4       	brne	.+8      	; 0x9a8e <fdevopen+0x8c>
    9a86:	f0 93 cd 08 	sts	0x08CD, r31
    9a8a:	e0 93 cc 08 	sts	0x08CC, r30
    9a8e:	c9 01       	movw	r24, r18
    9a90:	df 91       	pop	r29
    9a92:	cf 91       	pop	r28
    9a94:	1f 91       	pop	r17
    9a96:	0f 91       	pop	r16
    9a98:	08 95       	ret

00009a9a <fgetc>:
    9a9a:	cf 93       	push	r28
    9a9c:	df 93       	push	r29
    9a9e:	ec 01       	movw	r28, r24
    9aa0:	4b 81       	ldd	r20, Y+3	; 0x03
    9aa2:	40 ff       	sbrs	r20, 0
    9aa4:	1a c0       	rjmp	.+52     	; 0x9ada <fgetc+0x40>
    9aa6:	46 ff       	sbrs	r20, 6
    9aa8:	0a c0       	rjmp	.+20     	; 0x9abe <fgetc+0x24>
    9aaa:	4f 7b       	andi	r20, 0xBF	; 191
    9aac:	4b 83       	std	Y+3, r20	; 0x03
    9aae:	8e 81       	ldd	r24, Y+6	; 0x06
    9ab0:	9f 81       	ldd	r25, Y+7	; 0x07
    9ab2:	01 96       	adiw	r24, 0x01	; 1
    9ab4:	9f 83       	std	Y+7, r25	; 0x07
    9ab6:	8e 83       	std	Y+6, r24	; 0x06
    9ab8:	8a 81       	ldd	r24, Y+2	; 0x02
    9aba:	28 2f       	mov	r18, r24
    9abc:	2b c0       	rjmp	.+86     	; 0x9b14 <fgetc+0x7a>
    9abe:	42 ff       	sbrs	r20, 2
    9ac0:	13 c0       	rjmp	.+38     	; 0x9ae8 <fgetc+0x4e>
    9ac2:	e8 81       	ld	r30, Y
    9ac4:	f9 81       	ldd	r31, Y+1	; 0x01
    9ac6:	80 81       	ld	r24, Z
    9ac8:	28 2f       	mov	r18, r24
    9aca:	33 27       	eor	r19, r19
    9acc:	27 fd       	sbrc	r18, 7
    9ace:	30 95       	com	r19
    9ad0:	21 15       	cp	r18, r1
    9ad2:	31 05       	cpc	r19, r1
    9ad4:	29 f4       	brne	.+10     	; 0x9ae0 <fgetc+0x46>
    9ad6:	40 62       	ori	r20, 0x20	; 32
    9ad8:	4b 83       	std	Y+3, r20	; 0x03
    9ada:	2f ef       	ldi	r18, 0xFF	; 255
    9adc:	3f ef       	ldi	r19, 0xFF	; 255
    9ade:	1b c0       	rjmp	.+54     	; 0x9b16 <fgetc+0x7c>
    9ae0:	31 96       	adiw	r30, 0x01	; 1
    9ae2:	f9 83       	std	Y+1, r31	; 0x01
    9ae4:	e8 83       	st	Y, r30
    9ae6:	11 c0       	rjmp	.+34     	; 0x9b0a <fgetc+0x70>
    9ae8:	ea 85       	ldd	r30, Y+10	; 0x0a
    9aea:	fb 85       	ldd	r31, Y+11	; 0x0b
    9aec:	ce 01       	movw	r24, r28
    9aee:	09 95       	icall
    9af0:	9c 01       	movw	r18, r24
    9af2:	97 ff       	sbrs	r25, 7
    9af4:	0a c0       	rjmp	.+20     	; 0x9b0a <fgetc+0x70>
    9af6:	9b 81       	ldd	r25, Y+3	; 0x03
    9af8:	2f 5f       	subi	r18, 0xFF	; 255
    9afa:	3f 4f       	sbci	r19, 0xFF	; 255
    9afc:	11 f0       	breq	.+4      	; 0x9b02 <fgetc+0x68>
    9afe:	80 e2       	ldi	r24, 0x20	; 32
    9b00:	01 c0       	rjmp	.+2      	; 0x9b04 <fgetc+0x6a>
    9b02:	80 e1       	ldi	r24, 0x10	; 16
    9b04:	89 2b       	or	r24, r25
    9b06:	8b 83       	std	Y+3, r24	; 0x03
    9b08:	e8 cf       	rjmp	.-48     	; 0x9ada <fgetc+0x40>
    9b0a:	8e 81       	ldd	r24, Y+6	; 0x06
    9b0c:	9f 81       	ldd	r25, Y+7	; 0x07
    9b0e:	01 96       	adiw	r24, 0x01	; 1
    9b10:	9f 83       	std	Y+7, r25	; 0x07
    9b12:	8e 83       	std	Y+6, r24	; 0x06
    9b14:	30 e0       	ldi	r19, 0x00	; 0
    9b16:	c9 01       	movw	r24, r18
    9b18:	df 91       	pop	r29
    9b1a:	cf 91       	pop	r28
    9b1c:	08 95       	ret

00009b1e <fputc>:
    9b1e:	0f 93       	push	r16
    9b20:	1f 93       	push	r17
    9b22:	cf 93       	push	r28
    9b24:	df 93       	push	r29
    9b26:	8c 01       	movw	r16, r24
    9b28:	eb 01       	movw	r28, r22
    9b2a:	8b 81       	ldd	r24, Y+3	; 0x03
    9b2c:	81 ff       	sbrs	r24, 1
    9b2e:	1b c0       	rjmp	.+54     	; 0x9b66 <fputc+0x48>
    9b30:	82 ff       	sbrs	r24, 2
    9b32:	0d c0       	rjmp	.+26     	; 0x9b4e <fputc+0x30>
    9b34:	2e 81       	ldd	r18, Y+6	; 0x06
    9b36:	3f 81       	ldd	r19, Y+7	; 0x07
    9b38:	8c 81       	ldd	r24, Y+4	; 0x04
    9b3a:	9d 81       	ldd	r25, Y+5	; 0x05
    9b3c:	28 17       	cp	r18, r24
    9b3e:	39 07       	cpc	r19, r25
    9b40:	64 f4       	brge	.+24     	; 0x9b5a <fputc+0x3c>
    9b42:	e8 81       	ld	r30, Y
    9b44:	f9 81       	ldd	r31, Y+1	; 0x01
    9b46:	01 93       	st	Z+, r16
    9b48:	f9 83       	std	Y+1, r31	; 0x01
    9b4a:	e8 83       	st	Y, r30
    9b4c:	06 c0       	rjmp	.+12     	; 0x9b5a <fputc+0x3c>
    9b4e:	e8 85       	ldd	r30, Y+8	; 0x08
    9b50:	f9 85       	ldd	r31, Y+9	; 0x09
    9b52:	80 2f       	mov	r24, r16
    9b54:	09 95       	icall
    9b56:	89 2b       	or	r24, r25
    9b58:	31 f4       	brne	.+12     	; 0x9b66 <fputc+0x48>
    9b5a:	8e 81       	ldd	r24, Y+6	; 0x06
    9b5c:	9f 81       	ldd	r25, Y+7	; 0x07
    9b5e:	01 96       	adiw	r24, 0x01	; 1
    9b60:	9f 83       	std	Y+7, r25	; 0x07
    9b62:	8e 83       	std	Y+6, r24	; 0x06
    9b64:	02 c0       	rjmp	.+4      	; 0x9b6a <fputc+0x4c>
    9b66:	0f ef       	ldi	r16, 0xFF	; 255
    9b68:	1f ef       	ldi	r17, 0xFF	; 255
    9b6a:	c8 01       	movw	r24, r16
    9b6c:	df 91       	pop	r29
    9b6e:	cf 91       	pop	r28
    9b70:	1f 91       	pop	r17
    9b72:	0f 91       	pop	r16
    9b74:	08 95       	ret

00009b76 <printf>:
    9b76:	df 93       	push	r29
    9b78:	cf 93       	push	r28
    9b7a:	cd b7       	in	r28, 0x3d	; 61
    9b7c:	de b7       	in	r29, 0x3e	; 62
    9b7e:	fe 01       	movw	r30, r28
    9b80:	35 96       	adiw	r30, 0x05	; 5
    9b82:	61 91       	ld	r22, Z+
    9b84:	71 91       	ld	r23, Z+
    9b86:	80 91 ca 08 	lds	r24, 0x08CA
    9b8a:	90 91 cb 08 	lds	r25, 0x08CB
    9b8e:	af 01       	movw	r20, r30
    9b90:	0e 94 60 44 	call	0x88c0	; 0x88c0 <vfprintf>
    9b94:	cf 91       	pop	r28
    9b96:	df 91       	pop	r29
    9b98:	08 95       	ret

00009b9a <puts>:
    9b9a:	0f 93       	push	r16
    9b9c:	1f 93       	push	r17
    9b9e:	cf 93       	push	r28
    9ba0:	df 93       	push	r29
    9ba2:	8c 01       	movw	r16, r24
    9ba4:	e0 91 ca 08 	lds	r30, 0x08CA
    9ba8:	f0 91 cb 08 	lds	r31, 0x08CB
    9bac:	83 81       	ldd	r24, Z+3	; 0x03
    9bae:	81 ff       	sbrs	r24, 1
    9bb0:	21 c0       	rjmp	.+66     	; 0x9bf4 <puts+0x5a>
    9bb2:	c0 e0       	ldi	r28, 0x00	; 0
    9bb4:	d0 e0       	ldi	r29, 0x00	; 0
    9bb6:	0d c0       	rjmp	.+26     	; 0x9bd2 <puts+0x38>
    9bb8:	e0 91 ca 08 	lds	r30, 0x08CA
    9bbc:	f0 91 cb 08 	lds	r31, 0x08CB
    9bc0:	20 85       	ldd	r18, Z+8	; 0x08
    9bc2:	31 85       	ldd	r19, Z+9	; 0x09
    9bc4:	bf 01       	movw	r22, r30
    9bc6:	f9 01       	movw	r30, r18
    9bc8:	09 95       	icall
    9bca:	89 2b       	or	r24, r25
    9bcc:	11 f0       	breq	.+4      	; 0x9bd2 <puts+0x38>
    9bce:	cf ef       	ldi	r28, 0xFF	; 255
    9bd0:	df ef       	ldi	r29, 0xFF	; 255
    9bd2:	f8 01       	movw	r30, r16
    9bd4:	81 91       	ld	r24, Z+
    9bd6:	8f 01       	movw	r16, r30
    9bd8:	88 23       	and	r24, r24
    9bda:	71 f7       	brne	.-36     	; 0x9bb8 <puts+0x1e>
    9bdc:	e0 91 ca 08 	lds	r30, 0x08CA
    9be0:	f0 91 cb 08 	lds	r31, 0x08CB
    9be4:	20 85       	ldd	r18, Z+8	; 0x08
    9be6:	31 85       	ldd	r19, Z+9	; 0x09
    9be8:	8a e0       	ldi	r24, 0x0A	; 10
    9bea:	bf 01       	movw	r22, r30
    9bec:	f9 01       	movw	r30, r18
    9bee:	09 95       	icall
    9bf0:	89 2b       	or	r24, r25
    9bf2:	11 f0       	breq	.+4      	; 0x9bf8 <puts+0x5e>
    9bf4:	cf ef       	ldi	r28, 0xFF	; 255
    9bf6:	df ef       	ldi	r29, 0xFF	; 255
    9bf8:	ce 01       	movw	r24, r28
    9bfa:	df 91       	pop	r29
    9bfc:	cf 91       	pop	r28
    9bfe:	1f 91       	pop	r17
    9c00:	0f 91       	pop	r16
    9c02:	08 95       	ret

00009c04 <sprintf>:
    9c04:	0f 93       	push	r16
    9c06:	1f 93       	push	r17
    9c08:	df 93       	push	r29
    9c0a:	cf 93       	push	r28
    9c0c:	cd b7       	in	r28, 0x3d	; 61
    9c0e:	de b7       	in	r29, 0x3e	; 62
    9c10:	2e 97       	sbiw	r28, 0x0e	; 14
    9c12:	0f b6       	in	r0, 0x3f	; 63
    9c14:	f8 94       	cli
    9c16:	de bf       	out	0x3e, r29	; 62
    9c18:	0f be       	out	0x3f, r0	; 63
    9c1a:	cd bf       	out	0x3d, r28	; 61
    9c1c:	0d 89       	ldd	r16, Y+21	; 0x15
    9c1e:	1e 89       	ldd	r17, Y+22	; 0x16
    9c20:	86 e0       	ldi	r24, 0x06	; 6
    9c22:	8c 83       	std	Y+4, r24	; 0x04
    9c24:	1a 83       	std	Y+2, r17	; 0x02
    9c26:	09 83       	std	Y+1, r16	; 0x01
    9c28:	8f ef       	ldi	r24, 0xFF	; 255
    9c2a:	9f e7       	ldi	r25, 0x7F	; 127
    9c2c:	9e 83       	std	Y+6, r25	; 0x06
    9c2e:	8d 83       	std	Y+5, r24	; 0x05
    9c30:	9e 01       	movw	r18, r28
    9c32:	27 5e       	subi	r18, 0xE7	; 231
    9c34:	3f 4f       	sbci	r19, 0xFF	; 255
    9c36:	ce 01       	movw	r24, r28
    9c38:	01 96       	adiw	r24, 0x01	; 1
    9c3a:	6f 89       	ldd	r22, Y+23	; 0x17
    9c3c:	78 8d       	ldd	r23, Y+24	; 0x18
    9c3e:	a9 01       	movw	r20, r18
    9c40:	0e 94 60 44 	call	0x88c0	; 0x88c0 <vfprintf>
    9c44:	2f 81       	ldd	r18, Y+7	; 0x07
    9c46:	38 85       	ldd	r19, Y+8	; 0x08
    9c48:	02 0f       	add	r16, r18
    9c4a:	13 1f       	adc	r17, r19
    9c4c:	f8 01       	movw	r30, r16
    9c4e:	10 82       	st	Z, r1
    9c50:	2e 96       	adiw	r28, 0x0e	; 14
    9c52:	0f b6       	in	r0, 0x3f	; 63
    9c54:	f8 94       	cli
    9c56:	de bf       	out	0x3e, r29	; 62
    9c58:	0f be       	out	0x3f, r0	; 63
    9c5a:	cd bf       	out	0x3d, r28	; 61
    9c5c:	cf 91       	pop	r28
    9c5e:	df 91       	pop	r29
    9c60:	1f 91       	pop	r17
    9c62:	0f 91       	pop	r16
    9c64:	08 95       	ret

00009c66 <__ultoa_invert>:
    9c66:	fa 01       	movw	r30, r20
    9c68:	aa 27       	eor	r26, r26
    9c6a:	28 30       	cpi	r18, 0x08	; 8
    9c6c:	51 f1       	breq	.+84     	; 0x9cc2 <__ultoa_invert+0x5c>
    9c6e:	20 31       	cpi	r18, 0x10	; 16
    9c70:	81 f1       	breq	.+96     	; 0x9cd2 <__ultoa_invert+0x6c>
    9c72:	e8 94       	clt
    9c74:	6f 93       	push	r22
    9c76:	6e 7f       	andi	r22, 0xFE	; 254
    9c78:	6e 5f       	subi	r22, 0xFE	; 254
    9c7a:	7f 4f       	sbci	r23, 0xFF	; 255
    9c7c:	8f 4f       	sbci	r24, 0xFF	; 255
    9c7e:	9f 4f       	sbci	r25, 0xFF	; 255
    9c80:	af 4f       	sbci	r26, 0xFF	; 255
    9c82:	b1 e0       	ldi	r27, 0x01	; 1
    9c84:	3e d0       	rcall	.+124    	; 0x9d02 <__ultoa_invert+0x9c>
    9c86:	b4 e0       	ldi	r27, 0x04	; 4
    9c88:	3c d0       	rcall	.+120    	; 0x9d02 <__ultoa_invert+0x9c>
    9c8a:	67 0f       	add	r22, r23
    9c8c:	78 1f       	adc	r23, r24
    9c8e:	89 1f       	adc	r24, r25
    9c90:	9a 1f       	adc	r25, r26
    9c92:	a1 1d       	adc	r26, r1
    9c94:	68 0f       	add	r22, r24
    9c96:	79 1f       	adc	r23, r25
    9c98:	8a 1f       	adc	r24, r26
    9c9a:	91 1d       	adc	r25, r1
    9c9c:	a1 1d       	adc	r26, r1
    9c9e:	6a 0f       	add	r22, r26
    9ca0:	71 1d       	adc	r23, r1
    9ca2:	81 1d       	adc	r24, r1
    9ca4:	91 1d       	adc	r25, r1
    9ca6:	a1 1d       	adc	r26, r1
    9ca8:	20 d0       	rcall	.+64     	; 0x9cea <__ultoa_invert+0x84>
    9caa:	09 f4       	brne	.+2      	; 0x9cae <__ultoa_invert+0x48>
    9cac:	68 94       	set
    9cae:	3f 91       	pop	r19
    9cb0:	2a e0       	ldi	r18, 0x0A	; 10
    9cb2:	26 9f       	mul	r18, r22
    9cb4:	11 24       	eor	r1, r1
    9cb6:	30 19       	sub	r19, r0
    9cb8:	30 5d       	subi	r19, 0xD0	; 208
    9cba:	31 93       	st	Z+, r19
    9cbc:	de f6       	brtc	.-74     	; 0x9c74 <__ultoa_invert+0xe>
    9cbe:	cf 01       	movw	r24, r30
    9cc0:	08 95       	ret
    9cc2:	46 2f       	mov	r20, r22
    9cc4:	47 70       	andi	r20, 0x07	; 7
    9cc6:	40 5d       	subi	r20, 0xD0	; 208
    9cc8:	41 93       	st	Z+, r20
    9cca:	b3 e0       	ldi	r27, 0x03	; 3
    9ccc:	0f d0       	rcall	.+30     	; 0x9cec <__ultoa_invert+0x86>
    9cce:	c9 f7       	brne	.-14     	; 0x9cc2 <__ultoa_invert+0x5c>
    9cd0:	f6 cf       	rjmp	.-20     	; 0x9cbe <__ultoa_invert+0x58>
    9cd2:	46 2f       	mov	r20, r22
    9cd4:	4f 70       	andi	r20, 0x0F	; 15
    9cd6:	40 5d       	subi	r20, 0xD0	; 208
    9cd8:	4a 33       	cpi	r20, 0x3A	; 58
    9cda:	18 f0       	brcs	.+6      	; 0x9ce2 <__ultoa_invert+0x7c>
    9cdc:	49 5d       	subi	r20, 0xD9	; 217
    9cde:	31 fd       	sbrc	r19, 1
    9ce0:	40 52       	subi	r20, 0x20	; 32
    9ce2:	41 93       	st	Z+, r20
    9ce4:	02 d0       	rcall	.+4      	; 0x9cea <__ultoa_invert+0x84>
    9ce6:	a9 f7       	brne	.-22     	; 0x9cd2 <__ultoa_invert+0x6c>
    9ce8:	ea cf       	rjmp	.-44     	; 0x9cbe <__ultoa_invert+0x58>
    9cea:	b4 e0       	ldi	r27, 0x04	; 4
    9cec:	a6 95       	lsr	r26
    9cee:	97 95       	ror	r25
    9cf0:	87 95       	ror	r24
    9cf2:	77 95       	ror	r23
    9cf4:	67 95       	ror	r22
    9cf6:	ba 95       	dec	r27
    9cf8:	c9 f7       	brne	.-14     	; 0x9cec <__ultoa_invert+0x86>
    9cfa:	00 97       	sbiw	r24, 0x00	; 0
    9cfc:	61 05       	cpc	r22, r1
    9cfe:	71 05       	cpc	r23, r1
    9d00:	08 95       	ret
    9d02:	9b 01       	movw	r18, r22
    9d04:	ac 01       	movw	r20, r24
    9d06:	0a 2e       	mov	r0, r26
    9d08:	06 94       	lsr	r0
    9d0a:	57 95       	ror	r21
    9d0c:	47 95       	ror	r20
    9d0e:	37 95       	ror	r19
    9d10:	27 95       	ror	r18
    9d12:	ba 95       	dec	r27
    9d14:	c9 f7       	brne	.-14     	; 0x9d08 <__ultoa_invert+0xa2>
    9d16:	62 0f       	add	r22, r18
    9d18:	73 1f       	adc	r23, r19
    9d1a:	84 1f       	adc	r24, r20
    9d1c:	95 1f       	adc	r25, r21
    9d1e:	a0 1d       	adc	r26, r0
    9d20:	08 95       	ret

00009d22 <__eerd_byte_m128>:
    9d22:	e1 99       	sbic	0x1c, 1	; 28
    9d24:	fe cf       	rjmp	.-4      	; 0x9d22 <__eerd_byte_m128>
    9d26:	9f bb       	out	0x1f, r25	; 31
    9d28:	8e bb       	out	0x1e, r24	; 30
    9d2a:	e0 9a       	sbi	0x1c, 0	; 28
    9d2c:	99 27       	eor	r25, r25
    9d2e:	8d b3       	in	r24, 0x1d	; 29
    9d30:	08 95       	ret

00009d32 <__eewr_byte_m128>:
    9d32:	26 2f       	mov	r18, r22

00009d34 <__eewr_r18_m128>:
    9d34:	e1 99       	sbic	0x1c, 1	; 28
    9d36:	fe cf       	rjmp	.-4      	; 0x9d34 <__eewr_r18_m128>
    9d38:	9f bb       	out	0x1f, r25	; 31
    9d3a:	8e bb       	out	0x1e, r24	; 30
    9d3c:	2d bb       	out	0x1d, r18	; 29
    9d3e:	0f b6       	in	r0, 0x3f	; 63
    9d40:	f8 94       	cli
    9d42:	e2 9a       	sbi	0x1c, 2	; 28
    9d44:	e1 9a       	sbi	0x1c, 1	; 28
    9d46:	0f be       	out	0x3f, r0	; 63
    9d48:	01 96       	adiw	r24, 0x01	; 1
    9d4a:	08 95       	ret

00009d4c <calloc>:
    9d4c:	0f 93       	push	r16
    9d4e:	1f 93       	push	r17
    9d50:	cf 93       	push	r28
    9d52:	df 93       	push	r29
    9d54:	68 9f       	mul	r22, r24
    9d56:	80 01       	movw	r16, r0
    9d58:	69 9f       	mul	r22, r25
    9d5a:	10 0d       	add	r17, r0
    9d5c:	78 9f       	mul	r23, r24
    9d5e:	10 0d       	add	r17, r0
    9d60:	11 24       	eor	r1, r1
    9d62:	c8 01       	movw	r24, r16
    9d64:	0e 94 c2 4e 	call	0x9d84	; 0x9d84 <malloc>
    9d68:	ec 01       	movw	r28, r24
    9d6a:	00 97       	sbiw	r24, 0x00	; 0
    9d6c:	29 f0       	breq	.+10     	; 0x9d78 <calloc+0x2c>
    9d6e:	60 e0       	ldi	r22, 0x00	; 0
    9d70:	70 e0       	ldi	r23, 0x00	; 0
    9d72:	a8 01       	movw	r20, r16
    9d74:	0e 94 c7 4f 	call	0x9f8e	; 0x9f8e <memset>
    9d78:	ce 01       	movw	r24, r28
    9d7a:	df 91       	pop	r29
    9d7c:	cf 91       	pop	r28
    9d7e:	1f 91       	pop	r17
    9d80:	0f 91       	pop	r16
    9d82:	08 95       	ret

00009d84 <malloc>:
    9d84:	cf 93       	push	r28
    9d86:	df 93       	push	r29
    9d88:	bc 01       	movw	r22, r24
    9d8a:	82 30       	cpi	r24, 0x02	; 2
    9d8c:	91 05       	cpc	r25, r1
    9d8e:	10 f4       	brcc	.+4      	; 0x9d94 <malloc+0x10>
    9d90:	62 e0       	ldi	r22, 0x02	; 2
    9d92:	70 e0       	ldi	r23, 0x00	; 0
    9d94:	a0 91 d0 08 	lds	r26, 0x08D0
    9d98:	b0 91 d1 08 	lds	r27, 0x08D1
    9d9c:	ed 01       	movw	r28, r26
    9d9e:	e0 e0       	ldi	r30, 0x00	; 0
    9da0:	f0 e0       	ldi	r31, 0x00	; 0
    9da2:	40 e0       	ldi	r20, 0x00	; 0
    9da4:	50 e0       	ldi	r21, 0x00	; 0
    9da6:	21 c0       	rjmp	.+66     	; 0x9dea <malloc+0x66>
    9da8:	88 81       	ld	r24, Y
    9daa:	99 81       	ldd	r25, Y+1	; 0x01
    9dac:	86 17       	cp	r24, r22
    9dae:	97 07       	cpc	r25, r23
    9db0:	69 f4       	brne	.+26     	; 0x9dcc <malloc+0x48>
    9db2:	8a 81       	ldd	r24, Y+2	; 0x02
    9db4:	9b 81       	ldd	r25, Y+3	; 0x03
    9db6:	30 97       	sbiw	r30, 0x00	; 0
    9db8:	19 f0       	breq	.+6      	; 0x9dc0 <malloc+0x3c>
    9dba:	93 83       	std	Z+3, r25	; 0x03
    9dbc:	82 83       	std	Z+2, r24	; 0x02
    9dbe:	04 c0       	rjmp	.+8      	; 0x9dc8 <malloc+0x44>
    9dc0:	90 93 d1 08 	sts	0x08D1, r25
    9dc4:	80 93 d0 08 	sts	0x08D0, r24
    9dc8:	fe 01       	movw	r30, r28
    9dca:	34 c0       	rjmp	.+104    	; 0x9e34 <malloc+0xb0>
    9dcc:	68 17       	cp	r22, r24
    9dce:	79 07       	cpc	r23, r25
    9dd0:	38 f4       	brcc	.+14     	; 0x9de0 <malloc+0x5c>
    9dd2:	41 15       	cp	r20, r1
    9dd4:	51 05       	cpc	r21, r1
    9dd6:	19 f0       	breq	.+6      	; 0x9dde <malloc+0x5a>
    9dd8:	84 17       	cp	r24, r20
    9dda:	95 07       	cpc	r25, r21
    9ddc:	08 f4       	brcc	.+2      	; 0x9de0 <malloc+0x5c>
    9dde:	ac 01       	movw	r20, r24
    9de0:	fe 01       	movw	r30, r28
    9de2:	8a 81       	ldd	r24, Y+2	; 0x02
    9de4:	9b 81       	ldd	r25, Y+3	; 0x03
    9de6:	9c 01       	movw	r18, r24
    9de8:	e9 01       	movw	r28, r18
    9dea:	20 97       	sbiw	r28, 0x00	; 0
    9dec:	e9 f6       	brne	.-70     	; 0x9da8 <malloc+0x24>
    9dee:	41 15       	cp	r20, r1
    9df0:	51 05       	cpc	r21, r1
    9df2:	a9 f1       	breq	.+106    	; 0x9e5e <malloc+0xda>
    9df4:	ca 01       	movw	r24, r20
    9df6:	86 1b       	sub	r24, r22
    9df8:	97 0b       	sbc	r25, r23
    9dfa:	04 97       	sbiw	r24, 0x04	; 4
    9dfc:	08 f4       	brcc	.+2      	; 0x9e00 <malloc+0x7c>
    9dfe:	ba 01       	movw	r22, r20
    9e00:	e0 e0       	ldi	r30, 0x00	; 0
    9e02:	f0 e0       	ldi	r31, 0x00	; 0
    9e04:	2a c0       	rjmp	.+84     	; 0x9e5a <malloc+0xd6>
    9e06:	8d 91       	ld	r24, X+
    9e08:	9c 91       	ld	r25, X
    9e0a:	11 97       	sbiw	r26, 0x01	; 1
    9e0c:	84 17       	cp	r24, r20
    9e0e:	95 07       	cpc	r25, r21
    9e10:	f9 f4       	brne	.+62     	; 0x9e50 <malloc+0xcc>
    9e12:	64 17       	cp	r22, r20
    9e14:	75 07       	cpc	r23, r21
    9e16:	81 f4       	brne	.+32     	; 0x9e38 <malloc+0xb4>
    9e18:	12 96       	adiw	r26, 0x02	; 2
    9e1a:	8d 91       	ld	r24, X+
    9e1c:	9c 91       	ld	r25, X
    9e1e:	13 97       	sbiw	r26, 0x03	; 3
    9e20:	30 97       	sbiw	r30, 0x00	; 0
    9e22:	19 f0       	breq	.+6      	; 0x9e2a <malloc+0xa6>
    9e24:	93 83       	std	Z+3, r25	; 0x03
    9e26:	82 83       	std	Z+2, r24	; 0x02
    9e28:	04 c0       	rjmp	.+8      	; 0x9e32 <malloc+0xae>
    9e2a:	90 93 d1 08 	sts	0x08D1, r25
    9e2e:	80 93 d0 08 	sts	0x08D0, r24
    9e32:	fd 01       	movw	r30, r26
    9e34:	32 96       	adiw	r30, 0x02	; 2
    9e36:	4f c0       	rjmp	.+158    	; 0x9ed6 <malloc+0x152>
    9e38:	ca 01       	movw	r24, r20
    9e3a:	86 1b       	sub	r24, r22
    9e3c:	97 0b       	sbc	r25, r23
    9e3e:	fd 01       	movw	r30, r26
    9e40:	e8 0f       	add	r30, r24
    9e42:	f9 1f       	adc	r31, r25
    9e44:	61 93       	st	Z+, r22
    9e46:	71 93       	st	Z+, r23
    9e48:	02 97       	sbiw	r24, 0x02	; 2
    9e4a:	8d 93       	st	X+, r24
    9e4c:	9c 93       	st	X, r25
    9e4e:	43 c0       	rjmp	.+134    	; 0x9ed6 <malloc+0x152>
    9e50:	fd 01       	movw	r30, r26
    9e52:	82 81       	ldd	r24, Z+2	; 0x02
    9e54:	93 81       	ldd	r25, Z+3	; 0x03
    9e56:	9c 01       	movw	r18, r24
    9e58:	d9 01       	movw	r26, r18
    9e5a:	10 97       	sbiw	r26, 0x00	; 0
    9e5c:	a1 f6       	brne	.-88     	; 0x9e06 <malloc+0x82>
    9e5e:	80 91 ce 08 	lds	r24, 0x08CE
    9e62:	90 91 cf 08 	lds	r25, 0x08CF
    9e66:	89 2b       	or	r24, r25
    9e68:	41 f4       	brne	.+16     	; 0x9e7a <malloc+0xf6>
    9e6a:	80 91 aa 03 	lds	r24, 0x03AA
    9e6e:	90 91 ab 03 	lds	r25, 0x03AB
    9e72:	90 93 cf 08 	sts	0x08CF, r25
    9e76:	80 93 ce 08 	sts	0x08CE, r24
    9e7a:	40 91 ac 03 	lds	r20, 0x03AC
    9e7e:	50 91 ad 03 	lds	r21, 0x03AD
    9e82:	41 15       	cp	r20, r1
    9e84:	51 05       	cpc	r21, r1
    9e86:	41 f4       	brne	.+16     	; 0x9e98 <malloc+0x114>
    9e88:	4d b7       	in	r20, 0x3d	; 61
    9e8a:	5e b7       	in	r21, 0x3e	; 62
    9e8c:	80 91 a8 03 	lds	r24, 0x03A8
    9e90:	90 91 a9 03 	lds	r25, 0x03A9
    9e94:	48 1b       	sub	r20, r24
    9e96:	59 0b       	sbc	r21, r25
    9e98:	20 91 ce 08 	lds	r18, 0x08CE
    9e9c:	30 91 cf 08 	lds	r19, 0x08CF
    9ea0:	24 17       	cp	r18, r20
    9ea2:	35 07       	cpc	r19, r21
    9ea4:	b0 f4       	brcc	.+44     	; 0x9ed2 <malloc+0x14e>
    9ea6:	ca 01       	movw	r24, r20
    9ea8:	82 1b       	sub	r24, r18
    9eaa:	93 0b       	sbc	r25, r19
    9eac:	86 17       	cp	r24, r22
    9eae:	97 07       	cpc	r25, r23
    9eb0:	80 f0       	brcs	.+32     	; 0x9ed2 <malloc+0x14e>
    9eb2:	ab 01       	movw	r20, r22
    9eb4:	4e 5f       	subi	r20, 0xFE	; 254
    9eb6:	5f 4f       	sbci	r21, 0xFF	; 255
    9eb8:	84 17       	cp	r24, r20
    9eba:	95 07       	cpc	r25, r21
    9ebc:	50 f0       	brcs	.+20     	; 0x9ed2 <malloc+0x14e>
    9ebe:	42 0f       	add	r20, r18
    9ec0:	53 1f       	adc	r21, r19
    9ec2:	50 93 cf 08 	sts	0x08CF, r21
    9ec6:	40 93 ce 08 	sts	0x08CE, r20
    9eca:	f9 01       	movw	r30, r18
    9ecc:	61 93       	st	Z+, r22
    9ece:	71 93       	st	Z+, r23
    9ed0:	02 c0       	rjmp	.+4      	; 0x9ed6 <malloc+0x152>
    9ed2:	e0 e0       	ldi	r30, 0x00	; 0
    9ed4:	f0 e0       	ldi	r31, 0x00	; 0
    9ed6:	cf 01       	movw	r24, r30
    9ed8:	df 91       	pop	r29
    9eda:	cf 91       	pop	r28
    9edc:	08 95       	ret

00009ede <free>:
    9ede:	cf 93       	push	r28
    9ee0:	df 93       	push	r29
    9ee2:	00 97       	sbiw	r24, 0x00	; 0
    9ee4:	09 f4       	brne	.+2      	; 0x9ee8 <free+0xa>
    9ee6:	50 c0       	rjmp	.+160    	; 0x9f88 <free+0xaa>
    9ee8:	ec 01       	movw	r28, r24
    9eea:	22 97       	sbiw	r28, 0x02	; 2
    9eec:	1b 82       	std	Y+3, r1	; 0x03
    9eee:	1a 82       	std	Y+2, r1	; 0x02
    9ef0:	a0 91 d0 08 	lds	r26, 0x08D0
    9ef4:	b0 91 d1 08 	lds	r27, 0x08D1
    9ef8:	10 97       	sbiw	r26, 0x00	; 0
    9efa:	09 f1       	breq	.+66     	; 0x9f3e <free+0x60>
    9efc:	40 e0       	ldi	r20, 0x00	; 0
    9efe:	50 e0       	ldi	r21, 0x00	; 0
    9f00:	ac 17       	cp	r26, r28
    9f02:	bd 07       	cpc	r27, r29
    9f04:	08 f1       	brcs	.+66     	; 0x9f48 <free+0x6a>
    9f06:	bb 83       	std	Y+3, r27	; 0x03
    9f08:	aa 83       	std	Y+2, r26	; 0x02
    9f0a:	fe 01       	movw	r30, r28
    9f0c:	21 91       	ld	r18, Z+
    9f0e:	31 91       	ld	r19, Z+
    9f10:	e2 0f       	add	r30, r18
    9f12:	f3 1f       	adc	r31, r19
    9f14:	ae 17       	cp	r26, r30
    9f16:	bf 07       	cpc	r27, r31
    9f18:	79 f4       	brne	.+30     	; 0x9f38 <free+0x5a>
    9f1a:	8d 91       	ld	r24, X+
    9f1c:	9c 91       	ld	r25, X
    9f1e:	11 97       	sbiw	r26, 0x01	; 1
    9f20:	28 0f       	add	r18, r24
    9f22:	39 1f       	adc	r19, r25
    9f24:	2e 5f       	subi	r18, 0xFE	; 254
    9f26:	3f 4f       	sbci	r19, 0xFF	; 255
    9f28:	39 83       	std	Y+1, r19	; 0x01
    9f2a:	28 83       	st	Y, r18
    9f2c:	12 96       	adiw	r26, 0x02	; 2
    9f2e:	8d 91       	ld	r24, X+
    9f30:	9c 91       	ld	r25, X
    9f32:	13 97       	sbiw	r26, 0x03	; 3
    9f34:	9b 83       	std	Y+3, r25	; 0x03
    9f36:	8a 83       	std	Y+2, r24	; 0x02
    9f38:	41 15       	cp	r20, r1
    9f3a:	51 05       	cpc	r21, r1
    9f3c:	71 f4       	brne	.+28     	; 0x9f5a <free+0x7c>
    9f3e:	d0 93 d1 08 	sts	0x08D1, r29
    9f42:	c0 93 d0 08 	sts	0x08D0, r28
    9f46:	20 c0       	rjmp	.+64     	; 0x9f88 <free+0xaa>
    9f48:	12 96       	adiw	r26, 0x02	; 2
    9f4a:	8d 91       	ld	r24, X+
    9f4c:	9c 91       	ld	r25, X
    9f4e:	13 97       	sbiw	r26, 0x03	; 3
    9f50:	ad 01       	movw	r20, r26
    9f52:	00 97       	sbiw	r24, 0x00	; 0
    9f54:	11 f0       	breq	.+4      	; 0x9f5a <free+0x7c>
    9f56:	dc 01       	movw	r26, r24
    9f58:	d3 cf       	rjmp	.-90     	; 0x9f00 <free+0x22>
    9f5a:	fa 01       	movw	r30, r20
    9f5c:	d3 83       	std	Z+3, r29	; 0x03
    9f5e:	c2 83       	std	Z+2, r28	; 0x02
    9f60:	21 91       	ld	r18, Z+
    9f62:	31 91       	ld	r19, Z+
    9f64:	e2 0f       	add	r30, r18
    9f66:	f3 1f       	adc	r31, r19
    9f68:	ce 17       	cp	r28, r30
    9f6a:	df 07       	cpc	r29, r31
    9f6c:	69 f4       	brne	.+26     	; 0x9f88 <free+0xaa>
    9f6e:	88 81       	ld	r24, Y
    9f70:	99 81       	ldd	r25, Y+1	; 0x01
    9f72:	28 0f       	add	r18, r24
    9f74:	39 1f       	adc	r19, r25
    9f76:	2e 5f       	subi	r18, 0xFE	; 254
    9f78:	3f 4f       	sbci	r19, 0xFF	; 255
    9f7a:	fa 01       	movw	r30, r20
    9f7c:	31 83       	std	Z+1, r19	; 0x01
    9f7e:	20 83       	st	Z, r18
    9f80:	8a 81       	ldd	r24, Y+2	; 0x02
    9f82:	9b 81       	ldd	r25, Y+3	; 0x03
    9f84:	93 83       	std	Z+3, r25	; 0x03
    9f86:	82 83       	std	Z+2, r24	; 0x02
    9f88:	df 91       	pop	r29
    9f8a:	cf 91       	pop	r28
    9f8c:	08 95       	ret

00009f8e <memset>:
    9f8e:	dc 01       	movw	r26, r24
    9f90:	01 c0       	rjmp	.+2      	; 0x9f94 <memset+0x6>
    9f92:	6d 93       	st	X+, r22
    9f94:	41 50       	subi	r20, 0x01	; 1
    9f96:	50 40       	sbci	r21, 0x00	; 0
    9f98:	e0 f7       	brcc	.-8      	; 0x9f92 <memset+0x4>
    9f9a:	08 95       	ret

00009f9c <_exit>:
    9f9c:	f8 94       	cli

00009f9e <__stop_program>:
    9f9e:	ff cf       	rjmp	.-2      	; 0x9f9e <__stop_program>
