// Seed: 3255557192
module module_0 (
    input tri1 id_0
    , id_5,
    output tri1 id_1,
    input tri0 id_2,
    input supply1 id_3
);
  wire [1 : 1] id_6;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    output logic id_2,
    input wire id_3,
    input supply0 id_4,
    input supply1 id_5
);
  assign id_2 = 1;
  assign id_2 = id_5;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_1
  );
  assign modCall_1.id_0 = 0;
  always @(posedge id_3)
    @(posedge 1) begin : LABEL_0
      id_2 <= id_3 - ("");
    end
endmodule
