m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/simulation/modelsim
Emain
Z1 w1664418065
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/main.vhd
Z5 FC:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/main.vhd
l0
L7
V^OTc11TZaYd>@XJUHYMfO1
!s100 [mM8gQ37DinSKfb^?jR;W3
Z6 OV;C;10.5b;63
31
Z7 !s110 1664418853
!i10b 1
Z8 !s108 1664418853.000000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/main.vhd|
Z10 !s107 C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/main.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Acomportamento
R2
R3
DEx4 work 4 main 0 22 ^OTc11TZaYd>@XJUHYMfO1
l45
L19
V=b]Q35RV^:gLi;_AhZPeT1
!s100 ]AHj0moI]aZObi9bWHBFH2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Eseleciona_operacao
Z13 w1664418228
Z14 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R2
R3
R0
Z15 8C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/seleciona_operacao.vhd
Z16 FC:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/seleciona_operacao.vhd
l0
L8
VgQfzQSMbk<<]Y_9WA]anV2
!s100 G?VmI0eQe:=40MAXWGO:=2
R6
31
R7
!i10b 1
R8
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/seleciona_operacao.vhd|
Z18 !s107 C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/seleciona_operacao.vhd|
!i113 1
R11
R12
Acomportamento
R14
R2
R3
DEx4 work 18 seleciona_operacao 0 22 gQfzQSMbk<<]Y_9WA]anV2
l23
L19
VM3z[MA@2Rb^;IY[Hzm2B13
!s100 kI7KEGE`YSEMmeR7YRbe^3
R6
31
R7
!i10b 1
R8
R17
R18
!i113 1
R11
R12
Esomador_de_1bit
Z19 w1664414784
R2
R3
R0
Z20 8C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/somador_de_1bit.vhd
Z21 FC:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/somador_de_1bit.vhd
l0
L7
V[?W^U`g8oFY?Djzf>3ZaE0
!s100 lSz7G>Joz[Q>MSVS>9Y>:3
R6
31
R7
!i10b 1
R8
Z22 !s90 -reportprogress|300|-93|-work|work|C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/somador_de_1bit.vhd|
Z23 !s107 C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/somador_de_1bit.vhd|
!i113 1
R11
R12
Acomportamento
R2
R3
DEx4 work 15 somador_de_1bit 0 22 [?W^U`g8oFY?Djzf>3ZaE0
l15
L14
V`Sbz?jf[2GLd7H:kMI<n40
!s100 CeTcj^<ZMi3B^mgg;7ME^0
R6
31
R7
!i10b 1
R8
R22
R23
!i113 1
R11
R12
Etestbench
Z24 w1664418827
R14
R2
R3
R0
Z25 8C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/testbench.vhd
Z26 FC:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/testbench.vhd
l0
L9
Va2bV^B@6EIkenXTmmjmc[1
!s100 OI;>h;l2JVMFYJ7LGzMKX1
R6
31
R7
!i10b 1
R8
Z27 !s90 -reportprogress|300|-93|-work|work|C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/testbench.vhd|
Z28 !s107 C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj01_phi_equipe0/testbench.vhd|
!i113 1
R11
R12
Atest
R14
R2
R3
DEx4 work 9 testbench 0 22 a2bV^B@6EIkenXTmmjmc[1
l35
L12
V:6Ti3=0UA2CZ;Z@Q;nL>82
!s100 ReCkX0if?aGl;__E?FI>90
R6
31
R7
!i10b 1
R8
R27
R28
!i113 1
R11
R12
