# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../instructionDecode.srcs/sim_1/new/instructionDecodeTB.vhd" \

# Do not sort compile order
nosort
