module Mult_Comb_Reg(a, b, y, start, reset, clock, Negative, finish);

parameter width = 8;
input [width-1:0] a, b;
input start, reset, clock;
output reg [width*2-1:0] y;
output reg Negative;
output reg finish;

reg [width*width*2-1:0] partials;
reg [width-1:0] a_temp, b_temp;
integer i;

always @(posedge clock, posedge reset)
	begin
	if (reset)
		begin
		y <= 0;
		Negative <= 1'b0;
		i = 1;
		finish = 1'b0;
		end
	else 
		if (start)
			begin
				a_temp <= a[width-1] ? ~a + 1 : a;
				b_temp <= b[width-1] ? ~b + 1 : b;
				partials[width*2-1:0] <= a_temp[0] ? b_temp : 0;
				if (i < width)
					begin
						partials[width*2*(i+1)-1-:width*2] <= (a_temp[i] ? (({width*2{1'b0}} + b_temp ) << i) : 0) + partials[width*2*i-1-:width*2];
						i = i+1;
						finish = 1'b0;
					end
				else
					begin
						y <= partials[width*width*2-1:width*(width-1)*2];
						Negative <= a[width-1] ^ b[width-1] ? 1 : 0;
						i = 1;
						finish = 1'b1;
					end
			end
		else
			y <= y;
	end
endmodule