# Synopsys Constraint Checker(syntax only), version maplat, Build 1725R, built May  8 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Wed Jul 26 17:36:35 2017


##### DESIGN INFO #######################################################

Top View:                "counter_top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                    Requested     Requested     Clock        Clock                     Clock
Level     Clock                    Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------
0 -       System                   1.0 MHz       1000.000      system       system_clkgroup           0    
                                                                                                           
0 -       counter_top|JTAG_TCK     4.1 MHz       244.402       inferred     Autoconstr_clkgroup_1     203  
                                                                                                           
0 -       counter_top|clk1         318.1 MHz     3.143         inferred     Autoconstr_clkgroup_0     193  
===========================================================================================================
