

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_loop_11'
================================================================
* Date:           Wed Oct  8 15:53:33 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.195 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_1  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      43|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      27|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      27|     111|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_83_16_1_1_U309  |mux_83_16_1_1  |        0|   0|  0|  43|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  43|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln147_fu_244_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln147_fu_238_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  32|          23|          15|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   11|         22|
    |i_13_fu_70               |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_13_fu_70               |  11|   0|   11|          0|
    |i_reg_346                |  11|   0|   11|          0|
    |trunc_ln150_reg_395      |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  27|   0|   27|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|                                       RTL Ports                                       | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+---------------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                 |   in|    1|  ap_ctrl_hs|                                       activation_accelerator_Pipeline_loop_11|  return value|
|ap_rst                                                                                 |   in|    1|  ap_ctrl_hs|                                       activation_accelerator_Pipeline_loop_11|  return value|
|ap_start                                                                               |   in|    1|  ap_ctrl_hs|                                       activation_accelerator_Pipeline_loop_11|  return value|
|ap_done                                                                                |  out|    1|  ap_ctrl_hs|                                       activation_accelerator_Pipeline_loop_11|  return value|
|ap_idle                                                                                |  out|    1|  ap_ctrl_hs|                                       activation_accelerator_Pipeline_loop_11|  return value|
|ap_ready                                                                               |  out|    1|  ap_ctrl_hs|                                       activation_accelerator_Pipeline_loop_11|  return value|
|y_3_address0                                                                           |  out|    8|   ap_memory|                                                                           y_3|         array|
|y_3_ce0                                                                                |  out|    1|   ap_memory|                                                                           y_3|         array|
|y_3_we0                                                                                |  out|    1|   ap_memory|                                                                           y_3|         array|
|y_3_d0                                                                                 |  out|   32|   ap_memory|                                                                           y_3|         array|
|y_2_address0                                                                           |  out|    8|   ap_memory|                                                                           y_2|         array|
|y_2_ce0                                                                                |  out|    1|   ap_memory|                                                                           y_2|         array|
|y_2_we0                                                                                |  out|    1|   ap_memory|                                                                           y_2|         array|
|y_2_d0                                                                                 |  out|   32|   ap_memory|                                                                           y_2|         array|
|y_1_address0                                                                           |  out|    8|   ap_memory|                                                                           y_1|         array|
|y_1_ce0                                                                                |  out|    1|   ap_memory|                                                                           y_1|         array|
|y_1_we0                                                                                |  out|    1|   ap_memory|                                                                           y_1|         array|
|y_1_d0                                                                                 |  out|   32|   ap_memory|                                                                           y_1|         array|
|y_address0                                                                             |  out|    8|   ap_memory|                                                                             y|         array|
|y_ce0                                                                                  |  out|    1|   ap_memory|                                                                             y|         array|
|y_we0                                                                                  |  out|    1|   ap_memory|                                                                             y|         array|
|y_d0                                                                                   |  out|   32|   ap_memory|                                                                             y|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15_q0        |   in|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0   |  out|    7|   ap_memory|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0        |  out|    1|   ap_memory|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_q0         |   in|   16|   ap_memory|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0   |  out|    7|   ap_memory|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0        |  out|    1|   ap_memory|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_q0         |   in|   16|   ap_memory|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14_q0        |   in|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13_q0        |   in|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12_q0        |   in|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_q0        |   in|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_address0  |  out|    7|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_ce0       |  out|    1|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10|         array|
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_q0        |   in|   16|   ap_memory|  activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10|         array|
+---------------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_13 = alloca i32 1"   --->   Operation 5 'alloca' 'i_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i_13"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i14"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i11 %i_13" [activation_accelerator.cpp:150]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.94ns)   --->   "%icmp_ln147 = icmp_eq  i11 %i, i11 1024" [activation_accelerator.cpp:147]   --->   Operation 9 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.79ns)   --->   "%add_ln147 = add i11 %i, i11 1" [activation_accelerator.cpp:147]   --->   Operation 11 'add' 'add_ln147' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %for.inc.i14.split, void %for.inc.i21.preheader.exitStub" [activation_accelerator.cpp:147]   --->   Operation 12 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln149_7 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %i, i32 3, i32 9" [activation_accelerator.cpp:149]   --->   Operation 13 'partselect' 'lshr_ln149_7' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i7 %lshr_ln149_7" [activation_accelerator.cpp:149]   --->   Operation 14 'zext' 'zext_ln149' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_264 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15, i64 0, i64 %zext_ln149" [activation_accelerator.cpp:149]   --->   Operation 15 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_264' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_265 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i64 0, i64 %zext_ln149" [activation_accelerator.cpp:149]   --->   Operation 16 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_265' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_266 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i64 0, i64 %zext_ln149" [activation_accelerator.cpp:149]   --->   Operation 17 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_266' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_267 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14, i64 0, i64 %zext_ln149" [activation_accelerator.cpp:149]   --->   Operation 18 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_267' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_268 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13, i64 0, i64 %zext_ln149" [activation_accelerator.cpp:149]   --->   Operation 19 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_268' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_269 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12, i64 0, i64 %zext_ln149" [activation_accelerator.cpp:149]   --->   Operation 20 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_269' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_270 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11, i64 0, i64 %zext_ln149" [activation_accelerator.cpp:149]   --->   Operation 21 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_270' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_271 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10, i64 0, i64 %zext_ln149" [activation_accelerator.cpp:149]   --->   Operation 22 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_271' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_272 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_264" [activation_accelerator.cpp:149]   --->   Operation 23 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_272' <Predicate = (!icmp_ln147)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_273 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_265" [activation_accelerator.cpp:149]   --->   Operation 24 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_273' <Predicate = (!icmp_ln147)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_274 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_266" [activation_accelerator.cpp:149]   --->   Operation 25 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_274' <Predicate = (!icmp_ln147)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 26 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_275 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_267" [activation_accelerator.cpp:149]   --->   Operation 26 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_275' <Predicate = (!icmp_ln147)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_276 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_268" [activation_accelerator.cpp:149]   --->   Operation 27 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_276' <Predicate = (!icmp_ln147)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_277 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_269" [activation_accelerator.cpp:149]   --->   Operation 28 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_277' <Predicate = (!icmp_ln147)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_278 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_270" [activation_accelerator.cpp:149]   --->   Operation 29 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_278' <Predicate = (!icmp_ln147)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_279 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_271" [activation_accelerator.cpp:149]   --->   Operation 30 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_279' <Predicate = (!icmp_ln147)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln150 = trunc i11 %i" [activation_accelerator.cpp:150]   --->   Operation 31 'trunc' 'trunc_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.44ns)   --->   "%switch_ln150 = switch i2 %trunc_ln150, void %arrayidx2.i11179.case.3, i2 0, void %arrayidx2.i11179.case.0, i2 1, void %arrayidx2.i11179.case.1, i2 2, void %arrayidx2.i11179.case.2" [activation_accelerator.cpp:150]   --->   Operation 32 'switch' 'switch_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.44>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln147 = store i11 %add_ln147, i11 %i_13" [activation_accelerator.cpp:147]   --->   Operation 33 'store' 'store_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln147 = br void %for.inc.i14" [activation_accelerator.cpp:147]   --->   Operation 34 'br' 'br_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln147)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.19>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln148 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:148]   --->   Operation 35 'specpipeline' 'specpipeline_ln148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [activation_accelerator.cpp:147]   --->   Operation 36 'specloopname' 'specloopname_ln147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i11 %i" [activation_accelerator.cpp:149]   --->   Operation 37 'trunc' 'trunc_ln149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_272 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_264" [activation_accelerator.cpp:149]   --->   Operation 38 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_272' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 39 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_273 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_265" [activation_accelerator.cpp:149]   --->   Operation 39 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_274 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_266" [activation_accelerator.cpp:149]   --->   Operation 40 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_274' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_275 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_267" [activation_accelerator.cpp:149]   --->   Operation 41 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_275' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_276 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_268" [activation_accelerator.cpp:149]   --->   Operation 42 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_276' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_277 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_269" [activation_accelerator.cpp:149]   --->   Operation 43 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_277' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_278 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_270" [activation_accelerator.cpp:149]   --->   Operation 44 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_278' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_279 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_271" [activation_accelerator.cpp:149]   --->   Operation 45 'load' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_279' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 46 [1/1] (0.72ns)   --->   "%tmp_8 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_272, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_273, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_274, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_275, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_276, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_277, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_278, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_279, i3 %trunc_ln149" [activation_accelerator.cpp:149]   --->   Operation 46 'mux' 'tmp_8' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%x_f32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_8, i16 0" [activation_accelerator.cpp:149]   --->   Operation 47 'bitconcatenate' 'x_f32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln150 = bitcast i32 %x_f32" [activation_accelerator.cpp:150]   --->   Operation 48 'bitcast' 'bitcast_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%lshr_ln150_7 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i, i32 2, i32 9" [activation_accelerator.cpp:150]   --->   Operation 49 'partselect' 'lshr_ln150_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %lshr_ln150_7" [activation_accelerator.cpp:150]   --->   Operation 50 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln150" [activation_accelerator.cpp:150]   --->   Operation 51 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%y_1_addr = getelementptr i32 %y_1, i64 0, i64 %zext_ln150" [activation_accelerator.cpp:150]   --->   Operation 52 'getelementptr' 'y_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%y_2_addr = getelementptr i32 %y_2, i64 0, i64 %zext_ln150" [activation_accelerator.cpp:150]   --->   Operation 53 'getelementptr' 'y_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%y_3_addr = getelementptr i32 %y_3, i64 0, i64 %zext_ln150" [activation_accelerator.cpp:150]   --->   Operation 54 'getelementptr' 'y_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.23ns)   --->   "%store_ln150 = store i32 %bitcast_ln150, i8 %y_2_addr" [activation_accelerator.cpp:150]   --->   Operation 55 'store' 'store_ln150' <Predicate = (trunc_ln150 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx2.i11179.exit" [activation_accelerator.cpp:150]   --->   Operation 56 'br' 'br_ln150' <Predicate = (trunc_ln150 == 2)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln150 = store i32 %bitcast_ln150, i8 %y_1_addr" [activation_accelerator.cpp:150]   --->   Operation 57 'store' 'store_ln150' <Predicate = (trunc_ln150 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx2.i11179.exit" [activation_accelerator.cpp:150]   --->   Operation 58 'br' 'br_ln150' <Predicate = (trunc_ln150 == 1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln150 = store i32 %bitcast_ln150, i8 %y_addr" [activation_accelerator.cpp:150]   --->   Operation 59 'store' 'store_ln150' <Predicate = (trunc_ln150 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx2.i11179.exit" [activation_accelerator.cpp:150]   --->   Operation 60 'br' 'br_ln150' <Predicate = (trunc_ln150 == 0)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.23ns)   --->   "%store_ln150 = store i32 %bitcast_ln150, i8 %y_3_addr" [activation_accelerator.cpp:150]   --->   Operation 61 'store' 'store_ln150' <Predicate = (trunc_ln150 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx2.i11179.exit" [activation_accelerator.cpp:150]   --->   Operation 62 'br' 'br_ln150' <Predicate = (trunc_ln150 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ y_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ y_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_13                                                                          (alloca           ) [ 010]
store_ln0                                                                     (store            ) [ 000]
br_ln0                                                                        (br               ) [ 000]
i                                                                             (load             ) [ 011]
icmp_ln147                                                                    (icmp             ) [ 010]
empty                                                                         (speclooptripcount) [ 000]
add_ln147                                                                     (add              ) [ 000]
br_ln147                                                                      (br               ) [ 000]
lshr_ln149_7                                                                  (partselect       ) [ 000]
zext_ln149                                                                    (zext             ) [ 000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_264 (getelementptr    ) [ 011]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_265 (getelementptr    ) [ 011]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_266 (getelementptr    ) [ 011]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_267 (getelementptr    ) [ 011]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_268 (getelementptr    ) [ 011]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_269 (getelementptr    ) [ 011]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_270 (getelementptr    ) [ 011]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_271 (getelementptr    ) [ 011]
trunc_ln150                                                                   (trunc            ) [ 011]
switch_ln150                                                                  (switch           ) [ 000]
store_ln147                                                                   (store            ) [ 000]
br_ln147                                                                      (br               ) [ 000]
specpipeline_ln148                                                            (specpipeline     ) [ 000]
specloopname_ln147                                                            (specloopname     ) [ 000]
trunc_ln149                                                                   (trunc            ) [ 000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_272 (load             ) [ 000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_273 (load             ) [ 000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_274 (load             ) [ 000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_275 (load             ) [ 000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_276 (load             ) [ 000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_277 (load             ) [ 000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_278 (load             ) [ 000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_279 (load             ) [ 000]
tmp_8                                                                         (mux              ) [ 000]
x_f32                                                                         (bitconcatenate   ) [ 000]
bitcast_ln150                                                                 (bitcast          ) [ 000]
lshr_ln150_7                                                                  (partselect       ) [ 000]
zext_ln150                                                                    (zext             ) [ 000]
y_addr                                                                        (getelementptr    ) [ 000]
y_1_addr                                                                      (getelementptr    ) [ 000]
y_2_addr                                                                      (getelementptr    ) [ 000]
y_3_addr                                                                      (getelementptr    ) [ 000]
store_ln150                                                                   (store            ) [ 000]
br_ln150                                                                      (br               ) [ 000]
store_ln150                                                                   (store            ) [ 000]
br_ln150                                                                      (br               ) [ 000]
store_ln150                                                                   (store            ) [ 000]
br_ln150                                                                      (br               ) [ 000]
store_ln150                                                                   (store            ) [ 000]
br_ln150                                                                      (br               ) [ 000]
ret_ln0                                                                       (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i16.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i_13_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_13/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_264_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="7" slack="0"/>
<pin id="78" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_264/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_265_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="7" slack="0"/>
<pin id="85" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_265/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_266_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="7" slack="0"/>
<pin id="92" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_266/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_267_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="7" slack="0"/>
<pin id="99" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_267/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_268_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_268/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_269_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="7" slack="0"/>
<pin id="113" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_269/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_270_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="7" slack="0"/>
<pin id="120" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_270/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_271_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="7" slack="0"/>
<pin id="127" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_271/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_272/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_273/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_274/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_275/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_276/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_277/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_278/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_279/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="y_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="y_1_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="8" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_1_addr/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="y_2_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_2_addr/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="y_3_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="0"/>
<pin id="203" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_3_addr/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln150_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln150_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln150_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln150_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln0_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="11" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln147_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="0"/>
<pin id="240" dir="0" index="1" bw="11" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln147_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="lshr_ln149_7_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="0"/>
<pin id="252" dir="0" index="1" bw="11" slack="0"/>
<pin id="253" dir="0" index="2" bw="3" slack="0"/>
<pin id="254" dir="0" index="3" bw="5" slack="0"/>
<pin id="255" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln149_7/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln149_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln149/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln150_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="11" slack="0"/>
<pin id="274" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln150/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln147_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="0"/>
<pin id="278" dir="0" index="1" bw="11" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln149_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="1"/>
<pin id="283" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln149/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_8_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="0" index="2" bw="16" slack="0"/>
<pin id="288" dir="0" index="3" bw="16" slack="0"/>
<pin id="289" dir="0" index="4" bw="16" slack="0"/>
<pin id="290" dir="0" index="5" bw="16" slack="0"/>
<pin id="291" dir="0" index="6" bw="16" slack="0"/>
<pin id="292" dir="0" index="7" bw="16" slack="0"/>
<pin id="293" dir="0" index="8" bw="16" slack="0"/>
<pin id="294" dir="0" index="9" bw="3" slack="0"/>
<pin id="295" dir="1" index="10" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="x_f32_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_f32/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="bitcast_ln150_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln150/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="lshr_ln150_7_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="11" slack="1"/>
<pin id="325" dir="0" index="2" bw="3" slack="0"/>
<pin id="326" dir="0" index="3" bw="5" slack="0"/>
<pin id="327" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln150_7/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln150_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/2 "/>
</bind>
</comp>

<comp id="339" class="1005" name="i_13_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="11" slack="0"/>
<pin id="341" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="346" class="1005" name="i_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="1"/>
<pin id="348" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="355" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_264_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="7" slack="1"/>
<pin id="357" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_264 "/>
</bind>
</comp>

<comp id="360" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_265_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="1"/>
<pin id="362" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_265 "/>
</bind>
</comp>

<comp id="365" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_266_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="1"/>
<pin id="367" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_266 "/>
</bind>
</comp>

<comp id="370" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_267_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="1"/>
<pin id="372" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_267 "/>
</bind>
</comp>

<comp id="375" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_268_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="1"/>
<pin id="377" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_268 "/>
</bind>
</comp>

<comp id="380" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_269_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="1"/>
<pin id="382" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_269 "/>
</bind>
</comp>

<comp id="385" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_270_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="7" slack="1"/>
<pin id="387" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_270 "/>
</bind>
</comp>

<comp id="390" class="1005" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_271_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="1"/>
<pin id="392" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_271 "/>
</bind>
</comp>

<comp id="395" class="1005" name="trunc_ln150_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="1"/>
<pin id="397" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln150 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="42" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="42" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="42" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="42" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="42" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="74" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="81" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="88" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="95" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="102" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="109" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="116" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="123" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="192" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="185" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="178" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="199" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="242"><net_src comp="235" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="235" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="235" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="38" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="263"><net_src comp="250" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="269"><net_src comp="260" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="271"><net_src comp="260" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="275"><net_src comp="235" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="244" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="296"><net_src comp="60" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="297"><net_src comp="130" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="298"><net_src comp="136" pin="3"/><net_sink comp="284" pin=2"/></net>

<net id="299"><net_src comp="142" pin="3"/><net_sink comp="284" pin=3"/></net>

<net id="300"><net_src comp="148" pin="3"/><net_sink comp="284" pin=4"/></net>

<net id="301"><net_src comp="154" pin="3"/><net_sink comp="284" pin=5"/></net>

<net id="302"><net_src comp="160" pin="3"/><net_sink comp="284" pin=6"/></net>

<net id="303"><net_src comp="166" pin="3"/><net_sink comp="284" pin=7"/></net>

<net id="304"><net_src comp="172" pin="3"/><net_sink comp="284" pin=8"/></net>

<net id="305"><net_src comp="281" pin="1"/><net_sink comp="284" pin=9"/></net>

<net id="311"><net_src comp="62" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="284" pin="10"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="64" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="328"><net_src comp="66" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="68" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="330"><net_src comp="40" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="334"><net_src comp="322" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="338"><net_src comp="331" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="342"><net_src comp="70" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="349"><net_src comp="235" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="358"><net_src comp="74" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="363"><net_src comp="81" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="368"><net_src comp="88" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="373"><net_src comp="95" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="378"><net_src comp="102" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="383"><net_src comp="109" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="388"><net_src comp="116" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="393"><net_src comp="123" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="398"><net_src comp="272" pin="1"/><net_sink comp="395" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_3 | {2 }
	Port: y_2 | {2 }
	Port: y_1 | {2 }
	Port: y | {2 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15 | {}
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {}
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {}
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14 | {}
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13 | {}
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12 | {}
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11 | {}
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10 | {}
 - Input state : 
	Port: activation_accelerator_Pipeline_loop_11 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_15 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_11 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_11 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_11 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_14 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_11 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_13 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_11 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_12 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_11 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_11 : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln147 : 2
		add_ln147 : 2
		br_ln147 : 3
		lshr_ln149_7 : 2
		zext_ln149 : 3
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_264 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_265 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_266 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_267 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_268 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_269 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_270 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_271 : 4
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_272 : 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_273 : 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_274 : 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_275 : 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_276 : 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_277 : 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_278 : 5
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_279 : 5
		trunc_ln150 : 2
		switch_ln150 : 3
		store_ln147 : 3
	State 2
		tmp_8 : 1
		x_f32 : 2
		bitcast_ln150 : 3
		zext_ln150 : 1
		y_addr : 2
		y_1_addr : 2
		y_2_addr : 2
		y_3_addr : 2
		store_ln150 : 4
		store_ln150 : 4
		store_ln150 : 4
		store_ln150 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    mux   |     tmp_8_fu_284    |    0    |    43   |
|----------|---------------------|---------|---------|
|    add   |   add_ln147_fu_244  |    0    |    18   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln147_fu_238  |    0    |    11   |
|----------|---------------------|---------|---------|
|partselect| lshr_ln149_7_fu_250 |    0    |    0    |
|          | lshr_ln150_7_fu_322 |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln149_fu_260  |    0    |    0    |
|          |  zext_ln150_fu_331  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln150_fu_272 |    0    |    0    |
|          |  trunc_ln149_fu_281 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     x_f32_fu_306    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    72   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------------------------------------------+--------+
|                                                                                     |   FF   |
+-------------------------------------------------------------------------------------+--------+
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_264_reg_355|    7   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_265_reg_360|    7   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_266_reg_365|    7   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_267_reg_370|    7   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_268_reg_375|    7   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_269_reg_380|    7   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_270_reg_385|    7   |
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_271_reg_390|    7   |
|                                     i_13_reg_339                                    |   11   |
|                                      i_reg_346                                      |   11   |
|                                 trunc_ln150_reg_395                                 |    2   |
+-------------------------------------------------------------------------------------+--------+
|                                        Total                                        |   80   |
+-------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_130 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_136 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_142 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_148 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_154 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_160 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_166 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_172 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  3.416  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   72   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   80   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   80   |   144  |
+-----------+--------+--------+--------+
