# Super_Resolution_Connection (Xin Sun)

<font size = 4>

In order to exchange the data between PS (Processing system) and PL (Programmable logic), an AXI DMA is required to connect system memory to the stream target (Custom hardware accelerator).

## Vivado Design  

**AXI DMA Block Diagram**


<img width="1352" alt="Screenshot 2022-06-27 at 16 20 17" src="https://user-images.githubusercontent.com/59886434/175975584-83937f3f-8f27-4c40-afbf-ac7bf68d3662.png">

## HLS Design
  
## Using the DMA and HLS IP from PYNQ
