// Seed: 3762008211
module module_0 ();
  module_2 modCall_1 ();
  assign modCall_1.type_3 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri0 id_0
);
  initial id_2 <= 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2;
  tri1 id_1 = -1'd0 - id_1;
  always_latch id_2 = !!-1;
  module_3 modCall_1 (
      id_2,
      id_1,
      id_1
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_3;
  assign id_2 = 1;
  integer id_4 (.id_0(id_3 - id_1 - id_3));
  wire id_5, id_6;
endmodule
