<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › c6x › platforms › dscr.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>dscr.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Device State Control Registers driver</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2011 Texas Instruments Incorporated</span>
<span class="cm"> *  Author: Mark Salter &lt;msalter@redhat.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> *  published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * The Device State Control Registers (DSCR) provide SoC level control over</span>
<span class="cm"> * a number of peripherals. Details vary considerably among the various SoC</span>
<span class="cm"> * parts. In general, the DSCR block will provide one or more configuration</span>
<span class="cm"> * registers often protected by a lock register. One or more key values must</span>
<span class="cm"> * be written to a lock register in order to unlock the configuration register.</span>
<span class="cm"> * The configuration register may be used to enable (and disable in some</span>
<span class="cm"> * cases) SoC pin drivers, peripheral clock sources (internal or pin), etc.</span>
<span class="cm"> * In some cases, a configuration register is write once or the individual</span>
<span class="cm"> * bits are write once. That is, you may be able to enable a device, but</span>
<span class="cm"> * will not be able to disable it.</span>
<span class="cm"> *</span>
<span class="cm"> * In addition to device configuration, the DSCR block may provide registers</span>
<span class="cm"> * which are used to reset SoC peripherals, provide device ID information,</span>
<span class="cm"> * provide MAC addresses, and other miscellaneous functions.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_address.h&gt;</span>
<span class="cp">#include &lt;linux/of_platform.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;asm/soc.h&gt;</span>
<span class="cp">#include &lt;asm/dscr.h&gt;</span>

<span class="cp">#define MAX_DEVSTATE_IDS   32</span>
<span class="cp">#define MAX_DEVCTL_REGS     8</span>
<span class="cp">#define MAX_DEVSTAT_REGS    8</span>
<span class="cp">#define MAX_LOCKED_REGS     4</span>
<span class="cp">#define MAX_SOC_EMACS       2</span>

<span class="k">struct</span> <span class="n">rmii_reset_reg</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Some registerd may be locked. In order to write to these</span>
<span class="cm"> * registers, the key value must first be written to the lockreg.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">locked_reg</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>	<span class="cm">/* offset from base */</span>
	<span class="n">u32</span> <span class="n">lockreg</span><span class="p">;</span>	<span class="cm">/* offset from base */</span>
	<span class="n">u32</span> <span class="n">key</span><span class="p">;</span>	<span class="cm">/* unlock key */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * This describes a contiguous area of like control bits used to enable/disable</span>
<span class="cm"> * SoC devices. Each controllable device is given an ID which is used by the</span>
<span class="cm"> * individual device drivers to control the device state. These IDs start at</span>
<span class="cm"> * zero and are assigned sequentially to the control bitfield ranges described</span>
<span class="cm"> * by this structure.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">devstate_ctl_reg</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>		<span class="cm">/* register holding the control bits */</span>
	<span class="n">u8</span>  <span class="n">start_id</span><span class="p">;</span>		<span class="cm">/* start id of this range */</span>
	<span class="n">u8</span>  <span class="n">num_ids</span><span class="p">;</span>		<span class="cm">/* number of devices in this range */</span>
	<span class="n">u8</span>  <span class="n">enable_only</span><span class="p">;</span>	<span class="cm">/* bits are write-once to enable only */</span>
	<span class="n">u8</span>  <span class="n">enable</span><span class="p">;</span>		<span class="cm">/* value used to enable device */</span>
	<span class="n">u8</span>  <span class="n">disable</span><span class="p">;</span>		<span class="cm">/* value used to disable device */</span>
	<span class="n">u8</span>  <span class="n">shift</span><span class="p">;</span>		<span class="cm">/* starting (rightmost) bit in range */</span>
	<span class="n">u8</span>  <span class="n">nbits</span><span class="p">;</span>		<span class="cm">/* number of bits per device */</span>
<span class="p">};</span>


<span class="cm">/*</span>
<span class="cm"> * This describes a region of status bits indicating the state of</span>
<span class="cm"> * various devices. This is used internally to wait for status</span>
<span class="cm"> * change completion when enabling/disabling a device. Status is</span>
<span class="cm"> * optional and not all device controls will have a corresponding</span>
<span class="cm"> * status.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">devstate_stat_reg</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>		<span class="cm">/* register holding the status bits */</span>
	<span class="n">u8</span>  <span class="n">start_id</span><span class="p">;</span>		<span class="cm">/* start id of this range */</span>
	<span class="n">u8</span>  <span class="n">num_ids</span><span class="p">;</span>		<span class="cm">/* number of devices in this range */</span>
	<span class="n">u8</span>  <span class="n">enable</span><span class="p">;</span>		<span class="cm">/* value indicating enabled state */</span>
	<span class="n">u8</span>  <span class="n">disable</span><span class="p">;</span>		<span class="cm">/* value indicating disabled state */</span>
	<span class="n">u8</span>  <span class="n">shift</span><span class="p">;</span>		<span class="cm">/* starting (rightmost) bit in range */</span>
	<span class="n">u8</span>  <span class="n">nbits</span><span class="p">;</span>		<span class="cm">/* number of bits per device */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">devstate_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">devstate_ctl_reg</span> <span class="o">*</span><span class="n">ctl</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">devstate_stat_reg</span> <span class="o">*</span><span class="n">stat</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* These are callbacks to SOC-specific code. */</span>
<span class="k">struct</span> <span class="n">dscr_ops</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">dscr_regs</span> <span class="p">{</span>
	<span class="n">spinlock_t</span>		<span class="n">lock</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">kick_reg</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u32</span>			<span class="n">kick_key</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">locked_reg</span>	<span class="n">locked</span><span class="p">[</span><span class="n">MAX_LOCKED_REGS</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">devstate_info</span>	<span class="n">devstate_info</span><span class="p">[</span><span class="n">MAX_DEVSTATE_IDS</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">rmii_reset_reg</span>   <span class="n">rmii_resets</span><span class="p">[</span><span class="n">MAX_SOC_EMACS</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">devstate_ctl_reg</span> <span class="n">devctl</span><span class="p">[</span><span class="n">MAX_DEVCTL_REGS</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">devstate_stat_reg</span> <span class="n">devstat</span><span class="p">[</span><span class="n">MAX_DEVSTAT_REGS</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dscr_regs</span>	<span class="n">dscr</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">locked_reg</span> <span class="o">*</span><span class="nf">find_locked_reg</span><span class="p">(</span><span class="n">u32</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_LOCKED_REGS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dscr</span><span class="p">.</span><span class="n">locked</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">key</span> <span class="o">&amp;&amp;</span> <span class="n">reg</span> <span class="o">==</span> <span class="n">dscr</span><span class="p">.</span><span class="n">locked</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">&amp;</span><span class="n">dscr</span><span class="p">.</span><span class="n">locked</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Write to a register with one lock</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">dscr_write_locked1</span><span class="p">(</span><span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">,</span>
			       <span class="n">u32</span> <span class="n">lock</span><span class="p">,</span> <span class="n">u32</span> <span class="n">key</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg_addr</span> <span class="o">=</span> <span class="n">dscr</span><span class="p">.</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">lock_addr</span> <span class="o">=</span> <span class="n">dscr</span><span class="p">.</span><span class="n">base</span> <span class="o">+</span> <span class="n">lock</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * For some registers, the lock is relocked after a short number</span>
<span class="cm">	 * of cycles. We have to put the lock write and register write in</span>
<span class="cm">	 * the same fetch packet to meet this timing. The .align ensures</span>
<span class="cm">	 * the two stw instructions are in the same fetch packet.</span>
<span class="cm">	 */</span>
	<span class="n">asm</span> <span class="k">volatile</span> <span class="p">(</span><span class="s">&quot;b	.s2	0f</span><span class="se">\n</span><span class="s">&quot;</span>
		      <span class="s">&quot;nop	5</span><span class="se">\n</span><span class="s">&quot;</span>
		      <span class="s">&quot;    .align 5</span><span class="se">\n</span><span class="s">&quot;</span>
		      <span class="s">&quot;0:</span><span class="se">\n</span><span class="s">&quot;</span>
		      <span class="s">&quot;stw	.D1T2	%3,*%2</span><span class="se">\n</span><span class="s">&quot;</span>
		      <span class="s">&quot;stw	.D1T2	%1,*%0</span><span class="se">\n</span><span class="s">&quot;</span>
		      <span class="o">:</span>
		      <span class="o">:</span> <span class="s">&quot;a&quot;</span><span class="p">(</span><span class="n">reg_addr</span><span class="p">),</span> <span class="s">&quot;b&quot;</span><span class="p">(</span><span class="n">val</span><span class="p">),</span> <span class="s">&quot;a&quot;</span><span class="p">(</span><span class="n">lock_addr</span><span class="p">),</span> <span class="s">&quot;b&quot;</span><span class="p">(</span><span class="n">key</span><span class="p">)</span>
		<span class="p">);</span>

	<span class="cm">/* in case the hw doesn&#39;t reset the lock */</span>
	<span class="n">soc_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">lock_addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Write to a register protected by two lock registers</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">dscr_write_locked2</span><span class="p">(</span><span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">,</span>
			       <span class="n">u32</span> <span class="n">lock0</span><span class="p">,</span> <span class="n">u32</span> <span class="n">key0</span><span class="p">,</span>
			       <span class="n">u32</span> <span class="n">lock1</span><span class="p">,</span> <span class="n">u32</span> <span class="n">key1</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">soc_writel</span><span class="p">(</span><span class="n">key0</span><span class="p">,</span> <span class="n">dscr</span><span class="p">.</span><span class="n">base</span> <span class="o">+</span> <span class="n">lock0</span><span class="p">);</span>
	<span class="n">soc_writel</span><span class="p">(</span><span class="n">key1</span><span class="p">,</span> <span class="n">dscr</span><span class="p">.</span><span class="n">base</span> <span class="o">+</span> <span class="n">lock1</span><span class="p">);</span>
	<span class="n">soc_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">dscr</span><span class="p">.</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">soc_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">dscr</span><span class="p">.</span><span class="n">base</span> <span class="o">+</span> <span class="n">lock0</span><span class="p">);</span>
	<span class="n">soc_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">dscr</span><span class="p">.</span><span class="n">base</span> <span class="o">+</span> <span class="n">lock1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dscr_write</span><span class="p">(</span><span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">locked_reg</span> <span class="o">*</span><span class="n">lock</span><span class="p">;</span>

	<span class="n">lock</span> <span class="o">=</span> <span class="n">find_locked_reg</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">lock</span><span class="p">)</span>
		<span class="n">dscr_write_locked1</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">lock</span><span class="o">-&gt;</span><span class="n">lockreg</span><span class="p">,</span> <span class="n">lock</span><span class="o">-&gt;</span><span class="n">key</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dscr</span><span class="p">.</span><span class="n">kick_key</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>
		<span class="n">dscr_write_locked2</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">dscr</span><span class="p">.</span><span class="n">kick_reg</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">dscr</span><span class="p">.</span><span class="n">kick_key</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
				   <span class="n">dscr</span><span class="p">.</span><span class="n">kick_reg</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">dscr</span><span class="p">.</span><span class="n">kick_key</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="k">else</span>
		<span class="n">soc_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">dscr</span><span class="p">.</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * Drivers can use this interface to enable/disable SoC IP blocks.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">dscr_set_devstate</span><span class="p">(</span><span class="kt">int</span> <span class="n">id</span><span class="p">,</span> <span class="k">enum</span> <span class="n">dscr_devstate_t</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">devstate_ctl_reg</span> <span class="o">*</span><span class="n">ctl</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">devstate_stat_reg</span> <span class="o">*</span><span class="n">stat</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">devstate_info</span> <span class="o">*</span><span class="n">info</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ctl_val</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ctl_shift</span><span class="p">,</span> <span class="n">ctl_mask</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dscr</span><span class="p">.</span><span class="n">base</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">id</span> <span class="o">&gt;=</span> <span class="n">MAX_DEVSTATE_IDS</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">info</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dscr</span><span class="p">.</span><span class="n">devstate_info</span><span class="p">[</span><span class="n">id</span><span class="p">];</span>
	<span class="n">ctl</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">;</span>
	<span class="n">stat</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">stat</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ctl</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">ctl_shift</span> <span class="o">=</span> <span class="n">ctl</span><span class="o">-&gt;</span><span class="n">shift</span> <span class="o">+</span> <span class="n">ctl</span><span class="o">-&gt;</span><span class="n">nbits</span> <span class="o">*</span> <span class="p">(</span><span class="n">id</span> <span class="o">-</span> <span class="n">ctl</span><span class="o">-&gt;</span><span class="n">start_id</span><span class="p">);</span>
	<span class="n">ctl_mask</span> <span class="o">=</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ctl</span><span class="o">-&gt;</span><span class="n">nbits</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">ctl_shift</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DSCR_DEVSTATE_ENABLED</span>:
		<span class="n">ctl_val</span> <span class="o">=</span> <span class="n">ctl</span><span class="o">-&gt;</span><span class="n">enable</span> <span class="o">&lt;&lt;</span> <span class="n">ctl_shift</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DSCR_DEVSTATE_DISABLED</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">ctl</span><span class="o">-&gt;</span><span class="n">enable_only</span><span class="p">)</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="n">ctl_val</span> <span class="o">=</span> <span class="n">ctl</span><span class="o">-&gt;</span><span class="n">disable</span> <span class="o">&lt;&lt;</span> <span class="n">ctl_shift</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dscr</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">soc_readl</span><span class="p">(</span><span class="n">dscr</span><span class="p">.</span><span class="n">base</span> <span class="o">+</span> <span class="n">ctl</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ctl_mask</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">ctl_val</span><span class="p">;</span>

	<span class="n">dscr_write</span><span class="p">(</span><span class="n">ctl</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dscr</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">stat</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">ctl_shift</span> <span class="o">=</span> <span class="n">stat</span><span class="o">-&gt;</span><span class="n">shift</span> <span class="o">+</span> <span class="n">stat</span><span class="o">-&gt;</span><span class="n">nbits</span> <span class="o">*</span> <span class="p">(</span><span class="n">id</span> <span class="o">-</span> <span class="n">stat</span><span class="o">-&gt;</span><span class="n">start_id</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="n">DSCR_DEVSTATE_ENABLED</span><span class="p">)</span>
		<span class="n">ctl_val</span> <span class="o">=</span> <span class="n">stat</span><span class="o">-&gt;</span><span class="n">enable</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">ctl_val</span> <span class="o">=</span> <span class="n">stat</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">;</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">soc_readl</span><span class="p">(</span><span class="n">dscr</span><span class="p">.</span><span class="n">base</span> <span class="o">+</span> <span class="n">stat</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">&gt;&gt;=</span> <span class="n">ctl_shift</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">stat</span><span class="o">-&gt;</span><span class="n">nbits</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">val</span> <span class="o">!=</span> <span class="n">ctl_val</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">dscr_set_devstate</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Drivers can use this to reset RMII module.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">dscr_rmii_reset</span><span class="p">(</span><span class="kt">int</span> <span class="n">id</span><span class="p">,</span> <span class="kt">int</span> <span class="n">assert</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rmii_reset_reg</span> <span class="o">*</span><span class="n">r</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">id</span> <span class="o">&gt;=</span> <span class="n">MAX_SOC_EMACS</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dscr</span><span class="p">.</span><span class="n">rmii_resets</span><span class="p">[</span><span class="n">id</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">mask</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dscr</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">soc_readl</span><span class="p">(</span><span class="n">dscr</span><span class="p">.</span><span class="n">base</span> <span class="o">+</span> <span class="n">r</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">assert</span><span class="p">)</span>
		<span class="n">dscr_write</span><span class="p">(</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span> <span class="o">|</span> <span class="n">r</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">dscr_write</span><span class="p">(</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">));</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dscr</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">dscr_rmii_reset</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">dscr_parse_devstat</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span>
				      <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">of_property_read_u32_array</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;ti,dscr-devstat&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">err</span><span class="p">)</span>
		<span class="n">c6x_devstat</span> <span class="o">=</span> <span class="n">soc_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;DEVSTAT: %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">c6x_devstat</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">dscr_parse_silicon_rev</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span>
					 <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">vals</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">of_property_read_u32_array</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;ti,dscr-silicon-rev&quot;</span><span class="p">,</span> <span class="n">vals</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">c6x_silicon_rev</span> <span class="o">=</span> <span class="n">soc_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">vals</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">c6x_silicon_rev</span> <span class="o">&gt;&gt;=</span> <span class="n">vals</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
		<span class="n">c6x_silicon_rev</span> <span class="o">&amp;=</span> <span class="n">vals</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Some SoCs will have a pair of fuse registers which hold</span>
<span class="cm"> * an ethernet MAC address. The &quot;ti,dscr-mac-fuse-regs&quot;</span>
<span class="cm"> * property is a mapping from fuse register bytes to MAC</span>
<span class="cm"> * address bytes. The expected format is:</span>
<span class="cm"> *</span>
<span class="cm"> *	ti,dscr-mac-fuse-regs = &lt;reg0 b3 b2 b1 b0</span>
<span class="cm"> *				 reg1 b3 b2 b1 b0&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * reg0 and reg1 are the offsets of the two fuse registers.</span>
<span class="cm"> * b3-b0 positionally represent bytes within the fuse register.</span>
<span class="cm"> * b3 is the most significant byte and b0 is the least.</span>
<span class="cm"> * Allowable values for b3-b0 are:</span>
<span class="cm"> *</span>
<span class="cm"> *	  0 = fuse register byte not used in MAC address</span>
<span class="cm"> *      1-6 = index+1 into c6x_fuse_mac[]</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">dscr_parse_mac_fuse</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span>
				       <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">vals</span><span class="p">[</span><span class="mi">10</span><span class="p">],</span> <span class="n">fuse</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">f</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">of_property_read_u32_array</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;ti,dscr-mac-fuse-regs&quot;</span><span class="p">,</span>
					 <span class="n">vals</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">f</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">f</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">f</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">fuse</span> <span class="o">=</span> <span class="n">soc_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">vals</span><span class="p">[</span><span class="n">f</span> <span class="o">*</span> <span class="mi">5</span><span class="p">]);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="p">(</span><span class="n">f</span> <span class="o">*</span> <span class="mi">5</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">24</span><span class="p">;</span> <span class="n">i</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">-=</span> <span class="mi">8</span><span class="p">,</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">vals</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="n">vals</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mi">6</span><span class="p">)</span>
				<span class="n">c6x_fuse_mac</span><span class="p">[</span><span class="n">vals</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">fuse</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">dscr_parse_rmii_resets</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span>
					  <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">p</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">size</span><span class="p">;</span>

	<span class="cm">/* look for RMII reset registers */</span>
	<span class="n">p</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;ti,dscr-rmii-resets&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">size</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* parse all the reg/mask pairs we can handle */</span>
		<span class="n">size</span> <span class="o">/=</span> <span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">p</span><span class="p">)</span> <span class="o">*</span> <span class="mi">2</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="n">MAX_SOC_EMACS</span><span class="p">)</span>
			<span class="n">size</span> <span class="o">=</span> <span class="n">MAX_SOC_EMACS</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dscr</span><span class="p">.</span><span class="n">rmii_resets</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="o">++</span><span class="p">);</span>
			<span class="n">dscr</span><span class="p">.</span><span class="n">rmii_resets</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mask</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="o">++</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">dscr_parse_privperm</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span>
				       <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">vals</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">of_property_read_u32_array</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;ti,dscr-privperm&quot;</span><span class="p">,</span> <span class="n">vals</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">dscr_write</span><span class="p">(</span><span class="n">vals</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">vals</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * SoCs may have &quot;locked&quot; DSCR registers which can only be written</span>
<span class="cm"> * to only after writing a key value to a lock registers. These</span>
<span class="cm"> * regisers can be described with the &quot;ti,dscr-locked-regs&quot; property.</span>
<span class="cm"> * This property provides a list of register descriptions with each</span>
<span class="cm"> * description consisting of three values.</span>
<span class="cm"> *</span>
<span class="cm"> *	ti,dscr-locked-regs = &lt;reg0 lockreg0 key0</span>
<span class="cm"> *                               ...</span>
<span class="cm"> *                             regN lockregN keyN&gt;;</span>
<span class="cm"> *</span>
<span class="cm"> * reg is the offset of the locked register</span>
<span class="cm"> * lockreg is the offset of the lock register</span>
<span class="cm"> * key is the unlock key written to lockreg</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">dscr_parse_locked_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span>
					  <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">locked_reg</span> <span class="o">*</span><span class="n">r</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">p</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">size</span><span class="p">;</span>

	<span class="n">p</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;ti,dscr-locked-regs&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">size</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* parse all the register descriptions we can handle */</span>
		<span class="n">size</span> <span class="o">/=</span> <span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">p</span><span class="p">)</span> <span class="o">*</span> <span class="mi">3</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="n">MAX_LOCKED_REGS</span><span class="p">)</span>
			<span class="n">size</span> <span class="o">=</span> <span class="n">MAX_LOCKED_REGS</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">r</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dscr</span><span class="p">.</span><span class="n">locked</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

			<span class="n">r</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="o">++</span><span class="p">);</span>
			<span class="n">r</span><span class="o">-&gt;</span><span class="n">lockreg</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="o">++</span><span class="p">);</span>
			<span class="n">r</span><span class="o">-&gt;</span><span class="n">key</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="o">++</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * SoCs may have DSCR registers which are only write enabled after</span>
<span class="cm"> * writing specific key values to two registers. The two key registers</span>
<span class="cm"> * and the key values can be parsed from a &quot;ti,dscr-kick-regs&quot;</span>
<span class="cm"> * propety with the following layout:</span>
<span class="cm"> *</span>
<span class="cm"> *	ti,dscr-kick-regs = &lt;kickreg0 key0 kickreg1 key1&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * kickreg is the offset of the &quot;kick&quot; register</span>
<span class="cm"> * key is the value which unlocks writing for protected regs</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">dscr_parse_kick_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span>
					<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">vals</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">of_property_read_u32_array</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;ti,dscr-kick-regs&quot;</span><span class="p">,</span> <span class="n">vals</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dscr</span><span class="p">.</span><span class="n">kick_reg</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">vals</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">dscr</span><span class="p">.</span><span class="n">kick_key</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">vals</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
		<span class="n">dscr</span><span class="p">.</span><span class="n">kick_reg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">vals</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
		<span class="n">dscr</span><span class="p">.</span><span class="n">kick_key</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">vals</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="p">}</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * SoCs may provide controls to enable/disable individual IP blocks. These</span>
<span class="cm"> * controls in the DSCR usually control pin drivers but also may control</span>
<span class="cm"> * clocking and or resets. The device tree is used to describe the bitfields</span>
<span class="cm"> * in registers used to control device state. The number of bits and their</span>
<span class="cm"> * values may vary even within the same register.</span>
<span class="cm"> *</span>
<span class="cm"> * The layout of these bitfields is described by the ti,dscr-devstate-ctl-regs</span>
<span class="cm"> * property. This property is a list where each element describes a contiguous</span>
<span class="cm"> * range of control fields with like properties. Each element of the list</span>
<span class="cm"> * consists of 7 cells with the following values:</span>
<span class="cm"> *</span>
<span class="cm"> *   start_id num_ids reg enable disable start_bit nbits</span>
<span class="cm"> *</span>
<span class="cm"> * start_id is device id for the first device control in the range</span>
<span class="cm"> * num_ids is the number of device controls in the range</span>
<span class="cm"> * reg is the offset of the register holding the control bits</span>
<span class="cm"> * enable is the value to enable a device</span>
<span class="cm"> * disable is the value to disable a device (0xffffffff if cannot disable)</span>
<span class="cm"> * start_bit is the bit number of the first bit in the range</span>
<span class="cm"> * nbits is the number of bits per device control</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">dscr_parse_devstate_ctl_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span>
						<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">devstate_ctl_reg</span> <span class="o">*</span><span class="n">r</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">p</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">size</span><span class="p">;</span>

	<span class="n">p</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;ti,dscr-devstate-ctl-regs&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">size</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* parse all the ranges we can handle */</span>
		<span class="n">size</span> <span class="o">/=</span> <span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">p</span><span class="p">)</span> <span class="o">*</span> <span class="mi">7</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="n">MAX_DEVCTL_REGS</span><span class="p">)</span>
			<span class="n">size</span> <span class="o">=</span> <span class="n">MAX_DEVCTL_REGS</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">r</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dscr</span><span class="p">.</span><span class="n">devctl</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

			<span class="n">r</span><span class="o">-&gt;</span><span class="n">start_id</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="o">++</span><span class="p">);</span>
			<span class="n">r</span><span class="o">-&gt;</span><span class="n">num_ids</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="o">++</span><span class="p">);</span>
			<span class="n">r</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="o">++</span><span class="p">);</span>
			<span class="n">r</span><span class="o">-&gt;</span><span class="n">enable</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="o">++</span><span class="p">);</span>
			<span class="n">r</span><span class="o">-&gt;</span><span class="n">disable</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="o">++</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">disable</span> <span class="o">==</span> <span class="mh">0xffffffff</span><span class="p">)</span>
				<span class="n">r</span><span class="o">-&gt;</span><span class="n">enable_only</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">r</span><span class="o">-&gt;</span><span class="n">shift</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="o">++</span><span class="p">);</span>
			<span class="n">r</span><span class="o">-&gt;</span><span class="n">nbits</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="o">++</span><span class="p">);</span>

			<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="n">r</span><span class="o">-&gt;</span><span class="n">start_id</span><span class="p">;</span>
			     <span class="n">j</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">start_id</span> <span class="o">+</span> <span class="n">r</span><span class="o">-&gt;</span><span class="n">num_ids</span><span class="p">);</span>
			     <span class="n">j</span><span class="o">++</span><span class="p">)</span>
				<span class="n">dscr</span><span class="p">.</span><span class="n">devstate_info</span><span class="p">[</span><span class="n">j</span><span class="p">].</span><span class="n">ctl</span> <span class="o">=</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * SoCs may provide status registers indicating the state (enabled/disabled) of</span>
<span class="cm"> * devices on the SoC. The device tree is used to describe the bitfields in</span>
<span class="cm"> * registers used to provide device status. The number of bits and their</span>
<span class="cm"> * values used to provide status may vary even within the same register.</span>
<span class="cm"> *</span>
<span class="cm"> * The layout of these bitfields is described by the ti,dscr-devstate-stat-regs</span>
<span class="cm"> * property. This property is a list where each element describes a contiguous</span>
<span class="cm"> * range of status fields with like properties. Each element of the list</span>
<span class="cm"> * consists of 7 cells with the following values:</span>
<span class="cm"> *</span>
<span class="cm"> *   start_id num_ids reg enable disable start_bit nbits</span>
<span class="cm"> *</span>
<span class="cm"> * start_id is device id for the first device status in the range</span>
<span class="cm"> * num_ids is the number of devices covered by the range</span>
<span class="cm"> * reg is the offset of the register holding the status bits</span>
<span class="cm"> * enable is the value indicating device is enabled</span>
<span class="cm"> * disable is the value indicating device is disabled</span>
<span class="cm"> * start_bit is the bit number of the first bit in the range</span>
<span class="cm"> * nbits is the number of bits per device status</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">dscr_parse_devstate_stat_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span>
						 <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">devstate_stat_reg</span> <span class="o">*</span><span class="n">r</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">p</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">size</span><span class="p">;</span>

	<span class="n">p</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;ti,dscr-devstate-stat-regs&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">size</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* parse all the ranges we can handle */</span>
		<span class="n">size</span> <span class="o">/=</span> <span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">p</span><span class="p">)</span> <span class="o">*</span> <span class="mi">7</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="n">MAX_DEVSTAT_REGS</span><span class="p">)</span>
			<span class="n">size</span> <span class="o">=</span> <span class="n">MAX_DEVSTAT_REGS</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">r</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dscr</span><span class="p">.</span><span class="n">devstat</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

			<span class="n">r</span><span class="o">-&gt;</span><span class="n">start_id</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="o">++</span><span class="p">);</span>
			<span class="n">r</span><span class="o">-&gt;</span><span class="n">num_ids</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="o">++</span><span class="p">);</span>
			<span class="n">r</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="o">++</span><span class="p">);</span>
			<span class="n">r</span><span class="o">-&gt;</span><span class="n">enable</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="o">++</span><span class="p">);</span>
			<span class="n">r</span><span class="o">-&gt;</span><span class="n">disable</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="o">++</span><span class="p">);</span>
			<span class="n">r</span><span class="o">-&gt;</span><span class="n">shift</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="o">++</span><span class="p">);</span>
			<span class="n">r</span><span class="o">-&gt;</span><span class="n">nbits</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">p</span><span class="o">++</span><span class="p">);</span>

			<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="n">r</span><span class="o">-&gt;</span><span class="n">start_id</span><span class="p">;</span>
			     <span class="n">j</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">start_id</span> <span class="o">+</span> <span class="n">r</span><span class="o">-&gt;</span><span class="n">num_ids</span><span class="p">);</span>
			     <span class="n">j</span><span class="o">++</span><span class="p">)</span>
				<span class="n">dscr</span><span class="p">.</span><span class="n">devstate_info</span><span class="p">[</span><span class="n">j</span><span class="p">].</span><span class="n">stat</span> <span class="o">=</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">dscr_ids</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;ti,c64x+dscr&quot;</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Probe for DSCR area.</span>
<span class="cm"> *</span>
<span class="cm"> * This has to be done early on in case timer or interrupt controller</span>
<span class="cm"> * needs something. e.g. On C6455 SoC, timer must be enabled through</span>
<span class="cm"> * DSCR before it is functional.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">dscr_probe</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dscr</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">node</span> <span class="o">=</span> <span class="n">of_find_matching_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">dscr_ids</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">node</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">base</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">of_node_put</span><span class="p">(</span><span class="n">node</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dscr</span><span class="p">.</span><span class="n">base</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>

	<span class="n">dscr_parse_devstat</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
	<span class="n">dscr_parse_silicon_rev</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
	<span class="n">dscr_parse_mac_fuse</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
	<span class="n">dscr_parse_rmii_resets</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
	<span class="n">dscr_parse_locked_regs</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
	<span class="n">dscr_parse_kick_regs</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
	<span class="n">dscr_parse_devstate_ctl_regs</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
	<span class="n">dscr_parse_devstate_stat_regs</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
	<span class="n">dscr_parse_privperm</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
