(assume nst45.0 (not (not (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0))))
(assume nst45.1 (not (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)))))
(assume nst45.2 (not (Btwn$0 next$0 c_init$0 prv_5$0 (read$0 next$0 d_init$0))))
(assume nst45.3 (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0)))
(assume nst45.4 (not (not (or (not (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0)) (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0))) (Btwn$0 next$0 c_init$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0)))))
(assume t44 (or (not (or (not (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0)) (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0))) (Btwn$0 next$0 c_init$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0))) (not (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0)) (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0))) (Btwn$0 next$0 c_init$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0)))
(step t44' (cl (not (or (not (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0)) (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0))) (Btwn$0 next$0 c_init$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0))) (not (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0)) (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0))) (Btwn$0 next$0 c_init$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0)) :rule or :premises (t44))
(step st45 (cl (not (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0)) (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0))) (Btwn$0 next$0 c_init$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0) (not (or (not (Btwn$0 next$0 c_init$0 prv_5$0 prv_5$0)) (not (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0))) (Btwn$0 next$0 c_init$0 prv_5$0 (read$0 next$0 d_init$0)) (Btwn$0 next$0 c_init$0 (read$0 next$0 d_init$0) prv_5$0)))) :rule reordering :premises (t44'))
(step t.end (cl) :rule resolution :premises (nst45.0 nst45.1 nst45.2 nst45.3 nst45.4 st45))
