../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu.v
../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/alu_control.v
../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/branch_unit.v
../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/control_unit.v
../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/cpu.v
../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/immediate_extend_unit.v
../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/mux_2.v

../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/pc.v
../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/register_file.v
../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn.v
../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/reg_arstn_en.v
../Verilog/RTL_SOLUTION1_simple_program_and_MULT1/sram.v
../Verilog/cpu_tb.v
../Verilog/sky130_sram_2rw.v

