irun(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s051: Started on Apr 15, 2023 at 15:45:39 IST
irun
	-access +rwc
	half_tb.v
Recompiling... reason: file '../full_subt/full_subt_tb.v' is newer than expected.
	expected: Sat Apr 15 15:35:39 2023
	actual:   Sat Apr 15 15:37:57 2023
file: half_tb.v
	module worklib.half_tb:v
		errors: 0, warnings: 0
	module worklib.adder:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		half_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.adder:v <0x2b6b47ee>
			streams:   0, words:     0
		worklib.half_tb:v <0x0fc09bdb>
			streams:   4, words:  5185
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		             Instances  Unique
		Modules:             2       2
		Registers:           2       2
		Scalar wires:        4       -
		Initial blocks:      1       1
		Cont. assignments:   0       2
		Pseudo assignments:  2       2
	Writing initial simulation snapshot: worklib.half_tb:v
Loading snapshot worklib.half_tb:v .................... Done
ncsim> source /cad_area/install/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
a=0 b=0 sum=0 carry=0
a=0 b=1 sum=1 carry=0
a=1 b=0 sum=1 carry=0
a=1 b=1 sum=0 carry=1
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
TOOL:	irun(64)	15.20-s051: Exiting on Apr 15, 2023 at 15:45:39 IST  (total: 00:00:00)
