INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_OBC/FIP_OBC.srcs/sources_1/new/FIP_OBC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIP_OBC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_OBC/FIP_OBC.srcs/sources_1/new/LUT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT
WARNING: [VRFC 10-3824] variable 'sum' must explicitly be declared as automatic or static [C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_OBC/FIP_OBC.srcs/sources_1/new/LUT.sv:76]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_OBC/FIP_OBC.srcs/sources_1/new/SA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_OBC/FIP_OBC.srcs/sources_1/new/TOP_OBC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_OBC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_OBC/FIP_OBC.srcs/sources_1/new/random_matrix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_matrix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Boyang/Desktop/FPGA-Matrix-Accelerator/FIP_OBC/FIP_OBC.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
