# ğŸ”§ Viterbi Decoder - RTL to GDSII

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)
[![HDL: Verilog](https://img.shields.io/badge/HDL-Verilog-blue.svg)]()
[![PDK: SKY130](https://img.shields.io/badge/PDK-SKY130-green.svg)]()

Thiáº¿t káº¿ vÃ  tá»•ng há»£p bá»™ giáº£i mÃ£ Viterbi tá»« RTL Ä‘áº¿n GDSII sá»­ dá»¥ng OpenLane vÃ  PDK SKY130.

## ğŸ“‹ Má»¥c lá»¥c

- [Tá»•ng quan](#-tá»•ng-quan)
- [ThÃ´ng sá»‘ ká»¹ thuáº­t](#-thÃ´ng-sá»‘-ká»¹-thuáº­t)
- [Kiáº¿n trÃºc](#-kiáº¿n-trÃºc)
- [Cáº¥u trÃºc thÆ° má»¥c](#-cáº¥u-trÃºc-thÆ°-má»¥c)
- [Simulation](#-simulation)
- [Physical Design vá»›i OpenLane](#-physical-design-vá»›i-openlane)
- [Test Cases](#-test-cases)
- [TÃ¡c giáº£](#-tÃ¡c-giáº£)

---

## ğŸ¯ Tá»•ng quan

Dá»± Ã¡n nÃ y triá»ƒn khai má»™t bá»™ giáº£i mÃ£ **Viterbi Decoder** cho mÃ£ tÃ­ch cháº­p (Convolutional Code) vá»›i cÃ¡c Ä‘áº·c Ä‘iá»ƒm:

- **Loáº¡i mÃ£**: Convolutional Code (2, 1, 2)
- **Code Rate**: R = 1/2
- **Constraint Length**: K = 3
- **Äa thá»©c sinh**: G1 = 7â‚ˆ, G2 = 5â‚ˆ
- **Kháº£ nÄƒng sá»­a lá»—i**: 1 bit/symbol

---

## ğŸ“Š ThÃ´ng sá»‘ ká»¹ thuáº­t

| ThÃ´ng sá»‘ | GiÃ¡ trá»‹ |
|----------|---------|
| Top Module | `system_top` |
| Input Width | 16 bits (encoded) |
| Output Width | 8 bits (decoded) |
| Target Clock | 50 MHz |
| Target PDK | SKY130 |
| Die Area | 400Î¼m Ã— 400Î¼m |

### Interface

```verilog
module system_top (
    input  wire        clk,         // Clock 50MHz
    input  wire        rst_n,       // Reset Active Low
    input  wire        dvalid_i,    // Data Valid
    input  wire [15:0] data_i,      // Encoded Input
    output wire [7:0]  data_o,      // Decoded Output
    output wire        valid_o,     // Output Valid
    output wire        busy_o       // FIFO Full
);
```

---

## ğŸ— Kiáº¿n trÃºc

```
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚                     SYSTEM_TOP                          â”‚
                    â”‚                                                         â”‚
  data_i[15:0] â”€â”€â”€â”€â–¶â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â” â”‚â”€â”€â”€â–¶ data_o[7:0]
  dvalid_i â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚  â”‚SYNC_FIFO â”‚â”€â”€â–¶â”‚ PISO â”‚â”€â”€â–¶â”‚ VITERBI_CORE â”‚â”€â”€â–¶â”‚ SIPO â”‚ â”‚â”€â”€â”€â–¶ valid_o
                    â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”˜ â”‚
  clk â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚                                                         â”‚â—€â”€â”€â”€ busy_o
  rst_n â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚                                                         â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### CÃ¡c module con

| Module | Chá»©c nÄƒng |
|--------|-----------|
| `sync_fifo` | Input buffer (16 entries Ã— 16 bits) |
| `piso` | Parallel-In Serial-Out (16b â†’ 2b) |
| `viterbi_core` | Core giáº£i mÃ£ Viterbi |
| â”œâ”€ `bmu` | Branch Metric Unit |
| â”œâ”€ `acsu` | Add-Compare-Select Unit |
| â”œâ”€ `pmu` | Path Metric Unit |
| â””â”€ `tbu` | Traceback Unit (Register Exchange) |
| `sipo` | Serial-In Parallel-Out (1b â†’ 8b) |

---

## ğŸ“ Cáº¥u trÃºc thÆ° má»¥c

```
Viterbi-Decoder-Implementation-and-Verification/
â”‚
â”œâ”€â”€ design/                     # RTL Source Files
â”‚   â”œâ”€â”€ system_top.v           # Top module
â”‚   â”œâ”€â”€ viterbi_core.v         # Viterbi core
â”‚   â”œâ”€â”€ sync_fifo.v            # Synchronous FIFO
â”‚   â”œâ”€â”€ piso.v                 # Parallel to Serial
â”‚   â”œâ”€â”€ sipo.v                 # Serial to Parallel
â”‚   â”œâ”€â”€ bmu.v                  # Branch Metric Unit
â”‚   â”œâ”€â”€ acsu.v                 # Add-Compare-Select
â”‚   â”œâ”€â”€ pmu.v                  # Path Metric Unit
â”‚   â””â”€â”€ tbu.v                  # Traceback Unit
â”‚
â”œâ”€â”€ testbench/                  # Testbenches
â”‚   â”œâ”€â”€ tb_system_top.sv       # System testbench
â”‚   â”œâ”€â”€ tb_fifo.sv             # FIFO testbench
â”‚   â”œâ”€â”€ tb_piso.sv             # PISO testbench
â”‚   â””â”€â”€ ...
â”‚
â”œâ”€â”€ OpenLane/                   # Physical Design
â”‚   â””â”€â”€ designs/
â”‚       â””â”€â”€ viterbi/
â”‚           â”œâ”€â”€ config.tcl     # OpenLane config
â”‚           â”œâ”€â”€ constraints.sdc # Timing constraints
â”‚           â””â”€â”€ src/           # RTL for synthesis
â”‚
â”œâ”€â”€ GUIDE.md                    # HÆ°á»›ng dáº«n chi tiáº¿t
â”œâ”€â”€ test_case_viterbi*.csv      # Test cases
â””â”€â”€ README.md                   # File nÃ y
```

---

## ğŸ§ª Simulation

### YÃªu cáº§u

- [Icarus Verilog](http://iverilog.icarus.com/) hoáº·c
- [Cadence Incisive](https://www.cadence.com/)
- [GTKWave](http://gtkwave.sourceforge.net/) (xem waveform)

### Cháº¡y simulation vá»›i Icarus Verilog

```bash
# Di chuyá»ƒn vÃ o thÆ° má»¥c testbench
cd testbench

# Compile vÃ  simulate
iverilog -g2012 -o sim.out \
    ../design/system_top.v \
    ../design/viterbi_core.v \
    ../design/sync_fifo.v \
    ../design/piso.v \
    ../design/sipo.v \
    ../design/bmu.v \
    ../design/acsu.v \
    ../design/pmu.v \
    ../design/tbu.v \
    tb_system_top.sv

# Cháº¡y simulation
vvp sim.out

# Xem waveform
gtkwave system_wave.vcd
```

### Káº¿t quáº£ mong Ä‘á»£i

```
[INFO] Starting Viterbi Decoder Test
[INFO] Test vector 1: PASS
[INFO] Test vector 2: PASS
...
[PASS] ALL TESTS PASSED! (1025/1025)
```

---

## âš™ Physical Design vá»›i OpenLane

### YÃªu cáº§u

- [OpenLane](https://github.com/The-OpenROAD-Project/OpenLane) (Docker)
- [SKY130 PDK](https://github.com/google/skywater-pdk)

### CÃ¡c bÆ°á»›c thá»±c hiá»‡n

#### 1. Copy design vÃ o OpenLane

```bash
# TrÃªn Ubuntu/WSL
cp -r OpenLane/designs/viterbi ~/OpenLane/designs/
```

#### 2. Comment cÃ¡c dÃ²ng `include` (náº¿u chÆ°a lÃ m)

```bash
cd ~/OpenLane/designs/viterbi/src
sed -i 's/^`include/\/\/ `include/' system_top.v
sed -i 's/^`include/\/\/ `include/' viterbi_core.v
```

#### 3. Cháº¡y OpenLane

```bash
cd ~/OpenLane
make mount
./flow.tcl -design viterbi
```

#### 4. Kiá»ƒm tra káº¿t quáº£

```bash
# Synthesis report
cat runs/*/reports/synthesis/1-synthesis.stat.rpt

# Timing report
cat runs/*/reports/signoff/*sta.max.rpt

# Xem layout
klayout runs/*/results/final/gds/*.gds
```

### Cáº¥u hÃ¬nh OpenLane

| Parameter | Value | Description |
|-----------|-------|-------------|
| `CLOCK_PERIOD` | 20.0 ns | 50 MHz |
| `FP_CORE_UTIL` | 40% | Core utilization |
| `DIE_AREA` | 400Ã—400 Î¼m | Die size |
| `PL_TARGET_DENSITY` | 0.45 | Placement density |

---

## âœ… Test Cases

Dá»± Ã¡n bao gá»“m **44+ test cases** cho verification:

| Test Suite | Sá»‘ TCs | MÃ´ táº£ |
|------------|--------|-------|
| FIFO | 5 | Reset, Write/Read, Integrity |
| PISO | 5 | Bit patterns (0xAAAA, 0x5555, etc.) |
| BMU | 5 | Hamming distance calculations |
| ACSU | 5 | Add-Compare-Select logic |
| PMU | 5 | Path Metric storage |
| TBU | 6 | Traceback vá»›i Register Exchange |
| SIPO | 5 | Serial to Parallel |
| SYSTEM | 8+ | Integration tests |

### Error Correction

| Error Type | Bits | Result |
|------------|------|--------|
| No error | 0 | âœ… Correct |
| Single bit | 1 | âœ… Correctable |
| Double bit | 2 | âš ï¸ May fail |
| Burst (3+) | 3+ | âŒ Expected fail |

Chi tiáº¿t xem táº¡i [GUIDE.md](GUIDE.md)

---

## ğŸ‘¥ TÃ¡c giáº£

| Há» tÃªn | MSSV |
|--------|------|
| Pháº¡m ChÃ­ DÅ©ng | 20200106 |
| VÃµ Ngá»c Vinh | 20227447 |
| Nguyá»…n VÄƒn DÆ°Æ¡ng | 20241713E |

**Giáº£ng viÃªn hÆ°á»›ng dáº«n**: TS. Nguyá»…n VÅ© Tháº¯ng

**MÃ´n há»c**: Thiáº¿t káº¿ VLSI (ET4340) - Äáº¡i há»c BÃ¡ch khoa HÃ  Ná»™i

---

## ğŸ“„ License

MIT License - Xem file [LICENSE](LICENSE) Ä‘á»ƒ biáº¿t thÃªm chi tiáº¿t.

---

## ğŸ”— TÃ i liá»‡u tham kháº£o

- [OpenLane Documentation](https://openlane.readthedocs.io/)
- [SKY130 PDK](https://skywater-pdk.readthedocs.io/)
- [Viterbi Algorithm - Wikipedia](https://en.wikipedia.org/wiki/Viterbi_algorithm)
