use crate :: x86 :: Mnemonic ; use crate :: x86 :: instruction :: OperandMode ; use crate :: x86 :: instruction_encoding :: InstructionRepr ; use std :: collections :: HashMap ; lazy_static :: lazy_static ! { pub (crate) static ref INSTR_REPRS : HashMap < (Mnemonic , OperandMode) , InstructionRepr > = { let mut instrs = HashMap :: new () ; instrs . insert ((Mnemonic :: AAA , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 55u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AAD , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 10u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AAD , OperandMode :: from ((Some ("imm8") , None , None , None))) , InstructionRepr { opcode : 213u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AAM , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 10u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AAM , OperandMode :: from ((Some ("imm8") , None , None , None))) , InstructionRepr { opcode : 212u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AAS , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 63u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("AL") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("AX") , Some ("imm16") , None , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("EAX") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("RAX") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 128u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 128u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("r/m16") , Some ("imm16") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("r/m32") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("r/m64") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("r/m16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("r/m32") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("r/m64") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("r/m16") , Some ("r16") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("r/m32") , Some ("r32") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("r/m64") , Some ("r64") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("r8") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("r8") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 19u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 19u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADC , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 19u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADCX , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADCX , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.w") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("AL") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 4u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("AX") , Some ("imm16") , None , None))) , InstructionRepr { opcode : 5u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("EAX") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 5u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("RAX") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 5u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 128u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 128u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("r/m16") , Some ("imm16") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("r/m32") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("r/m64") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("r/m16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("r/m32") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("r/m64") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("r/m16") , Some ("r16") , None , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("r/m32") , Some ("r32") , None , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("r/m64") , Some ("r64") , None , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("r8") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 2u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("r8") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 2u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 3u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 3u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADD , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 3u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADDPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VADDPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VADDPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VADDPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VADDPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VADDPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADDPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VADDPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VADDPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VADDPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VADDPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VADDPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst {er}") , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADDSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VADDSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VADDSD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{er}") , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADDSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VADDSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VADDSS , OperandMode :: from ((Some ("xmm1{k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{er}") , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADDSUBPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VADDSUBPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VADDSUBPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADDSUBPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VADDSUBPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VADDSUBPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADOX , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ADOX , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.w") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AESDEC , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VAESDEC , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AESDECLAST , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VAESDECLAST , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AESENC , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VAESENC , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AESENCLAST , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VAESENCLAST , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AESIMC , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VAESIMC , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AESKEYGENASSIST , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VAESKEYGENASSIST , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("AL") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 36u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("AX") , Some ("imm16") , None , None))) , InstructionRepr { opcode : 37u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("EAX") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 37u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("RAX") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 37u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 128u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 128u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("r/m16") , Some ("imm16") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("r/m32") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("r/m64") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("r/m16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("r/m32") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("r/m64") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 32u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 32u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("r/m16") , Some ("r16") , None , None))) , InstructionRepr { opcode : 33u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("r/m32") , Some ("r32") , None , None))) , InstructionRepr { opcode : 33u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("r/m64") , Some ("r64") , None , None))) , InstructionRepr { opcode : 33u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("r8") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 34u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("r8") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 34u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 35u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 35u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: AND , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 35u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ANDN , OperandMode :: from ((Some ("r32a") , Some ("r32b") , Some ("r/m32") , None))) , InstructionRepr { opcode : 242u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ANDN , OperandMode :: from ((Some ("r64a") , Some ("r64b") , Some ("r/m64") , None))) , InstructionRepr { opcode : 242u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ANDNPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 85u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VANDNPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 85u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VANDNPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VANDNPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 85u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VANDNPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 85u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VANDNPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 85u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ANDNPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 85u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VANDNPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 85u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VANDNPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 85u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VANDNPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 85u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VANDNPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 85u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VANDNPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 85u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ANDPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 84u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VANDPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 84u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VANDPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 84u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VANDPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 84u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VANDPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 84u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VANDPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 84u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ANDPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 84u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VANDPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 84u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VANDPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 84u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VANDPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 84u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VANDPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 84u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VANDPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 84u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ARPL , OperandMode :: from ((Some ("r/m16") , Some ("r16") , None , None))) , InstructionRepr { opcode : 99u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BEXTR , OperandMode :: from ((Some ("r32a") , Some ("r/m32") , Some ("r32b") , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BEXTR , OperandMode :: from ((Some ("r64a") , Some ("r/m64") , Some ("r64b") , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BLENDPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 13u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBLENDPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 13u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBLENDPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , Some ("imm8")))) , InstructionRepr { opcode : 13u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BLENDPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 12u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBLENDPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 12u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBLENDPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , Some ("imm8")))) , InstructionRepr { opcode : 12u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BLENDVPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("<XMM0>") , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBLENDVPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , Some ("xmm4")))) , InstructionRepr { opcode : 75u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBLENDVPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , Some ("ymm4")))) , InstructionRepr { opcode : 75u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BLENDVPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("<XMM0>") , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBLENDVPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , Some ("xmm4")))) , InstructionRepr { opcode : 74u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBLENDVPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , Some ("ymm4")))) , InstructionRepr { opcode : 74u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BLSI , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 243u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BLSI , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 243u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BLSMSK , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 243u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BLSMSK , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 243u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BLSR , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 243u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BLSR , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 243u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BNDCL , OperandMode :: from ((Some ("bnd") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 26u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BNDCL , OperandMode :: from ((Some ("bnd") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 26u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BNDCU , OperandMode :: from ((Some ("bnd") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 26u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BNDCU , OperandMode :: from ((Some ("bnd") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 26u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BNDCN , OperandMode :: from ((Some ("bnd") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 27u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BNDCN , OperandMode :: from ((Some ("bnd") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 27u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BNDLDX , OperandMode :: from ((Some ("bnd") , Some ("mib") , None , None))) , InstructionRepr { opcode : 26u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BNDMK , OperandMode :: from ((Some ("bnd") , Some ("m32") , None , None))) , InstructionRepr { opcode : 27u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BNDMK , OperandMode :: from ((Some ("bnd") , Some ("m64") , None , None))) , InstructionRepr { opcode : 27u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BNDMOV , OperandMode :: from ((Some ("bnd1") , Some ("bnd2/m64") , None , None))) , InstructionRepr { opcode : 26u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BNDMOV , OperandMode :: from ((Some ("bnd1") , Some ("bnd2/m128") , None , None))) , InstructionRepr { opcode : 26u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BNDMOV , OperandMode :: from ((Some ("bnd1/m64") , Some ("bnd2") , None , None))) , InstructionRepr { opcode : 27u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BNDMOV , OperandMode :: from ((Some ("bnd1/m128") , Some ("bnd2") , None , None))) , InstructionRepr { opcode : 27u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BNDSTX , OperandMode :: from ((Some ("mib") , Some ("bnd") , None , None))) , InstructionRepr { opcode : 27u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BOUND , OperandMode :: from ((Some ("r16") , Some ("m16&16") , None , None))) , InstructionRepr { opcode : 98u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BOUND , OperandMode :: from ((Some ("r32") , Some ("m32&32") , None , None))) , InstructionRepr { opcode : 98u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BSF , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 188u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BSF , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 188u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BSF , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 188u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BSR , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 189u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BSR , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 189u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BSR , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 189u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BSWAP , OperandMode :: from ((Some ("r32") , None , None , None))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BSWAP , OperandMode :: from ((Some ("r64") , None , None , None))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BT , OperandMode :: from ((Some ("r/m16") , Some ("r16") , None , None))) , InstructionRepr { opcode : 163u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BT , OperandMode :: from ((Some ("r/m32") , Some ("r32") , None , None))) , InstructionRepr { opcode : 163u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BT , OperandMode :: from ((Some ("r/m64") , Some ("r64") , None , None))) , InstructionRepr { opcode : 163u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BT , OperandMode :: from ((Some ("r/m16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BT , OperandMode :: from ((Some ("r/m32") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BT , OperandMode :: from ((Some ("r/m64") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BTC , OperandMode :: from ((Some ("r/m16") , Some ("r16") , None , None))) , InstructionRepr { opcode : 187u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BTC , OperandMode :: from ((Some ("r/m32") , Some ("r32") , None , None))) , InstructionRepr { opcode : 187u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BTC , OperandMode :: from ((Some ("r/m64") , Some ("r64") , None , None))) , InstructionRepr { opcode : 187u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BTC , OperandMode :: from ((Some ("r/m16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BTC , OperandMode :: from ((Some ("r/m32") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BTC , OperandMode :: from ((Some ("r/m64") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BTR , OperandMode :: from ((Some ("r/m16") , Some ("r16") , None , None))) , InstructionRepr { opcode : 179u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BTR , OperandMode :: from ((Some ("r/m32") , Some ("r32") , None , None))) , InstructionRepr { opcode : 179u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BTR , OperandMode :: from ((Some ("r/m64") , Some ("r64") , None , None))) , InstructionRepr { opcode : 179u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BTR , OperandMode :: from ((Some ("r/m16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BTR , OperandMode :: from ((Some ("r/m32") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BTR , OperandMode :: from ((Some ("r/m64") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BTS , OperandMode :: from ((Some ("r/m16") , Some ("r16") , None , None))) , InstructionRepr { opcode : 171u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BTS , OperandMode :: from ((Some ("r/m32") , Some ("r32") , None , None))) , InstructionRepr { opcode : 171u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BTS , OperandMode :: from ((Some ("r/m64") , Some ("r64") , None , None))) , InstructionRepr { opcode : 171u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BTS , OperandMode :: from ((Some ("r/m16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BTS , OperandMode :: from ((Some ("r/m32") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BTS , OperandMode :: from ((Some ("r/m64") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BZHI , OperandMode :: from ((Some ("r32a") , Some ("r/m32") , Some ("r32b") , None))) , InstructionRepr { opcode : 245u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: BZHI , OperandMode :: from ((Some ("r64a") , Some ("r/m64") , Some ("r64b") , None))) , InstructionRepr { opcode : 245u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CALL , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 232u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CALL , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CALL , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CALL , OperandMode :: from ((Some ("r/m32") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CALL , OperandMode :: from ((Some ("r/m64") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CALL , OperandMode :: from ((Some ("ptr16:16") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CALL , OperandMode :: from ((Some ("ptr16:32") , None , None , None))) , InstructionRepr { opcode : 154u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CALL , OperandMode :: from ((Some ("m16:16") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CALL , OperandMode :: from ((Some ("m16:32") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CALL , OperandMode :: from ((Some ("m16:64") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CBW , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 152u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CWDE , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 152u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CDQE , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 152u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CLAC , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 202u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CLC , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 248u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CLD , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 252u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CLFLUSH , OperandMode :: from ((Some ("m8") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CLFLUSHOPT , OperandMode :: from ((Some ("m8") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CLI , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 250u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CLTS , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 6u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CLWB , OperandMode :: from ((Some ("m8") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMC , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 245u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVA , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 71u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVA , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 71u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVA , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 71u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVAE , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 67u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVAE , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 67u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVAE , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 67u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVB , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVB , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVB , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVBE , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 70u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVBE , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 70u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVBE , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 70u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVC , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVC , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVC , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVE , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 68u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVE , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 68u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVE , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 68u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVG , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 79u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVG , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 79u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVG , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 79u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVGE , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 77u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVGE , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 77u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVGE , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 77u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVL , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 76u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVL , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 76u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVL , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 76u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVLE , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 78u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVLE , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 78u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVLE , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 78u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNA , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 70u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNA , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 70u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNA , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 70u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNAE , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNAE , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNAE , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNB , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 67u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNB , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 67u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNB , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 67u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNBE , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 71u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNBE , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 71u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNBE , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 71u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNC , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 67u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNC , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 67u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNC , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 67u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNE , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 69u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNE , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 69u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNE , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 69u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNG , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 78u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNG , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 78u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNG , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 78u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNGE , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 76u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNGE , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 76u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNGE , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 76u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNL , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 77u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNL , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 77u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNL , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 77u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNLE , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 79u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNLE , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 79u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNLE , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 79u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNO , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 65u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNO , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 65u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNO , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 65u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNP , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 75u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNP , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 75u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNP , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 75u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNS , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 73u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNS , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 73u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNS , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 73u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNZ , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 69u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNZ , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 69u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVNZ , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 69u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVO , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 64u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVO , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 64u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVO , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 64u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVP , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 74u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVP , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 74u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVP , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 74u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVPE , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 74u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVPE , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 74u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMOVPE , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 74u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("AL") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 60u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("AX") , Some ("imm16") , None , None))) , InstructionRepr { opcode : 61u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("EAX") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 61u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("RAX") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 61u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 128u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 128u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("r/m16") , Some ("imm16") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("r/m32") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("r/m64") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("r/m16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("r/m32") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("r/m64") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 56u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 56u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("r/m16") , Some ("r16") , None , None))) , InstructionRepr { opcode : 57u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("r/m32") , Some ("r32") , None , None))) , InstructionRepr { opcode : 57u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("r/m64") , Some ("r64") , None , None))) , InstructionRepr { opcode : 57u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("r8") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 58u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("r8") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 58u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 59u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 59u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMP , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 59u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMPPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 194u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCMPPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 194u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCMPPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , Some ("imm8")))) , InstructionRepr { opcode : 194u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCMPPD , OperandMode :: from ((Some ("k1 {k2}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 194u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCMPPD , OperandMode :: from ((Some ("k1 {k2}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 194u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCMPPD , OperandMode :: from ((Some ("k1 {k2}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{sae}") , Some ("imm8")))) , InstructionRepr { opcode : 194u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMPPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 194u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCMPPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 194u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCMPPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , Some ("imm8")))) , InstructionRepr { opcode : 194u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCMPPS , OperandMode :: from ((Some ("k1 {k2}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 194u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCMPPS , OperandMode :: from ((Some ("k1 {k2}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 194u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCMPPS , OperandMode :: from ((Some ("k1 {k2}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{sae}") , Some ("imm8")))) , InstructionRepr { opcode : 194u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMPS , OperandMode :: from ((Some ("m8") , Some ("m8") , None , None))) , InstructionRepr { opcode : 166u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMPS , OperandMode :: from ((Some ("m16") , Some ("m16") , None , None))) , InstructionRepr { opcode : 167u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMPS , OperandMode :: from ((Some ("m32") , Some ("m32") , None , None))) , InstructionRepr { opcode : 167u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMPS , OperandMode :: from ((Some ("m64") , Some ("m64") , None , None))) , InstructionRepr { opcode : 167u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMPSB , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 166u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMPSW , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 167u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMPSD , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 167u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMPSQ , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 167u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMPSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , Some ("imm8") , None))) , InstructionRepr { opcode : 194u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCMPSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , Some ("imm8")))) , InstructionRepr { opcode : 194u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCMPSD , OperandMode :: from ((Some ("k1 {k2}") , Some ("xmm2") , Some ("xmm3/m64{sae}") , Some ("imm8")))) , InstructionRepr { opcode : 194u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMPSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , Some ("imm8") , None))) , InstructionRepr { opcode : 194u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCMPSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , Some ("imm8")))) , InstructionRepr { opcode : 194u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCMPSS , OperandMode :: from ((Some ("k1 {k2}") , Some ("xmm2") , Some ("xmm3/m32{sae}") , Some ("imm8")))) , InstructionRepr { opcode : 194u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMPXCHG , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMPXCHG , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMPXCHG , OperandMode :: from ((Some ("r/m16") , Some ("r16") , None , None))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMPXCHG , OperandMode :: from ((Some ("r/m32") , Some ("r32") , None , None))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMPXCHG , OperandMode :: from ((Some ("r/m64") , Some ("r64") , None , None))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMPXCHG8B , OperandMode :: from ((Some ("m64") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CMPXCHG16B , OperandMode :: from ((Some ("m128") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: COMISD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 47u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCOMISD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 47u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCOMISD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64{sae}") , None , None))) , InstructionRepr { opcode : 47u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: COMISS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 47u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCOMISS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 47u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCOMISS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32{sae}") , None , None))) , InstructionRepr { opcode : 47u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CPUID , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 162u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CRC32 , OperandMode :: from ((Some ("r32") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 240u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CRC32 , OperandMode :: from ((Some ("r32") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 240u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CRC32 , OperandMode :: from ((Some ("r32") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 241u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CRC32 , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 241u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CRC32 , OperandMode :: from ((Some ("r64") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 240u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CRC32 , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 241u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTDQ2PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTDQ2PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTDQ2PD , OperandMode :: from ((Some ("ymm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTDQ2PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTDQ2PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTDQ2PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTDQ2PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTDQ2PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTDQ2PS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTDQ2PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTDQ2PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTDQ2PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst{er}") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTPD2DQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPD2DQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPD2DQ , OperandMode :: from ((Some ("xmm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPD2DQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPD2DQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPD2DQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("zmm2/m512/m64bcst{er}") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTPD2PI , OperandMode :: from ((Some ("mm") , Some ("xmm/m128") , None , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTPD2PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPD2PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPD2PS , OperandMode :: from ((Some ("xmm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPD2PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , None , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPD2PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , None , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPD2PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("zmm2/m512/m64bcst{er}") , None , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTPI2PD , OperandMode :: from ((Some ("xmm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTPI2PS , OperandMode :: from ((Some ("xmm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTPS2DQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2DQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2DQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2DQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2DQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2DQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst{er}") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTPS2PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2PD , OperandMode :: from ((Some ("ymm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m64/m32bcst") , None , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("ymm2/m256/m32bcst{sae}") , None , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTPS2PI , OperandMode :: from ((Some ("mm") , Some ("xmm/m64") , None , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTSD2SI , OperandMode :: from ((Some ("r32") , Some ("xmm1/m64") , None , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTSD2SI , OperandMode :: from ((Some ("r64") , Some ("xmm1/m64") , None , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSD2SI , OperandMode :: from ((Some ("r32") , Some ("xmm1/m64") , None , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSD2SI , OperandMode :: from ((Some ("r64") , Some ("xmm1/m64") , None , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSD2SI , OperandMode :: from ((Some ("r32") , Some ("xmm1/m64{er}") , None , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSD2SI , OperandMode :: from ((Some ("r64") , Some ("xmm1/m64{er}") , None , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTSD2SS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSD2SS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSD2SS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{er}") , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTSI2SD , OperandMode :: from ((Some ("xmm1") , Some ("r32/m32") , None , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTSI2SD , OperandMode :: from ((Some ("xmm1") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSI2SD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("r/m32") , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSI2SD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("r/m64") , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSI2SD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("r/m32") , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSI2SD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("r/m64{er}") , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTSI2SS , OperandMode :: from ((Some ("xmm1") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTSI2SS , OperandMode :: from ((Some ("xmm1") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSI2SS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("r/m32") , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSI2SS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("r/m64") , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSI2SS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("r/m32{er}") , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSI2SS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("r/m64{er}") , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTSS2SD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSS2SD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSS2SD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{sae}") , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTSS2SI , OperandMode :: from ((Some ("r32") , Some ("xmm1/m32") , None , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTSS2SI , OperandMode :: from ((Some ("r64") , Some ("xmm1/m32") , None , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSS2SI , OperandMode :: from ((Some ("r32") , Some ("xmm1/m32") , None , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSS2SI , OperandMode :: from ((Some ("r64") , Some ("xmm1/m32") , None , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSS2SI , OperandMode :: from ((Some ("r32") , Some ("xmm1/m32{er}") , None , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSS2SI , OperandMode :: from ((Some ("r64") , Some ("xmm1/m32{er}") , None , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTTPD2DQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPD2DQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPD2DQ , OperandMode :: from ((Some ("xmm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPD2DQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPD2DQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPD2DQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("zmm2/m512/m64bcst{sae}") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTTPD2PI , OperandMode :: from ((Some ("mm") , Some ("xmm/m128") , None , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTTPS2DQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPS2DQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPS2DQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPS2DQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPS2DQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPS2DQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst {sae}") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTTPS2PI , OperandMode :: from ((Some ("mm") , Some ("xmm/m64") , None , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTTSD2SI , OperandMode :: from ((Some ("r32") , Some ("xmm1/m64") , None , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTTSD2SI , OperandMode :: from ((Some ("r64") , Some ("xmm1/m64") , None , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTSD2SI , OperandMode :: from ((Some ("r32") , Some ("xmm1/m64") , None , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTSD2SI , OperandMode :: from ((Some ("r64") , Some ("xmm1/m64") , None , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTSD2SI , OperandMode :: from ((Some ("r32") , Some ("xmm1/m64{sae}") , None , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTSD2SI , OperandMode :: from ((Some ("r64") , Some ("xmm1/m64{sae}") , None , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTTSS2SI , OperandMode :: from ((Some ("r32") , Some ("xmm1/m32") , None , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CVTTSS2SI , OperandMode :: from ((Some ("r64") , Some ("xmm1/m32") , None , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTSS2SI , OperandMode :: from ((Some ("r32") , Some ("xmm1/m32") , None , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTSS2SI , OperandMode :: from ((Some ("r64") , Some ("xmm1/m32") , None , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTSS2SI , OperandMode :: from ((Some ("r32") , Some ("xmm1/m32{sae}") , None , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTSS2SI , OperandMode :: from ((Some ("r64") , Some ("xmm1/m32{sae}") , None , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CWD , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 153u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CDQ , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 153u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: CQO , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 153u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: DAA , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 39u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: DAS , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 47u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: DEC , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 254u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: DEC , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 254u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: DEC , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: DEC , OperandMode :: from ((Some ("r/m32") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: DEC , OperandMode :: from ((Some ("r/m64") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: DEC , OperandMode :: from ((Some ("r16") , None , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: DEC , OperandMode :: from ((Some ("r32") , None , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: DIV , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: DIV , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: DIV , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: DIV , OperandMode :: from ((Some ("r/m32") , None , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: DIV , OperandMode :: from ((Some ("r/m64") , None , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: DIVPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 94u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VDIVPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 94u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VDIVPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 94u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VDIVPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 94u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VDIVPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 94u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VDIVPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 94u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: DIVPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 94u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VDIVPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 94u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VDIVPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 94u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VDIVPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 94u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VDIVPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 94u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VDIVPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 94u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: DIVSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 94u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VDIVSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 94u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VDIVSD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{er}") , None))) , InstructionRepr { opcode : 94u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: DIVSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 94u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VDIVSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 94u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VDIVSS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{er}") , None))) , InstructionRepr { opcode : 94u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: DPPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 65u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VDPPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 65u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: DPPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 64u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VDPPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 64u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VDPPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , Some ("imm8")))) , InstructionRepr { opcode : 64u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: EMMS , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 119u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ENTER , OperandMode :: from ((Some ("imm16") , Some ("0") , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ENTER , OperandMode :: from ((Some ("imm16") , Some ("1") , None , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ENTER , OperandMode :: from ((Some ("imm16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 200u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: EXTRACTPS , OperandMode :: from ((Some ("reg/m32") , Some ("xmm1") , Some ("imm8") , None))) , InstructionRepr { opcode : 23u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VEXTRACTPS , OperandMode :: from ((Some ("reg/m32") , Some ("xmm1") , Some ("imm8") , None))) , InstructionRepr { opcode : 23u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VEXTRACTPS , OperandMode :: from ((Some ("reg/m32") , Some ("xmm1") , Some ("imm8") , None))) , InstructionRepr { opcode : 23u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: F2XM1 , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 240u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FABS , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 225u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FADD , OperandMode :: from ((Some ("m32fp") , None , None , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FADD , OperandMode :: from ((Some ("m64fp") , None , None , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FADD , OperandMode :: from ((Some ("ST(0)") , Some ("ST(i)") , None , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FADD , OperandMode :: from ((Some ("ST(i)") , Some ("ST(0)") , None , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FADDP , OperandMode :: from ((Some ("ST(i)") , Some ("ST(0)") , None , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FADDP , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FIADD , OperandMode :: from ((Some ("m32int") , None , None , None))) , InstructionRepr { opcode : 218u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FIADD , OperandMode :: from ((Some ("m16int") , None , None , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FBLD , OperandMode :: from ((Some ("m80dec") , None , None , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FBSTP , OperandMode :: from ((Some ("m80bcd") , None , None , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCHS , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 224u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCLEX , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 226u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FNCLEX , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 226u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCMOVB , OperandMode :: from ((Some ("ST(0)") , Some ("ST(i)") , None , None))) , InstructionRepr { opcode : 218u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCMOVE , OperandMode :: from ((Some ("ST(0)") , Some ("ST(i)") , None , None))) , InstructionRepr { opcode : 218u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCMOVBE , OperandMode :: from ((Some ("ST(0)") , Some ("ST(i)") , None , None))) , InstructionRepr { opcode : 218u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCMOVU , OperandMode :: from ((Some ("ST(0)") , Some ("ST(i)") , None , None))) , InstructionRepr { opcode : 218u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCMOVNB , OperandMode :: from ((Some ("ST(0)") , Some ("ST(i)") , None , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCMOVNE , OperandMode :: from ((Some ("ST(0)") , Some ("ST(i)") , None , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCMOVNBE , OperandMode :: from ((Some ("ST(0)") , Some ("ST(i)") , None , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCMOVNU , OperandMode :: from ((Some ("ST(0)") , Some ("ST(i)") , None , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCOM , OperandMode :: from ((Some ("m32fp") , None , None , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCOM , OperandMode :: from ((Some ("m64fp") , None , None , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCOM , OperandMode :: from ((Some ("ST(i)") , None , None , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCOM , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCOMP , OperandMode :: from ((Some ("m32fp") , None , None , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCOMP , OperandMode :: from ((Some ("m64fp") , None , None , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCOMP , OperandMode :: from ((Some ("ST(i)") , None , None , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCOMP , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 217u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCOMPP , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 217u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCOMI , OperandMode :: from ((Some ("ST") , Some ("ST(i)") , None , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCOMIP , OperandMode :: from ((Some ("ST") , Some ("ST(i)") , None , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FUCOMI , OperandMode :: from ((Some ("ST") , Some ("ST(i)") , None , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FUCOMIP , OperandMode :: from ((Some ("ST") , Some ("ST(i)") , None , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FCOS , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FDECSTP , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FDIV , OperandMode :: from ((Some ("m32fp") , None , None , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FDIV , OperandMode :: from ((Some ("m64fp") , None , None , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FDIV , OperandMode :: from ((Some ("ST(0)") , Some ("ST(i)") , None , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FDIV , OperandMode :: from ((Some ("ST(i)") , Some ("ST(0)") , None , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FDIVP , OperandMode :: from ((Some ("ST(i)") , Some ("ST(0)") , None , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FDIVP , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 249u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FIDIV , OperandMode :: from ((Some ("m32int") , None , None , None))) , InstructionRepr { opcode : 218u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FIDIV , OperandMode :: from ((Some ("m16int") , None , None , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FDIVR , OperandMode :: from ((Some ("m32fp") , None , None , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FDIVR , OperandMode :: from ((Some ("m64fp") , None , None , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FDIVR , OperandMode :: from ((Some ("ST(0)") , Some ("ST(i)") , None , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FDIVR , OperandMode :: from ((Some ("ST(i)") , Some ("ST(0)") , None , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FDIVRP , OperandMode :: from ((Some ("ST(i)") , Some ("ST(0)") , None , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FDIVRP , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 241u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FIDIVR , OperandMode :: from ((Some ("m32int") , None , None , None))) , InstructionRepr { opcode : 218u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FIDIVR , OperandMode :: from ((Some ("m16int") , None , None , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FFREE , OperandMode :: from ((Some ("ST(i)") , None , None , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FICOM , OperandMode :: from ((Some ("m16int") , None , None , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FICOM , OperandMode :: from ((Some ("m32int") , None , None , None))) , InstructionRepr { opcode : 218u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FICOMP , OperandMode :: from ((Some ("m16int") , None , None , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FICOMP , OperandMode :: from ((Some ("m32int") , None , None , None))) , InstructionRepr { opcode : 218u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FILD , OperandMode :: from ((Some ("m16int") , None , None , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FILD , OperandMode :: from ((Some ("m32int") , None , None , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FILD , OperandMode :: from ((Some ("m64int") , None , None , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FINCSTP , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FINIT , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 227u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FNINIT , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 227u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FIST , OperandMode :: from ((Some ("m16int") , None , None , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FIST , OperandMode :: from ((Some ("m32int") , None , None , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FISTP , OperandMode :: from ((Some ("m16int") , None , None , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FISTP , OperandMode :: from ((Some ("m32int") , None , None , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FISTP , OperandMode :: from ((Some ("m64int") , None , None , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FISTTP , OperandMode :: from ((Some ("m16int") , None , None , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FISTTP , OperandMode :: from ((Some ("m32int") , None , None , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FISTTP , OperandMode :: from ((Some ("m64int") , None , None , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FLD , OperandMode :: from ((Some ("m32fp") , None , None , None))) , InstructionRepr { opcode : 217u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FLD , OperandMode :: from ((Some ("m64fp") , None , None , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FLD , OperandMode :: from ((Some ("m80fp") , None , None , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FLD , OperandMode :: from ((Some ("ST(i)") , None , None , None))) , InstructionRepr { opcode : 217u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FLD1 , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 232u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FLDL2T , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 233u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FLDL2E , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 234u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FLDPI , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 235u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FLDLG2 , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 236u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FLDLN2 , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 237u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FLDZ , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 238u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FLDCW , OperandMode :: from ((Some ("m2byte") , None , None , None))) , InstructionRepr { opcode : 217u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FLDENV , OperandMode :: from ((Some ("m14/28byte") , None , None , None))) , InstructionRepr { opcode : 217u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FMUL , OperandMode :: from ((Some ("m32fp") , None , None , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FMUL , OperandMode :: from ((Some ("m64fp") , None , None , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FMUL , OperandMode :: from ((Some ("ST(0)") , Some ("ST(i)") , None , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FMUL , OperandMode :: from ((Some ("ST(i)") , Some ("ST(0)") , None , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FMULP , OperandMode :: from ((Some ("ST(i)") , Some ("ST(0)") , None , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FMULP , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 201u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FIMUL , OperandMode :: from ((Some ("m32int") , None , None , None))) , InstructionRepr { opcode : 218u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FIMUL , OperandMode :: from ((Some ("m16int") , None , None , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FNOP , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FPATAN , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 243u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FPREM , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 248u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FPREM1 , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 245u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FPTAN , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 242u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FRNDINT , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 252u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FRSTOR , OperandMode :: from ((Some ("m94/108byte") , None , None , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSAVE , OperandMode :: from ((Some ("m94/108byte") , None , None , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FNSAVE , OperandMode :: from ((Some ("m94/108byte") , None , None , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSCALE , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 253u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSIN , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 254u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSINCOS , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 251u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSQRT , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 250u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FST , OperandMode :: from ((Some ("m32fp") , None , None , None))) , InstructionRepr { opcode : 217u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FST , OperandMode :: from ((Some ("m64fp") , None , None , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FST , OperandMode :: from ((Some ("ST(i)") , None , None , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSTP , OperandMode :: from ((Some ("m32fp") , None , None , None))) , InstructionRepr { opcode : 217u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSTP , OperandMode :: from ((Some ("m64fp") , None , None , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSTP , OperandMode :: from ((Some ("m80fp") , None , None , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSTP , OperandMode :: from ((Some ("ST(i)") , None , None , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSTCW , OperandMode :: from ((Some ("m2byte") , None , None , None))) , InstructionRepr { opcode : 217u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FNSTCW , OperandMode :: from ((Some ("m2byte") , None , None , None))) , InstructionRepr { opcode : 217u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSTENV , OperandMode :: from ((Some ("m14/28byte") , None , None , None))) , InstructionRepr { opcode : 217u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FNSTENV , OperandMode :: from ((Some ("m14/28byte") , None , None , None))) , InstructionRepr { opcode : 217u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSTSW , OperandMode :: from ((Some ("m2byte") , None , None , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSTSW , OperandMode :: from ((Some ("AX") , None , None , None))) , InstructionRepr { opcode : 224u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FNSTSW , OperandMode :: from ((Some ("m2byte") , None , None , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FNSTSW , OperandMode :: from ((Some ("AX") , None , None , None))) , InstructionRepr { opcode : 224u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSUB , OperandMode :: from ((Some ("m32fp") , None , None , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSUB , OperandMode :: from ((Some ("m64fp") , None , None , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSUB , OperandMode :: from ((Some ("ST(0)") , Some ("ST(i)") , None , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSUB , OperandMode :: from ((Some ("ST(i)") , Some ("ST(0)") , None , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSUBP , OperandMode :: from ((Some ("ST(i)") , Some ("ST(0)") , None , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSUBP , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 233u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FISUB , OperandMode :: from ((Some ("m32int") , None , None , None))) , InstructionRepr { opcode : 218u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FISUB , OperandMode :: from ((Some ("m16int") , None , None , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSUBR , OperandMode :: from ((Some ("m32fp") , None , None , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSUBR , OperandMode :: from ((Some ("m64fp") , None , None , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSUBR , OperandMode :: from ((Some ("ST(0)") , Some ("ST(i)") , None , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSUBR , OperandMode :: from ((Some ("ST(i)") , Some ("ST(0)") , None , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSUBRP , OperandMode :: from ((Some ("ST(i)") , Some ("ST(0)") , None , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FSUBRP , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 225u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FISUBR , OperandMode :: from ((Some ("m32int") , None , None , None))) , InstructionRepr { opcode : 218u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FISUBR , OperandMode :: from ((Some ("m16int") , None , None , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FTST , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 228u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FUCOM , OperandMode :: from ((Some ("ST(i)") , None , None , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FUCOM , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 225u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FUCOMP , OperandMode :: from ((Some ("ST(i)") , None , None , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FUCOMP , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 233u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FUCOMPP , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 233u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FXAM , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 229u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FXCH , OperandMode :: from ((Some ("ST(i)") , None , None , None))) , InstructionRepr { opcode : 217u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FXCH , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 201u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FXRSTOR , OperandMode :: from ((Some ("m512byte") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FXRSTOR64 , OperandMode :: from ((Some ("m512byte") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FXSAVE , OperandMode :: from ((Some ("m512byte") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FXSAVE64 , OperandMode :: from ((Some ("m512byte") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FXTRACT , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 244u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FYL2X , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 241u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FYL2XP1 , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 249u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: HADDPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 124u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VHADDPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 124u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VHADDPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 124u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: HADDPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 124u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VHADDPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 124u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VHADDPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 124u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: HLT , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 244u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: HSUBPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 125u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VHSUBPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 125u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VHSUBPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 125u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: HSUBPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 125u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VHSUBPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 125u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VHSUBPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 125u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IDIV , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IDIV , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IDIV , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IDIV , OperandMode :: from ((Some ("r/m32") , None , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IDIV , OperandMode :: from ((Some ("r/m64") , None , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IMUL , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IMUL , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IMUL , OperandMode :: from ((Some ("r/m32") , None , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IMUL , OperandMode :: from ((Some ("r/m64") , None , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IMUL , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 175u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IMUL , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 175u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IMUL , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 175u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IMUL , OperandMode :: from ((Some ("r16") , Some ("r/m16") , Some ("imm8") , None))) , InstructionRepr { opcode : 107u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IMUL , OperandMode :: from ((Some ("r32") , Some ("r/m32") , Some ("imm8") , None))) , InstructionRepr { opcode : 107u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IMUL , OperandMode :: from ((Some ("r64") , Some ("r/m64") , Some ("imm8") , None))) , InstructionRepr { opcode : 107u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IMUL , OperandMode :: from ((Some ("r16") , Some ("r/m16") , Some ("imm16") , None))) , InstructionRepr { opcode : 105u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IMUL , OperandMode :: from ((Some ("r32") , Some ("r/m32") , Some ("imm32") , None))) , InstructionRepr { opcode : 105u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IMUL , OperandMode :: from ((Some ("r64") , Some ("r/m64") , Some ("imm32") , None))) , InstructionRepr { opcode : 105u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IN , OperandMode :: from ((Some ("AL") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 228u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IN , OperandMode :: from ((Some ("AX") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 229u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IN , OperandMode :: from ((Some ("EAX") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 229u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IN , OperandMode :: from ((Some ("AL") , Some ("DX") , None , None))) , InstructionRepr { opcode : 236u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IN , OperandMode :: from ((Some ("AX") , Some ("DX") , None , None))) , InstructionRepr { opcode : 237u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IN , OperandMode :: from ((Some ("EAX") , Some ("DX") , None , None))) , InstructionRepr { opcode : 237u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: INC , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 254u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: INC , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 254u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: INC , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: INC , OperandMode :: from ((Some ("r/m32") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: INC , OperandMode :: from ((Some ("r/m64") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: INC , OperandMode :: from ((Some ("r16") , None , None , None))) , InstructionRepr { opcode : 64u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: INC , OperandMode :: from ((Some ("r32") , None , None , None))) , InstructionRepr { opcode : 64u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: INS , OperandMode :: from ((Some ("m8") , Some ("DX") , None , None))) , InstructionRepr { opcode : 108u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: INS , OperandMode :: from ((Some ("m16") , Some ("DX") , None , None))) , InstructionRepr { opcode : 109u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: INS , OperandMode :: from ((Some ("m32") , Some ("DX") , None , None))) , InstructionRepr { opcode : 109u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: INSB , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 108u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: INSW , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 109u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: INSD , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 109u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: INSERTPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , Some ("imm8") , None))) , InstructionRepr { opcode : 33u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VINSERTPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , Some ("imm8")))) , InstructionRepr { opcode : 33u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VINSERTPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , Some ("imm8")))) , InstructionRepr { opcode : 33u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: INT , OperandMode :: from ((Some ("3") , None , None , None))) , InstructionRepr { opcode : 204u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: INTO , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 206u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: INVD , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 8u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: INVLPG , OperandMode :: from ((Some ("m") , None , None , None))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: INVPCID , OperandMode :: from ((Some ("r32") , Some ("m128") , None , None))) , InstructionRepr { opcode : 130u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: INVPCID , OperandMode :: from ((Some ("r64") , Some ("m128") , None , None))) , InstructionRepr { opcode : 130u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IRET , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 207u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IRETD , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 207u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: IRETQ , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 207u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JA , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JAE , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JB , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JBE , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JC , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JCXZ , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JECXZ , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JRCXZ , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JE , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JG , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JGE , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JL , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JLE , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNA , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNAE , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNB , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNBE , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNC , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNE , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNG , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNGE , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNL , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNLE , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNO , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNP , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNS , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNZ , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JO , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JP , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JPE , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JPO , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JS , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JZ , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JA , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 135u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JA , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JAE , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JAE , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JB , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 130u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JB , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JBE , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 134u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JBE , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JC , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 130u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JC , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JE , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 132u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JE , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JZ , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 132u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JZ , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JG , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 143u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JG , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JGE , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 141u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JGE , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JL , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 140u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JL , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JLE , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 142u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JLE , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNA , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 134u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNA , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNAE , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 130u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNAE , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNB , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNB , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNBE , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 135u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNBE , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNC , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNC , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNE , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 133u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNE , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNG , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 142u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNG , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNGE , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 140u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNGE , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNL , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 141u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNL , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNLE , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 143u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNLE , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNO , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNO , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNP , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 139u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNP , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNS , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 137u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNS , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNZ , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 133u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JNZ , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JO , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 128u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JO , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JP , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 138u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JP , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JPE , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 138u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JPE , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JPO , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 139u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JPO , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JS , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 136u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JMP , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JMP , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 233u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JMP , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JMP , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JMP , OperandMode :: from ((Some ("r/m32") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JMP , OperandMode :: from ((Some ("r/m64") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JMP , OperandMode :: from ((Some ("ptr16:16") , None , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JMP , OperandMode :: from ((Some ("ptr16:32") , None , None , None))) , InstructionRepr { opcode : 234u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JMP , OperandMode :: from ((Some ("m16:16") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JMP , OperandMode :: from ((Some ("m16:32") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: JMP , OperandMode :: from ((Some ("m16:64") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KADDW , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 74u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KADDB , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 74u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KADDQ , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 74u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KADDD , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 74u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KANDNW , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KANDNB , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KANDNQ , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KANDND , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KANDW , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 65u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KANDB , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 65u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KANDQ , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 65u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KANDD , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 65u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KMOVW , OperandMode :: from ((Some ("k1") , Some ("k2/m16") , None , None))) , InstructionRepr { opcode : 144u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KMOVB , OperandMode :: from ((Some ("k1") , Some ("k2/m8") , None , None))) , InstructionRepr { opcode : 144u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KMOVQ , OperandMode :: from ((Some ("k1") , Some ("k2/m64") , None , None))) , InstructionRepr { opcode : 144u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KMOVD , OperandMode :: from ((Some ("k1") , Some ("k2/m32") , None , None))) , InstructionRepr { opcode : 144u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KMOVW , OperandMode :: from ((Some ("m16") , Some ("k1") , None , None))) , InstructionRepr { opcode : 145u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KMOVB , OperandMode :: from ((Some ("m8") , Some ("k1") , None , None))) , InstructionRepr { opcode : 145u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KMOVQ , OperandMode :: from ((Some ("m64") , Some ("k1") , None , None))) , InstructionRepr { opcode : 145u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KMOVD , OperandMode :: from ((Some ("m32") , Some ("k1") , None , None))) , InstructionRepr { opcode : 145u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KMOVW , OperandMode :: from ((Some ("k1") , Some ("r32") , None , None))) , InstructionRepr { opcode : 146u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KMOVB , OperandMode :: from ((Some ("k1") , Some ("r32") , None , None))) , InstructionRepr { opcode : 146u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KMOVQ , OperandMode :: from ((Some ("k1") , Some ("r64") , None , None))) , InstructionRepr { opcode : 146u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KMOVD , OperandMode :: from ((Some ("k1") , Some ("r32") , None , None))) , InstructionRepr { opcode : 146u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KMOVW , OperandMode :: from ((Some ("r32") , Some ("k1") , None , None))) , InstructionRepr { opcode : 147u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KMOVB , OperandMode :: from ((Some ("r32") , Some ("k1") , None , None))) , InstructionRepr { opcode : 147u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KMOVQ , OperandMode :: from ((Some ("r64") , Some ("k1") , None , None))) , InstructionRepr { opcode : 147u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KMOVD , OperandMode :: from ((Some ("r32") , Some ("k1") , None , None))) , InstructionRepr { opcode : 147u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KNOTW , OperandMode :: from ((Some ("k1") , Some ("k2") , None , None))) , InstructionRepr { opcode : 68u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KNOTB , OperandMode :: from ((Some ("k1") , Some ("k2") , None , None))) , InstructionRepr { opcode : 68u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KNOTQ , OperandMode :: from ((Some ("k1") , Some ("k2") , None , None))) , InstructionRepr { opcode : 68u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KNOTD , OperandMode :: from ((Some ("k1") , Some ("k2") , None , None))) , InstructionRepr { opcode : 68u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KORTESTW , OperandMode :: from ((Some ("k1") , Some ("k2") , None , None))) , InstructionRepr { opcode : 152u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KORTESTB , OperandMode :: from ((Some ("k1") , Some ("k2") , None , None))) , InstructionRepr { opcode : 152u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KORTESTQ , OperandMode :: from ((Some ("k1") , Some ("k2") , None , None))) , InstructionRepr { opcode : 152u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KORTESTD , OperandMode :: from ((Some ("k1") , Some ("k2") , None , None))) , InstructionRepr { opcode : 152u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KORW , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 69u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KORB , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 69u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KORQ , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 69u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KORD , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 69u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KSHIFTLW , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("imm8") , None))) , InstructionRepr { opcode : 50u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KSHIFTLB , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("imm8") , None))) , InstructionRepr { opcode : 50u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KSHIFTLQ , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("imm8") , None))) , InstructionRepr { opcode : 51u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KSHIFTLD , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("imm8") , None))) , InstructionRepr { opcode : 51u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KSHIFTRW , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("imm8") , None))) , InstructionRepr { opcode : 48u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KSHIFTRB , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("imm8") , None))) , InstructionRepr { opcode : 48u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KSHIFTRQ , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("imm8") , None))) , InstructionRepr { opcode : 49u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KSHIFTRD , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("imm8") , None))) , InstructionRepr { opcode : 49u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KTESTW , OperandMode :: from ((Some ("k1") , Some ("k2") , None , None))) , InstructionRepr { opcode : 153u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KTESTB , OperandMode :: from ((Some ("k1") , Some ("k2") , None , None))) , InstructionRepr { opcode : 153u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KTESTQ , OperandMode :: from ((Some ("k1") , Some ("k2") , None , None))) , InstructionRepr { opcode : 153u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KTESTD , OperandMode :: from ((Some ("k1") , Some ("k2") , None , None))) , InstructionRepr { opcode : 153u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KUNPCKBW , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 75u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KUNPCKWD , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 75u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KUNPCKDQ , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 75u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KXNORW , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 70u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KXNORB , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 70u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KXNORQ , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 70u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KXNORD , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 70u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KXORW , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 71u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KXORB , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 71u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KXORQ , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 71u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: KXORD , OperandMode :: from ((Some ("k1") , Some ("k2") , Some ("k3") , None))) , InstructionRepr { opcode : 71u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LAHF , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 159u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LAR , OperandMode :: from ((Some ("r16") , Some ("r16/m16") , None , None))) , InstructionRepr { opcode : 2u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LAR , OperandMode :: from ((Some ("reg") , Some ("r32/m16") , None , None))) , InstructionRepr { opcode : 2u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LDDQU , OperandMode :: from ((Some ("xmm1") , Some ("mem") , None , None))) , InstructionRepr { opcode : 240u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VLDDQU , OperandMode :: from ((Some ("xmm1") , Some ("m128") , None , None))) , InstructionRepr { opcode : 240u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VLDDQU , OperandMode :: from ((Some ("ymm1") , Some ("m256") , None , None))) , InstructionRepr { opcode : 240u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LDMXCSR , OperandMode :: from ((Some ("m32") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VLDMXCSR , OperandMode :: from ((Some ("m32") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LDS , OperandMode :: from ((Some ("r16") , Some ("m16:16") , None , None))) , InstructionRepr { opcode : 197u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LDS , OperandMode :: from ((Some ("r32") , Some ("m16:32") , None , None))) , InstructionRepr { opcode : 197u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LSS , OperandMode :: from ((Some ("r16") , Some ("m16:16") , None , None))) , InstructionRepr { opcode : 178u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LSS , OperandMode :: from ((Some ("r32") , Some ("m16:32") , None , None))) , InstructionRepr { opcode : 178u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LSS , OperandMode :: from ((Some ("r64") , Some ("m16:64") , None , None))) , InstructionRepr { opcode : 178u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LES , OperandMode :: from ((Some ("r16") , Some ("m16:16") , None , None))) , InstructionRepr { opcode : 196u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LES , OperandMode :: from ((Some ("r32") , Some ("m16:32") , None , None))) , InstructionRepr { opcode : 196u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LFS , OperandMode :: from ((Some ("r16") , Some ("m16:16") , None , None))) , InstructionRepr { opcode : 180u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LFS , OperandMode :: from ((Some ("r32") , Some ("m16:32") , None , None))) , InstructionRepr { opcode : 180u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LFS , OperandMode :: from ((Some ("r64") , Some ("m16:64") , None , None))) , InstructionRepr { opcode : 180u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LGS , OperandMode :: from ((Some ("r16") , Some ("m16:16") , None , None))) , InstructionRepr { opcode : 181u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LGS , OperandMode :: from ((Some ("r32") , Some ("m16:32") , None , None))) , InstructionRepr { opcode : 181u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LGS , OperandMode :: from ((Some ("r64") , Some ("m16:64") , None , None))) , InstructionRepr { opcode : 181u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LEA , OperandMode :: from ((Some ("r16") , Some ("m") , None , None))) , InstructionRepr { opcode : 141u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LEA , OperandMode :: from ((Some ("r32") , Some ("m") , None , None))) , InstructionRepr { opcode : 141u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LEA , OperandMode :: from ((Some ("r64") , Some ("m") , None , None))) , InstructionRepr { opcode : 141u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LEAVE , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 201u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LEAVE , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 201u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LEAVE , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 201u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LFENCE , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 232u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LGDT , OperandMode :: from ((Some ("m16&32") , None , None , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LIDT , OperandMode :: from ((Some ("m16&32") , None , None , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LGDT , OperandMode :: from ((Some ("m16&64") , None , None , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LIDT , OperandMode :: from ((Some ("m16&64") , None , None , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LLDT , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LMSW , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LOCK , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 240u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LODS , OperandMode :: from ((Some ("m8") , None , None , None))) , InstructionRepr { opcode : 172u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LODS , OperandMode :: from ((Some ("m16") , None , None , None))) , InstructionRepr { opcode : 173u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LODS , OperandMode :: from ((Some ("m32") , None , None , None))) , InstructionRepr { opcode : 173u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LODS , OperandMode :: from ((Some ("m64") , None , None , None))) , InstructionRepr { opcode : 173u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LODSB , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 172u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LODSW , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 173u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LODSD , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 173u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LODSQ , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 173u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LOOP , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LOOPE , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LOOPNE , OperandMode :: from ((Some ("rel8") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LSL , OperandMode :: from ((Some ("r16") , Some ("r16/m16") , None , None))) , InstructionRepr { opcode : 3u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LSL , OperandMode :: from ((Some ("r32") , Some ("r32/m16") , None , None))) , InstructionRepr { opcode : 3u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LSL , OperandMode :: from ((Some ("r64") , Some ("r32/m16") , None , None))) , InstructionRepr { opcode : 3u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LTR , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LZCNT , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 189u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LZCNT , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 189u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: LZCNT , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 189u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MASKMOVDQU , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMASKMOVDQU , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MASKMOVQ , OperandMode :: from ((Some ("mm1") , Some ("mm2") , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MAXPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 95u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMAXPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 95u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMAXPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 95u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMAXPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 95u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMAXPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 95u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMAXPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{sae}") , None))) , InstructionRepr { opcode : 95u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MAXPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 95u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMAXPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 95u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMAXPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 95u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMAXPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 95u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMAXPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 95u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMAXPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{sae}") , None))) , InstructionRepr { opcode : 95u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MAXSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 95u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMAXSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 95u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMAXSD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{sae}") , None))) , InstructionRepr { opcode : 95u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MAXSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 95u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMAXSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 95u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMAXSS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{sae}") , None))) , InstructionRepr { opcode : 95u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MFENCE , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 240u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MINPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 93u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMINPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 93u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMINPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 93u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMINPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 93u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMINPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 93u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMINPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{sae}") , None))) , InstructionRepr { opcode : 93u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MINPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 93u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMINPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 93u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMINPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 93u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMINPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 93u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMINPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 93u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMINPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{sae}") , None))) , InstructionRepr { opcode : 93u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MINSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 93u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMINSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 93u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMINSD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{sae}") , None))) , InstructionRepr { opcode : 93u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MINSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 93u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMINSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 93u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMINSS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{sae}") , None))) , InstructionRepr { opcode : 93u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MONITOR , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 200u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 136u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 136u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r/m16") , Some ("r16") , None , None))) , InstructionRepr { opcode : 137u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r/m32") , Some ("r32") , None , None))) , InstructionRepr { opcode : 137u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r/m64") , Some ("r64") , None , None))) , InstructionRepr { opcode : 137u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r8") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 138u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r8") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 138u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 139u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 139u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 139u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r/m16") , Some ("Sreg") , None , None))) , InstructionRepr { opcode : 140u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r/m64") , Some ("Sreg") , None , None))) , InstructionRepr { opcode : 140u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("Sreg") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 142u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("Sreg") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 142u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("AL") , Some ("moffs8") , None , None))) , InstructionRepr { opcode : 160u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("AL") , Some ("moffs8") , None , None))) , InstructionRepr { opcode : 160u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("AX") , Some ("moffs16") , None , None))) , InstructionRepr { opcode : 161u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("EAX") , Some ("moffs32") , None , None))) , InstructionRepr { opcode : 161u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("RAX") , Some ("moffs64") , None , None))) , InstructionRepr { opcode : 161u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("moffs8") , Some ("AL") , None , None))) , InstructionRepr { opcode : 162u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("moffs8") , Some ("AL") , None , None))) , InstructionRepr { opcode : 162u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("moffs16") , Some ("AX") , None , None))) , InstructionRepr { opcode : 163u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("moffs32") , Some ("EAX") , None , None))) , InstructionRepr { opcode : 163u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("moffs64") , Some ("RAX") , None , None))) , InstructionRepr { opcode : 163u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 176u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 176u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r16") , Some ("imm16") , None , None))) , InstructionRepr { opcode : 184u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r32") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 184u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r64") , Some ("imm64") , None , None))) , InstructionRepr { opcode : 184u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r/m16") , Some ("imm16") , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r/m32") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r/m64") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r32") , Some ("CR0-CR7") , None , None))) , InstructionRepr { opcode : 32u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r64") , Some ("CR0-CR7") , None , None))) , InstructionRepr { opcode : 32u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r64") , Some ("CR8") , None , None))) , InstructionRepr { opcode : 32u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.R") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("CR0-CR7") , Some ("r32") , None , None))) , InstructionRepr { opcode : 34u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("CR0-CR7") , Some ("r64") , None , None))) , InstructionRepr { opcode : 34u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("CR8") , Some ("r64") , None , None))) , InstructionRepr { opcode : 34u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.R") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r32") , Some ("DR0-DR7") , None , None))) , InstructionRepr { opcode : 33u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("r64") , Some ("DR0-DR7") , None , None))) , InstructionRepr { opcode : 33u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("DR0-DR7") , Some ("r32") , None , None))) , InstructionRepr { opcode : 35u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOV , OperandMode :: from ((Some ("DR0-DR7") , Some ("r64") , None , None))) , InstructionRepr { opcode : 35u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVAPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVAPD , OperandMode :: from ((Some ("xmm2/m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVAPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVAPD , OperandMode :: from ((Some ("xmm2/m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVAPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVAPD , OperandMode :: from ((Some ("ymm2/m256") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVAPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVAPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVAPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVAPD , OperandMode :: from ((Some ("xmm2/m128 {k1}{z}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVAPD , OperandMode :: from ((Some ("ymm2/m256 {k1}{z}") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVAPD , OperandMode :: from ((Some ("zmm2/m512 {k1}{z}") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVAPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVAPS , OperandMode :: from ((Some ("xmm2/m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVAPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVAPS , OperandMode :: from ((Some ("xmm2/m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVAPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVAPS , OperandMode :: from ((Some ("ymm2/m256") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVAPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVAPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVAPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVAPS , OperandMode :: from ((Some ("xmm2/m128 {k1}{z}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVAPS , OperandMode :: from ((Some ("ymm2/m256 {k1}{z}") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVAPS , OperandMode :: from ((Some ("zmm2/m512 {k1}{z}") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVBE , OperandMode :: from ((Some ("r16") , Some ("m16") , None , None))) , InstructionRepr { opcode : 240u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVBE , OperandMode :: from ((Some ("r32") , Some ("m32") , None , None))) , InstructionRepr { opcode : 240u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVBE , OperandMode :: from ((Some ("r64") , Some ("m64") , None , None))) , InstructionRepr { opcode : 240u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVBE , OperandMode :: from ((Some ("m16") , Some ("r16") , None , None))) , InstructionRepr { opcode : 241u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVBE , OperandMode :: from ((Some ("m32") , Some ("r32") , None , None))) , InstructionRepr { opcode : 241u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVBE , OperandMode :: from ((Some ("m64") , Some ("r64") , None , None))) , InstructionRepr { opcode : 241u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVD , OperandMode :: from ((Some ("mm") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 110u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVQ , OperandMode :: from ((Some ("mm") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 110u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVD , OperandMode :: from ((Some ("r/m32") , Some ("mm") , None , None))) , InstructionRepr { opcode : 126u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVQ , OperandMode :: from ((Some ("r/m64") , Some ("mm") , None , None))) , InstructionRepr { opcode : 126u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVD , OperandMode :: from ((Some ("xmm") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 110u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVQ , OperandMode :: from ((Some ("xmm") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 110u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVD , OperandMode :: from ((Some ("r/m32") , Some ("xmm") , None , None))) , InstructionRepr { opcode : 126u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVQ , OperandMode :: from ((Some ("r/m64") , Some ("xmm") , None , None))) , InstructionRepr { opcode : 126u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVD , OperandMode :: from ((Some ("xmm1") , Some ("r32/m32") , None , None))) , InstructionRepr { opcode : 110u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVQ , OperandMode :: from ((Some ("xmm1") , Some ("r64/m64") , None , None))) , InstructionRepr { opcode : 110u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVD , OperandMode :: from ((Some ("r32/m32") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 126u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVQ , OperandMode :: from ((Some ("r64/m64") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 126u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVD , OperandMode :: from ((Some ("xmm1") , Some ("r32/m32") , None , None))) , InstructionRepr { opcode : 110u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVQ , OperandMode :: from ((Some ("xmm1") , Some ("r64/m64") , None , None))) , InstructionRepr { opcode : 110u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVD , OperandMode :: from ((Some ("r32/m32") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 126u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVQ , OperandMode :: from ((Some ("r64/m64") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 126u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVDDUP , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDDUP , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDDUP , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDDUP , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDDUP , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDDUP , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , None , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVDQ2Q , OperandMode :: from ((Some ("mm") , Some ("xmm") , None , None))) , InstructionRepr { opcode : 214u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVDQA , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVDQA , OperandMode :: from ((Some ("xmm2/m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQA , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQA , OperandMode :: from ((Some ("xmm2/m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQA , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQA , OperandMode :: from ((Some ("ymm2/m256") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQA32 , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQA32 , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQA32 , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQA32 , OperandMode :: from ((Some ("xmm2/m128 {k1}{z}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQA32 , OperandMode :: from ((Some ("ymm2/m256 {k1}{z}") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQA32 , OperandMode :: from ((Some ("zmm2/m512 {k1}{z}") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQA64 , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQA64 , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQA64 , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQA64 , OperandMode :: from ((Some ("xmm2/m128 {k1}{z}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQA64 , OperandMode :: from ((Some ("ymm2/m256 {k1}{z}") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQA64 , OperandMode :: from ((Some ("zmm2/m512 {k1}{z}") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVDQU , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVDQU , OperandMode :: from ((Some ("xmm2/m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU , OperandMode :: from ((Some ("xmm2/m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU , OperandMode :: from ((Some ("ymm2/m256") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU8 , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU8 , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU8 , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU8 , OperandMode :: from ((Some ("xmm2/m128 {k1}{z}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU8 , OperandMode :: from ((Some ("ymm2/m256 {k1}{z}") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU8 , OperandMode :: from ((Some ("zmm2/m512 {k1}{z}") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU16 , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU16 , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU16 , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU16 , OperandMode :: from ((Some ("xmm2/m128 {k1}{z}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU16 , OperandMode :: from ((Some ("ymm2/m256 {k1}{z}") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU16 , OperandMode :: from ((Some ("zmm2/m512 {k1}{z}") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU32 , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU32 , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU32 , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU32 , OperandMode :: from ((Some ("xmm2/m128 {k1}{z}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU32 , OperandMode :: from ((Some ("ymm2/m256 {k1}{z}") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU32 , OperandMode :: from ((Some ("zmm2/m512 {k1}{z}") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU64 , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU64 , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU64 , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU64 , OperandMode :: from ((Some ("xmm2/m128 {k1}{z}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU64 , OperandMode :: from ((Some ("ymm2/m256 {k1}{z}") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVDQU64 , OperandMode :: from ((Some ("zmm2/m512 {k1}{z}") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVHLPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVHLPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3") , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVHLPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3") , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVHPD , OperandMode :: from ((Some ("xmm1") , Some ("m64") , None , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVHPD , OperandMode :: from ((Some ("xmm2") , Some ("xmm1") , Some ("m64") , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVHPD , OperandMode :: from ((Some ("xmm2") , Some ("xmm1") , Some ("m64") , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVHPD , OperandMode :: from ((Some ("m64") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 23u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVHPD , OperandMode :: from ((Some ("m64") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 23u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVHPD , OperandMode :: from ((Some ("m64") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 23u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVHPS , OperandMode :: from ((Some ("xmm1") , Some ("m64") , None , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVHPS , OperandMode :: from ((Some ("xmm2") , Some ("xmm1") , Some ("m64") , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVHPS , OperandMode :: from ((Some ("xmm2") , Some ("xmm1") , Some ("m64") , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVHPS , OperandMode :: from ((Some ("m64") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 23u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVHPS , OperandMode :: from ((Some ("m64") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 23u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVHPS , OperandMode :: from ((Some ("m64") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 23u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVLHPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVLHPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3") , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVLHPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3") , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVLPD , OperandMode :: from ((Some ("xmm1") , Some ("m64") , None , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVLPD , OperandMode :: from ((Some ("xmm2") , Some ("xmm1") , Some ("m64") , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVLPD , OperandMode :: from ((Some ("xmm2") , Some ("xmm1") , Some ("m64") , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVLPD , OperandMode :: from ((Some ("m64") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 19u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVLPD , OperandMode :: from ((Some ("m64") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 19u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVLPD , OperandMode :: from ((Some ("m64") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 19u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVLPS , OperandMode :: from ((Some ("xmm1") , Some ("m64") , None , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVLPS , OperandMode :: from ((Some ("xmm2") , Some ("xmm1") , Some ("m64") , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVLPS , OperandMode :: from ((Some ("xmm2") , Some ("xmm1") , Some ("m64") , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVLPS , OperandMode :: from ((Some ("m64") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVLPS , OperandMode :: from ((Some ("m64") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVLPS , OperandMode :: from ((Some ("m64") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVMSKPD , OperandMode :: from ((Some ("reg") , Some ("xmm") , None , None))) , InstructionRepr { opcode : 80u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVMSKPD , OperandMode :: from ((Some ("reg") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 80u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVMSKPD , OperandMode :: from ((Some ("reg") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 80u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVMSKPS , OperandMode :: from ((Some ("reg") , Some ("xmm") , None , None))) , InstructionRepr { opcode : 80u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVMSKPS , OperandMode :: from ((Some ("reg") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 80u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVMSKPS , OperandMode :: from ((Some ("reg") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 80u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVNTDQ , OperandMode :: from ((Some ("m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 231u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVNTDQ , OperandMode :: from ((Some ("m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 231u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVNTDQ , OperandMode :: from ((Some ("m256") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 231u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVNTDQ , OperandMode :: from ((Some ("m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 231u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVNTDQ , OperandMode :: from ((Some ("m256") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 231u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVNTDQ , OperandMode :: from ((Some ("m512") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 231u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVNTDQA , OperandMode :: from ((Some ("xmm1") , Some ("m128") , None , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVNTDQA , OperandMode :: from ((Some ("xmm1") , Some ("m128") , None , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVNTDQA , OperandMode :: from ((Some ("ymm1") , Some ("m256") , None , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVNTDQA , OperandMode :: from ((Some ("xmm1") , Some ("m128") , None , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVNTDQA , OperandMode :: from ((Some ("ymm1") , Some ("m256") , None , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVNTDQA , OperandMode :: from ((Some ("zmm1") , Some ("m512") , None , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVNTI , OperandMode :: from ((Some ("m32") , Some ("r32") , None , None))) , InstructionRepr { opcode : 195u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVNTI , OperandMode :: from ((Some ("m64") , Some ("r64") , None , None))) , InstructionRepr { opcode : 195u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVNTPD , OperandMode :: from ((Some ("m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 43u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVNTPD , OperandMode :: from ((Some ("m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 43u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVNTPD , OperandMode :: from ((Some ("m256") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 43u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVNTPD , OperandMode :: from ((Some ("m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 43u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVNTPD , OperandMode :: from ((Some ("m256") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 43u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVNTPD , OperandMode :: from ((Some ("m512") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 43u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVNTPS , OperandMode :: from ((Some ("m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 43u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVNTPS , OperandMode :: from ((Some ("m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 43u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVNTPS , OperandMode :: from ((Some ("m256") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 43u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVNTPS , OperandMode :: from ((Some ("m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 43u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVNTPS , OperandMode :: from ((Some ("m256") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 43u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVNTPS , OperandMode :: from ((Some ("m512") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 43u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVNTQ , OperandMode :: from ((Some ("m64") , Some ("mm") , None , None))) , InstructionRepr { opcode : 231u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVQ , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVQ , OperandMode :: from ((Some ("mm/m64") , Some ("mm") , None , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 126u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 126u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 126u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVQ , OperandMode :: from ((Some ("xmm2/m64") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 214u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVQ , OperandMode :: from ((Some ("xmm1/m64") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 214u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVQ , OperandMode :: from ((Some ("xmm1/m64") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 214u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVQ2DQ , OperandMode :: from ((Some ("xmm") , Some ("mm") , None , None))) , InstructionRepr { opcode : 214u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVS , OperandMode :: from ((Some ("m8") , Some ("m8") , None , None))) , InstructionRepr { opcode : 164u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVS , OperandMode :: from ((Some ("m16") , Some ("m16") , None , None))) , InstructionRepr { opcode : 165u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVS , OperandMode :: from ((Some ("m32") , Some ("m32") , None , None))) , InstructionRepr { opcode : 165u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVS , OperandMode :: from ((Some ("m64") , Some ("m64") , None , None))) , InstructionRepr { opcode : 165u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVSB , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 164u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVSW , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 165u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVSD , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 165u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVSQ , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 165u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVSD , OperandMode :: from ((Some ("xmm1") , Some ("m64") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVSD , OperandMode :: from ((Some ("xmm1/m64") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3") , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSD , OperandMode :: from ((Some ("xmm1") , Some ("m64") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3") , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSD , OperandMode :: from ((Some ("m64") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3") , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("m64") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3") , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSD , OperandMode :: from ((Some ("m64 {k1}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVSHDUP , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSHDUP , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSHDUP , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSHDUP , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSHDUP , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSHDUP , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , None , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVSLDUP , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSLDUP , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSLDUP , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSLDUP , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSLDUP , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSLDUP , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , None , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVSS , OperandMode :: from ((Some ("xmm1") , Some ("m32") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3") , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSS , OperandMode :: from ((Some ("xmm1") , Some ("m32") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVSS , OperandMode :: from ((Some ("xmm2/m32") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3") , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSS , OperandMode :: from ((Some ("m32") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3") , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("m32") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3") , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVSS , OperandMode :: from ((Some ("m32 {k1}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVSX , OperandMode :: from ((Some ("r16") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 190u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVSX , OperandMode :: from ((Some ("r32") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 190u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVSX , OperandMode :: from ((Some ("r64") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 190u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVSX , OperandMode :: from ((Some ("r32") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 191u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVSX , OperandMode :: from ((Some ("r64") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 191u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVSXD , OperandMode :: from ((Some ("r64") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 99u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVUPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVUPD , OperandMode :: from ((Some ("xmm2/m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVUPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVUPD , OperandMode :: from ((Some ("xmm2/m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVUPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVUPD , OperandMode :: from ((Some ("ymm2/m256") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVUPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVUPD , OperandMode :: from ((Some ("xmm2/m128 {k1}{z}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVUPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVUPD , OperandMode :: from ((Some ("ymm2/m256 {k1}{z}") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVUPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVUPD , OperandMode :: from ((Some ("zmm2/m512 {k1}{z}") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVUPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVUPS , OperandMode :: from ((Some ("xmm2/m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVUPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVUPS , OperandMode :: from ((Some ("xmm2/m128") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVUPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVUPS , OperandMode :: from ((Some ("ymm2/m256") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVUPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVUPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVUPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVUPS , OperandMode :: from ((Some ("xmm2/m128 {k1}{z}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVUPS , OperandMode :: from ((Some ("ymm2/m256 {k1}{z}") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMOVUPS , OperandMode :: from ((Some ("zmm2/m512 {k1}{z}") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVZX , OperandMode :: from ((Some ("r16") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 182u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVZX , OperandMode :: from ((Some ("r32") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 182u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVZX , OperandMode :: from ((Some ("r64") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 182u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVZX , OperandMode :: from ((Some ("r32") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 183u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MOVZX , OperandMode :: from ((Some ("r64") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 183u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MPSADBW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMPSADBW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMPSADBW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , Some ("imm8")))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MUL , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MUL , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MUL , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MUL , OperandMode :: from ((Some ("r/m32") , None , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MUL , OperandMode :: from ((Some ("r/m64") , None , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MULPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMULPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMULPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMULPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMULPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMULPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MULPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMULPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMULPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMULPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMULPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMULPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst {er}") , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MULSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMULSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMULSD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64 {er}") , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MULSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMULSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMULSS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32 {er}") , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MULX , OperandMode :: from ((Some ("r32a") , Some ("r32b") , Some ("r/m32") , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MULX , OperandMode :: from ((Some ("r64a") , Some ("r64b") , Some ("r/m64") , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: MWAIT , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 201u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: NEG , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: NEG , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: NEG , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: NEG , OperandMode :: from ((Some ("r/m32") , None , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: NEG , OperandMode :: from ((Some ("r/m64") , None , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: NOP , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 144u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: NOP , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 31u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: NOP , OperandMode :: from ((Some ("r/m32") , None , None , None))) , InstructionRepr { opcode : 31u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: NOT , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: NOT , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: NOT , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: NOT , OperandMode :: from ((Some ("r/m32") , None , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: NOT , OperandMode :: from ((Some ("r/m64") , None , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("AL") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 12u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("AX") , Some ("imm16") , None , None))) , InstructionRepr { opcode : 13u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("EAX") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 13u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("RAX") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 13u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 128u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 128u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("r/m16") , Some ("imm16") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("r/m32") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("r/m64") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("r/m16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("r/m32") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("r/m64") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 8u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 8u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("r/m16") , Some ("r16") , None , None))) , InstructionRepr { opcode : 9u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("r/m32") , Some ("r32") , None , None))) , InstructionRepr { opcode : 9u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("r/m64") , Some ("r64") , None , None))) , InstructionRepr { opcode : 9u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("r8") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 10u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("r8") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 10u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 11u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 11u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OR , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 11u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ORPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VORPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 86u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VORPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 86u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VORPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 86u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VORPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 86u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VORPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 86u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ORPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 86u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VORPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 86u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VORPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 86u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VORPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 86u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VORPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 86u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VORPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 86u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OUT , OperandMode :: from ((Some ("imm8") , Some ("AL") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OUT , OperandMode :: from ((Some ("imm8") , Some ("AX") , None , None))) , InstructionRepr { opcode : 231u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OUT , OperandMode :: from ((Some ("imm8") , Some ("EAX") , None , None))) , InstructionRepr { opcode : 231u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OUT , OperandMode :: from ((Some ("DX") , Some ("AL") , None , None))) , InstructionRepr { opcode : 238u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OUT , OperandMode :: from ((Some ("DX") , Some ("AX") , None , None))) , InstructionRepr { opcode : 239u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OUT , OperandMode :: from ((Some ("DX") , Some ("EAX") , None , None))) , InstructionRepr { opcode : 239u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OUTS , OperandMode :: from ((Some ("DX") , Some ("m8") , None , None))) , InstructionRepr { opcode : 110u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OUTS , OperandMode :: from ((Some ("DX") , Some ("m16") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OUTS , OperandMode :: from ((Some ("DX") , Some ("m32") , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OUTSB , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 110u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OUTSW , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: OUTSD , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 111u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PABSB , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 28u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PABSB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 28u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PABSW , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 29u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PABSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 29u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PABSD , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 30u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PABSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 30u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPABSB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 28u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPABSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 29u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPABSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 30u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPABSB , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 28u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPABSW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 29u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPABSD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 30u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPABSB , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 28u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPABSB , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 28u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPABSB , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , None , None))) , InstructionRepr { opcode : 28u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPABSW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 29u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PACKSSWB , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 99u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PACKSSWB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 99u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PACKSSDW , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 107u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PACKSSDW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 107u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPACKSSWB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 99u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPACKSSDW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 107u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPACKSSWB , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 99u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPACKSSDW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 107u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPACKSSWB , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 99u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPACKSSWB , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 99u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPACKSSWB , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 99u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPACKSSDW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 107u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PACKUSDW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 43u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPACKUSDW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 43u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPACKUSDW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 43u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPACKUSDW , OperandMode :: from ((Some ("xmm1{k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 43u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPACKUSDW , OperandMode :: from ((Some ("zmm1{k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 43u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PACKUSWB , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 103u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PACKUSWB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 103u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPACKUSWB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 103u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPACKUSWB , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 103u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPACKUSWB , OperandMode :: from ((Some ("xmm1{k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 103u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPACKUSWB , OperandMode :: from ((Some ("ymm1{k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 103u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPACKUSWB , OperandMode :: from ((Some ("zmm1{k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 103u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PADDB , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 252u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PADDW , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 253u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PADDD , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 254u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PADDQ , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 212u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PADDB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 252u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PADDW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 253u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PADDD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 254u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PADDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 212u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 252u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 253u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 254u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 212u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDB , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 252u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 253u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 254u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 212u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDB , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 252u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 253u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 254u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 212u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDB , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 252u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 253u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PADDSB , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 236u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PADDSB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 236u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PADDSW , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 237u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PADDSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 237u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDSB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 236u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 237u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDSB , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 236u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDSW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 237u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDSB , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 236u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDSB , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 236u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDSB , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 236u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDSW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 237u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDSW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 237u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDSW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 237u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PADDUSB , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PADDUSB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PADDUSW , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PADDUSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDUSB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDUSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDUSB , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDUSW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDUSB , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDUSB , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDUSB , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 220u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDUSW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDUSW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPADDUSW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 221u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PALIGNR , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , Some ("imm8") , None))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PALIGNR , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPALIGNR , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPALIGNR , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , Some ("imm8")))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPALIGNR , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPALIGNR , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , Some ("imm8")))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPALIGNR , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , Some ("imm8")))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PAND , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PAND , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPAND , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPAND , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPANDD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPANDD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPANDD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPANDQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPANDQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPANDQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 219u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PANDN , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PANDN , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPANDN , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPANDN , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPANDND , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPANDND , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPANDND , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPANDNQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPANDNQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPANDNQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 223u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PAUSE , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 144u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PAVGB , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 224u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PAVGB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 224u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PAVGW , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 227u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PAVGW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 227u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPAVGB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 224u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPAVGW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 227u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPAVGB , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 224u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPAVGW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 227u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPAVGB , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 224u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPAVGB , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 224u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPAVGB , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 224u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPAVGW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 227u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPAVGW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 227u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPAVGW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 227u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PBLENDVB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("<XMM0>") , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBLENDVB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , Some ("xmm4")))) , InstructionRepr { opcode : 76u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBLENDVB , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , Some ("ymm4")))) , InstructionRepr { opcode : 76u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PBLENDW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 14u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBLENDW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 14u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBLENDW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , Some ("imm8")))) , InstructionRepr { opcode : 14u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PCLMULQDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 68u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCLMULQDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 68u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PCMPEQB , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 116u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PCMPEQB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 116u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PCMPEQW , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 117u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PCMPEQW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 117u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PCMPEQD , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 118u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PCMPEQD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 118u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPEQB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 116u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPEQW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 117u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPEQD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 118u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPEQB , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 116u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPEQW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 117u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPEQD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 118u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPEQD , OperandMode :: from ((Some ("k1 {k2}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 118u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPEQD , OperandMode :: from ((Some ("k1 {k2}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 118u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPEQD , OperandMode :: from ((Some ("k1 {k2}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 118u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPEQB , OperandMode :: from ((Some ("k1 {k2}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 116u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPEQB , OperandMode :: from ((Some ("k1 {k2}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 116u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPEQB , OperandMode :: from ((Some ("k1 {k2}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 116u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPEQW , OperandMode :: from ((Some ("k1 {k2}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 117u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPEQW , OperandMode :: from ((Some ("k1 {k2}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 117u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPEQW , OperandMode :: from ((Some ("k1 {k2}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 117u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PCMPEQQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPEQQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPEQQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPEQQ , OperandMode :: from ((Some ("k1 {k2}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPEQQ , OperandMode :: from ((Some ("k1 {k2}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPEQQ , OperandMode :: from ((Some ("k1 {k2}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PCMPESTRI , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 97u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPESTRI , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 97u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PCMPESTRM , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 96u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPESTRM , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 96u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PCMPGTB , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 100u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PCMPGTB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 100u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PCMPGTW , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 101u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PCMPGTW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 101u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PCMPGTD , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 102u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PCMPGTD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 102u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPGTB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 100u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPGTW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 101u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPGTD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 102u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPGTB , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 100u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPGTW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 101u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPGTD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 102u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPGTD , OperandMode :: from ((Some ("k1 {k2}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 102u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPGTD , OperandMode :: from ((Some ("k1 {k2}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 102u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPGTD , OperandMode :: from ((Some ("k1 {k2}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 102u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPGTB , OperandMode :: from ((Some ("k1 {k2}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 100u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPGTB , OperandMode :: from ((Some ("k1 {k2}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 100u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPGTB , OperandMode :: from ((Some ("k1 {k2}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 100u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPGTW , OperandMode :: from ((Some ("k1 {k2}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 101u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPGTW , OperandMode :: from ((Some ("k1 {k2}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 101u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPGTW , OperandMode :: from ((Some ("k1 {k2}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 101u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PCMPGTQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 55u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPGTQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 55u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPGTQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 55u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPGTQ , OperandMode :: from ((Some ("k1 {k2}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 55u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPGTQ , OperandMode :: from ((Some ("k1 {k2}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 55u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPGTQ , OperandMode :: from ((Some ("k1 {k2}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 55u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PCMPISTRI , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 99u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPISTRI , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 99u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PCMPISTRM , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 98u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPISTRM , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 98u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PDEP , OperandMode :: from ((Some ("r32a") , Some ("r32b") , Some ("r/m32") , None))) , InstructionRepr { opcode : 245u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PDEP , OperandMode :: from ((Some ("r64a") , Some ("r64b") , Some ("r/m64") , None))) , InstructionRepr { opcode : 245u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PEXT , OperandMode :: from ((Some ("r32a") , Some ("r32b") , Some ("r/m32") , None))) , InstructionRepr { opcode : 245u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PEXT , OperandMode :: from ((Some ("r64a") , Some ("r64b") , Some ("r/m64") , None))) , InstructionRepr { opcode : 245u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PEXTRB , OperandMode :: from ((Some ("reg/m8") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PEXTRD , OperandMode :: from ((Some ("r/m32") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PEXTRQ , OperandMode :: from ((Some ("r/m64") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPEXTRB , OperandMode :: from ((Some ("reg/m8") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPEXTRD , OperandMode :: from ((Some ("r32/m32") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPEXTRQ , OperandMode :: from ((Some ("r64/m64") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPEXTRB , OperandMode :: from ((Some ("reg/m8") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPEXTRD , OperandMode :: from ((Some ("r32/m32") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPEXTRQ , OperandMode :: from ((Some ("r64/m64") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PEXTRW , OperandMode :: from ((Some ("reg") , Some ("mm") , Some ("imm8") , None))) , InstructionRepr { opcode : 197u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PEXTRW , OperandMode :: from ((Some ("reg") , Some ("xmm") , Some ("imm8") , None))) , InstructionRepr { opcode : 197u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PEXTRW , OperandMode :: from ((Some ("reg/m16") , Some ("xmm") , Some ("imm8") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPEXTRW , OperandMode :: from ((Some ("reg") , Some ("xmm1") , Some ("imm8") , None))) , InstructionRepr { opcode : 197u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPEXTRW , OperandMode :: from ((Some ("reg/m16") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPEXTRW , OperandMode :: from ((Some ("reg") , Some ("xmm1") , Some ("imm8") , None))) , InstructionRepr { opcode : 197u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPEXTRW , OperandMode :: from ((Some ("reg/m16") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PHADDSW , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 3u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PHADDSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 3u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPHADDSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 3u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPHADDSW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 3u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PHADDW , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PHADDW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PHADDD , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 2u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PHADDD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 2u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPHADDW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPHADDD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 2u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPHADDW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPHADDD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 2u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PHMINPOSUW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 65u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPHMINPOSUW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 65u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PHSUBSW , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 7u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PHSUBSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 7u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPHSUBSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 7u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPHSUBSW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 7u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PHSUBW , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 5u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PHSUBW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 5u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PHSUBD , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 6u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PHSUBD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 6u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPHSUBW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 5u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPHSUBD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 6u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPHSUBW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 5u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPHSUBD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 6u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PINSRB , OperandMode :: from ((Some ("xmm1") , Some ("r32/m8") , Some ("imm8") , None))) , InstructionRepr { opcode : 32u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PINSRD , OperandMode :: from ((Some ("xmm1") , Some ("r/m32") , Some ("imm8") , None))) , InstructionRepr { opcode : 34u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PINSRQ , OperandMode :: from ((Some ("xmm1") , Some ("r/m64") , Some ("imm8") , None))) , InstructionRepr { opcode : 34u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPINSRB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("r32/m8") , Some ("imm8")))) , InstructionRepr { opcode : 32u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPINSRD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("r/m32") , Some ("imm8")))) , InstructionRepr { opcode : 34u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPINSRQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("r/m64") , Some ("imm8")))) , InstructionRepr { opcode : 34u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPINSRB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("r32/m8") , Some ("imm8")))) , InstructionRepr { opcode : 32u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPINSRD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("r32/m32") , Some ("imm8")))) , InstructionRepr { opcode : 34u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPINSRQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("r64/m64") , Some ("imm8")))) , InstructionRepr { opcode : 34u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PINSRW , OperandMode :: from ((Some ("mm") , Some ("r32/m16") , Some ("imm8") , None))) , InstructionRepr { opcode : 196u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PINSRW , OperandMode :: from ((Some ("xmm") , Some ("r32/m16") , Some ("imm8") , None))) , InstructionRepr { opcode : 196u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPINSRW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("r32/m16") , Some ("imm8")))) , InstructionRepr { opcode : 196u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPINSRW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("r32/m16") , Some ("imm8")))) , InstructionRepr { opcode : 196u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMADDUBSW , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 4u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMADDUBSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 4u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMADDUBSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 4u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMADDUBSW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 4u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMADDUBSW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 4u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMADDUBSW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 4u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMADDUBSW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 4u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMADDWD , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 245u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMADDWD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 245u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMADDWD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 245u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMADDWD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 245u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMADDWD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 245u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMADDWD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 245u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMADDWD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 245u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMAXSW , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 238u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMAXSB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 60u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMAXSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 238u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMAXSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 61u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXSB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 60u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 238u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 61u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXSB , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 60u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXSW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 238u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXSD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 61u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXSB , OperandMode :: from ((Some ("xmm1{k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 60u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXSB , OperandMode :: from ((Some ("ymm1{k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 60u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXSB , OperandMode :: from ((Some ("zmm1{k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 60u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXSW , OperandMode :: from ((Some ("xmm1{k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 238u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXSW , OperandMode :: from ((Some ("ymm1{k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 238u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXSW , OperandMode :: from ((Some ("zmm1{k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 238u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXSD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 61u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMAXUB , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMAXUB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMAXUW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 56u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXUB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXUW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXUB , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXUW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXUB , OperandMode :: from ((Some ("xmm1{k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXUB , OperandMode :: from ((Some ("ymm1{k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXUB , OperandMode :: from ((Some ("zmm1{k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 222u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXUW , OperandMode :: from ((Some ("xmm1{k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 62u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXUW , OperandMode :: from ((Some ("ymm1{k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 62u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXUW , OperandMode :: from ((Some ("zmm1{k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 62u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMAXUD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 63u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXUD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 63u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXUD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 63u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXUD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 63u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXUD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 63u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXUD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 63u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXUQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 63u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXUQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 63u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMAXUQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 63u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMINSW , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 234u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMINSB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 56u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMINSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 234u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINSB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 56u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 234u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINSB , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 56u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINSW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 234u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINSB , OperandMode :: from ((Some ("xmm1{k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 56u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINSB , OperandMode :: from ((Some ("ymm1{k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 56u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINSB , OperandMode :: from ((Some ("zmm1{k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 56u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINSW , OperandMode :: from ((Some ("xmm1{k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 234u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINSW , OperandMode :: from ((Some ("ymm1{k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 234u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINSW , OperandMode :: from ((Some ("zmm1{k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 234u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMINSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 57u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 57u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINSD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 57u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINSD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 57u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINSD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 57u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINSD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 57u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINSQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 57u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINSQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 57u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINSQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 57u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMINUB , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 218u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMINUB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 218u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMINUW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 56u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINUB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 218u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINUW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINUB , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 218u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINUW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINUB , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 218u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINUB , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 218u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINUB , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 218u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINUW , OperandMode :: from ((Some ("xmm1{k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINUW , OperandMode :: from ((Some ("ymm1{k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINUW , OperandMode :: from ((Some ("zmm1{k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMINUD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 59u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINUD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 59u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINUD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 59u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINUD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 59u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINUD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 59u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINUD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 59u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINUQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 59u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINUQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 59u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMINUQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 59u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMOVMSKB , OperandMode :: from ((Some ("reg") , Some ("mm") , None , None))) , InstructionRepr { opcode : 215u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMOVMSKB , OperandMode :: from ((Some ("reg") , Some ("xmm") , None , None))) , InstructionRepr { opcode : 215u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVMSKB , OperandMode :: from ((Some ("reg") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 215u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVMSKB , OperandMode :: from ((Some ("reg") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 215u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMOVSXBW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 32u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMOVSXBD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 33u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMOVSXBQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m16") , None , None))) , InstructionRepr { opcode : 34u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMOVSXWD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 56u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMOVSXWQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 36u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMOVSXDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 37u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXBW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 32u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXBD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 33u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXBQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m16") , None , None))) , InstructionRepr { opcode : 34u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXWD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 35u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXWQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 36u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 37u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXBW , OperandMode :: from ((Some ("ymm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 32u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXBD , OperandMode :: from ((Some ("ymm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 33u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXBQ , OperandMode :: from ((Some ("ymm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 34u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXWD , OperandMode :: from ((Some ("ymm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 35u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXWQ , OperandMode :: from ((Some ("ymm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 36u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXDQ , OperandMode :: from ((Some ("ymm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 37u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXBW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 32u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXBW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 32u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXBW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 32u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXBD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 33u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXBD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 33u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXBD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 33u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXBQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m16") , None , None))) , InstructionRepr { opcode : 34u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXBQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 34u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXBQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 34u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXWD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 35u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXWD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 35u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXWD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 35u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXWQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 36u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXWQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 36u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXWQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 36u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXDQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 37u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXDQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 37u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSXDQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 37u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMOVZXBW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 48u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMOVZXBD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 49u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMOVZXBQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m16") , None , None))) , InstructionRepr { opcode : 50u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMOVZXWD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 51u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMOVZXWQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 52u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMOVZXDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 53u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXBW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 48u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXBD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 49u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXBQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m16") , None , None))) , InstructionRepr { opcode : 50u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXWD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 51u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXWQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 52u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 53u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXBW , OperandMode :: from ((Some ("ymm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 48u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXBD , OperandMode :: from ((Some ("ymm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 49u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXBQ , OperandMode :: from ((Some ("ymm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 50u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXWD , OperandMode :: from ((Some ("ymm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 51u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXWQ , OperandMode :: from ((Some ("ymm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 52u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXDQ , OperandMode :: from ((Some ("ymm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 53u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXBW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 48u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXBW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 48u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXBW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 48u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXBD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 49u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXBD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 49u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXBD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 49u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXBQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m16") , None , None))) , InstructionRepr { opcode : 50u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXBQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 50u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXBQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 50u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXWD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 51u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXWD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 51u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXWD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 51u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXWQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 52u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXWQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 52u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVZXWQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 52u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMULDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULDQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULDQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULDQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULDQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMULHRSW , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 11u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMULHRSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 11u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULHRSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 11u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULHRSW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 11u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULHRSW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 11u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULHRSW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 11u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULHRSW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 11u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMULHUW , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 228u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMULHUW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 228u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULHUW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 228u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULHUW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 228u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULHUW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 228u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULHUW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 228u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULHUW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 228u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMULHW , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 229u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMULHW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 229u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULHW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 229u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULHW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 229u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULHW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 229u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULHW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 229u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULHW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 229u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMULLD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 64u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULLD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 64u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULLD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 64u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULLD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 64u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULLD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 64u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULLD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 64u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULLQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 64u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULLQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 64u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULLQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 64u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMULLW , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 213u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMULLW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 213u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULLW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 213u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULLW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 213u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULLW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 213u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULLW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 213u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULLW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 213u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMULUDQ , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 244u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PMULUDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 244u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULUDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 244u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULUDQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 244u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULUDQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 244u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULUDQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 244u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMULUDQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 244u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POP , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 143u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POP , OperandMode :: from ((Some ("r/m32") , None , None , None))) , InstructionRepr { opcode : 143u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POP , OperandMode :: from ((Some ("r/m64") , None , None , None))) , InstructionRepr { opcode : 143u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POP , OperandMode :: from ((Some ("r16") , None , None , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POP , OperandMode :: from ((Some ("r32") , None , None , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POP , OperandMode :: from ((Some ("r64") , None , None , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POP , OperandMode :: from ((Some ("DS") , None , None , None))) , InstructionRepr { opcode : 31u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POP , OperandMode :: from ((Some ("ES") , None , None , None))) , InstructionRepr { opcode : 7u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POP , OperandMode :: from ((Some ("SS") , None , None , None))) , InstructionRepr { opcode : 23u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POP , OperandMode :: from ((Some ("FS") , None , None , None))) , InstructionRepr { opcode : 161u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POP , OperandMode :: from ((Some ("FS") , None , None , None))) , InstructionRepr { opcode : 161u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POP , OperandMode :: from ((Some ("FS") , None , None , None))) , InstructionRepr { opcode : 161u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POP , OperandMode :: from ((Some ("GS") , None , None , None))) , InstructionRepr { opcode : 169u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POP , OperandMode :: from ((Some ("GS") , None , None , None))) , InstructionRepr { opcode : 169u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POP , OperandMode :: from ((Some ("GS") , None , None , None))) , InstructionRepr { opcode : 169u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POPA , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 97u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POPAD , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 97u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POPCNT , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 184u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POPCNT , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 184u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POPCNT , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 184u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POPF , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 157u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POPFD , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 157u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POPFQ , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 157u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POR , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 235u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: POR , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 235u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPOR , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 235u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPOR , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 235u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPORD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 235u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPORD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 235u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPORD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 235u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPORQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 235u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPORQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 235u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPORQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 235u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PREFETCHT0 , OperandMode :: from ((Some ("m8") , None , None , None))) , InstructionRepr { opcode : 24u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PREFETCHT1 , OperandMode :: from ((Some ("m8") , None , None , None))) , InstructionRepr { opcode : 24u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PREFETCHT2 , OperandMode :: from ((Some ("m8") , None , None , None))) , InstructionRepr { opcode : 24u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PREFETCHNTA , OperandMode :: from ((Some ("m8") , None , None , None))) , InstructionRepr { opcode : 24u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PREFETCHW , OperandMode :: from ((Some ("m8") , None , None , None))) , InstructionRepr { opcode : 13u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PREFETCHWT1 , OperandMode :: from ((Some ("m8") , None , None , None))) , InstructionRepr { opcode : 13u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSADBW , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSADBW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSADBW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSADBW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSADBW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSADBW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSADBW , OperandMode :: from ((Some ("zmm1") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSHUFB , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSHUFB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSHUFB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSHUFB , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSHUFB , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSHUFB , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSHUFB , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSHUFD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 112u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSHUFD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 112u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSHUFD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , Some ("imm8") , None))) , InstructionRepr { opcode : 112u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSHUFD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 112u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSHUFD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 112u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSHUFD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 112u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSHUFHW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 112u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSHUFHW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 112u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSHUFHW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , Some ("imm8") , None))) , InstructionRepr { opcode : 112u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSHUFHW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 112u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSHUFHW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , Some ("imm8") , None))) , InstructionRepr { opcode : 112u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSHUFHW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , Some ("imm8") , None))) , InstructionRepr { opcode : 112u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSHUFLW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 112u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSHUFLW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 112u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSHUFLW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , Some ("imm8") , None))) , InstructionRepr { opcode : 112u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSHUFLW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 112u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSHUFLW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , Some ("imm8") , None))) , InstructionRepr { opcode : 112u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSHUFLW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , Some ("imm8") , None))) , InstructionRepr { opcode : 112u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSHUFW , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , Some ("imm8") , None))) , InstructionRepr { opcode : 112u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSIGNB , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 8u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSIGNB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 8u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSIGNW , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 9u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSIGNW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 9u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSIGND , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 10u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSIGND , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 10u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSIGNB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 8u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSIGNW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 9u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSIGND , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 10u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSIGNB , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 8u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSIGNW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 9u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSIGND , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 10u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSLLDQ , OperandMode :: from ((Some ("xmm1") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 115u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 115u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLDQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 115u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 115u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLDQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , Some ("imm8") , None))) , InstructionRepr { opcode : 115u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLDQ , OperandMode :: from ((Some ("zmm1") , Some ("zmm2/m512") , Some ("imm8") , None))) , InstructionRepr { opcode : 115u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSLLW , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 241u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSLLW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 241u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSLLW , OperandMode :: from ((Some ("mm1") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSLLW , OperandMode :: from ((Some ("xmm1") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSLLD , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 242u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSLLD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 242u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSLLD , OperandMode :: from ((Some ("mm") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSLLD , OperandMode :: from ((Some ("xmm1") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSLLQ , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 243u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSLLQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 243u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSLLQ , OperandMode :: from ((Some ("mm") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 115u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSLLQ , OperandMode :: from ((Some ("xmm1") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 115u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 241u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 242u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 243u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 115u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 241u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 242u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 243u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 115u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 241u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 241u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 241u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , Some ("imm8") , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , Some ("imm8") , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 242u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 242u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 242u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 243u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 243u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 243u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRAW , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 225u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRAW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 225u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRAW , OperandMode :: from ((Some ("mm") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRAW , OperandMode :: from ((Some ("xmm1") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRAD , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 226u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRAD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 226u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRAD , OperandMode :: from ((Some ("mm") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRAD , OperandMode :: from ((Some ("xmm1") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 225u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 226u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 225u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 226u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 225u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 225u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 225u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , Some ("imm8") , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , Some ("imm8") , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 226u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 226u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 226u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 226u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 226u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 226u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRLDQ , OperandMode :: from ((Some ("xmm1") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 115u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 115u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLDQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 115u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 115u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLDQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , Some ("imm8") , None))) , InstructionRepr { opcode : 115u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLDQ , OperandMode :: from ((Some ("zmm1") , Some ("zmm2/m512") , Some ("imm8") , None))) , InstructionRepr { opcode : 115u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRLW , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRLW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRLW , OperandMode :: from ((Some ("mm") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRLW , OperandMode :: from ((Some ("xmm1") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRLD , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRLD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRLD , OperandMode :: from ((Some ("mm") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRLD , OperandMode :: from ((Some ("xmm1") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRLQ , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRLQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRLQ , OperandMode :: from ((Some ("mm") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 115u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSRLQ , OperandMode :: from ((Some ("xmm1") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 115u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 115u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 115u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , Some ("imm8") , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , Some ("imm8") , None))) , InstructionRepr { opcode : 113u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSUBB , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 248u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSUBB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 248u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSUBW , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 249u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSUBW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 249u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSUBD , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 250u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSUBD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 250u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 248u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 249u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 250u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBB , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 248u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 249u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 250u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBB , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 248u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBB , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 248u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBB , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 248u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 249u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 249u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 249u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSUBQ , OperandMode :: from ((Some ("mm1") , Some ("mm2/m64") , None , None))) , InstructionRepr { opcode : 251u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSUBQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 251u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 251u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 251u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 251u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSUBSB , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 232u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSUBSB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 232u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSUBSW , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 233u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSUBSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 233u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBSB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 232u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 233u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBSB , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 232u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBSW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 233u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBSB , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 232u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBSB , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 232u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBSB , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 232u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBSW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 233u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBSW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 233u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSUBUSB , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSUBUSB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSUBUSW , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 217u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PSUBUSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 217u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBUSB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBUSW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 217u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBUSB , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBUSW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 217u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBUSB , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBUSB , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBUSB , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 216u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBUSW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 217u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSUBUSW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 217u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PTEST , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 23u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTEST , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 23u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTEST , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 23u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PTWRITE , OperandMode :: from ((Some ("r64/m64") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PTWRITE , OperandMode :: from ((Some ("r32/m32") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUNPCKHBW , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 104u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUNPCKHBW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 104u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUNPCKHWD , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 105u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUNPCKHWD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 105u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUNPCKHDQ , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 106u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUNPCKHDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 106u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUNPCKHQDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 109u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKHBW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKHWD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKHDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKHQDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKHBW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 104u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKHWD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 105u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKHDQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 106u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKHQDQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 109u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKHBW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 104u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKHWD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 105u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKHDQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 106u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKHQDQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 109u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUNPCKLBW , OperandMode :: from ((Some ("mm") , Some ("mm/m32") , None , None))) , InstructionRepr { opcode : 96u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUNPCKLBW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 96u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUNPCKLWD , OperandMode :: from ((Some ("mm") , Some ("mm/m32") , None , None))) , InstructionRepr { opcode : 97u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUNPCKLWD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 97u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUNPCKLDQ , OperandMode :: from ((Some ("mm") , Some ("mm/m32") , None , None))) , InstructionRepr { opcode : 98u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUNPCKLDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 98u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUNPCKLQDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 108u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKLBW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKLWD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKLDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKLQDQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKLBW , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 96u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKLWD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 97u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKLDQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 98u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKLQDQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 108u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKLBW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 96u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKLWD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 97u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKLDQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 98u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPUNPCKLQDQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 108u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUSH , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUSH , OperandMode :: from ((Some ("r/m32") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUSH , OperandMode :: from ((Some ("r/m64") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUSH , OperandMode :: from ((Some ("r16") , None , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUSH , OperandMode :: from ((Some ("r32") , None , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUSH , OperandMode :: from ((Some ("r64") , None , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUSH , OperandMode :: from ((Some ("imm8") , None , None , None))) , InstructionRepr { opcode : 106u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUSH , OperandMode :: from ((Some ("imm16") , None , None , None))) , InstructionRepr { opcode : 104u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUSH , OperandMode :: from ((Some ("imm32") , None , None , None))) , InstructionRepr { opcode : 104u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUSH , OperandMode :: from ((Some ("CS") , None , None , None))) , InstructionRepr { opcode : 14u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUSH , OperandMode :: from ((Some ("SS") , None , None , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUSH , OperandMode :: from ((Some ("DS") , None , None , None))) , InstructionRepr { opcode : 30u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUSH , OperandMode :: from ((Some ("ES") , None , None , None))) , InstructionRepr { opcode : 6u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUSH , OperandMode :: from ((Some ("FS") , None , None , None))) , InstructionRepr { opcode : 160u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUSH , OperandMode :: from ((Some ("GS") , None , None , None))) , InstructionRepr { opcode : 168u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUSHA , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 96u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUSHAD , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 96u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUSHF , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 156u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUSHFD , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 156u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PUSHFQ , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 156u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PXOR , OperandMode :: from ((Some ("mm") , Some ("mm/m64") , None , None))) , InstructionRepr { opcode : 239u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: PXOR , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 239u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPXOR , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 239u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPXOR , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 239u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPXORD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 239u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPXORD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 239u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPXORD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 239u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPXORQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 239u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPXORQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 239u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPXORQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 239u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCL , OperandMode :: from ((Some ("r/m8") , Some ("1") , None , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCL , OperandMode :: from ((Some ("r/m8") , Some ("1") , None , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCL , OperandMode :: from ((Some ("r/m8") , Some ("CL") , None , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCL , OperandMode :: from ((Some ("r/m8") , Some ("CL") , None , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCL , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 192u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCL , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 192u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCL , OperandMode :: from ((Some ("r/m16") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCL , OperandMode :: from ((Some ("r/m16") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCL , OperandMode :: from ((Some ("r/m16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCL , OperandMode :: from ((Some ("r/m32") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCL , OperandMode :: from ((Some ("r/m64") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCL , OperandMode :: from ((Some ("r/m32") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCL , OperandMode :: from ((Some ("r/m64") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCL , OperandMode :: from ((Some ("r/m32") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCL , OperandMode :: from ((Some ("r/m64") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCR , OperandMode :: from ((Some ("r/m8") , Some ("1") , None , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCR , OperandMode :: from ((Some ("r/m8") , Some ("1") , None , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCR , OperandMode :: from ((Some ("r/m8") , Some ("CL") , None , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCR , OperandMode :: from ((Some ("r/m8") , Some ("CL") , None , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCR , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 192u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCR , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 192u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCR , OperandMode :: from ((Some ("r/m16") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCR , OperandMode :: from ((Some ("r/m16") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCR , OperandMode :: from ((Some ("r/m16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCR , OperandMode :: from ((Some ("r/m32") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCR , OperandMode :: from ((Some ("r/m64") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCR , OperandMode :: from ((Some ("r/m32") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCR , OperandMode :: from ((Some ("r/m64") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCR , OperandMode :: from ((Some ("r/m32") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCR , OperandMode :: from ((Some ("r/m64") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROL , OperandMode :: from ((Some ("r/m8") , Some ("1") , None , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROL , OperandMode :: from ((Some ("r/m8") , Some ("1") , None , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROL , OperandMode :: from ((Some ("r/m8") , Some ("CL") , None , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROL , OperandMode :: from ((Some ("r/m8") , Some ("CL") , None , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROL , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 192u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROL , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 192u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROL , OperandMode :: from ((Some ("r/m16") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROL , OperandMode :: from ((Some ("r/m16") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROL , OperandMode :: from ((Some ("r/m16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROL , OperandMode :: from ((Some ("r/m32") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROL , OperandMode :: from ((Some ("r/m64") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROL , OperandMode :: from ((Some ("r/m32") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROL , OperandMode :: from ((Some ("r/m64") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROL , OperandMode :: from ((Some ("r/m32") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROL , OperandMode :: from ((Some ("r/m64") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROR , OperandMode :: from ((Some ("r/m8") , Some ("1") , None , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROR , OperandMode :: from ((Some ("r/m8") , Some ("1") , None , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROR , OperandMode :: from ((Some ("r/m8") , Some ("CL") , None , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROR , OperandMode :: from ((Some ("r/m8") , Some ("CL") , None , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROR , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 192u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROR , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 192u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROR , OperandMode :: from ((Some ("r/m16") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROR , OperandMode :: from ((Some ("r/m16") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROR , OperandMode :: from ((Some ("r/m16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROR , OperandMode :: from ((Some ("r/m32") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROR , OperandMode :: from ((Some ("r/m64") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROR , OperandMode :: from ((Some ("r/m32") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROR , OperandMode :: from ((Some ("r/m64") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROR , OperandMode :: from ((Some ("r/m32") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROR , OperandMode :: from ((Some ("r/m64") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCPPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 83u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRCPPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 83u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRCPPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 83u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RCPSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 83u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRCPSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 83u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RDFSBASE , OperandMode :: from ((Some ("r32") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RDFSBASE , OperandMode :: from ((Some ("r64") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RDGSBASE , OperandMode :: from ((Some ("r32") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RDGSBASE , OperandMode :: from ((Some ("r64") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RDMSR , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 50u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RDPID , OperandMode :: from ((Some ("r32") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RDPID , OperandMode :: from ((Some ("r64") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RDPKRU , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 238u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RDPMC , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 51u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RDRAND , OperandMode :: from ((Some ("r16") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RDRAND , OperandMode :: from ((Some ("r32") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RDRAND , OperandMode :: from ((Some ("r64") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RDSEED , OperandMode :: from ((Some ("r16") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RDSEED , OperandMode :: from ((Some ("r32") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RDSEED , OperandMode :: from ((Some ("r64") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RDTSC , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 49u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RDTSCP , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 249u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RET , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 195u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RET , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RET , OperandMode :: from ((Some ("imm16") , None , None , None))) , InstructionRepr { opcode : 194u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RET , OperandMode :: from ((Some ("imm16") , None , None , None))) , InstructionRepr { opcode : 202u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RORX , OperandMode :: from ((Some ("r32") , Some ("r/m32") , Some ("imm8") , None))) , InstructionRepr { opcode : 240u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RORX , OperandMode :: from ((Some ("r64") , Some ("r/m64") , Some ("imm8") , None))) , InstructionRepr { opcode : 240u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROUNDPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 9u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VROUNDPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 9u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VROUNDPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , Some ("imm8") , None))) , InstructionRepr { opcode : 9u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROUNDPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 8u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VROUNDPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 8u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VROUNDPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , Some ("imm8") , None))) , InstructionRepr { opcode : 8u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROUNDSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , Some ("imm8") , None))) , InstructionRepr { opcode : 11u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VROUNDSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , Some ("imm8")))) , InstructionRepr { opcode : 11u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: ROUNDSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , Some ("imm8") , None))) , InstructionRepr { opcode : 10u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VROUNDSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , Some ("imm8")))) , InstructionRepr { opcode : 10u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RSM , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 170u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RSQRTPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 82u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRSQRTPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 82u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRSQRTPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 82u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: RSQRTSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 82u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRSQRTSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 82u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAHF , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 158u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAL , OperandMode :: from ((Some ("r/m8") , Some ("1") , None , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAL , OperandMode :: from ((Some ("r/m8") , Some ("1") , None , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAL , OperandMode :: from ((Some ("r/m8") , Some ("CL") , None , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAL , OperandMode :: from ((Some ("r/m8") , Some ("CL") , None , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAL , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 192u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAL , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 192u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAL , OperandMode :: from ((Some ("r/m16") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAL , OperandMode :: from ((Some ("r/m16") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAL , OperandMode :: from ((Some ("r/m16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAL , OperandMode :: from ((Some ("r/m32") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAL , OperandMode :: from ((Some ("r/m64") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAL , OperandMode :: from ((Some ("r/m32") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAL , OperandMode :: from ((Some ("r/m64") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAL , OperandMode :: from ((Some ("r/m32") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAL , OperandMode :: from ((Some ("r/m64") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAR , OperandMode :: from ((Some ("r/m8") , Some ("1") , None , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAR , OperandMode :: from ((Some ("r/m8") , Some ("1") , None , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAR , OperandMode :: from ((Some ("r/m8") , Some ("CL") , None , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAR , OperandMode :: from ((Some ("r/m8") , Some ("CL") , None , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAR , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 192u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAR , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 192u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAR , OperandMode :: from ((Some ("r/m16") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAR , OperandMode :: from ((Some ("r/m16") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAR , OperandMode :: from ((Some ("r/m16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAR , OperandMode :: from ((Some ("r/m32") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAR , OperandMode :: from ((Some ("r/m64") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAR , OperandMode :: from ((Some ("r/m32") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAR , OperandMode :: from ((Some ("r/m64") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAR , OperandMode :: from ((Some ("r/m32") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SAR , OperandMode :: from ((Some ("r/m64") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHL , OperandMode :: from ((Some ("r/m8") , Some ("1") , None , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHL , OperandMode :: from ((Some ("r/m8") , Some ("1") , None , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHL , OperandMode :: from ((Some ("r/m8") , Some ("CL") , None , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHL , OperandMode :: from ((Some ("r/m8") , Some ("CL") , None , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHL , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 192u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHL , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 192u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHL , OperandMode :: from ((Some ("r/m16") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHL , OperandMode :: from ((Some ("r/m16") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHL , OperandMode :: from ((Some ("r/m16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHL , OperandMode :: from ((Some ("r/m32") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHL , OperandMode :: from ((Some ("r/m64") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHL , OperandMode :: from ((Some ("r/m32") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHL , OperandMode :: from ((Some ("r/m64") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHL , OperandMode :: from ((Some ("r/m32") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHL , OperandMode :: from ((Some ("r/m64") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHR , OperandMode :: from ((Some ("r/m8") , Some ("1") , None , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHR , OperandMode :: from ((Some ("r/m8") , Some ("1") , None , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHR , OperandMode :: from ((Some ("r/m8") , Some ("CL") , None , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHR , OperandMode :: from ((Some ("r/m8") , Some ("CL") , None , None))) , InstructionRepr { opcode : 210u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHR , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 192u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHR , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 192u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHR , OperandMode :: from ((Some ("r/m16") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHR , OperandMode :: from ((Some ("r/m16") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHR , OperandMode :: from ((Some ("r/m16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHR , OperandMode :: from ((Some ("r/m32") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHR , OperandMode :: from ((Some ("r/m64") , Some ("1") , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHR , OperandMode :: from ((Some ("r/m32") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHR , OperandMode :: from ((Some ("r/m64") , Some ("CL") , None , None))) , InstructionRepr { opcode : 211u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHR , OperandMode :: from ((Some ("r/m32") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHR , OperandMode :: from ((Some ("r/m64") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SARX , OperandMode :: from ((Some ("r32a") , Some ("r/m32") , Some ("r32b") , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHLX , OperandMode :: from ((Some ("r32a") , Some ("r/m32") , Some ("r32b") , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHRX , OperandMode :: from ((Some ("r32a") , Some ("r/m32") , Some ("r32b") , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SARX , OperandMode :: from ((Some ("r64a") , Some ("r/m64") , Some ("r64b") , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHLX , OperandMode :: from ((Some ("r64a") , Some ("r/m64") , Some ("r64b") , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHRX , OperandMode :: from ((Some ("r64a") , Some ("r/m64") , Some ("r64b") , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("AL") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 28u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("AX") , Some ("imm16") , None , None))) , InstructionRepr { opcode : 29u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("EAX") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 29u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("RAX") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 29u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 128u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 128u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("r/m16") , Some ("imm16") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("r/m32") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("r/m64") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("r/m16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("r/m32") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("r/m64") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 24u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 24u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("r/m16") , Some ("r16") , None , None))) , InstructionRepr { opcode : 25u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("r/m32") , Some ("r32") , None , None))) , InstructionRepr { opcode : 25u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("r/m64") , Some ("r64") , None , None))) , InstructionRepr { opcode : 25u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("r8") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 26u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("r8") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 26u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 27u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 27u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SBB , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 27u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SCAS , OperandMode :: from ((Some ("m8") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SCAS , OperandMode :: from ((Some ("m16") , None , None , None))) , InstructionRepr { opcode : 175u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SCAS , OperandMode :: from ((Some ("m32") , None , None , None))) , InstructionRepr { opcode : 175u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SCAS , OperandMode :: from ((Some ("m64") , None , None , None))) , InstructionRepr { opcode : 175u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SCASB , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SCASW , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 175u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SCASD , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 175u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SCASQ , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 175u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETA , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 151u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETA , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 151u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETAE , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 147u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETAE , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 147u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETB , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 146u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETB , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 146u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETBE , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 150u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETBE , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 150u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETC , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 146u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETC , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 146u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETE , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 148u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETE , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 148u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETG , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 159u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETG , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 159u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETGE , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 157u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETGE , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 157u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETL , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 156u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETL , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 156u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETLE , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 158u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETLE , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 158u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETNA , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 150u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETNA , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 150u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETNAE , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 146u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETNAE , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 146u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETNB , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 147u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETNB , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 147u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETNBE , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 151u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETNBE , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 151u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETNC , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 147u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETNC , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 147u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETNE , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 149u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETNE , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 149u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETNG , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 158u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETNG , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 158u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETNGE , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 156u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETNGE , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 156u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETNL , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 157u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETNL , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 157u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SETNLE , OperandMode :: from ((Some ("r/m8") , None , None , None))) , InstructionRepr { opcode : 159u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SFENCE , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 248u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SGDT , OperandMode :: from ((Some ("m") , None , None , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHA1MSG1 , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 201u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHA1MSG2 , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 202u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHA1NEXTE , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 200u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHA1RNDS4 , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 204u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHA256MSG1 , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 204u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHA256MSG2 , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHA256RNDS2 , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("<XMM0>") , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHLD , OperandMode :: from ((Some ("r/m16") , Some ("r16") , Some ("imm8") , None))) , InstructionRepr { opcode : 164u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHLD , OperandMode :: from ((Some ("r/m16") , Some ("r16") , Some ("CL") , None))) , InstructionRepr { opcode : 165u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHLD , OperandMode :: from ((Some ("r/m32") , Some ("r32") , Some ("imm8") , None))) , InstructionRepr { opcode : 164u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHLD , OperandMode :: from ((Some ("r/m64") , Some ("r64") , Some ("imm8") , None))) , InstructionRepr { opcode : 164u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHLD , OperandMode :: from ((Some ("r/m32") , Some ("r32") , Some ("CL") , None))) , InstructionRepr { opcode : 165u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHLD , OperandMode :: from ((Some ("r/m64") , Some ("r64") , Some ("CL") , None))) , InstructionRepr { opcode : 165u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHRD , OperandMode :: from ((Some ("r/m16") , Some ("r16") , Some ("imm8") , None))) , InstructionRepr { opcode : 172u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHRD , OperandMode :: from ((Some ("r/m16") , Some ("r16") , Some ("CL") , None))) , InstructionRepr { opcode : 173u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHRD , OperandMode :: from ((Some ("r/m32") , Some ("r32") , Some ("imm8") , None))) , InstructionRepr { opcode : 172u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHRD , OperandMode :: from ((Some ("r/m64") , Some ("r64") , Some ("imm8") , None))) , InstructionRepr { opcode : 172u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHRD , OperandMode :: from ((Some ("r/m32") , Some ("r32") , Some ("CL") , None))) , InstructionRepr { opcode : 173u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHRD , OperandMode :: from ((Some ("r/m64") , Some ("r64") , Some ("CL") , None))) , InstructionRepr { opcode : 173u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHUFPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSHUFPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSHUFPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , Some ("imm8")))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSHUFPD , OperandMode :: from ((Some ("xmm1{k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSHUFPD , OperandMode :: from ((Some ("ymm1{k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSHUFPD , OperandMode :: from ((Some ("zmm1{k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SHUFPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm3/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSHUFPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSHUFPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , Some ("imm8")))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSHUFPS , OperandMode :: from ((Some ("xmm1{k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSHUFPS , OperandMode :: from ((Some ("ymm1{k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSHUFPS , OperandMode :: from ((Some ("zmm1{k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SIDT , OperandMode :: from ((Some ("m") , None , None , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SLDT , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SLDT , OperandMode :: from ((Some ("r64/m16") , None , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SMSW , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SMSW , OperandMode :: from ((Some ("r32/m16") , None , None , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SMSW , OperandMode :: from ((Some ("r64/m16") , None , None , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SQRTPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 81u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSQRTPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 81u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSQRTPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 81u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSQRTPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 81u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSQRTPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , None , None))) , InstructionRepr { opcode : 81u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSQRTPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst{er}") , None , None))) , InstructionRepr { opcode : 81u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SQRTPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 81u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSQRTPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 81u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSQRTPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSQRTPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 81u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSQRTPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , None , None))) , InstructionRepr { opcode : 81u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSQRTPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst{er}") , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SQRTSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSQRTSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSQRTSD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{er}") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SQRTSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 81u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSQRTSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 81u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSQRTSS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{er}") , None))) , InstructionRepr { opcode : 81u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: STAC , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: STC , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 249u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: STD , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 253u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: STI , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 251u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: STMXCSR , OperandMode :: from ((Some ("m32") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSTMXCSR , OperandMode :: from ((Some ("m32") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: STOS , OperandMode :: from ((Some ("m8") , None , None , None))) , InstructionRepr { opcode : 170u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: STOS , OperandMode :: from ((Some ("m16") , None , None , None))) , InstructionRepr { opcode : 171u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: STOS , OperandMode :: from ((Some ("m32") , None , None , None))) , InstructionRepr { opcode : 171u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: STOS , OperandMode :: from ((Some ("m64") , None , None , None))) , InstructionRepr { opcode : 171u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: STOSB , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 170u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: STOSW , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 171u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: STOSD , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 171u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: STOSQ , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 171u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: STR , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("AL") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("AX") , Some ("imm16") , None , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("EAX") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("RAX") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 128u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 128u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("r/m16") , Some ("imm16") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("r/m32") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("r/m64") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("r/m16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("r/m32") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("r/m64") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("r/m16") , Some ("r16") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("r/m32") , Some ("r32") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("r/m64") , Some ("r64") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("r8") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("r8") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 43u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 43u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUB , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 43u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUBPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 92u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSUBPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 92u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSUBPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 92u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSUBPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 92u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSUBPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 92u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSUBPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 92u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUBPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 92u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSUBPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 92u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSUBPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 92u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSUBPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 92u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSUBPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 92u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSUBPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 92u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUBSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 92u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSUBSD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 92u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSUBSD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{er}") , None))) , InstructionRepr { opcode : 92u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SUBSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 92u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSUBSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 92u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSUBSS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{er}") , None))) , InstructionRepr { opcode : 92u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SWAPGS , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 248u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SYSCALL , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 5u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SYSENTER , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 52u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SYSEXIT , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 53u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SYSEXIT , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 53u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SYSRET , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 7u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: SYSRET , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 7u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: TEST , OperandMode :: from ((Some ("AL") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 168u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: TEST , OperandMode :: from ((Some ("AX") , Some ("imm16") , None , None))) , InstructionRepr { opcode : 169u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: TEST , OperandMode :: from ((Some ("EAX") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 169u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: TEST , OperandMode :: from ((Some ("RAX") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 169u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: TEST , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: TEST , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 246u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: TEST , OperandMode :: from ((Some ("r/m16") , Some ("imm16") , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: TEST , OperandMode :: from ((Some ("r/m32") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: TEST , OperandMode :: from ((Some ("r/m64") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 247u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: TEST , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 132u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: TEST , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 132u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: TEST , OperandMode :: from ((Some ("r/m16") , Some ("r16") , None , None))) , InstructionRepr { opcode : 133u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: TEST , OperandMode :: from ((Some ("r/m32") , Some ("r32") , None , None))) , InstructionRepr { opcode : 133u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: TEST , OperandMode :: from ((Some ("r/m64") , Some ("r64") , None , None))) , InstructionRepr { opcode : 133u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: TZCNT , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 188u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: TZCNT , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 188u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: TZCNT , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 188u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: UCOMISD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 46u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUCOMISD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 46u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUCOMISD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64{sae}") , None , None))) , InstructionRepr { opcode : 46u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: UCOMISS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 46u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUCOMISS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 46u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUCOMISS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32{sae}") , None , None))) , InstructionRepr { opcode : 46u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: UD0 , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 255u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: UD1 , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 185u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: UD2 , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 11u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: UNPCKHPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUNPCKHPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUNPCKHPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUNPCKHPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUNPCKHPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUNPCKHPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: UNPCKHPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUNPCKHPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUNPCKHPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUNPCKHPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUNPCKHPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUNPCKHPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: UNPCKLPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUNPCKLPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUNPCKLPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUNPCKLPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUNPCKLPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUNPCKLPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: UNPCKLPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUNPCKLPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUNPCKLPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUNPCKLPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUNPCKLPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VUNPCKLPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VALIGND , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 3u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VALIGNQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 3u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VALIGND , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 3u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VALIGNQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 3u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VALIGND , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 3u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VALIGNQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 3u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBLENDMPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 101u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBLENDMPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 101u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBLENDMPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 101u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBLENDMPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 101u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBLENDMPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 101u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBLENDMPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 101u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTSS , OperandMode :: from ((Some ("xmm1") , Some ("m32") , None , None))) , InstructionRepr { opcode : 24u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTSS , OperandMode :: from ((Some ("ymm1") , Some ("m32") , None , None))) , InstructionRepr { opcode : 24u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTSD , OperandMode :: from ((Some ("ymm1") , Some ("m64") , None , None))) , InstructionRepr { opcode : 25u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTF128 , OperandMode :: from ((Some ("ymm1") , Some ("m128") , None , None))) , InstructionRepr { opcode : 26u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTSS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTSS , OperandMode :: from ((Some ("ymm1") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 24u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTSD , OperandMode :: from ((Some ("ymm1") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 25u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTSD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 25u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTSD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 25u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTF32X2 , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 25u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTF32X2 , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 25u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTSS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 24u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTSS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 24u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTSS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 24u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTF32X4 , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("m128") , None , None))) , InstructionRepr { opcode : 26u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTF32X4 , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("m128") , None , None))) , InstructionRepr { opcode : 26u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTF64X2 , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("m128") , None , None))) , InstructionRepr { opcode : 26u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCOMPRESSPD , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 138u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCOMPRESSPD , OperandMode :: from ((Some ("ymm1/m256 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 138u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCOMPRESSPD , OperandMode :: from ((Some ("zmm1/m512 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 138u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCOMPRESSPS , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 138u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCOMPRESSPS , OperandMode :: from ((Some ("ymm1/m256 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 138u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCOMPRESSPS , OperandMode :: from ((Some ("zmm1/m512 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 138u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPD2QQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , None , None))) , InstructionRepr { opcode : 123u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPD2QQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , None , None))) , InstructionRepr { opcode : 123u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPD2QQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst{er}") , None , None))) , InstructionRepr { opcode : 123u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPD2UDQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPD2UDQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPD2UDQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("zmm2/m512/m64bcst{er}") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPD2UQQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPD2UQQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPD2UQQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst{er}") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPH2PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 19u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPH2PS , OperandMode :: from ((Some ("ymm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 19u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPH2PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 19u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPH2PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 19u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPH2PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("ymm2/m256 {sae}") , None , None))) , InstructionRepr { opcode : 19u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2PH , OperandMode :: from ((Some ("xmm1/m64") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 29u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2PH , OperandMode :: from ((Some ("xmm1/m128") , Some ("ymm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 29u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2PH , OperandMode :: from ((Some ("xmm1/m64 {k1}{z}") , Some ("xmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 29u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2PH , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("ymm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 29u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2PH , OperandMode :: from ((Some ("ymm1/m256 {k1}{z}") , Some ("zmm2{sae}") , Some ("imm8") , None))) , InstructionRepr { opcode : 29u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2QQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m64/m32bcst") , None , None))) , InstructionRepr { opcode : 123u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2QQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 123u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2QQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("ymm2/m256/m32bcst{er}") , None , None))) , InstructionRepr { opcode : 123u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2UDQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2UDQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2UDQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst{er}") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2UQQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m64/m32bcst") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2UQQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTPS2UQQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("ymm2/m256/m32bcst{er}") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTQQ2PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTQQ2PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTQQ2PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst{er}") , None , None))) , InstructionRepr { opcode : 230u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTQQ2PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTQQ2PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTQQ2PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("zmm2/m512/m64bcst{er}") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSD2USI , OperandMode :: from ((Some ("r32") , Some ("xmm1/m64{er}") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSD2USI , OperandMode :: from ((Some ("r64") , Some ("xmm1/m64{er}") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSS2USI , OperandMode :: from ((Some ("r32") , Some ("xmm1/m32{er}") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTSS2USI , OperandMode :: from ((Some ("r64") , Some ("xmm1/m32{er}") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPD2QQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPD2QQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPD2QQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst{sae}") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPD2UDQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , None , None))) , InstructionRepr { opcode : 120u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPD2UDQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , None , None))) , InstructionRepr { opcode : 2u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPD2UDQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("zmm2/m512/m64bcst{sae}") , None , None))) , InstructionRepr { opcode : 120u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPD2UQQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , None , None))) , InstructionRepr { opcode : 120u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPD2UQQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , None , None))) , InstructionRepr { opcode : 120u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPD2UQQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst{sae}") , None , None))) , InstructionRepr { opcode : 120u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPS2QQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m64/m32bcst") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPS2QQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPS2QQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("ymm2/m256/m32bcst{sae}") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPS2UDQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 120u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPS2UDQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , None , None))) , InstructionRepr { opcode : 120u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPS2UDQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst{sae}") , None , None))) , InstructionRepr { opcode : 120u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPS2UQQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m64/m32bcst") , None , None))) , InstructionRepr { opcode : 120u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPS2UQQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 120u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTPS2UQQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("ymm2/m256/m32bcst{sae}") , None , None))) , InstructionRepr { opcode : 120u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTSD2USI , OperandMode :: from ((Some ("r32") , Some ("xmm1/m64{sae}") , None , None))) , InstructionRepr { opcode : 120u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTSD2USI , OperandMode :: from ((Some ("r64") , Some ("xmm1/m64{sae}") , None , None))) , InstructionRepr { opcode : 120u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTSS2USI , OperandMode :: from ((Some ("r32") , Some ("xmm1/m32{sae}") , None , None))) , InstructionRepr { opcode : 120u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTTSS2USI , OperandMode :: from ((Some ("r64") , Some ("xmm1/m32{sae}") , None , None))) , InstructionRepr { opcode : 120u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTUDQ2PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m64/m32bcst") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTUDQ2PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTUDQ2PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTUDQ2PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTUDQ2PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTUDQ2PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst{er}") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTUQQ2PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTUQQ2PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTUQQ2PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst{er}") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTUQQ2PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTUQQ2PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTUQQ2PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("zmm2/m512/m64bcst{er}") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTUSI2SD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("r/m32") , None))) , InstructionRepr { opcode : 123u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTUSI2SD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("r/m64{er}") , None))) , InstructionRepr { opcode : 123u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTUSI2SS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("r/m32{er}") , None))) , InstructionRepr { opcode : 123u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VCVTUSI2SS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("r/m64{er}") , None))) , InstructionRepr { opcode : 123u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VDBPSADBW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VDBPSADBW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , Some ("imm8")))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VDBPSADBW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , Some ("imm8")))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VERR , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VERW , OperandMode :: from ((Some ("r/m16") , None , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VEXP2PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst {sae}") , None , None))) , InstructionRepr { opcode : 200u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VEXP2PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst {sae}") , None , None))) , InstructionRepr { opcode : 200u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VEXPANDPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 136u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VEXPANDPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 136u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VEXPANDPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , None , None))) , InstructionRepr { opcode : 136u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VEXPANDPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 136u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VEXPANDPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 136u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VEXPANDPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , None , None))) , InstructionRepr { opcode : 136u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VEXTRACTF128 , OperandMode :: from ((Some ("xmm1/m128") , Some ("ymm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 25u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VEXTRACTF32x4 , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("zmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 25u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VEXTRACTF64x4 , OperandMode :: from ((Some ("ymm1/m256 {k1}{z}") , Some ("zmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 27u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VEXTRACTI128 , OperandMode :: from ((Some ("xmm1/m128") , Some ("ymm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 57u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VEXTRACTI32x4 , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("zmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 57u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VEXTRACTI64x4 , OperandMode :: from ((Some ("ymm1/m256 {k1}{z}") , Some ("zmm2") , Some ("imm8") , None))) , InstructionRepr { opcode : 59u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFIXUPIMMPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 84u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFIXUPIMMPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 84u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFIXUPIMMPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{sae}") , Some ("imm8")))) , InstructionRepr { opcode : 84u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFIXUPIMMPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 84u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFIXUPIMMPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 84u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFIXUPIMMPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{sae}") , Some ("imm8")))) , InstructionRepr { opcode : 84u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFIXUPIMMSD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{sae}") , Some ("imm8")))) , InstructionRepr { opcode : 85u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFIXUPIMMSS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{sae}") , Some ("imm8")))) , InstructionRepr { opcode : 85u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD132PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 152u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD213PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 168u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD231PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 184u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD132PD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 152u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD213PD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 168u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD231PD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 184u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD132PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 152u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD213PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 168u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD231PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 184u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD132PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 152u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD213PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 168u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD231PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 184u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD132PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 152u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD213PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 168u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD231PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 184u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD132PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 152u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD213PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 168u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD231PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 184u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD132PS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 152u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD213PS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 168u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD231PS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 184u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD132PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 152u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD213PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 168u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD231PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 184u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD132PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 152u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD213PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 168u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD231PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 184u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD132PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 152u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD213PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 168u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD231PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 184u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD132SD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 153u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD213SD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 169u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD231SD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 185u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD132SD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{er}") , None))) , InstructionRepr { opcode : 153u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD213SD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{er}") , None))) , InstructionRepr { opcode : 169u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD231SD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{er}") , None))) , InstructionRepr { opcode : 185u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD132SS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 153u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD213SS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 169u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD231SS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 185u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD132SS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{er}") , None))) , InstructionRepr { opcode : 153u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD213SS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{er}") , None))) , InstructionRepr { opcode : 169u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADD231SS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{er}") , None))) , InstructionRepr { opcode : 185u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB132PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 150u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB213PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 166u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB231PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 182u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB132PD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 150u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB213PD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 166u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB231PD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 182u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB213PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 166u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB231PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 182u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB132PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 150u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB213PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 166u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB231PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 182u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB132PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 150u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB213PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 166u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB231PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 182u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB132PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 150u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB132PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 150u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB213PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 166u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB231PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 182u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB132PS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 150u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB213PS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 166u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB231PS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 182u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB213PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 166u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB231PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 182u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB132PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 150u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB213PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 166u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB231PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 182u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB132PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 150u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB213PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 166u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB231PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 182u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMADDSUB132PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 150u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB132PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 154u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB213PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 170u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB231PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB132PD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 154u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB213PD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 170u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB231PD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB132PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 154u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB213PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 170u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB231PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB132PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 154u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB213PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 170u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB231PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB132PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 154u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB213PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 170u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB231PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB132PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 154u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB213PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 170u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB231PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB132PS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 154u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB213PS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 170u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB231PS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB132PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 154u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB213PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 170u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB231PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB132PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 154u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB213PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 170u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB231PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB132PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 154u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB213PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 170u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB231PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 186u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB132SD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 155u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB213SD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 171u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB231SD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 187u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB132SD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{er}") , None))) , InstructionRepr { opcode : 155u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB213SD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{er}") , None))) , InstructionRepr { opcode : 171u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB231SD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{er}") , None))) , InstructionRepr { opcode : 187u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB132SS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 155u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB213SS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 171u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB231SS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 187u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB132SS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{er}") , None))) , InstructionRepr { opcode : 155u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB213SS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{er}") , None))) , InstructionRepr { opcode : 171u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUB231SS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{er}") , None))) , InstructionRepr { opcode : 187u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD132PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 151u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD213PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 167u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD231PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 183u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD132PD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 151u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD213PD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 167u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD231PD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 183u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD132PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 151u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD213PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 167u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD231PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 183u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD132PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 151u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD213PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 167u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD231PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 183u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD132PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 151u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD213PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 167u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD231PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 183u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD132PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 151u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD213PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 167u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD231PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 183u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD132PS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 151u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD213PS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 167u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD231PS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 183u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD132PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 151u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD213PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 167u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD231PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 183u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD132PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 151u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD213PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 167u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD231PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 183u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD132PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 151u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD213PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 167u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFMSUBADD231PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 183u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD132PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 156u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD213PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 172u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD231PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 188u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD132PD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 156u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD213PD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 172u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD231PD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 188u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD132PD , OperandMode :: from ((Some ("xmm0 {k1}{z}") , Some ("xmm1") , Some ("xmm2/m128/m64bcst") , None))) , InstructionRepr { opcode : 156u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD213PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 172u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD231PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 188u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD132PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 156u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD213PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 172u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD231PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 188u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD132PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 156u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD213PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 172u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD231PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 188u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD132PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 156u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD213PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 172u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD231PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 188u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD132PS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 156u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD213PS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 172u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD231PS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 188u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD132PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 156u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD213PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 172u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD231PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 188u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD132PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 156u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD213PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 172u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD231PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 188u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD132PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 156u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD213PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 172u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD231PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 188u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD132SD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 157u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD213SD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 173u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD231SD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 189u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD132SD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{er}") , None))) , InstructionRepr { opcode : 157u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD213SD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{er}") , None))) , InstructionRepr { opcode : 173u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD231SD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{er}") , None))) , InstructionRepr { opcode : 189u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD132SS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 157u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD213SS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 173u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD231SS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 189u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD132SS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{er}") , None))) , InstructionRepr { opcode : 157u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD213SS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{er}") , None))) , InstructionRepr { opcode : 173u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMADD231SS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{er}") , None))) , InstructionRepr { opcode : 189u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB132PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 158u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB213PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB231PD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 190u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB132PD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 158u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB213PD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB231PD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 190u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB132PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 158u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB213PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB231PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 190u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB132PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 158u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB213PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB231PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 190u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB132PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 158u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB213PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB231PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 190u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB132PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 158u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB213PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB231PS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 190u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB132PS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 158u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB213PS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB231PS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 190u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB132PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 158u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB213PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB231PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 190u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB132PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 158u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB213PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB231PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 190u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB132PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 158u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB213PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB231PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 190u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB132SD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 159u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB213SD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 175u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB231SD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 191u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB132SD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{er}") , None))) , InstructionRepr { opcode : 159u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB213SD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{er}") , None))) , InstructionRepr { opcode : 175u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB231SD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{er}") , None))) , InstructionRepr { opcode : 191u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB132SS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 159u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB213SS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 175u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB231SS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 191u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB132SS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{er}") , None))) , InstructionRepr { opcode : 159u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB213SS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{er}") , None))) , InstructionRepr { opcode : 175u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFNMSUB231SS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{er}") , None))) , InstructionRepr { opcode : 191u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFPCLASSPD , OperandMode :: from ((Some ("k2 {k1}") , Some ("xmm2/m128/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 102u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFPCLASSPD , OperandMode :: from ((Some ("k2 {k1}") , Some ("ymm2/m256/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 102u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFPCLASSPD , OperandMode :: from ((Some ("k2 {k1}") , Some ("zmm2/m512/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 102u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFPCLASSPS , OperandMode :: from ((Some ("k2 {k1}") , Some ("xmm2/m128/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 102u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFPCLASSPS , OperandMode :: from ((Some ("k2 {k1}") , Some ("ymm2/m256/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 102u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFPCLASSPS , OperandMode :: from ((Some ("k2 {k1}") , Some ("zmm2/m512/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 102u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFPCLASSSD , OperandMode :: from ((Some ("k2 {k1}") , Some ("xmm2/m64") , Some ("imm8") , None))) , InstructionRepr { opcode : 103u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VFPCLASSSS , OperandMode :: from ((Some ("k2 {k1}") , Some ("xmm2/m32") , Some ("imm8") , None))) , InstructionRepr { opcode : 103u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERDPD , OperandMode :: from ((Some ("xmm1") , Some ("vm32x") , Some ("xmm2") , None))) , InstructionRepr { opcode : 146u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERQPD , OperandMode :: from ((Some ("xmm1") , Some ("vm64x") , Some ("xmm2") , None))) , InstructionRepr { opcode : 147u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERDPD , OperandMode :: from ((Some ("ymm1") , Some ("vm32x") , Some ("ymm2") , None))) , InstructionRepr { opcode : 146u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERQPD , OperandMode :: from ((Some ("ymm1") , Some ("vm64y") , Some ("ymm2") , None))) , InstructionRepr { opcode : 147u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERDPS , OperandMode :: from ((Some ("xmm1 {k1}") , Some ("vm32x") , None , None))) , InstructionRepr { opcode : 146u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERDPS , OperandMode :: from ((Some ("ymm1 {k1}") , Some ("vm32y") , None , None))) , InstructionRepr { opcode : 146u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERDPS , OperandMode :: from ((Some ("zmm1 {k1}") , Some ("vm32z") , None , None))) , InstructionRepr { opcode : 146u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERDPD , OperandMode :: from ((Some ("xmm1 {k1}") , Some ("vm32x") , None , None))) , InstructionRepr { opcode : 146u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERDPD , OperandMode :: from ((Some ("ymm1 {k1}") , Some ("vm32x") , None , None))) , InstructionRepr { opcode : 146u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERDPD , OperandMode :: from ((Some ("zmm1 {k1}") , Some ("vm32y") , None , None))) , InstructionRepr { opcode : 146u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERDPS , OperandMode :: from ((Some ("xmm1") , Some ("vm32x") , Some ("xmm2") , None))) , InstructionRepr { opcode : 146u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERQPS , OperandMode :: from ((Some ("xmm1") , Some ("vm64x") , Some ("xmm2") , None))) , InstructionRepr { opcode : 147u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERDPS , OperandMode :: from ((Some ("ymm1") , Some ("vm32y") , Some ("ymm2") , None))) , InstructionRepr { opcode : 146u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERQPS , OperandMode :: from ((Some ("xmm1") , Some ("vm64y") , Some ("xmm2") , None))) , InstructionRepr { opcode : 147u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERPF0DPS , OperandMode :: from ((Some ("vm32z {k1}") , None , None , None))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERPF0QPS , OperandMode :: from ((Some ("vm64z {k1}") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERPF0DPD , OperandMode :: from ((Some ("vm32y {k1}") , None , None , None))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERPF0QPD , OperandMode :: from ((Some ("vm64z {k1}") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERPF1DPS , OperandMode :: from ((Some ("vm32z {k1}") , None , None , None))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERPF1QPS , OperandMode :: from ((Some ("vm64z {k1}") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERPF1DPD , OperandMode :: from ((Some ("vm32y {k1}") , None , None , None))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERPF1QPD , OperandMode :: from ((Some ("vm64z {k1}") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERQPS , OperandMode :: from ((Some ("xmm1 {k1}") , Some ("vm64x") , None , None))) , InstructionRepr { opcode : 147u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERQPS , OperandMode :: from ((Some ("xmm1 {k1}") , Some ("vm64y") , None , None))) , InstructionRepr { opcode : 147u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERQPS , OperandMode :: from ((Some ("ymm1 {k1}") , Some ("vm64z") , None , None))) , InstructionRepr { opcode : 147u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERQPD , OperandMode :: from ((Some ("xmm1 {k1}") , Some ("vm64x") , None , None))) , InstructionRepr { opcode : 147u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERQPD , OperandMode :: from ((Some ("ymm1 {k1}") , Some ("vm64y") , None , None))) , InstructionRepr { opcode : 147u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGATHERQPD , OperandMode :: from ((Some ("zmm1 {k1}") , Some ("vm64z") , None , None))) , InstructionRepr { opcode : 147u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGETEXPPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , None , None))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGETEXPPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , None , None))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGETEXPPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst{sae}") , None , None))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGETEXPPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGETEXPPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , None , None))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGETEXPPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst{sae}") , None , None))) , InstructionRepr { opcode : 66u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGETEXPSD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{sae}") , None))) , InstructionRepr { opcode : 67u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGETEXPSS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{sae}") , None))) , InstructionRepr { opcode : 67u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGETMANTPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 38u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGETMANTPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 38u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGETMANTPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst{sae}") , Some ("imm8") , None))) , InstructionRepr { opcode : 38u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGETMANTPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 38u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGETMANTPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 38u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGETMANTPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst{sae}") , Some ("imm8") , None))) , InstructionRepr { opcode : 38u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGETMANTSD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{sae}") , Some ("imm8")))) , InstructionRepr { opcode : 39u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VGETMANTSS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{sae}") , Some ("imm8")))) , InstructionRepr { opcode : 39u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VINSERTF128 , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 24u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VINSERTI128 , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 56u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMASKMOVPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("m128") , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMASKMOVPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("m256") , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMASKMOVPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("m128") , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMASKMOVPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("m256") , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMASKMOVPS , OperandMode :: from ((Some ("m128") , Some ("xmm1") , Some ("xmm2") , None))) , InstructionRepr { opcode : 46u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMASKMOVPS , OperandMode :: from ((Some ("m256") , Some ("ymm1") , Some ("ymm2") , None))) , InstructionRepr { opcode : 46u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMASKMOVPD , OperandMode :: from ((Some ("m128") , Some ("xmm1") , Some ("xmm2") , None))) , InstructionRepr { opcode : 47u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VMASKMOVPD , OperandMode :: from ((Some ("m256") , Some ("ymm1") , Some ("ymm2") , None))) , InstructionRepr { opcode : 47u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBLENDD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 2u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBLENDD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , Some ("imm8")))) , InstructionRepr { opcode : 2u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBLENDMB , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 102u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBLENDMB , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 102u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBLENDMB , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 102u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBLENDMW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 102u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBLENDMW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 102u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBLENDMW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 102u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBLENDMD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 100u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBLENDMD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 100u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBLENDMD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 100u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBLENDMQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 100u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBLENDMQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 100u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBLENDMQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 100u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTB , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m8") , None , None))) , InstructionRepr { opcode : 120u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTB , OperandMode :: from ((Some ("ymm1") , Some ("xmm2/m8") , None , None))) , InstructionRepr { opcode : 120u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTB , OperandMode :: from ((Some ("xmm1{k1}{z}") , Some ("xmm2/m8") , None , None))) , InstructionRepr { opcode : 120u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTB , OperandMode :: from ((Some ("ymm1{k1}{z}") , Some ("xmm2/m8") , None , None))) , InstructionRepr { opcode : 120u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTB , OperandMode :: from ((Some ("zmm1{k1}{z}") , Some ("xmm2/m8") , None , None))) , InstructionRepr { opcode : 120u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTW , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m16") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTW , OperandMode :: from ((Some ("ymm1") , Some ("xmm2/m16") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTW , OperandMode :: from ((Some ("xmm1{k1}{z}") , Some ("xmm2/m16") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTW , OperandMode :: from ((Some ("ymm1{k1}{z}") , Some ("xmm2/m16") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTW , OperandMode :: from ((Some ("zmm1{k1}{z}") , Some ("xmm2/m16") , None , None))) , InstructionRepr { opcode : 121u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTD , OperandMode :: from ((Some ("ymm1") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("xmm2/m32") , None , None))) , InstructionRepr { opcode : 88u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTQ , OperandMode :: from ((Some ("ymm1") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTI32x2 , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTI32x2 , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTI32x2 , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("xmm2/m64") , None , None))) , InstructionRepr { opcode : 89u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTI128 , OperandMode :: from ((Some ("ymm1") , Some ("m128") , None , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTI32X4 , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("m128") , None , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTI32X4 , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("m128") , None , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTI64X2 , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("m128") , None , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTI64X2 , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("m128") , None , None))) , InstructionRepr { opcode : 90u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTI32X8 , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("m256") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VBROADCASTI64X4 , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("m256") , None , None))) , InstructionRepr { opcode : 91u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTB , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("reg") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTB , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("reg") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTB , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("reg") , None , None))) , InstructionRepr { opcode : 122u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("reg") , None , None))) , InstructionRepr { opcode : 123u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("reg") , None , None))) , InstructionRepr { opcode : 123u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("reg") , None , None))) , InstructionRepr { opcode : 123u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("r32") , None , None))) , InstructionRepr { opcode : 124u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("r32") , None , None))) , InstructionRepr { opcode : 124u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("r32") , None , None))) , InstructionRepr { opcode : 124u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("r64") , None , None))) , InstructionRepr { opcode : 124u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("r64") , None , None))) , InstructionRepr { opcode : 124u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("r64") , None , None))) , InstructionRepr { opcode : 124u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTMB2Q , OperandMode :: from ((Some ("xmm1") , Some ("k1") , None , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTMB2Q , OperandMode :: from ((Some ("ymm1") , Some ("k1") , None , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTMB2Q , OperandMode :: from ((Some ("zmm1") , Some ("k1") , None , None))) , InstructionRepr { opcode : 42u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTMW2D , OperandMode :: from ((Some ("xmm1") , Some ("k1") , None , None))) , InstructionRepr { opcode : 58u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTMW2D , OperandMode :: from ((Some ("ymm1") , Some ("k1") , None , None))) , InstructionRepr { opcode : 58u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPBROADCASTMW2D , OperandMode :: from ((Some ("zmm1") , Some ("k1") , None , None))) , InstructionRepr { opcode : 58u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPB , OperandMode :: from ((Some ("k1 {k2}") , Some ("xmm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 63u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPB , OperandMode :: from ((Some ("k1 {k2}") , Some ("ymm2") , Some ("ymm3/m256") , Some ("imm8")))) , InstructionRepr { opcode : 63u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPB , OperandMode :: from ((Some ("k1 {k2}") , Some ("zmm2") , Some ("zmm3/m512") , Some ("imm8")))) , InstructionRepr { opcode : 63u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPUB , OperandMode :: from ((Some ("k1 {k2}") , Some ("xmm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 62u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPUB , OperandMode :: from ((Some ("k1 {k2}") , Some ("ymm2") , Some ("ymm3/m256") , Some ("imm8")))) , InstructionRepr { opcode : 62u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPUB , OperandMode :: from ((Some ("k1 {k2}") , Some ("zmm2") , Some ("zmm3/m512") , Some ("imm8")))) , InstructionRepr { opcode : 62u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPD , OperandMode :: from ((Some ("k1 {k2}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 31u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPD , OperandMode :: from ((Some ("k1 {k2}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 31u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPD , OperandMode :: from ((Some ("k1 {k2}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 31u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPUD , OperandMode :: from ((Some ("k1 {k2}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 30u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPUD , OperandMode :: from ((Some ("k1 {k2}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 30u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPUD , OperandMode :: from ((Some ("k1 {k2}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 30u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPQ , OperandMode :: from ((Some ("k1 {k2}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 31u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPQ , OperandMode :: from ((Some ("k1 {k2}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 31u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPQ , OperandMode :: from ((Some ("k1 {k2}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 31u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPUQ , OperandMode :: from ((Some ("k1 {k2}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 30u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPUQ , OperandMode :: from ((Some ("k1 {k2}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 30u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPUQ , OperandMode :: from ((Some ("k1 {k2}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 30u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPW , OperandMode :: from ((Some ("k1 {k2}") , Some ("xmm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 63u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPW , OperandMode :: from ((Some ("k1 {k2}") , Some ("ymm2") , Some ("ymm3/m256") , Some ("imm8")))) , InstructionRepr { opcode : 63u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPW , OperandMode :: from ((Some ("k1 {k2}") , Some ("zmm2") , Some ("zmm3/m512") , Some ("imm8")))) , InstructionRepr { opcode : 63u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPUW , OperandMode :: from ((Some ("k1 {k2}") , Some ("xmm2") , Some ("xmm3/m128") , Some ("imm8")))) , InstructionRepr { opcode : 62u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPUW , OperandMode :: from ((Some ("k1 {k2}") , Some ("ymm2") , Some ("ymm3/m256") , Some ("imm8")))) , InstructionRepr { opcode : 62u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCMPUW , OperandMode :: from ((Some ("k1 {k2}") , Some ("zmm2") , Some ("zmm3/m512") , Some ("imm8")))) , InstructionRepr { opcode : 62u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCOMPRESSD , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 139u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCOMPRESSD , OperandMode :: from ((Some ("ymm1/m256 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 139u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCOMPRESSD , OperandMode :: from ((Some ("zmm1/m512 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 139u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCOMPRESSQ , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 139u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCOMPRESSQ , OperandMode :: from ((Some ("ymm1/m256 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 139u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCOMPRESSQ , OperandMode :: from ((Some ("zmm1/m512 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 139u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCONFLICTD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 196u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCONFLICTD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , None , None))) , InstructionRepr { opcode : 196u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCONFLICTD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst") , None , None))) , InstructionRepr { opcode : 196u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCONFLICTQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , None , None))) , InstructionRepr { opcode : 196u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCONFLICTQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , None , None))) , InstructionRepr { opcode : 196u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPCONFLICTQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst") , None , None))) , InstructionRepr { opcode : 196u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERM2F128 , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , Some ("imm8")))) , InstructionRepr { opcode : 6u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERM2I128 , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , Some ("imm8")))) , InstructionRepr { opcode : 70u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 54u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 54u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 54u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 141u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 141u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 141u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMI2W , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 117u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMI2W , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 117u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMI2W , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 117u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMI2D , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 118u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMI2D , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 118u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMI2D , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 118u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMI2Q , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 118u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMI2Q , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 118u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMI2Q , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 118u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMI2PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 119u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMI2PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 119u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMI2PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 119u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMI2PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 119u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMI2PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 119u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMI2PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 119u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMILPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 13u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMILPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 13u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMILPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 13u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMILPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 13u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMILPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 13u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMILPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 5u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMILPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , Some ("imm8") , None))) , InstructionRepr { opcode : 5u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMILPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 5u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMILPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 5u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMILPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 5u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMILPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 12u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMILPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , Some ("imm8") , None))) , InstructionRepr { opcode : 4u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMILPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 12u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMILPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , Some ("imm8") , None))) , InstructionRepr { opcode : 4u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMILPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 12u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMILPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 12u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMILPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 12u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMILPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 4u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMILPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 4u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMILPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 4u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , Some ("imm8") , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 1u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 22u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , Some ("imm8") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 54u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 54u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMT2W , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 125u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMT2W , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 125u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMT2W , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 125u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMT2D , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 126u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMT2D , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 126u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMT2D , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 126u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMT2Q , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 126u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMT2Q , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 126u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMT2Q , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 126u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMT2PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMT2PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMT2PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMT2PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMT2PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPERMT2PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 127u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPEXPANDD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 137u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPEXPANDD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 137u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPEXPANDD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , None , None))) , InstructionRepr { opcode : 137u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPEXPANDQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 137u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPEXPANDQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 137u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPEXPANDQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512") , None , None))) , InstructionRepr { opcode : 137u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPGATHERDD , OperandMode :: from ((Some ("xmm1 {k1}") , Some ("vm32x") , None , None))) , InstructionRepr { opcode : 144u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPGATHERDD , OperandMode :: from ((Some ("ymm1 {k1}") , Some ("vm32y") , None , None))) , InstructionRepr { opcode : 144u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPGATHERDD , OperandMode :: from ((Some ("zmm1 {k1}") , Some ("vm32z") , None , None))) , InstructionRepr { opcode : 144u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPGATHERDQ , OperandMode :: from ((Some ("xmm1 {k1}") , Some ("vm32x") , None , None))) , InstructionRepr { opcode : 144u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPGATHERDQ , OperandMode :: from ((Some ("ymm1 {k1}") , Some ("vm32x") , None , None))) , InstructionRepr { opcode : 144u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPGATHERDQ , OperandMode :: from ((Some ("zmm1 {k1}") , Some ("vm32y") , None , None))) , InstructionRepr { opcode : 144u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPGATHERDD , OperandMode :: from ((Some ("xmm1") , Some ("vm32x") , Some ("xmm2") , None))) , InstructionRepr { opcode : 144u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPGATHERQD , OperandMode :: from ((Some ("xmm1") , Some ("vm64x") , Some ("xmm2") , None))) , InstructionRepr { opcode : 145u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPGATHERDD , OperandMode :: from ((Some ("ymm1") , Some ("vm32y") , Some ("ymm2") , None))) , InstructionRepr { opcode : 144u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPGATHERQD , OperandMode :: from ((Some ("xmm1") , Some ("vm64y") , Some ("xmm2") , None))) , InstructionRepr { opcode : 145u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPGATHERDQ , OperandMode :: from ((Some ("xmm1") , Some ("vm32x") , Some ("xmm2") , None))) , InstructionRepr { opcode : 144u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPGATHERQQ , OperandMode :: from ((Some ("xmm1") , Some ("vm64x") , Some ("xmm2") , None))) , InstructionRepr { opcode : 145u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPGATHERDQ , OperandMode :: from ((Some ("ymm1") , Some ("vm32x") , Some ("ymm2") , None))) , InstructionRepr { opcode : 144u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPGATHERQQ , OperandMode :: from ((Some ("ymm1") , Some ("vm64y") , Some ("ymm2") , None))) , InstructionRepr { opcode : 145u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPGATHERQD , OperandMode :: from ((Some ("xmm1 {k1}") , Some ("vm64x") , None , None))) , InstructionRepr { opcode : 145u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPGATHERQD , OperandMode :: from ((Some ("xmm1 {k1}") , Some ("vm64y") , None , None))) , InstructionRepr { opcode : 145u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPGATHERQD , OperandMode :: from ((Some ("ymm1 {k1}") , Some ("vm64z") , None , None))) , InstructionRepr { opcode : 145u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPGATHERQQ , OperandMode :: from ((Some ("xmm1 {k1}") , Some ("vm64x") , None , None))) , InstructionRepr { opcode : 145u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPGATHERQQ , OperandMode :: from ((Some ("ymm1 {k1}") , Some ("vm64y") , None , None))) , InstructionRepr { opcode : 145u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPGATHERQQ , OperandMode :: from ((Some ("zmm1 {k1}") , Some ("vm64z") , None , None))) , InstructionRepr { opcode : 145u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPLZCNTD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 68u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPLZCNTD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , None , None))) , InstructionRepr { opcode : 68u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPLZCNTD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst") , None , None))) , InstructionRepr { opcode : 68u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPLZCNTQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , None , None))) , InstructionRepr { opcode : 68u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPLZCNTQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , None , None))) , InstructionRepr { opcode : 68u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPLZCNTQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst") , None , None))) , InstructionRepr { opcode : 68u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMASKMOVD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("m128") , None))) , InstructionRepr { opcode : 140u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMASKMOVD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("m256") , None))) , InstructionRepr { opcode : 140u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMASKMOVQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("m128") , None))) , InstructionRepr { opcode : 140u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMASKMOVQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("m256") , None))) , InstructionRepr { opcode : 140u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMASKMOVD , OperandMode :: from ((Some ("m128") , Some ("xmm1") , Some ("xmm2") , None))) , InstructionRepr { opcode : 142u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMASKMOVD , OperandMode :: from ((Some ("m256") , Some ("ymm1") , Some ("ymm2") , None))) , InstructionRepr { opcode : 142u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMASKMOVQ , OperandMode :: from ((Some ("m128") , Some ("xmm1") , Some ("xmm2") , None))) , InstructionRepr { opcode : 142u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMASKMOVQ , OperandMode :: from ((Some ("m256") , Some ("ymm1") , Some ("ymm2") , None))) , InstructionRepr { opcode : 142u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVB2M , OperandMode :: from ((Some ("k1") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVB2M , OperandMode :: from ((Some ("k1") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVB2M , OperandMode :: from ((Some ("k1") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVW2M , OperandMode :: from ((Some ("k1") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVW2M , OperandMode :: from ((Some ("k1") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVW2M , OperandMode :: from ((Some ("k1") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 41u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVD2M , OperandMode :: from ((Some ("k1") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 57u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVD2M , OperandMode :: from ((Some ("k1") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 57u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVD2M , OperandMode :: from ((Some ("k1") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 57u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVQ2M , OperandMode :: from ((Some ("k1") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 57u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVQ2M , OperandMode :: from ((Some ("k1") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 57u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVQ2M , OperandMode :: from ((Some ("k1") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 57u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVDB , OperandMode :: from ((Some ("xmm1/m32 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 49u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSDB , OperandMode :: from ((Some ("xmm1/m32 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 33u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVUSDB , OperandMode :: from ((Some ("xmm1/m32 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVDB , OperandMode :: from ((Some ("xmm1/m64 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 49u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSDB , OperandMode :: from ((Some ("xmm1/m64 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 33u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVUSDB , OperandMode :: from ((Some ("xmm1/m64 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVDB , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 49u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSDB , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 33u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVUSDB , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVDW , OperandMode :: from ((Some ("xmm1/m64 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 51u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSDW , OperandMode :: from ((Some ("xmm1/m64 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 35u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVUSDW , OperandMode :: from ((Some ("xmm1/m64 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 19u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVDW , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 51u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSDW , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 35u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVUSDW , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 19u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVDW , OperandMode :: from ((Some ("ymm1/m256 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 51u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSDW , OperandMode :: from ((Some ("ymm1/m256 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 35u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVUSDW , OperandMode :: from ((Some ("ymm1/m256 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 19u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVM2B , OperandMode :: from ((Some ("xmm1") , Some ("k1") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVM2B , OperandMode :: from ((Some ("ymm1") , Some ("k1") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVM2B , OperandMode :: from ((Some ("zmm1") , Some ("k1") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVM2W , OperandMode :: from ((Some ("xmm1") , Some ("k1") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVM2W , OperandMode :: from ((Some ("ymm1") , Some ("k1") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVM2W , OperandMode :: from ((Some ("zmm1") , Some ("k1") , None , None))) , InstructionRepr { opcode : 40u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVM2D , OperandMode :: from ((Some ("xmm1") , Some ("k1") , None , None))) , InstructionRepr { opcode : 56u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVM2D , OperandMode :: from ((Some ("ymm1") , Some ("k1") , None , None))) , InstructionRepr { opcode : 56u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVM2D , OperandMode :: from ((Some ("zmm1") , Some ("k1") , None , None))) , InstructionRepr { opcode : 56u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVM2Q , OperandMode :: from ((Some ("xmm1") , Some ("k1") , None , None))) , InstructionRepr { opcode : 56u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVM2Q , OperandMode :: from ((Some ("ymm1") , Some ("k1") , None , None))) , InstructionRepr { opcode : 56u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVM2Q , OperandMode :: from ((Some ("zmm1") , Some ("k1") , None , None))) , InstructionRepr { opcode : 56u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVQB , OperandMode :: from ((Some ("xmm1/m16 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 50u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSQB , OperandMode :: from ((Some ("xmm1/m16 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 34u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVUSQB , OperandMode :: from ((Some ("xmm1/m16 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVQB , OperandMode :: from ((Some ("xmm1/m32 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 50u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSQB , OperandMode :: from ((Some ("xmm1/m32 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 34u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVUSQB , OperandMode :: from ((Some ("xmm1/m32 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVQB , OperandMode :: from ((Some ("xmm1/m64 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 50u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSQB , OperandMode :: from ((Some ("xmm1/m64 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 34u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVUSQB , OperandMode :: from ((Some ("xmm1/m64 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVQD , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 53u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSQD , OperandMode :: from ((Some ("xmm1/m64 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 37u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVUSQD , OperandMode :: from ((Some ("xmm1/m64 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVQD , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 53u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSQD , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 37u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVUSQD , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVQD , OperandMode :: from ((Some ("ymm1/m256 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 53u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSQD , OperandMode :: from ((Some ("ymm1/m256 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 37u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVUSQD , OperandMode :: from ((Some ("ymm1/m256 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVQW , OperandMode :: from ((Some ("xmm1/m32 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 52u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSQW , OperandMode :: from ((Some ("xmm1/m32 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 36u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVUSQW , OperandMode :: from ((Some ("xmm1/m32 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVQW , OperandMode :: from ((Some ("xmm1/m64 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 52u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSQW , OperandMode :: from ((Some ("xmm1/m64 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 36u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVUSQW , OperandMode :: from ((Some ("xmm1/m64 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVQW , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 52u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSQW , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 36u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVUSQW , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVWB , OperandMode :: from ((Some ("xmm1/m64 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 48u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSWB , OperandMode :: from ((Some ("xmm1/m64 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 32u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVUSWB , OperandMode :: from ((Some ("xmm1/m64 {k1}{z}") , Some ("xmm2") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVWB , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 48u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSWB , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 32u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVUSWB , OperandMode :: from ((Some ("xmm1/m128 {k1}{z}") , Some ("ymm2") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVWB , OperandMode :: from ((Some ("ymm1/m256 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 48u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVSWB , OperandMode :: from ((Some ("ymm1/m256 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 32u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPMOVUSWB , OperandMode :: from ((Some ("ymm1/m256 {k1}{z}") , Some ("zmm2") , None , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPROLVD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPROLD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPROLVQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPROLQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPROLVD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPROLD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPROLVQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPROLQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPROLVD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPROLD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPROLVQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 21u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPROLQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPRORVD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPRORD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPRORVQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPRORQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPRORVD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPRORD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPRORVQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPRORQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPRORVD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPRORD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPRORVQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 20u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPRORQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 114u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSCATTERDD , OperandMode :: from ((Some ("vm32x {k1}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 160u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSCATTERDD , OperandMode :: from ((Some ("vm32y {k1}") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 160u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSCATTERDD , OperandMode :: from ((Some ("vm32z {k1}") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 160u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSCATTERDQ , OperandMode :: from ((Some ("vm32x {k1}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 160u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSCATTERDQ , OperandMode :: from ((Some ("vm32x {k1}") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 160u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSCATTERDQ , OperandMode :: from ((Some ("vm32y {k1}") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 160u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSCATTERQD , OperandMode :: from ((Some ("vm64x {k1}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 161u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSCATTERQD , OperandMode :: from ((Some ("vm64y {k1}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 161u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSCATTERQD , OperandMode :: from ((Some ("vm64z {k1}") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 161u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSCATTERQQ , OperandMode :: from ((Some ("vm64x {k1}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 161u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSCATTERQQ , OperandMode :: from ((Some ("vm64y {k1}") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 161u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSCATTERQQ , OperandMode :: from ((Some ("vm64z {k1}") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 161u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLVD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 71u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLVQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 71u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLVD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 71u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLVQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 71u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLVW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLVW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLVW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 18u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLVD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 71u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLVD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 71u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLVD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 71u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLVQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 71u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLVQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 71u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSLLVQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 71u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAVD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 70u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAVD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 70u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAVW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAVW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAVW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 17u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAVD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 70u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAVD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 70u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAVD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 70u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAVQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 70u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAVQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 70u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRAVQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 70u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLVD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 69u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLVQ , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 69u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLVD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 69u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLVQ , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 69u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLVW , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLVW , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLVW , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 16u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLVD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 69u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLVD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 69u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLVD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 69u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLVQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 69u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLVQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 69u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPSRLVQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 69u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTERNLOGD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 37u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTERNLOGD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 37u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTERNLOGD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 37u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTERNLOGQ , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 37u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTERNLOGQ , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 37u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTERNLOGQ , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 37u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTMB , OperandMode :: from ((Some ("k2 {k1}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 38u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTMB , OperandMode :: from ((Some ("k2 {k1}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 38u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTMB , OperandMode :: from ((Some ("k2 {k1}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 38u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTMW , OperandMode :: from ((Some ("k2 {k1}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 38u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTMW , OperandMode :: from ((Some ("k2 {k1}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 38u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTMW , OperandMode :: from ((Some ("k2 {k1}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 38u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTMD , OperandMode :: from ((Some ("k2 {k1}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 39u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTMD , OperandMode :: from ((Some ("k2 {k1}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 39u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTMD , OperandMode :: from ((Some ("k2 {k1}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 39u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTMQ , OperandMode :: from ((Some ("k2 {k1}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 39u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTMQ , OperandMode :: from ((Some ("k2 {k1}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 39u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTMQ , OperandMode :: from ((Some ("k2 {k1}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 39u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTNMB , OperandMode :: from ((Some ("k2 {k1}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 38u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTNMB , OperandMode :: from ((Some ("k2 {k1}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 38u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTNMB , OperandMode :: from ((Some ("k2 {k1}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 38u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTNMW , OperandMode :: from ((Some ("k2 {k1}") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 38u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTNMW , OperandMode :: from ((Some ("k2 {k1}") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 38u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTNMW , OperandMode :: from ((Some ("k2 {k1}") , Some ("zmm2") , Some ("zmm3/m512") , None))) , InstructionRepr { opcode : 38u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTNMD , OperandMode :: from ((Some ("k2 {k1}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 39u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTNMD , OperandMode :: from ((Some ("k2 {k1}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 39u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTNMD , OperandMode :: from ((Some ("k2 {k1}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 39u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTNMQ , OperandMode :: from ((Some ("k2 {k1}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 39u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTNMQ , OperandMode :: from ((Some ("k2 {k1}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 39u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VPTESTNMQ , OperandMode :: from ((Some ("k2 {k1}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 39u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRANGEPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 80u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRANGEPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 80u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRANGEPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{sae}") , Some ("imm8")))) , InstructionRepr { opcode : 80u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRANGEPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 80u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRANGEPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 80u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRANGEPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{sae}") , Some ("imm8")))) , InstructionRepr { opcode : 80u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRANGESD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{sae}") , Some ("imm8")))) , InstructionRepr { opcode : 81u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRANGESS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{sae}") , Some ("imm8")))) , InstructionRepr { opcode : 81u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRCP14PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , None , None))) , InstructionRepr { opcode : 76u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRCP14PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , None , None))) , InstructionRepr { opcode : 76u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRCP14PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst") , None , None))) , InstructionRepr { opcode : 76u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRCP14PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 76u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRCP14PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , None , None))) , InstructionRepr { opcode : 76u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRCP14PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst") , None , None))) , InstructionRepr { opcode : 76u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRCP14SD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 77u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRCP14SS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 77u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRCP28PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst {sae}") , None , None))) , InstructionRepr { opcode : 202u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRCP28PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst {sae}") , None , None))) , InstructionRepr { opcode : 202u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRCP28SD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64 {sae}") , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRCP28SS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32 {sae}") , None))) , InstructionRepr { opcode : 203u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VREDUCEPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 86u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VREDUCEPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 86u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VREDUCEPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst{sae}") , Some ("imm8") , None))) , InstructionRepr { opcode : 86u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VREDUCEPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 86u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VREDUCEPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 86u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VREDUCEPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst{sae}") , Some ("imm8") , None))) , InstructionRepr { opcode : 86u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VREDUCESD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{sae}") , Some ("imm8/r")))) , InstructionRepr { opcode : 87u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VREDUCESS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{sae}") , Some ("imm8")))) , InstructionRepr { opcode : 87u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRNDSCALEPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 9u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRNDSCALEPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 9u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRNDSCALEPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst{sae}") , Some ("imm8") , None))) , InstructionRepr { opcode : 9u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRNDSCALEPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 8u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRNDSCALEPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , Some ("imm8") , None))) , InstructionRepr { opcode : 8u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRNDSCALEPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst{sae}") , Some ("imm8") , None))) , InstructionRepr { opcode : 8u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRNDSCALESD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{sae}") , Some ("imm8")))) , InstructionRepr { opcode : 11u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRNDSCALESS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{sae}") , Some ("imm8")))) , InstructionRepr { opcode : 10u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRSQRT14PD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m64bcst") , None , None))) , InstructionRepr { opcode : 78u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRSQRT14PD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m64bcst") , None , None))) , InstructionRepr { opcode : 78u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRSQRT14PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst") , None , None))) , InstructionRepr { opcode : 78u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRSQRT14PS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2/m128/m32bcst") , None , None))) , InstructionRepr { opcode : 78u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRSQRT14PS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2/m256/m32bcst") , None , None))) , InstructionRepr { opcode : 78u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRSQRT14PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst") , None , None))) , InstructionRepr { opcode : 78u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRSQRT14SD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64") , None))) , InstructionRepr { opcode : 79u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRSQRT14SS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32") , None))) , InstructionRepr { opcode : 79u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRSQRT28PD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m64bcst {sae}") , None , None))) , InstructionRepr { opcode : 204u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRSQRT28PS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2/m512/m32bcst {sae}") , None , None))) , InstructionRepr { opcode : 204u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRSQRT28SD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64 {sae}") , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VRSQRT28SS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32 {sae}") , None))) , InstructionRepr { opcode : 205u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCALEFPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCALEFPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCALEFPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst{er}") , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCALEFPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCALEFPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCALEFPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst{er}") , None))) , InstructionRepr { opcode : 44u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCALEFSD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m64{er}") , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCALEFSS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m32{er}") , None))) , InstructionRepr { opcode : 45u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCATTERDPS , OperandMode :: from ((Some ("vm32x {k1}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 162u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCATTERDPS , OperandMode :: from ((Some ("vm32y {k1}") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 162u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCATTERDPS , OperandMode :: from ((Some ("vm32z {k1}") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 162u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCATTERDPD , OperandMode :: from ((Some ("vm32x {k1}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 162u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCATTERDPD , OperandMode :: from ((Some ("vm32x {k1}") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 162u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCATTERDPD , OperandMode :: from ((Some ("vm32y {k1}") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 162u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCATTERQPS , OperandMode :: from ((Some ("vm64x {k1}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 163u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCATTERQPS , OperandMode :: from ((Some ("vm64y {k1}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 163u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCATTERQPS , OperandMode :: from ((Some ("vm64z {k1}") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 163u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCATTERQPD , OperandMode :: from ((Some ("vm64x {k1}") , Some ("xmm1") , None , None))) , InstructionRepr { opcode : 163u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCATTERQPD , OperandMode :: from ((Some ("vm64y {k1}") , Some ("ymm1") , None , None))) , InstructionRepr { opcode : 163u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCATTERQPD , OperandMode :: from ((Some ("vm64z {k1}") , Some ("zmm1") , None , None))) , InstructionRepr { opcode : 163u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCATTERPF0DPS , OperandMode :: from ((Some ("vm32z {k1}") , None , None , None))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCATTERPF0QPS , OperandMode :: from ((Some ("vm64z {k1}") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCATTERPF0DPD , OperandMode :: from ((Some ("vm32y {k1}") , None , None , None))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCATTERPF0QPD , OperandMode :: from ((Some ("vm64z {k1}") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCATTERPF1DPS , OperandMode :: from ((Some ("vm32z {k1}") , None , None , None))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCATTERPF1QPS , OperandMode :: from ((Some ("vm64z {k1}") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCATTERPF1DPD , OperandMode :: from ((Some ("vm32y {k1}") , None , None , None))) , InstructionRepr { opcode : 198u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSCATTERPF1QPD , OperandMode :: from ((Some ("vm64z {k1}") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSHUFF32x4 , OperandMode :: from ((Some ("zmm1{k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 35u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSHUFF64x2 , OperandMode :: from ((Some ("zmm1{k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 35u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSHUFI32x4 , OperandMode :: from ((Some ("zmm1{k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , Some ("imm8")))) , InstructionRepr { opcode : 67u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VSHUFI64x2 , OperandMode :: from ((Some ("zmm1{k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , Some ("imm8")))) , InstructionRepr { opcode : 67u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VTESTPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 14u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VTESTPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 14u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VTESTPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VTESTPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2/m256") , None , None))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VZEROALL , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 119u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VZEROUPPER , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 119u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: WAIT , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 155u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: FWAIT , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 155u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: WBINVD , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 9u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: WRFSBASE , OperandMode :: from ((Some ("r32") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: WRFSBASE , OperandMode :: from ((Some ("r64") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: WRGSBASE , OperandMode :: from ((Some ("r32") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: WRGSBASE , OperandMode :: from ((Some ("r64") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: WRMSR , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 48u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: WRPKRU , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 239u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XABORT , OperandMode :: from ((Some ("imm8") , None , None , None))) , InstructionRepr { opcode : 248u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XACQUIRE , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 242u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XRELEASE , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 243u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XADD , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 192u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XADD , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 192u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XADD , OperandMode :: from ((Some ("r/m16") , Some ("r16") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XADD , OperandMode :: from ((Some ("r/m32") , Some ("r32") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XADD , OperandMode :: from ((Some ("r/m64") , Some ("r64") , None , None))) , InstructionRepr { opcode : 193u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XBEGIN , OperandMode :: from ((Some ("rel16") , None , None , None))) , InstructionRepr { opcode : 248u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XBEGIN , OperandMode :: from ((Some ("rel32") , None , None , None))) , InstructionRepr { opcode : 248u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XCHG , OperandMode :: from ((Some ("AX") , Some ("r16") , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XCHG , OperandMode :: from ((Some ("r16") , Some ("AX") , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XCHG , OperandMode :: from ((Some ("EAX") , Some ("r32") , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XCHG , OperandMode :: from ((Some ("RAX") , Some ("r64") , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XCHG , OperandMode :: from ((Some ("r32") , Some ("EAX") , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XCHG , OperandMode :: from ((Some ("r64") , Some ("RAX") , None , None))) , InstructionRepr { opcode : 0u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XCHG , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 134u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XCHG , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 134u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XCHG , OperandMode :: from ((Some ("r8") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 134u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XCHG , OperandMode :: from ((Some ("r8") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 134u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XCHG , OperandMode :: from ((Some ("r/m16") , Some ("r16") , None , None))) , InstructionRepr { opcode : 135u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XCHG , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 135u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XCHG , OperandMode :: from ((Some ("r/m32") , Some ("r32") , None , None))) , InstructionRepr { opcode : 135u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XCHG , OperandMode :: from ((Some ("r/m64") , Some ("r64") , None , None))) , InstructionRepr { opcode : 135u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XCHG , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 135u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XCHG , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 135u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XEND , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 213u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XGETBV , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 208u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XLAT , OperandMode :: from ((Some ("m8") , None , None , None))) , InstructionRepr { opcode : 215u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XLATB , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 215u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XLATB , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 215u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("AL") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 52u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("AX") , Some ("imm16") , None , None))) , InstructionRepr { opcode : 53u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("EAX") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 53u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("RAX") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 53u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 128u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("r/m8") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 128u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("r/m16") , Some ("imm16") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("r/m32") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("r/m64") , Some ("imm32") , None , None))) , InstructionRepr { opcode : 129u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("r/m16") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("r/m32") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("r/m64") , Some ("imm8") , None , None))) , InstructionRepr { opcode : 131u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 48u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("r/m8") , Some ("r8") , None , None))) , InstructionRepr { opcode : 48u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("r/m16") , Some ("r16") , None , None))) , InstructionRepr { opcode : 49u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("r/m32") , Some ("r32") , None , None))) , InstructionRepr { opcode : 49u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("r/m64") , Some ("r64") , None , None))) , InstructionRepr { opcode : 49u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("r8") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 50u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("r8") , Some ("r/m8") , None , None))) , InstructionRepr { opcode : 50u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("r16") , Some ("r/m16") , None , None))) , InstructionRepr { opcode : 51u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("r32") , Some ("r/m32") , None , None))) , InstructionRepr { opcode : 51u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XOR , OperandMode :: from ((Some ("r64") , Some ("r/m64") , None , None))) , InstructionRepr { opcode : 51u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XORPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 15u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VXORPD , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 87u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VXORPD , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 87u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VXORPD , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m64bcst") , None))) , InstructionRepr { opcode : 87u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VXORPD , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m64bcst") , None))) , InstructionRepr { opcode : 87u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VXORPD , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m64bcst") , None))) , InstructionRepr { opcode : 87u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XORPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2/m128") , None , None))) , InstructionRepr { opcode : 87u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VXORPS , OperandMode :: from ((Some ("xmm1") , Some ("xmm2") , Some ("xmm3/m128") , None))) , InstructionRepr { opcode : 87u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VXORPS , OperandMode :: from ((Some ("ymm1") , Some ("ymm2") , Some ("ymm3/m256") , None))) , InstructionRepr { opcode : 87u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VXORPS , OperandMode :: from ((Some ("xmm1 {k1}{z}") , Some ("xmm2") , Some ("xmm3/m128/m32bcst") , None))) , InstructionRepr { opcode : 87u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VXORPS , OperandMode :: from ((Some ("ymm1 {k1}{z}") , Some ("ymm2") , Some ("ymm3/m256/m32bcst") , None))) , InstructionRepr { opcode : 87u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: VXORPS , OperandMode :: from ((Some ("zmm1 {k1}{z}") , Some ("zmm2") , Some ("zmm3/m512/m32bcst") , None))) , InstructionRepr { opcode : 87u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XRSTOR , OperandMode :: from ((Some ("mem") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XRSTOR64 , OperandMode :: from ((Some ("mem") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XRSTORS , OperandMode :: from ((Some ("mem") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XRSTORS64 , OperandMode :: from ((Some ("mem") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XSAVE , OperandMode :: from ((Some ("mem") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XSAVE64 , OperandMode :: from ((Some ("mem") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XSAVEC , OperandMode :: from ((Some ("mem") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XSAVEC64 , OperandMode :: from ((Some ("mem") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XSAVEOPT , OperandMode :: from ((Some ("mem") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XSAVEOPT64 , OperandMode :: from ((Some ("mem") , None , None , None))) , InstructionRepr { opcode : 174u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XSAVES , OperandMode :: from ((Some ("mem") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XSAVES64 , OperandMode :: from ((Some ("mem") , None , None , None))) , InstructionRepr { opcode : 199u8 , modrm : true , sib : false , rex_prefix : Some (std :: str :: FromStr :: from_str ("REX.W") . unwrap ()) , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XSETBV , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 209u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs . insert ((Mnemonic :: XTEST , OperandMode :: from ((Some ("") , None , None , None))) , InstructionRepr { opcode : 214u8 , modrm : true , sib : false , rex_prefix : None , modes : vec ! [] }) ; instrs } ; }