head	1.1;
branch	1.1.1;
access;
symbols
	OPENBSD_6_1:1.1.1.2.0.52
	OPENBSD_6_1_BASE:1.1.1.2
	OPENBSD_6_0:1.1.1.2.0.50
	OPENBSD_6_0_BASE:1.1.1.2
	OPENBSD_5_9:1.1.1.2.0.46
	OPENBSD_5_9_BASE:1.1.1.2
	OPENBSD_5_8:1.1.1.2.0.48
	OPENBSD_5_8_BASE:1.1.1.2
	OPENBSD_5_7:1.1.1.2.0.40
	OPENBSD_5_7_BASE:1.1.1.2
	OPENBSD_5_6:1.1.1.2.0.44
	OPENBSD_5_6_BASE:1.1.1.2
	OPENBSD_5_5:1.1.1.2.0.42
	OPENBSD_5_5_BASE:1.1.1.2
	OPENBSD_5_4:1.1.1.2.0.38
	OPENBSD_5_4_BASE:1.1.1.2
	OPENBSD_5_3:1.1.1.2.0.36
	OPENBSD_5_3_BASE:1.1.1.2
	OPENBSD_5_2:1.1.1.2.0.34
	OPENBSD_5_2_BASE:1.1.1.2
	OPENBSD_5_1_BASE:1.1.1.2
	OPENBSD_5_1:1.1.1.2.0.32
	OPENBSD_5_0:1.1.1.2.0.30
	OPENBSD_5_0_BASE:1.1.1.2
	OPENBSD_4_9:1.1.1.2.0.28
	OPENBSD_4_9_BASE:1.1.1.2
	OPENBSD_4_8:1.1.1.2.0.26
	OPENBSD_4_8_BASE:1.1.1.2
	OPENBSD_4_7:1.1.1.2.0.22
	OPENBSD_4_7_BASE:1.1.1.2
	OPENBSD_4_6:1.1.1.2.0.24
	OPENBSD_4_6_BASE:1.1.1.2
	OPENBSD_4_5:1.1.1.2.0.20
	OPENBSD_4_5_BASE:1.1.1.2
	OPENBSD_4_4:1.1.1.2.0.18
	OPENBSD_4_4_BASE:1.1.1.2
	OPENBSD_4_3:1.1.1.2.0.16
	OPENBSD_4_3_BASE:1.1.1.2
	OPENBSD_4_2:1.1.1.2.0.14
	OPENBSD_4_2_BASE:1.1.1.2
	OPENBSD_4_1:1.1.1.2.0.12
	OPENBSD_4_1_BASE:1.1.1.2
	OPENBSD_4_0:1.1.1.2.0.10
	OPENBSD_4_0_BASE:1.1.1.2
	OPENBSD_3_9:1.1.1.2.0.8
	OPENBSD_3_9_BASE:1.1.1.2
	OPENBSD_3_8:1.1.1.2.0.6
	OPENBSD_3_8_BASE:1.1.1.2
	OPENBSD_3_7:1.1.1.2.0.4
	OPENBSD_3_7_BASE:1.1.1.2
	BINUTILS_2_15:1.1.1.2
	OPENBSD_3_6:1.1.1.2.0.2
	OPENBSD_3_6_BASE:1.1.1.2
	BINUTILS-2_14:1.1.1.2
	OPENBSD_3_5:1.1.1.1.0.8
	OPENBSD_3_5_BASE:1.1.1.1
	OPENBSD_3_4:1.1.1.1.0.6
	OPENBSD_3_4_BASE:1.1.1.1
	OPENBSD_3_3:1.1.1.1.0.4
	OPENBSD_3_3_BASE:1.1.1.1
	OPENBSD_3_2:1.1.1.1.0.2
	OPENBSD_3_2_BASE:1.1.1.1
	binutils-2_11_2:1.1.1.1
	FSF:1.1.1;
locks; strict;
comment	@ * @;


1.1
date	2002.05.13.13.58.53;	author fgsch;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2002.05.13.13.58.53;	author fgsch;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	2004.05.17.20.42.47;	author drahn;	state Exp;
branches;
next	;


desc
@@


1.1
log
@Initial revision
@
text
@/* Disassembly routines for TMS320C54X architecture
   Copyright 1999, 2000 Free Software Foundation, Inc.
   Contributed by Timothy Wall (twall@@cygnus.com)

   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 2 of the License, or
   (at your option) any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.

   You should have received a copy of the GNU General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA
   02111-1307, USA.  */

#include <errno.h>
#include <math.h>
#include <stdlib.h>
#include "sysdep.h"
#include "dis-asm.h"
#include "opcode/tic54x.h"
#include "coff/tic54x.h"

typedef struct _instruction {
  int parallel;
  template *tm;
  partemplate *ptm;
} instruction;

static int get_insn_size PARAMS ((unsigned short, instruction *));
static int get_instruction PARAMS ((disassemble_info *, bfd_vma, 
                                    unsigned short, instruction *));
static int print_instruction PARAMS ((disassemble_info *, bfd_vma, 
                                      unsigned short, char *, 
                                      enum optype [], int, int));
static int print_parallel_instruction PARAMS ((disassemble_info *, bfd_vma,
                                               unsigned short, partemplate *,
                                               int)); 
static int sprint_dual_address (disassemble_info *,char [], 
                                unsigned short);
static int sprint_indirect_address (disassemble_info *,char [], 
                                    unsigned short);
static int sprint_direct_address (disassemble_info *,char [], 
                                  unsigned short);
static int sprint_mmr (disassemble_info *,char [],int);
static int sprint_condition (disassemble_info *,char *,unsigned short);
static int sprint_cc2 (disassemble_info *,char *,unsigned short);

int
print_insn_tic54x(memaddr, info)
  bfd_vma memaddr;
  disassemble_info *info;
{
  bfd_byte opbuf[2]; 
  unsigned short opcode;
  int status, size;
  instruction insn;

  status = (*info->read_memory_func) (memaddr, opbuf, 2, info);
  if (status != 0)
  {
    (*info->memory_error_func)(status, memaddr, info);
    return -1;
  }

  opcode = bfd_getl16(opbuf);
  if (!get_instruction (info, memaddr, opcode, &insn))
      return -1;

  size = get_insn_size (opcode, &insn);
  info->bytes_per_line = 2;
  info->bytes_per_chunk = 2;
  info->octets_per_byte = 2;
  info->display_endian = BFD_ENDIAN_LITTLE;

  if (insn.parallel)
  {
    if (!print_parallel_instruction (info, memaddr, opcode, insn.ptm, size))
      return -1;
  }
  else
  {
    if (!print_instruction (info, memaddr, opcode, 
                            (char *)insn.tm->name, 
                            insn.tm->operand_types,
                            size, (insn.tm->flags & FL_EXT)))
      return -1;
  }

  return size*2;
}

static int
has_lkaddr(opcode, tm)
  unsigned short opcode;
  template *tm;
{
  return IS_LKADDR(opcode) && 
    (OPTYPE(tm->operand_types[0]) == OP_Smem ||
     OPTYPE(tm->operand_types[1]) == OP_Smem ||
     OPTYPE(tm->operand_types[2]) == OP_Smem ||
     OPTYPE(tm->operand_types[1]) == OP_Sind);
}

/* always returns 1 (whether an insn template was found) since we provide an
   "unknown instruction" template */
static int 
get_instruction (info, addr, opcode, insn)
  disassemble_info *info;
  bfd_vma addr;
  unsigned short opcode;
  instruction *insn;
{
  template * tm;
  partemplate * ptm;

  insn->parallel = 0;
  for (tm = (template *)tic54x_optab; tm->name; tm++)
  {
    if (tm->opcode == (opcode & tm->mask))
    {
      /* a few opcodes span two words */
      if (tm->flags & FL_EXT)
        {
          /* if lk addressing is used, the second half of the opcode gets
             pushed one word later */
          bfd_byte opbuf[2];
          bfd_vma addr2 = addr + 1 + has_lkaddr(opcode, tm);
          int status = (*info->read_memory_func)(addr2, opbuf, 2, info);
          if (status == 0)
            {
              unsigned short opcode2 = bfd_getl16(opbuf);
              if (tm->opcode2 == (opcode2 & tm->mask2))
                {
                  insn->tm = tm;
                  return 1;
                }
            }
        }
      else
        {
          insn->tm = tm;
          return 1;
        }
    }
  }
  for (ptm = (partemplate *)tic54x_paroptab; ptm->name; ptm++)
  {
    if (ptm->opcode == (opcode & ptm->mask))
    {
      insn->parallel = 1;
      insn->ptm = ptm;
      return 1;
    }
  }

  insn->tm = (template *)&tic54x_unknown_opcode;
  return 1;
}

static int 
get_insn_size (opcode, insn)
  unsigned short opcode;
  instruction *insn;
{
  int size;

  if (insn->parallel)
    {
      /* only non-parallel instructions support lk addressing */
      size = insn->ptm->words;
    }
  else
    {
      size = insn->tm->words + has_lkaddr(opcode, insn->tm);
    }

  return size;
}

int
print_instruction (info, memaddr, opcode, tm_name, tm_operands, size, ext)
  disassemble_info *info;
  bfd_vma memaddr;
  unsigned short opcode;
  char *tm_name;
  enum optype tm_operands[];
  int size;
  int ext;
{
  static int n;
  /* string storage for multiple operands */
  char operand[4][64] = { {0},{0},{0},{0}, };
  bfd_byte buf[2];
  unsigned long opcode2, lkaddr;
  enum optype src = OP_None;
  enum optype dst = OP_None;
  int i, shift;
  char *comma = "";

  info->fprintf_func (info->stream, "%-7s", tm_name);

  if (size > 1)
    {
      int status = (*info->read_memory_func) (memaddr+1, buf, 2, info);
      if (status != 0)
        return 0;
      lkaddr = opcode2 = bfd_getl16(buf);
      if (size > 2)
        {
          status = (*info->read_memory_func) (memaddr+2, buf, 2, info);
          if (status != 0)
            return 0;
          opcode2 = bfd_getl16(buf);
        }
    }

  for (i=0;i < MAX_OPERANDS && OPTYPE(tm_operands[i]) != OP_None;i++)
    {
      char *next_comma = ",";
      int optional = (tm_operands[i] & OPT) != 0;

      switch (OPTYPE(tm_operands[i]))
        {
        case OP_Xmem:
          sprint_dual_address (info, operand[i], XMEM(opcode));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_Ymem:
          sprint_dual_address (info, operand[i], YMEM(opcode));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_Smem:
        case OP_Sind:
        case OP_Lmem:
          info->fprintf_func (info->stream, "%s", comma);
          if (INDIRECT(opcode))
            {
              if (MOD(opcode) >= 12)
                {
                  bfd_vma addr = lkaddr;
                  int arf = ARF(opcode);
                  int mod = MOD(opcode);
                  if (mod == 15)
                      info->fprintf_func (info->stream, "*(");
                  else
                      info->fprintf_func (info->stream, "*%sar%d(", 
                                          (mod == 13 || mod == 14 ? "+" : ""),
                                          arf);
                  (*(info->print_address_func))((bfd_vma)addr, info);
                  info->fprintf_func (info->stream, ")%s", 
                                      mod == 14 ? "%" : "");
                }
              else
                {
                  sprint_indirect_address (info, operand[i], opcode);
                  info->fprintf_func (info->stream, "%s", operand[i]);
                }
            }
          else
          {
            /* FIXME -- use labels (print_address_func) */
            /* in order to do this, we need to guess what DP is */
            sprint_direct_address (info, operand[i], opcode);
            info->fprintf_func (info->stream, "%s", operand[i]);
          }
          break;
        case OP_dmad:
          info->fprintf_func (info->stream, "%s", comma);
          (*(info->print_address_func))((bfd_vma)opcode2, info);
          break;
        case OP_xpmad:
          /* upper 7 bits of address are in the opcode */
          opcode2 += ((unsigned long)opcode & 0x7F) << 16;
          /* fall through */
        case OP_pmad:
          info->fprintf_func (info->stream, "%s", comma);
          (*(info->print_address_func))((bfd_vma)opcode2, info);
          break;
        case OP_MMRX:
          sprint_mmr (info, operand[i], MMRX(opcode));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_MMRY:
          sprint_mmr (info, operand[i], MMRY(opcode));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_MMR:
          sprint_mmr (info, operand[i], MMR(opcode));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_PA:
          sprintf (operand[i], "pa%d", (unsigned)opcode2);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_SRC:
          src = SRC(ext ? opcode2 : opcode) ? OP_B : OP_A;
          sprintf (operand[i], (src == OP_B) ? "b" : "a");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_SRC1:
          src = SRC1(ext ? opcode2 : opcode) ? OP_B : OP_A;
          sprintf (operand[i], (src == OP_B) ? "b" : "a");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_RND:
          dst = DST(opcode) ? OP_B : OP_A;
          sprintf (operand[i], (dst == OP_B) ? "a" : "b");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_DST:
          dst = DST(ext ? opcode2 : opcode) ? OP_B : OP_A;
          if (!optional || dst != src)
            {
              sprintf (operand[i], (dst == OP_B) ? "b" : "a");
              info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
            }
          else
            next_comma = comma;
          break;
        case OP_B:
          sprintf (operand[i], "b");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_A:
          sprintf (operand[i], "a");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_ARX:
          sprintf (operand[i],"ar%d", (int)ARX(opcode));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_SHIFT:
          shift = SHIFT(ext ? opcode2 : opcode);
          if (!optional || shift != 0)
            {
              sprintf (operand[i],"%d", shift);
              info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
            }
          else
            next_comma = comma;
          break;
        case OP_SHFT:
          shift = SHFT(opcode);
          if (!optional || shift != 0)
            {
              sprintf (operand[i],"%d", (unsigned)shift);
              info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
            }
          else
            next_comma = comma;
          break;
        case OP_lk:
          sprintf (operand[i],"#%d", (int)(short)opcode2);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_T:
          sprintf (operand[i], "t");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_TS:
          sprintf (operand[i], "ts");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_k8:
          sprintf (operand[i], "%d", (int)((signed char)(opcode & 0xFF)));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_16:
          sprintf (operand[i], "16");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_ASM:
          sprintf (operand[i], "asm");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_BITC:
          sprintf (operand[i], "%d", (int)(opcode & 0xF));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_CC:
          /* put all CC operands in the same operand */
          sprint_condition (info, operand[i], opcode);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          i = MAX_OPERANDS;
          break;
        case OP_CC2:
          sprint_cc2 (info, operand[i], opcode);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_CC3:
        {
          const char *code[] = { "eq", "lt", "gt", "neq" };
          sprintf (operand[i], code[CC3(opcode)]);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        }
        case OP_123:
          {
            int code = (opcode>>8) & 0x3;
            sprintf (operand[i], "%d", (code == 0) ? 1 : (code == 2) ? 2 : 3);
            info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
            break;
          }
        case OP_k5:
          sprintf (operand[i], "#%d", 
                   (int)(((signed char)opcode & 0x1F) << 3)>>3);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_k8u:
          sprintf (operand[i], "#%d", (unsigned)(opcode & 0xFF));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_k3:
          sprintf (operand[i], "#%d", (int)(opcode & 0x7));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_lku:
          sprintf (operand[i], "#%d", (unsigned)opcode2);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_N:
          n = (opcode >> 9) & 0x1;
          sprintf (operand[i], "st%d", n);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_SBIT:
        {
          const char *status0[] = {
            "0", "1", "2", "3", "4", "5", "6", "7", "8", 
            "ovb", "ova", "c", "tc", "13", "14", "15"
          };
          const char *status1[] = {
            "0", "1", "2", "3", "4", 
            "cmpt", "frct", "c16", "sxm", "ovm", "10",
            "intm", "hm", "xf", "cpl", "braf"
          };
          sprintf (operand[i], "%s", 
                   n ? status1[SBIT(opcode)] : status0[SBIT(opcode)]);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        }
        case OP_12:
          sprintf (operand[i], "%d", (int)((opcode >> 9)&1) + 1);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_TRN:
          sprintf (operand[i], "trn");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_DP:
          sprintf (operand[i], "dp");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_k9:
          /* FIXME-- this is DP, print the original address? */
          sprintf (operand[i], "#%d", (int)(opcode & 0x1FF));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_ARP:
          sprintf (operand[i], "arp");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_031:
          sprintf (operand[i], "%d", (int)(opcode & 0x1F));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        default:
          sprintf (operand[i], "??? (0x%x)", tm_operands[i]);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        }
      comma = next_comma;
    }
  return 1;
}

static int
print_parallel_instruction (info, memaddr, opcode, ptm, size)
  disassemble_info *info;
  bfd_vma memaddr;
  unsigned short opcode;
  partemplate *ptm;
  int size;
{
  print_instruction (info, memaddr, opcode, 
                     ptm->name, ptm->operand_types, size, 0);
  info->fprintf_func (info->stream, " || ");
  return print_instruction (info, memaddr, opcode, 
                            ptm->parname, ptm->paroperand_types, size, 0);
}

static int
sprint_dual_address (info, buf, code)
  disassemble_info *info;
  char buf[];
  unsigned short code;
{
  const char *formats[] = {
    "*ar%d",
    "*ar%d-",
    "*ar%d+",
    "*ar%d+0%%",
  };
  return sprintf (buf, formats[XMOD(code)], XARX(code));
}

static int
sprint_indirect_address (info, buf, opcode)
  disassemble_info *info;
  char buf[];
  unsigned short opcode;
{
  const char *formats[] = {
    "*ar%d",
    "*ar%d-",
    "*ar%d+",
    "*+ar%d",
    "*ar%d-0B",
    "*ar%d-0",
    "*ar%d+0",
    "*ar%d+0B",
    "*ar%d-%%",
    "*ar%d-0%%",
    "*ar%d+%%",
    "*ar%d+0%%",
  };
  return sprintf (buf, formats[MOD(opcode)], ARF(opcode));
}

static int
sprint_direct_address (info, buf, opcode)
  disassemble_info *info;
  char buf[];
  unsigned short opcode;
{
  /* FIXME -- look up relocation if available */
  return sprintf (buf, "0x??%02x", (int)(opcode & 0x7F));
}

static int
sprint_mmr (info, buf, mmr)
  disassemble_info *info;
  char buf[];
  int mmr;
{
  symbol *reg = (symbol *)mmregs;
  while (reg->name != NULL)
    {
      if (mmr == reg->value)
        {
          sprintf (buf, "%s", (reg+1)->name);
          return 1;
        }
      ++reg;
    }
  sprintf (buf, "MMR(%d)", mmr); /* FIXME -- different targets.  */
  return 0;
}

static int
sprint_cc2 (info, buf, opcode)
  disassemble_info *info;
  char *buf;
  unsigned short opcode;
{
  const char *cc2[] = {
    "??", "??", "ageq", "alt", "aneq", "aeq", "agt", "aleq",
    "??", "??", "bgeq", "blt", "bneq", "beq", "bgt", "bleq",
  };
  return sprintf (buf, "%s", cc2[opcode & 0xF]);
}

static int
sprint_condition (info, buf, opcode)
  disassemble_info *info;
  char *buf;
  unsigned short opcode;
{
  char *start = buf;
  const char *cmp[] = {
      "??", "??", "geq", "lt", "neq", "eq", "gt", "leq"
  };
  if (opcode & 0x40)
    {
      char acc = (opcode & 0x8) ? 'b' : 'a';
      if (opcode & 0x7)
          buf += sprintf (buf, "%c%s%s", acc, cmp[(opcode&0x7)],
                          (opcode&0x20) ? ", " : "");
      if (opcode & 0x20)
          buf += sprintf (buf, "%c%s", acc, (opcode&0x10) ? "ov" : "nov");
    }
  else if (opcode & 0x3F)
    {
      if (opcode & 0x30)
        buf += sprintf (buf, "%s%s", 
                        ((opcode & 0x30) == 0x30) ? "tc" : "ntc",
                        (opcode & 0x0F) ? ", " : "");
      if (opcode & 0x0C)
        buf += sprintf (buf, "%s%s", 
                        ((opcode & 0x0C) == 0x0C) ? "c" : "nc",
                        (opcode & 0x03) ? ", " : "");
      if (opcode & 0x03)
        buf += sprintf (buf, "%s", 
                        ((opcode & 0x03) == 0x03) ? "bio" : "nbio");
    }
  else
    buf += sprintf (buf, "unc");

  return buf - start;
}
@


1.1.1.1
log
@Import binutils-2.11.2
- only the binutils package (no gdb here)
- don't import libiberty and texinfo, they are elsewhere
- remove all .info* generated files
@
text
@@


1.1.1.2
log
@import binutils 2.14 (excluding testsuites, .info files, and .po files)
@
text
@d2 1
a2 1
   Copyright 1999, 2000, 2001 Free Software Foundation, Inc.
d28 16
a43 9
static int has_lkaddr (unsigned short, const template *);
static int get_insn_size (unsigned short, const template *);
static int print_instruction (disassemble_info *, bfd_vma,
                              unsigned short, const char *,
                              const enum optype [], int, int);
static int print_parallel_instruction (disassemble_info *, bfd_vma,
                                       unsigned short, 
                                       const template *, int);
static int sprint_dual_address (disassemble_info *,char [],
d45 1
a45 1
static int sprint_indirect_address (disassemble_info *,char [],
d47 1
a47 1
static int sprint_direct_address (disassemble_info *,char [],
d54 3
a56 1
print_insn_tic54x (bfd_vma memaddr, disassemble_info *info)
d58 1
a58 1
  bfd_byte opbuf[2];
d61 1
a61 1
  const template* tm;
d66 1
a66 1
    (*info->memory_error_func) (status, memaddr, info);
d70 3
a72 2
  opcode = bfd_getl16 (opbuf);
  tm = tic54x_get_insn (info, memaddr, opcode, &size);
d74 1
d80 1
a80 1
  if (tm->flags & FL_PAR)
d82 1
a82 1
    if (!print_parallel_instruction (info, memaddr, opcode, tm, size))
d87 4
a90 4
    if (!print_instruction (info, memaddr, opcode,
                            (char *) tm->name,
                            tm->operand_types,
                            size, (tm->flags & FL_EXT)))
d94 1
a94 1
  return size * 2;
d98 3
a100 1
has_lkaddr (unsigned short memdata, const template *tm)
d102 5
a106 7
  return (IS_LKADDR (memdata)
	  && (OPTYPE (tm->operand_types[0]) == OP_Smem
	      || OPTYPE (tm->operand_types[1]) == OP_Smem
	      || OPTYPE (tm->operand_types[2]) == OP_Smem
	      || OPTYPE (tm->operand_types[1]) == OP_Sind
              || OPTYPE (tm->operand_types[0]) == OP_Lmem
              || OPTYPE (tm->operand_types[1]) == OP_Lmem));
d111 6
a116 3
const template*
tic54x_get_insn (disassemble_info *info, bfd_vma addr, 
                 unsigned short memdata, int *size)
d118 2
a119 1
  const template *tm = NULL;
d121 2
a122 1
  for (tm = tic54x_optab; tm->name; tm++)
d124 1
a124 1
    if (tm->opcode == (memdata & tm->mask))
d132 2
a133 3
          bfd_vma addr2 = addr + 1 + has_lkaddr (memdata, tm);
          int status = (*info->read_memory_func) (addr2, opbuf, 2, info);
          // FIXME handle errors
d136 2
a137 2
              unsigned short data2 = bfd_getl16 (opbuf);
              if (tm->opcode2 == (data2 & tm->mask2))
d139 2
a140 2
                  if (size) *size = get_insn_size (memdata, tm);
                  return tm;
d146 2
a147 2
          if (size) *size = get_insn_size (memdata, tm);
          return tm;
d151 1
a151 1
  for (tm = (template *) tic54x_paroptab; tm->name; tm++)
d153 1
a153 1
    if (tm->opcode == (memdata & tm->mask))
d155 3
a157 2
      if (size) *size = get_insn_size (memdata, tm);
      return tm;
d161 2
a162 2
  if (size) *size = 1;
  return &tic54x_unknown_opcode;
d165 4
a168 2
static int
get_insn_size (unsigned short memdata, const template *insn)
d172 1
a172 1
  if (insn->flags & FL_PAR)
d175 1
a175 1
      size = insn->words;
d179 1
a179 1
      size = insn->words + has_lkaddr (memdata, insn);
d190 2
a191 2
  const char *tm_name;
  const enum optype tm_operands[];
d199 1
a199 2
  unsigned long opcode2 = 0;
  unsigned long lkaddr = 0;
d209 1
a209 1
      int status = (*info->read_memory_func) (memaddr + 1, buf, 2, info);
d212 1
a212 1
      lkaddr = opcode2 = bfd_getl16 (buf);
d215 1
a215 1
          status = (*info->read_memory_func) (memaddr + 2, buf, 2, info);
d218 1
a218 1
          opcode2 = bfd_getl16 (buf);
d222 1
a222 1
  for (i = 0; i < MAX_OPERANDS && OPTYPE (tm_operands[i]) != OP_None; i++)
d227 1
a227 1
      switch (OPTYPE (tm_operands[i]))
d230 1
a230 1
          sprint_dual_address (info, operand[i], XMEM (opcode));
d234 1
a234 1
          sprint_dual_address (info, operand[i], YMEM (opcode));
d241 1
a241 1
          if (INDIRECT (opcode))
d243 1
a243 1
              if (MOD (opcode) >= 12)
d246 2
a247 2
                  int arf = ARF (opcode);
                  int mod = MOD (opcode);
d251 1
a251 1
                      info->fprintf_func (info->stream, "*%sar%d(",
d254 2
a255 2
                  (*(info->print_address_func)) ((bfd_vma) addr, info);
                  info->fprintf_func (info->stream, ")%s",
d274 1
a274 1
          (*(info->print_address_func)) ((bfd_vma) opcode2, info);
d278 1
a278 1
          opcode2 += ((unsigned long) opcode & 0x7F) << 16;
d282 1
a282 1
          (*(info->print_address_func)) ((bfd_vma) opcode2, info);
d285 1
a285 1
          sprint_mmr (info, operand[i], MMRX (opcode));
d289 1
a289 1
          sprint_mmr (info, operand[i], MMRY (opcode));
d293 1
a293 1
          sprint_mmr (info, operand[i], MMR (opcode));
d297 1
a297 1
          sprintf (operand[i], "pa%d", (unsigned) opcode2);
d301 1
a301 1
          src = SRC (ext ? opcode2 : opcode) ? OP_B : OP_A;
d306 1
a306 1
          src = SRC1 (ext ? opcode2 : opcode) ? OP_B : OP_A;
d311 1
a311 1
          dst = DST (opcode) ? OP_B : OP_A;
d316 1
a316 1
          dst = DST (ext ? opcode2 : opcode) ? OP_B : OP_A;
d334 1
a334 1
          sprintf (operand[i], "ar%d", (int) ARX (opcode));
d338 1
a338 1
          shift = SHIFT (ext ? opcode2 : opcode);
d341 1
a341 1
              sprintf (operand[i], "%d", shift);
d348 1
a348 1
          shift = SHFT (opcode);
d351 1
a351 1
              sprintf (operand[i], "%d", (unsigned) shift);
d358 1
a358 1
          sprintf (operand[i], "#%d", (int) (short) opcode2);
d370 1
a370 1
          sprintf (operand[i], "%d", (int) ((signed char) (opcode & 0xFF)));
d382 1
a382 1
          sprintf (operand[i], "%d", (int) (opcode & 0xF));
d398 1
a398 1
          sprintf (operand[i], code[CC3 (opcode)]);
d404 1
a404 1
            int code = (opcode >> 8) & 0x3;
d410 2
a411 2
          sprintf (operand[i], "#%d",
                   (int) (((signed char) opcode & 0x1F) << 3) >> 3);
d415 1
a415 1
          sprintf (operand[i], "#%d", (unsigned) (opcode & 0xFF));
d419 1
a419 1
          sprintf (operand[i], "#%d", (int) (opcode & 0x7));
d423 1
a423 1
          sprintf (operand[i], "#%d", (unsigned) opcode2);
d434 1
a434 1
            "0", "1", "2", "3", "4", "5", "6", "7", "8",
d438 1
a438 1
            "0", "1", "2", "3", "4",
d442 2
a443 2
          sprintf (operand[i], "%s",
                   n ? status1[SBIT (opcode)] : status0[SBIT (opcode)]);
d448 1
a448 1
          sprintf (operand[i], "%d", (int) ((opcode >> 9) & 1) + 1);
d461 1
a461 1
          sprintf (operand[i], "#%d", (int) (opcode & 0x1FF));
d469 1
a469 1
          sprintf (operand[i], "%d", (int) (opcode & 0x1F));
d487 1
a487 1
  const template *ptm;
d490 1
a490 1
  print_instruction (info, memaddr, opcode,
d493 1
a493 1
  return print_instruction (info, memaddr, opcode,
d499 1
a499 1
  disassemble_info *info ATTRIBUTE_UNUSED;
d509 1
a509 1
  return sprintf (buf, formats[XMOD (code)], XARX (code));
d514 1
a514 1
  disassemble_info *info ATTRIBUTE_UNUSED;
d532 1
a532 1
  return sprintf (buf, formats[MOD (opcode)], ARF (opcode));
d537 1
a537 1
  disassemble_info *info ATTRIBUTE_UNUSED;
d542 1
a542 1
  return sprintf (buf, "DP+0x%02x", (int) (opcode & 0x7F));
d547 1
a547 1
  disassemble_info *info ATTRIBUTE_UNUSED;
d551 1
a551 1
  symbol *reg = (symbol *) mmregs;
d556 1
a556 1
          sprintf (buf, "%s", (reg + 1)->name);
d567 1
a567 1
  disassemble_info *info ATTRIBUTE_UNUSED;
d580 1
a580 1
  disassemble_info *info ATTRIBUTE_UNUSED;
d592 2
a593 2
          buf += sprintf (buf, "%c%s%s", acc, cmp[(opcode & 0x7)],
                          (opcode & 0x20) ? ", " : "");
d595 1
a595 1
          buf += sprintf (buf, "%c%s", acc, (opcode & 0x10) ? "ov" : "nov");
d600 1
a600 1
        buf += sprintf (buf, "%s%s",
d604 1
a604 1
        buf += sprintf (buf, "%s%s",
d608 1
a608 1
        buf += sprintf (buf, "%s",
@

