<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>example</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>vga_mb_system_vga_display_controll_0_2</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_slv_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_slv_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_slv_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_slv_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_slv_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_slv_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_slv_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_slv_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_slv_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_slv_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_slv_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_slv_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_slv_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_slv_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_slv_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_slv_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_slv_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_slv_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_slv_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.FREQ_HZ">62500000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ADDR_WIDTH">5</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.CLK_DOMAIN">vga_mb_system_sys_clock</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>vga_pixel_clock</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>vga_pixel_clock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.VGA_PIXEL_CLOCK.PHASE">0.000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.VGA_PIXEL_CLOCK.INSERT_VIP">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.VGA_PIXEL_CLOCK.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.VGA_PIXEL_CLOCK.CLK_DOMAIN">vga_mb_system_sys_clock</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.VGA_PIXEL_CLOCK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.VGA_PIXEL_CLOCK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>vga_sys_intr</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>vga_sys_intr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.VGA_SYS_INTR.SENSITIVITY">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LOW_LATENCY</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.VGA_SYS_INTR.LOW_LATENCY">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PortWidth</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.VGA_SYS_INTR.PortWidth">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">M_AXI:S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.PHASE">0.000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.ACLK.INSERT_VIP">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.ARESETN.INSERT_VIP">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M_AXI"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_mst_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_mst_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_mst_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_mst_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_mst_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_mst_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_mst_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_mst_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_mst_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_mst_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_mst_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_mst_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_mst_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_mst_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.DATA_WIDTH">128</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.PROTOCOL">AXI4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.FREQ_HZ">62500000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.ADDR_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.ARUSER_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.READ_WRITE_MODE">READ_ONLY</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.HAS_BURST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.HAS_CACHE">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.HAS_WSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.HAS_BRESP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.SUPPORTS_NARROW_BURST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.MAX_BURST_LENGTH">256</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.CLK_DOMAIN">vga_mb_system_sys_clock</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF">M_AXI:S_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.PHASE">0.000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.INSERT_VIP">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.FREQ_HZ">62500000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.CLK_DOMAIN">vga_mb_system_sys_clock</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M_AXI</spirit:name>
      <spirit:range spirit:format="long" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent">128</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>Reg</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
        <spirit:register>
          <spirit:name>DISPLAY_MISC_CTRL</spirit:name>
          <spirit:addressOffset>0</spirit:addressOffset>
          <spirit:size spirit:format="long">32</spirit:size>
          <spirit:volatile>true</spirit:volatile>
          <spirit:access>read-write</spirit:access>
          <spirit:reset>
            <spirit:value spirit:format="long">1</spirit:value>
          </spirit:reset>
        </spirit:register>
        <spirit:register>
          <spirit:name>LINE_ADDRESS</spirit:name>
          <spirit:addressOffset>4</spirit:addressOffset>
          <spirit:size spirit:format="long">32</spirit:size>
          <spirit:volatile>true</spirit:volatile>
          <spirit:access>read-write</spirit:access>
          <spirit:reset>
            <spirit:value spirit:format="long">0</spirit:value>
          </spirit:reset>
        </spirit:register>
        <spirit:register>
          <spirit:name>IRQ_HISTORY</spirit:name>
          <spirit:addressOffset>8</spirit:addressOffset>
          <spirit:size spirit:format="long">32</spirit:size>
          <spirit:volatile>true</spirit:volatile>
          <spirit:access>read-only</spirit:access>
          <spirit:reset>
            <spirit:value spirit:format="long">0</spirit:value>
          </spirit:reset>
        </spirit:register>
        <spirit:register>
          <spirit:name>DEBUG_VECTOR</spirit:name>
          <spirit:addressOffset>12</spirit:addressOffset>
          <spirit:size spirit:format="long">32</spirit:size>
          <spirit:volatile>true</spirit:volatile>
          <spirit:access>read-only</spirit:access>
          <spirit:reset>
            <spirit:value spirit:format="long">0</spirit:value>
          </spirit:reset>
        </spirit:register>
        <spirit:register>
          <spirit:name>VGA_WIDTH</spirit:name>
          <spirit:addressOffset>16</spirit:addressOffset>
          <spirit:size spirit:format="long">32</spirit:size>
          <spirit:access>read-only</spirit:access>
          <spirit:reset>
            <spirit:value spirit:format="long">0</spirit:value>
          </spirit:reset>
        </spirit:register>
        <spirit:register>
          <spirit:name>VGA_HEIGHT</spirit:name>
          <spirit:addressOffset>20</spirit:addressOffset>
          <spirit:size spirit:format="long">32</spirit:size>
          <spirit:access>read-only</spirit:access>
          <spirit:reset>
            <spirit:value spirit:format="long">0</spirit:value>
          </spirit:reset>
        </spirit:register>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>vga_display_controller</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 16 17:28:36 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4fbfd6cc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4fbfd6cc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>vga_mb_system_vga_display_controll_0_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 16 17:28:36 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4fbfd6cc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>vga_display_controller</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 16 17:28:36 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3d1b0bf5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>vga_mb_system_vga_display_controll_0_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 16 17:28:36 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:3d1b0bf5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Apr 16 17:30:40 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4fbfd6cc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_slv_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_slv_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_slv_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_slv_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_slv_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.G_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_slv_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.G_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_slv_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_slv_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_slv_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_slv_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_slv_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_slv_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_slv_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_slv_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_slv_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_slv_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.G_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_slv_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_slv_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_slv_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_mst_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_mst_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_mst_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_mst_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_mst_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_mst_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_mst_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_mst_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_mst_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_mst_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_mst_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_mst_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_mst_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_mst_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vga_pixel_clock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vga_sys_intr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vga_red</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.G_VGA_RED_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vga_green</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.G_VGA_GREEN_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vga_blue</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.G_VGA_BLUE_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vga_hsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vga_vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>G_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>G S Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_S_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>G_VGA_RED_WIDTH</spirit:name>
        <spirit:displayName>G Vga Red Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_VGA_RED_WIDTH">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>G_VGA_GREEN_WIDTH</spirit:name>
        <spirit:displayName>G Vga Green Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_VGA_GREEN_WIDTH">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>G_VGA_BLUE_WIDTH</spirit:name>
        <spirit:displayName>G Vga Blue Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_VGA_BLUE_WIDTH">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_99ba8646</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/2985/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>blk_mem_gen_v8_4_4</spirit:logicalName>
      </spirit:file>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4" xilinx:isGenerated="true" xilinx:checksum="eefd2f8b">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/276e/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>fifo_generator_v13_2_5</spirit:logicalName>
      </spirit:file>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2" xilinx:isGenerated="true" xilinx:checksum="8be15007">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/pixel_fifo/pixel_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/amm_bridge/amm_axi_bridge_v1_0_rfs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/common/amm_bridge.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/amm_bridge/lib_cdc_v1_0_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/amm_bridge/lib_fifo_v1_0_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/amm_bridge/lib_pkg_v1_0_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/amm_bridge/lib_srl_fifo_v1_0_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/amm_bridge/axi_datamover_v5_1_vh_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/common/irq_sender.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/common/pulse_synchronizer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/common/vga_package.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/vga_display/vga_display_read_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/vga_display/vga_display_controller_slave.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/vga_handler/vga_interface/vga_interface_sm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/vga_handler/vga_interface/vga_interface.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/vga_handler/vga_handler.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/vga_display_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/vga_mb_system_vga_display_controll_0_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/276e/simulation/fifo_generator_vlog_beh.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>fifo_generator_v13_2_5</spirit:logicalName>
        <spirit:exportedName>fifo_generator_vlog_beh</spirit:exportedName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>fifo_generator_v13_2_5</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/276e/hdl/fifo_generator_v13_2_rfs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>fifo_generator_v13_2_5</spirit:logicalName>
      </spirit:file>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2" xilinx:isGenerated="true" xilinx:checksum="1fbd2e2b">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/pixel_fifo/pixel_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/amm_bridge/amm_axi_bridge_v1_0_rfs.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/common/amm_bridge.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/amm_bridge/lib_cdc_v1_0_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/amm_bridge/lib_fifo_v1_0_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/amm_bridge/lib_pkg_v1_0_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/amm_bridge/lib_srl_fifo_v1_0_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/amm_bridge/axi_datamover_v5_1_vh_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/common/irq_sender.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/common/pulse_synchronizer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/common/vga_package.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/vga_display/vga_display_read_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/vga_display/vga_display_controller_slave.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/vga_handler/vga_interface/vga_interface_sm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/vga_handler/vga_interface/vga_interface.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/vga_handler/vga_handler.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e86a/hdl/vga_display_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/vga_mb_system_vga_display_controll_0_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>vga_mb_system_vga_display_controll_0_2.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>vga_mb_system_vga_display_controll_0_2_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>vga_mb_system_vga_display_controll_0_2_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>vga_mb_system_vga_display_controll_0_2_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>vga_mb_system_vga_display_controll_0_2_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>VGA Display Controller</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">vga_mb_system_vga_display_controll_0_2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>G S Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.G_S_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_99ba8646">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_VGA_RED_WIDTH</spirit:name>
      <spirit:displayName>Red Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.G_VGA_RED_WIDTH" spirit:minimum="1" spirit:maximum="8" spirit:rangeType="long">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_VGA_GREEN_WIDTH</spirit:name>
      <spirit:displayName>Green Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.G_VGA_GREEN_WIDTH" spirit:minimum="1" spirit:maximum="8" spirit:rangeType="long">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_VGA_BLUE_WIDTH</spirit:name>
      <spirit:displayName>Blue Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.G_VGA_BLUE_WIDTH" spirit:minimum="1" spirit:maximum="8" spirit:rangeType="long">4</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>vga_display_controller_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="matzov.idf:user:vga_display_controller:1.0_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name=":user:vga_display_controller:1.0_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="matzov:user:vga_display_controller:1.0_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19eecffc_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a88e0c_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719f4c00_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27057de_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bdf6cb_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d376ae9_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b9b767c_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f941304_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6bf60b_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c2a0afd_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38994712_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7457ec_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d946895_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ede8af4_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26107c73_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8bbc2_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bfb8598_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf9fa03_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb09b_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417d0c3a_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b64c2a_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b607229_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327ecdea_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c0ca9b_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@758528ad_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b2f32b1_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f79ad9_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bccf814_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1dccd4_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb28339_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7feb3e79_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a24ea6a_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad0427b_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@295d4f6a_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44ded422_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@82c39d6_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5edbeca0_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@294b849e_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c14b3a2_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec9a3f4_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d3c681c_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a7ef4f_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f8a754d_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7906cc4_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26220c49_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3782b1c2_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47162938_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b2206c_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203782c1_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e28a023_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@241b7a5f_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd63d2d_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0e06d4_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc99ab_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40391075_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43a8470b_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@114bcf7e_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1792872c_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a730d2_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@601e8adc_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1c2507_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e237f3a_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3611200d_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f9c702_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b9fef77_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67ccc5a4_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2013a9ea_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5591fc80_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d3404bd_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4ea69a_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf44454_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e731207_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479d7906_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f27e15a_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34db3a00_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b7b2a3_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b823c00_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d6760e_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e82eb7e_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2be13d4b_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc68e9b_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389e883a_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@171a874c_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431e6b68_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f95612_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c23e5c_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607690a7_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c510b82_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@162515a4_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64415bbe_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e936efa_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705b2b4d_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cfffa4e_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a7c129_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e45ed40_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a0596a_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5376119_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6abcdce8_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f362bf9_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bedad1_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6deac28c_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1607684d_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11fe71da_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64070334_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f8911b_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a72c42_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2533e587_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c10b6ed_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d00af04_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c4c6d9_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e6424f_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44fd4b8e_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583307fb_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260d33d_ARCHIVE_LOCATION">d:/projects/isaacg/vga-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32a2dba1_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a6375e_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d1fca6_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@976fa79_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad4211f_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305f644c_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1365369_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265ada24_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f98b104_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c0225e_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@459bc26_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b40a5f_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c53edb8_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ae1193_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@82be4de_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4104f1a5_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34740e4d_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4324ea76_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d78fc09_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12058bc_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f374854_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c9d450_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@727fea5f_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b0f8a_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d74d6e6_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c908df7_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@148552e3_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c96594e_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dbabedb_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430eb540_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb55d7a_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50367709_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b20150_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46bbc273_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7973b838_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab9211e_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751c2c66_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2658a9ff_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23edf838_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea1993f_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22946fec_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ad7c39d_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e3cbd87_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d33685e_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@787c52e2_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b5addec_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4e3a24_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54127ecf_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66914a68_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0931d_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64cfc2ea_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c770afd_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc171e1_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b09cd9_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525a555_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b4cbc1_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3659498a_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b84435_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d2031e_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e4286f_ARCHIVE_LOCATION">/home/igershon/xilinx/nexys-7-vga-sw-training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@621c82cf_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d8ed71_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632b4c93_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180c4511_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b973de7_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35af410c_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bea02cc_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@584c48_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5f8d3_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507869c7_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24dd0ec5_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca409fe_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@214df1f5_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480115ac_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@749d2e9b_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f2a981_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39fd34c1_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1558430c_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec13e04_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6372a6c1_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318f37ae_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6506edee_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49cf401_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d47410_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@198675a8_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee5e6b2_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f772263_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3c8f4c_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@887856d_ARCHIVE_LOCATION">d:/projects/vga_traning/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39350b_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5bb4f2_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ec24d9_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f299c57_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@691cfce5_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745307fa_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b4aeee1_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59626c23_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57471755_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae54656_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e54d16_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@625a0e9e_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10771d6a_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4263ee57_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@746e7656_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c508c79_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66c49df5_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229df197_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d1e0ff_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33401819_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed5877c_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd12df_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c7a4c1_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e1a832_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db9cdbe_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c564aa_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60ac5d54_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24723574_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@529abcb8_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d41cd0_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a87e84e_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1933a633_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb7bbbe_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7099adca_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d40f22e_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fbd478e_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c1706_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a80323_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@627025e_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a763fe_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf205db_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b0c882_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775ba4a1_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@166485be_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c8f9c4b_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8d7841_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ee1026_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220b6e3d_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1852f6d4_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f76c51_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7df459_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47384d4e_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a347794_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@291c0b6b_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ace4a07_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@556c4893_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b40a09_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f89b6c_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e4e00f_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63decfff_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1bde8d_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f3e057d_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10aea1f_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@195d66f7_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@695051f0_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59cd78a2_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e5d68f_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dda761b_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70eaad8d_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d3be30_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c0cbbc7_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2684ca25_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f098ec0_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b627c52_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50afa4c3_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@376ea47c_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4afc99_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a5a608_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37fcaf34_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ac9d9a_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@361ac2ee_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c2aaf7_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fad22b9_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea51244_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ee092c_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@317bc43d_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f06b6f0_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e2f101_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b6edb9_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50231137_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37052e56_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292abbdc_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed78794_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c924f3a_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a4dec13_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c8ba63e_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@988370f_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d07f68_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b35e5_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f1a7a8_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d25b42d_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0aa8e6_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424a08b2_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d66706e_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@909b895_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a7d8b5_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c8468b_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@590814c4_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2bd99a_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a7e537_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424c2e3c_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b027745_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d196e00_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc587e8_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7fbc32_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2d028f_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e3a300b_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be876d7_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab76c0f_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37dd025_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@361a914d_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f11c6e_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32cef3a_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470aa778_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc5f92a_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ce712a_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac73bd1_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522d0bf4_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea2579_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce86680_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7598f8c8_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3e90f1_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e47acf3_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a13f9a8_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a30b73_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21648fb7_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b71b5b2_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72470df6_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a747f60_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4758930e_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c7f7b0_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5ca338_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f172334_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a04667a_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ec6a30_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54da8613_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa29e15_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c6f0d6_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d0968_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643d224f_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ffe4c41_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19f1d507_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34f2f7f8_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71df58c1_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612f2f12_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@765ae16c_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ddce58_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@385bba2d_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cca6cbf_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594ed964_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f12918_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54785978_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e184df_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c53670_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55526bb1_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc802a4_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1664f178_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255f3bef_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e795f71_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36dd80ac_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20dd6a39_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197b1ab1_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e4b50d_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@357ca227_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3beebd48_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a428489_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c26d16e_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a1b456_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f322f0_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5117c89c_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38a03fd6_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c539736_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a9dab9_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226d76be_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1725efdc_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e4f314f_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5defe352_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37316c5f_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1809c69e_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb3f81a_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@392ea0df_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@478a3659_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70dde880_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5185126c_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@227cf766_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7876c9_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39590392_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1608b4cb_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e97b175_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51098d5b_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce156b5_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b7cf97_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@449ca2c0_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b1f00f_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c15793_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1d9979_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb93415_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c053d78_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79589997_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f5efe_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb11e70_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2444b486_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40540940_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2abd8c49_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7da5533a_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@660a6898_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d54048_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b397f17_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e25be47_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc56700_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aefcbbb_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c7483d_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391b61f_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2857ee1c_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c2cdd8_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6ae434_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c9889c_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5cdc79_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5059ce05_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1236299d_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d4fa49_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e0824fc_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@598cf34f_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a1ef209_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764a0ea6_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d516334_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a0fbcf1_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c870fbd_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423d8eb8_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a685f66_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325a9085_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e1eed7_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dbbcef7_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593b268d_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b925e0a_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b9b561b_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee2593a_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299fb55f_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d45c09d_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626af372_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764c2291_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56dd1090_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197e4421_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3311cb76_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226cc169_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0d265c_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a4c617_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45dc9c22_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dadda3d_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ba48e8_ARCHIVE_LOCATION">d:/projects/vga_training/vga_display_controller</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ARESETN.POLARITY" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.ADDR_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.DATA_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.MAX_BURST_LENGTH" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.SUPPORTS_NARROW_BURST" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ADDR_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.MAX_BURST_LENGTH" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ACLK.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ACLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_ACLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.VGA_PIXEL_CLOCK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.VGA_PIXEL_CLOCK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.VGA_PIXEL_CLOCK.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.VGA_PIXEL_CLOCK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.VGA_PIXEL_CLOCK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.VGA_SYS_INTR.LOW_LATENCY" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.VGA_SYS_INTR.PortWidth" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.VGA_SYS_INTR.SENSITIVITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="99053a87"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="d93de70f"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="787656f9"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="bbd917cb"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="45762990"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="27487382"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c23424cc"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
