Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Fri Jun 26 18:24:20 2015
| Host              : ESIT044 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file toThreshold_timing_summary_routed.rpt -rpx toThreshold_timing_summary_routed.rpx
| Design            : toThreshold
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 24 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.369        0.000                      0                25621        0.032        0.000                      0                25621        3.995        0.000                       0                 12177  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.369        0.000                      0                25621        0.032        0.000                      0                25621        3.995        0.000                       0                 12177  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.995ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 2.949ns (35.198%)  route 5.429ns (64.802%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 11.705 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        1.739     1.739    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/aclk
    SLICE_X83Y43                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y43         FDRE (Prop_fdre_C_Q)         0.456     2.195 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=6, routed)           0.953     3.148    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CARRY_OUT
    SLICE_X83Y36         LUT3 (Prop_lut3_I0_O)        0.124     3.272 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=109, routed)         0.651     3.923    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/b_largest
    SLICE_X83Y33         LUT6 (Prop_lut6_I4_O)        0.124     4.047 f  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_5/O
                         net (fo=3, routed)           0.803     4.851    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/n_2_CHAIN_GEN[4].C_MUX.CARRY_MUX_i_5
    SLICE_X85Y33         LUT2 (Prop_lut2_I0_O)        0.154     5.005 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_2/O
                         net (fo=2, routed)           0.422     5.427    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/n_2_CHAIN_GEN[4].C_MUX.CARRY_MUX_i_2
    SLICE_X85Y35         LUT3 (Prop_lut3_I0_O)        0.327     5.754 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     5.754    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/A[4]
    SLICE_X85Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.286 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     6.286    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/O6[7]
    SLICE_X85Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.443 f  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.739     7.182    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/O6[9]
    SLICE_X86Y34         LUT6 (Prop_lut6_I0_O)        0.329     7.511 f  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_4/O
                         net (fo=1, routed)           0.648     8.159    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/n_2_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_4
    SLICE_X87Y34         LUT3 (Prop_lut3_I2_O)        0.124     8.283 f  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000     8.283    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/I0
    SLICE_X87Y34         MUXF7 (Prop_muxf7_I0_O)      0.212     8.495 f  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000     8.495    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X87Y34         MUXF8 (Prop_muxf8_I1_O)      0.094     8.589 f  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.447     9.035    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/zeros_add
    SLICE_X89Y34         LUT2 (Prop_lut2_I1_O)        0.316     9.351 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1__0/O
                         net (fo=1, routed)           0.766    10.117    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del
    DSP48_X3Y13          DSP48E1                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=12189, unset)        1.705    11.705    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y13                                                       r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.115    11.820    
                         clock uncertainty           -0.035    11.784    
    DSP48_X3Y13          DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.298    10.486    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         10.486    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 2.894ns (34.884%)  route 5.402ns (65.116%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 11.662 - 10.000 ) 
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        1.739     1.739    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/aclk
    SLICE_X16Y27                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y27         FDRE (Prop_fdre_C_Q)         0.518     2.257 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=6, routed)           1.005     3.262    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CARRY_OUT
    SLICE_X15Y25         LUT3 (Prop_lut3_I0_O)        0.124     3.386 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=109, routed)         0.916     4.302    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/b_largest
    SLICE_X11Y22         LUT6 (Prop_lut6_I4_O)        0.124     4.426 f  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_6/O
                         net (fo=3, routed)           0.622     5.048    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/n_2_CHAIN_GEN[4].C_MUX.CARRY_MUX_i_6
    SLICE_X10Y25         LUT2 (Prop_lut2_I1_O)        0.124     5.172 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_2/O
                         net (fo=2, routed)           0.615     5.787    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/n_2_CHAIN_GEN[4].C_MUX.CARRY_MUX_i_2
    SLICE_X10Y27         LUT3 (Prop_lut3_I0_O)        0.124     5.911 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     5.911    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/A[4]
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.424 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     6.424    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/O6[7]
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.678 f  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.484     7.162    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/O6[8]
    SLICE_X11Y28         LUT6 (Prop_lut6_I3_O)        0.367     7.529 f  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3/O
                         net (fo=1, routed)           0.572     8.101    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/n_2_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3
    SLICE_X11Y27         LUT3 (Prop_lut3_I0_O)        0.124     8.225 f  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000     8.225    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/I0
    SLICE_X11Y27         MUXF7 (Prop_muxf7_I0_O)      0.212     8.437 f  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000     8.437    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X11Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     8.531 f  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.641     9.172    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/zeros_add
    SLICE_X13Y33         LUT2 (Prop_lut2_I1_O)        0.316     9.488 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1__0/O
                         net (fo=1, routed)           0.548    10.035    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del
    DSP48_X1Y13          DSP48E1                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=12189, unset)        1.662    11.662    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X1Y13                                                       r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.115    11.777    
                         clock uncertainty           -0.035    11.741    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.298    10.443    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dadd_64ns_64ns_64_5_full_dsp_U84/toThreshold_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         10.443    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 3.147ns (38.425%)  route 5.043ns (61.575%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=3 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        1.736     1.736    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/aclk
    SLICE_X18Y24                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y24         FDRE (Prop_fdre_C_Q)         0.518     2.254 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[10].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=6, routed)           0.784     3.038    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CARRY_OUT
    SLICE_X20Y23         LUT3 (Prop_lut3_I0_O)        0.124     3.162 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_EQ_TOP/WIDE_AND/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__4/O
                         net (fo=109, routed)         0.984     4.146    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/b_largest
    SLICE_X17Y16         LUT6 (Prop_lut6_I4_O)        0.124     4.270 f  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_5/O
                         net (fo=3, routed)           0.791     5.061    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/n_2_CHAIN_GEN[5].C_MUX.CARRY_MUX_i_5
    SLICE_X19Y17         LUT2 (Prop_lut2_I0_O)        0.149     5.210 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2/O
                         net (fo=2, routed)           0.607     5.817    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/n_2_CHAIN_GEN[5].C_MUX.CARRY_MUX_i_2
    SLICE_X20Y18         LUT3 (Prop_lut3_I0_O)        0.332     6.149 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     6.149    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/A[5]
    SLICE_X20Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.682 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     6.682    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/O6[7]
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.936 f  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.432     7.369    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/O6[8]
    SLICE_X22Y19         LUT6 (Prop_lut6_I3_O)        0.367     7.736 f  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3/O
                         net (fo=1, routed)           0.579     8.315    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/n_2_MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3
    SLICE_X21Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.439 f  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000     8.439    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/I0
    SLICE_X21Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     8.651 f  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000     8.651    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X21Y19         MUXF8 (Prop_muxf8_I1_O)      0.094     8.745 f  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.466     9.211    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/zeros_add
    SLICE_X19Y19         LUT2 (Prop_lut2_I1_O)        0.316     9.527 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1__0/O
                         net (fo=1, routed)           0.399     9.926    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del
    DSP48_X1Y7           DSP48E1                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=12189, unset)        1.659    11.659    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X1Y7                                                        r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.115    11.774    
                         clock uncertainty           -0.035    11.738    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.298    10.440    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U83/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         10.440    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.186ns  (logic 2.796ns (30.436%)  route 6.390ns (69.564%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        1.882     1.882    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y13                                                       r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.316 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=19, routed)          1.245     3.561    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_0/Q_DEL/i_pipe/P[0]
    SLICE_X87Y37         LUT5 (Prop_lut5_I2_O)        0.124     3.685 f  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_0/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=1, routed)           0.663     4.348    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_0/Q_DEL/i_pipe/n_2_CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1
    SLICE_X90Y38         LUT6 (Prop_lut6_I5_O)        0.124     4.472 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_0/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     4.472    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X90Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.005 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=67, routed)          0.000     5.005    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[3]
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.259 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.728     5.988    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/I5[4]
    SLICE_X91Y38         LUT3 (Prop_lut3_I0_O)        0.393     6.381 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=3, routed)           1.026     7.407    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/n_2_opt_has_pipe.first_q[1]_i_3__0
    SLICE_X91Y37         LUT6 (Prop_lut6_I2_O)        0.326     7.733 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=38, routed)          1.312     9.044    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/O2
    SLICE_X98Y35         LUT3 (Prop_lut3_I1_O)        0.153     9.197 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[47]_i_5/O
                         net (fo=2, routed)           0.827    10.024    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/n_2_opt_has_pipe.first_q[47]_i_5
    SLICE_X96Y35         LUT6 (Prop_lut6_I0_O)        0.331    10.355 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[47]_i_4/O
                         net (fo=2, routed)           0.589    10.944    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/n_2_opt_has_pipe.first_q[47]_i_4
    SLICE_X96Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.068 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[46]_i_1/O
                         net (fo=1, routed)           0.000    11.068    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/shifted_temp[45]
    SLICE_X96Y34         FDRE                                         r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=12189, unset)        1.618    11.618    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X96Y34                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/C
                         clock pessimism              0.115    11.733    
                         clock uncertainty           -0.035    11.698    
    SLICE_X96Y34         FDRE (Setup_fdre_C_D)        0.081    11.779    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]
  -------------------------------------------------------------------
                         required time                         11.779    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.070ns  (logic 2.796ns (30.827%)  route 6.274ns (69.173%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 11.617 - 10.000 ) 
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        1.882     1.882    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y13                                                       r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y13          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.316 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=19, routed)          1.245     3.561    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_0/Q_DEL/i_pipe/P[0]
    SLICE_X87Y37         LUT5 (Prop_lut5_I2_O)        0.124     3.685 f  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_0/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=1, routed)           0.663     4.348    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_0/Q_DEL/i_pipe/n_2_CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1
    SLICE_X90Y38         LUT6 (Prop_lut6_I5_O)        0.124     4.472 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/LOGIC_ADD.ADD_0/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     4.472    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X90Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.005 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=67, routed)          0.000     5.005    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[3]
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.259 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.728     5.988    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/I5[4]
    SLICE_X91Y38         LUT3 (Prop_lut3_I0_O)        0.393     6.381 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=3, routed)           1.026     7.407    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/n_2_opt_has_pipe.first_q[1]_i_3__0
    SLICE_X91Y37         LUT6 (Prop_lut6_I2_O)        0.326     7.733 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=38, routed)          1.312     9.044    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/O2
    SLICE_X98Y35         LUT3 (Prop_lut3_I1_O)        0.153     9.197 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[47]_i_5/O
                         net (fo=2, routed)           0.827    10.024    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/n_2_opt_has_pipe.first_q[47]_i_5
    SLICE_X96Y35         LUT6 (Prop_lut6_I0_O)        0.331    10.355 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[47]_i_4/O
                         net (fo=2, routed)           0.472    10.827    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/n_2_opt_has_pipe.first_q[47]_i_4
    SLICE_X96Y33         LUT6 (Prop_lut6_I5_O)        0.124    10.951 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[47]_i_1/O
                         net (fo=1, routed)           0.000    10.951    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/shifted_temp[46]
    SLICE_X96Y33         FDRE                                         r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=12189, unset)        1.617    11.617    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X96Y33                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]/C
                         clock pessimism              0.115    11.732    
                         clock uncertainty           -0.035    11.697    
    SLICE_X96Y33         FDRE (Setup_fdre_C_D)        0.077    11.774    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dsub_64ns_64ns_64_5_full_dsp_U85/toThreshold_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]
  -------------------------------------------------------------------
                         required time                         11.774    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 5.246ns (57.919%)  route 3.811ns (42.081%))
  Logic Levels:           30  (CARRY4=28 LUT3=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 11.537 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        1.729     1.729    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X55Y49                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456     2.185 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          2.293     4.478    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.124     4.602 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__40/O
                         net (fo=1, routed)           0.000     4.602    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/A[3]
    SLICE_X59Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.003 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.003    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[3].C_MUX.CARRY_MUX
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.117 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.117    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[7].C_MUX.CARRY_MUX
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.231 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.231    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[11].C_MUX.CARRY_MUX
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.345 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.345    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[15].C_MUX.CARRY_MUX
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.459 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.459    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[19].C_MUX.CARRY_MUX
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.573    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[23].C_MUX.CARRY_MUX
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.687    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[27].C_MUX.CARRY_MUX
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.801    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[31].C_MUX.CARRY_MUX
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.915    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[35].C_MUX.CARRY_MUX
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.029    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[39].C_MUX.CARRY_MUX
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.143    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[43].C_MUX.CARRY_MUX
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.257    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[47].C_MUX.CARRY_MUX
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.371    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[51].C_MUX.CARRY_MUX
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.705 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.517     8.223    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/I3[53]
    SLICE_X58Y37         LUT3 (Prop_lut3_I0_O)        0.303     8.526 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__41/O
                         net (fo=1, routed)           0.000     8.526    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/a_xor_b_sub_0[1]
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.059 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.059    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[3].C_MUX.CARRY_MUX
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.176    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[7].C_MUX.CARRY_MUX
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.293 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.293    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[11].C_MUX.CARRY_MUX
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.410 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.410    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[15].C_MUX.CARRY_MUX
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.527 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.527    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[19].C_MUX.CARRY_MUX
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.644 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.644    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[23].C_MUX.CARRY_MUX
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.761 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.761    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[27].C_MUX.CARRY_MUX
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.878 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.878    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[31].C_MUX.CARRY_MUX
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.995    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[35].C_MUX.CARRY_MUX
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.112    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[39].C_MUX.CARRY_MUX
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.229    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[43].C_MUX.CARRY_MUX
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.346    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[47].C_MUX.CARRY_MUX
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.463 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    10.463    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[51].C_MUX.CARRY_MUX
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.786 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.786    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[53]
    SLICE_X58Y50         FDRE                                         r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=12189, unset)        1.537    11.537    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X58Y50                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.000    11.537    
                         clock uncertainty           -0.035    11.502    
    SLICE_X58Y50         FDRE (Setup_fdre_C_D)        0.109    11.611    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                         11.611    
                         arrival time                         -10.786    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.160ns  (logic 5.460ns (59.606%)  route 3.700ns (40.394%))
  Logic Levels:           30  (CARRY4=28 LUT3=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 11.523 - 10.000 ) 
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        1.694     1.694    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X30Y63                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     2.212 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          2.649     4.861    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]
    SLICE_X30Y36         LUT3 (Prop_lut3_I0_O)        0.124     4.985 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__12/O
                         net (fo=1, routed)           0.000     4.985    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/A[1]
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.518 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.518    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/n_2_CHAIN_GEN[3].C_MUX.CARRY_MUX
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.635 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.635    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/n_2_CHAIN_GEN[7].C_MUX.CARRY_MUX
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.752 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.752    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/n_2_CHAIN_GEN[11].C_MUX.CARRY_MUX
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.869 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.869    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/n_2_CHAIN_GEN[15].C_MUX.CARRY_MUX
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.986 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.986    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/n_2_CHAIN_GEN[19].C_MUX.CARRY_MUX
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.103 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.103    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/n_2_CHAIN_GEN[23].C_MUX.CARRY_MUX
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.220 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.220    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/n_2_CHAIN_GEN[27].C_MUX.CARRY_MUX
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.337 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.337    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/n_2_CHAIN_GEN[31].C_MUX.CARRY_MUX
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.454 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.454    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/n_2_CHAIN_GEN[35].C_MUX.CARRY_MUX
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.571 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.571    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/n_2_CHAIN_GEN[39].C_MUX.CARRY_MUX
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.688 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.688    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/n_2_CHAIN_GEN[43].C_MUX.CARRY_MUX
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.805 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.805    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/n_2_CHAIN_GEN[47].C_MUX.CARRY_MUX
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.922 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.922    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/n_2_CHAIN_GEN[51].C_MUX.CARRY_MUX
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.245 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.050     8.295    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/I3[53]
    SLICE_X31Y44         LUT3 (Prop_lut3_I0_O)        0.306     8.601 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__13/O
                         net (fo=1, routed)           0.000     8.601    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/a_xor_b_sub_0[1]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.151 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.151    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/n_2_CHAIN_GEN[3].C_MUX.CARRY_MUX
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.265    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/n_2_CHAIN_GEN[7].C_MUX.CARRY_MUX
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.379 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.379    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/n_2_CHAIN_GEN[11].C_MUX.CARRY_MUX
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.493 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.493    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/n_2_CHAIN_GEN[15].C_MUX.CARRY_MUX
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.607 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.607    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/n_2_CHAIN_GEN[19].C_MUX.CARRY_MUX
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.721 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     9.722    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/n_2_CHAIN_GEN[23].C_MUX.CARRY_MUX
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.836 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.836    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/n_2_CHAIN_GEN[27].C_MUX.CARRY_MUX
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.950 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.950    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/n_2_CHAIN_GEN[31].C_MUX.CARRY_MUX
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.064 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.064    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/n_2_CHAIN_GEN[35].C_MUX.CARRY_MUX
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.178 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.178    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/n_2_CHAIN_GEN[39].C_MUX.CARRY_MUX
    SLICE_X31Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.292 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.292    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/n_2_CHAIN_GEN[43].C_MUX.CARRY_MUX
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.406 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.406    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/n_2_CHAIN_GEN[47].C_MUX.CARRY_MUX
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.520 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.520    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/n_2_CHAIN_GEN[51].C_MUX.CARRY_MUX
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.854 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.854    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[53]
    SLICE_X31Y57         FDRE                                         r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=12189, unset)        1.523    11.523    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X31Y57                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.150    11.673    
                         clock uncertainty           -0.035    11.638    
    SLICE_X31Y57         FDRE (Setup_fdre_C_D)        0.062    11.700    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                         -10.854    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 5.387ns (59.472%)  route 3.671ns (40.528%))
  Logic Levels:           30  (CARRY4=28 LUT3=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 11.559 - 10.000 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        1.733     1.733    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X65Y49                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.456     2.189 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          2.192     4.381    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]
    SLICE_X71Y35         LUT3 (Prop_lut3_I0_O)        0.124     4.505 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__48/O
                         net (fo=1, routed)           0.000     4.505    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/A[1]
    SLICE_X71Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.055 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.055    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/n_2_CHAIN_GEN[3].C_MUX.CARRY_MUX
    SLICE_X71Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.169 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.169    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/n_2_CHAIN_GEN[7].C_MUX.CARRY_MUX
    SLICE_X71Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.283 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.283    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/n_2_CHAIN_GEN[11].C_MUX.CARRY_MUX
    SLICE_X71Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.397 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.397    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/n_2_CHAIN_GEN[15].C_MUX.CARRY_MUX
    SLICE_X71Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.511 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.511    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/n_2_CHAIN_GEN[19].C_MUX.CARRY_MUX
    SLICE_X71Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.625 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.625    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/n_2_CHAIN_GEN[23].C_MUX.CARRY_MUX
    SLICE_X71Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.739 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.739    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/n_2_CHAIN_GEN[27].C_MUX.CARRY_MUX
    SLICE_X71Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.853 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.853    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/n_2_CHAIN_GEN[31].C_MUX.CARRY_MUX
    SLICE_X71Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.967 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.967    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/n_2_CHAIN_GEN[35].C_MUX.CARRY_MUX
    SLICE_X71Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.081 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.081    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/n_2_CHAIN_GEN[39].C_MUX.CARRY_MUX
    SLICE_X71Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.195 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.195    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/n_2_CHAIN_GEN[43].C_MUX.CARRY_MUX
    SLICE_X71Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.309 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.309    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/n_2_CHAIN_GEN[47].C_MUX.CARRY_MUX
    SLICE_X71Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.423 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.423    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/n_2_CHAIN_GEN[51].C_MUX.CARRY_MUX
    SLICE_X71Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.757 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.479     8.236    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].ADDSUB/ADDSUB/Q_DEL/i_pipe/I3[53]
    SLICE_X70Y35         LUT3 (Prop_lut3_I0_O)        0.303     8.539 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[49].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__49/O
                         net (fo=1, routed)           0.000     8.539    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/a_xor_b_sub_0[1]
    SLICE_X70Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.089 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.089    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/n_2_CHAIN_GEN[3].C_MUX.CARRY_MUX
    SLICE_X70Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.203    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/n_2_CHAIN_GEN[7].C_MUX.CARRY_MUX
    SLICE_X70Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.317 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.317    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/n_2_CHAIN_GEN[11].C_MUX.CARRY_MUX
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.431 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.431    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/n_2_CHAIN_GEN[15].C_MUX.CARRY_MUX
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.545 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.545    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/n_2_CHAIN_GEN[19].C_MUX.CARRY_MUX
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.659 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.659    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/n_2_CHAIN_GEN[23].C_MUX.CARRY_MUX
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.773 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.773    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/n_2_CHAIN_GEN[27].C_MUX.CARRY_MUX
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.887 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.887    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/n_2_CHAIN_GEN[31].C_MUX.CARRY_MUX
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.001 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.001    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/n_2_CHAIN_GEN[35].C_MUX.CARRY_MUX
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.115 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.115    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/n_2_CHAIN_GEN[39].C_MUX.CARRY_MUX
    SLICE_X70Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.229 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.229    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/n_2_CHAIN_GEN[43].C_MUX.CARRY_MUX
    SLICE_X70Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.343 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.343    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/n_2_CHAIN_GEN[47].C_MUX.CARRY_MUX
    SLICE_X70Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.457 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.457    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/n_2_CHAIN_GEN[51].C_MUX.CARRY_MUX
    SLICE_X70Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.791 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.791    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[53]
    SLICE_X70Y48         FDRE                                         r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=12189, unset)        1.559    11.559    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X70Y48                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.115    11.674    
                         clock uncertainty           -0.035    11.639    
    SLICE_X70Y48         FDRE (Setup_fdre_C_D)        0.062    11.701    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                         11.701    
                         arrival time                         -10.791    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 5.059ns (55.668%)  route 4.029ns (44.332%))
  Logic Levels:           27  (CARRY4=25 LUT3=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 11.559 - 10.000 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        1.734     1.734    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X70Y48                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y48         FDRE (Prop_fdre_C_Q)         0.456     2.190 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          2.449     4.639    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]
    SLICE_X67Y38         LUT3 (Prop_lut3_I0_O)        0.124     4.763 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[13].C_MUX.CARRY_MUX_i_1__50/O
                         net (fo=1, routed)           0.000     4.763    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/A[13]
    SLICE_X67Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.313 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.313    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/n_2_CHAIN_GEN[15].C_MUX.CARRY_MUX
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.427 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.427    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/n_2_CHAIN_GEN[19].C_MUX.CARRY_MUX
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.541 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.541    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/n_2_CHAIN_GEN[23].C_MUX.CARRY_MUX
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.655 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.655    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/n_2_CHAIN_GEN[27].C_MUX.CARRY_MUX
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.769 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.769    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/n_2_CHAIN_GEN[31].C_MUX.CARRY_MUX
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.883 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.883    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/n_2_CHAIN_GEN[35].C_MUX.CARRY_MUX
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.997 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.997    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/n_2_CHAIN_GEN[39].C_MUX.CARRY_MUX
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.111 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.111    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/n_2_CHAIN_GEN[43].C_MUX.CARRY_MUX
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.225 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.225    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/n_2_CHAIN_GEN[47].C_MUX.CARRY_MUX
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.339 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.339    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/n_2_CHAIN_GEN[51].C_MUX.CARRY_MUX
    SLICE_X67Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.687 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.580     8.267    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/Q_DEL/i_pipe/I3[53]
    SLICE_X68Y35         LUT3 (Prop_lut3_I0_O)        0.303     8.570 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__51/O
                         net (fo=1, routed)           0.000     8.570    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/a_xor_b_sub_0[1]
    SLICE_X68Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.120 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.120    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/n_2_CHAIN_GEN[3].C_MUX.CARRY_MUX
    SLICE_X68Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.234 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.234    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/n_2_CHAIN_GEN[7].C_MUX.CARRY_MUX
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.348 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.348    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/n_2_CHAIN_GEN[11].C_MUX.CARRY_MUX
    SLICE_X68Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.462 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.462    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/n_2_CHAIN_GEN[15].C_MUX.CARRY_MUX
    SLICE_X68Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.576 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.576    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/n_2_CHAIN_GEN[19].C_MUX.CARRY_MUX
    SLICE_X68Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.690 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.690    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/n_2_CHAIN_GEN[23].C_MUX.CARRY_MUX
    SLICE_X68Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.804 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.804    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/n_2_CHAIN_GEN[27].C_MUX.CARRY_MUX
    SLICE_X68Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.918 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.918    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/n_2_CHAIN_GEN[31].C_MUX.CARRY_MUX
    SLICE_X68Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.032 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.032    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/n_2_CHAIN_GEN[35].C_MUX.CARRY_MUX
    SLICE_X68Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.146 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.146    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/n_2_CHAIN_GEN[39].C_MUX.CARRY_MUX
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.260 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.260    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/n_2_CHAIN_GEN[43].C_MUX.CARRY_MUX
    SLICE_X68Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.374 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.374    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/n_2_CHAIN_GEN[47].C_MUX.CARRY_MUX
    SLICE_X68Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.488 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.488    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/n_2_CHAIN_GEN[51].C_MUX.CARRY_MUX
    SLICE_X68Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.822 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.822    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[53]
    SLICE_X68Y48         FDRE                                         r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=12189, unset)        1.559    11.559    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X68Y48                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.150    11.709    
                         clock uncertainty           -0.035    11.674    
    SLICE_X68Y48         FDRE (Setup_fdre_C_D)        0.062    11.736    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                         11.736    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.952ns  (logic 5.141ns (57.425%)  route 3.811ns (42.575%))
  Logic Levels:           30  (CARRY4=28 LUT3=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 11.537 - 10.000 ) 
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        1.729     1.729    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X55Y49                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456     2.185 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          2.293     4.478    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/first_q[53]
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.124     4.602 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__40/O
                         net (fo=1, routed)           0.000     4.602    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/A[3]
    SLICE_X59Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.003 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.003    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[3].C_MUX.CARRY_MUX
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.117 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.117    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[7].C_MUX.CARRY_MUX
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.231 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.231    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[11].C_MUX.CARRY_MUX
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.345 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.345    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[15].C_MUX.CARRY_MUX
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.459 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.459    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[19].C_MUX.CARRY_MUX
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.573    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[23].C_MUX.CARRY_MUX
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.687    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[27].C_MUX.CARRY_MUX
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.801    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[31].C_MUX.CARRY_MUX
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.915    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[35].C_MUX.CARRY_MUX
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.029    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[39].C_MUX.CARRY_MUX
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.143    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[43].C_MUX.CARRY_MUX
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.257    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[47].C_MUX.CARRY_MUX
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.371    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/n_2_CHAIN_GEN[51].C_MUX.CARRY_MUX
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.705 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.517     8.223    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/I3[53]
    SLICE_X58Y37         LUT3 (Prop_lut3_I0_O)        0.303     8.526 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__41/O
                         net (fo=1, routed)           0.000     8.526    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/a_xor_b_sub_0[1]
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.059 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.059    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[3].C_MUX.CARRY_MUX
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.176    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[7].C_MUX.CARRY_MUX
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.293 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.293    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[11].C_MUX.CARRY_MUX
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.410 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.410    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[15].C_MUX.CARRY_MUX
    SLICE_X58Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.527 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.527    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[19].C_MUX.CARRY_MUX
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.644 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.644    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[23].C_MUX.CARRY_MUX
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.761 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.761    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[27].C_MUX.CARRY_MUX
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.878 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.878    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[31].C_MUX.CARRY_MUX
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.995 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.995    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[35].C_MUX.CARRY_MUX
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.112 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.112    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[39].C_MUX.CARRY_MUX
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.229 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.229    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[43].C_MUX.CARRY_MUX
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.346 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.346    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[47].C_MUX.CARRY_MUX
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.463 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    10.463    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/n_2_CHAIN_GEN[51].C_MUX.CARRY_MUX
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.218    10.681 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.681    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[52]
    SLICE_X58Y50         FDRE                                         r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=12189, unset)        1.537    11.537    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X58Y50                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]/C
                         clock pessimism              0.000    11.537    
                         clock uncertainty           -0.035    11.502    
    SLICE_X58Y50         FDRE (Setup_fdre_C_D)        0.109    11.611    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[52]
  -------------------------------------------------------------------
                         required time                         11.611    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  0.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.636%)  route 0.224ns (61.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        0.558     0.558    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/aclk
    SLICE_X48Y38                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=3, routed)           0.224     0.923    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].MANT_DEL/i_pipe/D[1]
    SLICE_X51Y36         FDRE                                         r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        0.820     0.820    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].MANT_DEL/i_pipe/aclk
    SLICE_X51Y36                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y36         FDRE (Hold_fdre_C_D)         0.076     0.891    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.265%)  route 0.227ns (61.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        0.559     0.559    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/aclk
    SLICE_X48Y40                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=3, routed)           0.227     0.927    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].MANT_DEL/i_pipe/D[9]
    SLICE_X51Y38         FDRE                                         r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        0.823     0.823    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].MANT_DEL/i_pipe/aclk
    SLICE_X51Y38                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X51Y38         FDRE (Hold_fdre_C_D)         0.075     0.893    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/y_2_cast_cast_reg_3283_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/grp_toThreshold_borderInterpolate_fu_655/p_assign_1_reg_459_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.818%)  route 0.211ns (53.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        0.547     0.547    toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/ap_clk
    SLICE_X51Y21                                                      r  toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/y_2_cast_cast_reg_3283_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     0.688 f  toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/y_2_cast_cast_reg_3283_reg[2]/Q
                         net (fo=4, routed)           0.211     0.899    toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/grp_toThreshold_borderInterpolate_fu_655/Q[1]
    SLICE_X47Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.944 r  toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/grp_toThreshold_borderInterpolate_fu_655/p_assign_1_reg_459[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.944    toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/grp_toThreshold_borderInterpolate_fu_655/p_assign_1_fu_115_p2[2]
    SLICE_X47Y21         FDRE                                         r  toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/grp_toThreshold_borderInterpolate_fu_655/p_assign_1_reg_459_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        0.817     0.817    toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/grp_toThreshold_borderInterpolate_fu_655/ap_clk
    SLICE_X47Y21                                                      r  toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/grp_toThreshold_borderInterpolate_fu_655/p_assign_1_reg_459_reg[2]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X47Y21         FDRE (Hold_fdre_C_D)         0.092     0.904    toThreshold_Sobel_U0/grp_toThreshold_Filter2D_1_fu_61/grp_toThreshold_borderInterpolate_fu_655/p_assign_1_reg_459_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.805%)  route 0.232ns (62.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        0.562     0.562    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].MANT_DEL/i_pipe/aclk
    SLICE_X47Y47                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[33]/Q
                         net (fo=3, routed)           0.232     0.935    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/D[33]
    SLICE_X51Y46         FDRE                                         r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        0.824     0.824    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/aclk
    SLICE_X51Y46                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[33]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X51Y46         FDRE (Hold_fdre_C_D)         0.075     0.894    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toThreshold_Loop_GradientLoop_proc_U0/tmp_14_reg_679_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.204%)  route 0.216ns (56.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        0.583     0.583    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X86Y51                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y51         FDSE (Prop_fdse_C_Q)         0.164     0.747 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/Q
                         net (fo=2, routed)           0.216     0.963    toThreshold_Loop_GradientLoop_proc_U0/grp_fu_212_p2[61]
    SLICE_X86Y47         FDRE                                         r  toThreshold_Loop_GradientLoop_proc_U0/tmp_14_reg_679_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        0.858     0.858    toThreshold_Loop_GradientLoop_proc_U0/ap_clk
    SLICE_X86Y47                                                      r  toThreshold_Loop_GradientLoop_proc_U0/tmp_14_reg_679_reg[61]/C
                         clock pessimism              0.000     0.858    
    SLICE_X86Y47         FDRE (Hold_fdre_C_D)         0.063     0.921    toThreshold_Loop_GradientLoop_proc_U0/tmp_14_reg_679_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toThreshold_Loop_GradientLoop_proc_U0/tmp_14_reg_679_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.974%)  route 0.240ns (63.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        0.583     0.583    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X83Y50                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y50         FDSE (Prop_fdse_C_Q)         0.141     0.724 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/Q
                         net (fo=2, routed)           0.240     0.964    toThreshold_Loop_GradientLoop_proc_U0/grp_fu_212_p2[57]
    SLICE_X82Y47         FDRE                                         r  toThreshold_Loop_GradientLoop_proc_U0/tmp_14_reg_679_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        0.858     0.858    toThreshold_Loop_GradientLoop_proc_U0/ap_clk
    SLICE_X82Y47                                                      r  toThreshold_Loop_GradientLoop_proc_U0/tmp_14_reg_679_reg[57]/C
                         clock pessimism              0.000     0.858    
    SLICE_X82Y47         FDRE (Hold_fdre_C_D)         0.060     0.918    toThreshold_Loop_GradientLoop_proc_U0/tmp_14_reg_679_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.451%)  route 0.235ns (62.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        0.561     0.561    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].MANT_DEL/i_pipe/aclk
    SLICE_X47Y44                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/Q
                         net (fo=3, routed)           0.235     0.937    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/D[22]
    SLICE_X51Y42         FDRE                                         r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        0.824     0.824    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/aclk
    SLICE_X51Y42                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X51Y42         FDRE (Hold_fdre_C_D)         0.071     0.890    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toThreshold_Loop_GradientLoop_proc_U0/tmp_14_reg_679_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.813%)  route 0.253ns (64.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        0.583     0.583    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X83Y51                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y51         FDSE (Prop_fdse_C_Q)         0.141     0.724 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/Q
                         net (fo=2, routed)           0.253     0.977    toThreshold_Loop_GradientLoop_proc_U0/grp_fu_212_p2[60]
    SLICE_X84Y48         FDRE                                         r  toThreshold_Loop_GradientLoop_proc_U0/tmp_14_reg_679_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        0.858     0.858    toThreshold_Loop_GradientLoop_proc_U0/ap_clk
    SLICE_X84Y48                                                      r  toThreshold_Loop_GradientLoop_proc_U0/tmp_14_reg_679_reg[60]/C
                         clock pessimism              0.000     0.858    
    SLICE_X84Y48         FDRE (Hold_fdre_C_D)         0.059     0.917    toThreshold_Loop_GradientLoop_proc_U0/tmp_14_reg_679_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toThreshold_Loop_GradientLoop_proc_U0/tmp_14_reg_679_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.793%)  route 0.253ns (64.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        0.583     0.583    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X83Y51                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y51         FDSE (Prop_fdse_C_Q)         0.141     0.724 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/Q
                         net (fo=2, routed)           0.253     0.977    toThreshold_Loop_GradientLoop_proc_U0/grp_fu_212_p2[62]
    SLICE_X82Y47         FDRE                                         r  toThreshold_Loop_GradientLoop_proc_U0/tmp_14_reg_679_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        0.858     0.858    toThreshold_Loop_GradientLoop_proc_U0/ap_clk
    SLICE_X82Y47                                                      r  toThreshold_Loop_GradientLoop_proc_U0/tmp_14_reg_679_reg[62]/C
                         clock pessimism              0.000     0.858    
    SLICE_X82Y47         FDRE (Hold_fdre_C_D)         0.053     0.911    toThreshold_Loop_GradientLoop_proc_U0/tmp_14_reg_679_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.252%)  route 0.259ns (64.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        0.561     0.561    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].MANT_DEL/i_pipe/aclk
    SLICE_X47Y43                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=3, routed)           0.259     0.961    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/D[16]
    SLICE_X51Y42         FDRE                                         r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=12189, unset)        0.824     0.824    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/aclk
    SLICE_X51Y42                                                      r  toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X51Y42         FDRE (Hold_fdre_C_D)         0.075     0.894    toThreshold_Loop_GradientLoop_proc_U0/toThreshold_ddiv_64ns_64ns_64_31_U87/toThreshold_ap_ddiv_29_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                                                                        
Min Period        n/a     DSP48E1/CLK         n/a            4.275     10.000  5.725  DSP48_X4Y15   toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK                 
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116  DSP48_X0Y0    toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/tmp22_reg_3239_reg/CLK                                                                                                                          
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116  DSP48_X1Y2    toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/tmp3_reg_3274_reg/CLK                                                                                                                           
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116  DSP48_X0Y2    toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/tmp4_reg_3314_reg/CLK                                                                                                                           
Min Period        n/a     DSP48E1/CLK         n/a            3.884     10.000  6.116  DSP48_X0Y3    toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/tmp5_cast_reg_3319_reg/CLK                                                                                                                      
Min Period        n/a     DSP48E1/CLK         n/a            3.687     10.000  6.313  DSP48_X2Y9    toThreshold_CvtColor_U0/tmp_i_cast_reg_337_reg/CLK                                                                                                                                                         
Min Period        n/a     DSP48E1/CLK         n/a            3.687     10.000  6.313  DSP48_X1Y3    toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/p_Val2_14_1_2_cast_reg_3294_reg/CLK                                                                                                             
Min Period        n/a     DSP48E1/CLK         n/a            3.687     10.000  6.313  DSP48_X0Y5    toThreshold_GaussianBlur_U0/grp_toThreshold_Filter2D_fu_37/tmp20_cast_reg_3324_reg/CLK                                                                                                                     
Min Period        n/a     DSP48E1/CLK         n/a            3.687     10.000  6.313  DSP48_X4Y19   toThreshold_Loop_GradientLoop_proc_U0/toThreshold_dmul_64ns_64ns_64_6_max_dsp_U86/toThreshold_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X5Y0   toThreshold_Dilate_0_0_1080_1920_1_U0/k_buf_0_val_0_U/toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0_ram_U/ram_reg/CLKARDCLK                                                                             
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X98Y9   outMat_data_stream_0_V_U/U_FIFO_toThreshold_outMat_data_stream_0_V_ram/SRL_SIG_reg[1][0]_srl2/CLK                                                                                                          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X98Y9   outMat_data_stream_0_V_U/U_FIFO_toThreshold_outMat_data_stream_0_V_ram/SRL_SIG_reg[1][1]_srl2/CLK                                                                                                          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X98Y9   outMat_data_stream_0_V_U/U_FIFO_toThreshold_outMat_data_stream_0_V_ram/SRL_SIG_reg[1][2]_srl2/CLK                                                                                                          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X98Y9   outMat_data_stream_0_V_U/U_FIFO_toThreshold_outMat_data_stream_0_V_ram/SRL_SIG_reg[1][3]_srl2/CLK                                                                                                          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X98Y9   outMat_data_stream_0_V_U/U_FIFO_toThreshold_outMat_data_stream_0_V_ram/SRL_SIG_reg[1][4]_srl2/CLK                                                                                                          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X98Y9   outMat_data_stream_0_V_U/U_FIFO_toThreshold_outMat_data_stream_0_V_ram/SRL_SIG_reg[1][5]_srl2/CLK                                                                                                          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X98Y9   outMat_data_stream_0_V_U/U_FIFO_toThreshold_outMat_data_stream_0_V_ram/SRL_SIG_reg[1][6]_srl2/CLK                                                                                                          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X98Y9   outMat_data_stream_0_V_U/U_FIFO_toThreshold_outMat_data_stream_0_V_ram/SRL_SIG_reg[1][7]_srl2/CLK                                                                                                          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X86Y5   outMat_rows_V_U/U_FIFO_toThreshold_outMat_rows_V_ram/SRL_SIG_reg[2][10]_srl3/CLK                                                                                                                           
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X86Y5   outMat_rows_V_U/U_FIFO_toThreshold_outMat_rows_V_ram/SRL_SIG_reg[2][11]_srl3/CLK                                                                                                                           
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X46Y11  threshMat_rows_V_U/U_FIFO_toThreshold_threshMat_rows_V_ram/SRL_SIG_reg[2][10]_srl3/CLK                                                                                                                     
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X46Y11  threshMat_rows_V_U/U_FIFO_toThreshold_threshMat_rows_V_ram/SRL_SIG_reg[2][11]_srl3/CLK                                                                                                                     
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X46Y11  threshMat_rows_V_U/U_FIFO_toThreshold_threshMat_rows_V_ram/SRL_SIG_reg[2][8]_srl3/CLK                                                                                                                      
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X46Y11  threshMat_rows_V_U/U_FIFO_toThreshold_threshMat_rows_V_ram/SRL_SIG_reg[2][9]_srl3/CLK                                                                                                                      
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X50Y12  blurMat_data_stream_0_V_U/U_FIFO_toThreshold_blurMat_data_stream_0_V_ram/SRL_SIG_reg[1][0]_srl2/CLK                                                                                                        
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X50Y12  blurMat_data_stream_0_V_U/U_FIFO_toThreshold_blurMat_data_stream_0_V_ram/SRL_SIG_reg[1][1]_srl2/CLK                                                                                                        
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X50Y12  blurMat_data_stream_0_V_U/U_FIFO_toThreshold_blurMat_data_stream_0_V_ram/SRL_SIG_reg[1][2]_srl2/CLK                                                                                                        
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X50Y12  blurMat_data_stream_0_V_U/U_FIFO_toThreshold_blurMat_data_stream_0_V_ram/SRL_SIG_reg[1][3]_srl2/CLK                                                                                                        
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X50Y12  blurMat_data_stream_0_V_U/U_FIFO_toThreshold_blurMat_data_stream_0_V_ram/SRL_SIG_reg[1][4]_srl2/CLK                                                                                                        
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     4.975   3.995  SLICE_X50Y12  blurMat_data_stream_0_V_U/U_FIFO_toThreshold_blurMat_data_stream_0_V_ram/SRL_SIG_reg[1][5]_srl2/CLK                                                                                                        



