{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/SARSA_WInd_e9/tmp/c5f97f5fde1b439997b228a7f881b5a6.lib ",
   "modules": {
      "\\SARSA_WInd_e9": {
         "num_wires":         4,
         "num_wire_bits":     9,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 8,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         5,
         "area":              45.043200,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__and2_2": 1,
            "sky130_fd_sc_hd__and3b_2": 2,
            "sky130_fd_sc_hd__and4_2": 1,
            "sky130_fd_sc_hd__or3_2": 1
         }
      }
   },
      "design": {
         "num_wires":         4,
         "num_wire_bits":     9,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 8,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         5,
         "area":              45.043200,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__and2_2": 1,
            "sky130_fd_sc_hd__and3b_2": 2,
            "sky130_fd_sc_hd__and4_2": 1,
            "sky130_fd_sc_hd__or3_2": 1
         }
      }
}

