module top_module (
    input clk,
    input d, 
    input ar,       // asynchronous reset (active-high)
    output reg q
);

    always @(posedge clk or posedge ar) begin
        if (ar)
            q <= 1'b0;      // Asynchronous reset to 0
        else
            q <= d;         // Normal D flip-flop behavior
    end

endmodule
