Analysis & Synthesis report for Project
Thu Feb 01 09:09:49 2024
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Multiplexer Restructuring Statistics (Restructuring Performed)
  9. Port Connectivity Checks: "OrGate:comb_7"
 10. Port Connectivity Checks: "AndGate:comb_6"
 11. Port Connectivity Checks: "Subtractor:comb_5|full_adder_DF:f0"
 12. Port Connectivity Checks: "Subtractor:comb_5"
 13. Port Connectivity Checks: "Adder:comb_4"
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 01 09:09:49 2024   ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                      ; Project                                 ;
; Top-level Entity Name              ; ALU_dataFlow                            ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 11                                      ;
;     Total combinational functions  ; 11                                      ;
;     Dedicated logic registers      ; 0                                       ;
; Total registers                    ; 0                                       ;
; Total pins                         ; 17                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0                                       ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C20F484C7       ;                    ;
; Top-level entity name                                          ; ALU_dataFlow       ; Project            ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                       ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                                                   ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; full_adder_DF.v                  ; yes             ; User Verilog HDL File  ; C:/Users/user/Desktop/University/Second year/First semester/ENCS2340/hdlProject_Masalma_Kareem_1220535/Project/full_adder_DF.v ;
; Adder.v                          ; yes             ; User Verilog HDL File  ; C:/Users/user/Desktop/University/Second year/First semester/ENCS2340/hdlProject_Masalma_Kareem_1220535/Project/Adder.v         ;
; Subtractor.v                     ; yes             ; User Verilog HDL File  ; C:/Users/user/Desktop/University/Second year/First semester/ENCS2340/hdlProject_Masalma_Kareem_1220535/Project/Subtractor.v    ;
; AND_DF.v                         ; yes             ; User Verilog HDL File  ; C:/Users/user/Desktop/University/Second year/First semester/ENCS2340/hdlProject_Masalma_Kareem_1220535/Project/AND_DF.v        ;
; AndGate.v                        ; yes             ; User Verilog HDL File  ; C:/Users/user/Desktop/University/Second year/First semester/ENCS2340/hdlProject_Masalma_Kareem_1220535/Project/AndGate.v       ;
; OR_DF.v                          ; yes             ; User Verilog HDL File  ; C:/Users/user/Desktop/University/Second year/First semester/ENCS2340/hdlProject_Masalma_Kareem_1220535/Project/OR_DF.v         ;
; OrGate.v                         ; yes             ; User Verilog HDL File  ; C:/Users/user/Desktop/University/Second year/First semester/ENCS2340/hdlProject_Masalma_Kareem_1220535/Project/OrGate.v        ;
; ALU_dataFlow.v                   ; yes             ; User Verilog HDL File  ; C:/Users/user/Desktop/University/Second year/First semester/ENCS2340/hdlProject_Masalma_Kareem_1220535/Project/ALU_dataFlow.v  ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 11    ;
;                                             ;       ;
; Total combinational functions               ; 11    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 8     ;
;     -- 3 input functions                    ; 2     ;
;     -- <=2 input functions                  ; 1     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 11    ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 17    ;
; Maximum fan-out node                        ; A[0]  ;
; Maximum fan-out                             ; 4     ;
; Total fan-out                               ; 48    ;
; Average fan-out                             ; 1.71  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                              ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------+--------------+
; |ALU_dataFlow              ; 11 (6)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 17   ; 0            ; |ALU_dataFlow                                    ; work         ;
;    |Adder:comb_4|          ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU_dataFlow|Adder:comb_4                       ; work         ;
;       |full_adder_DF:f1|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU_dataFlow|Adder:comb_4|full_adder_DF:f1      ; work         ;
;       |full_adder_DF:f3|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU_dataFlow|Adder:comb_4|full_adder_DF:f3      ; work         ;
;    |Subtractor:comb_5|     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU_dataFlow|Subtractor:comb_5                  ; work         ;
;       |full_adder_DF:f1|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU_dataFlow|Subtractor:comb_5|full_adder_DF:f1 ; work         ;
;       |full_adder_DF:f3|   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ALU_dataFlow|Subtractor:comb_5|full_adder_DF:f3 ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ALU_dataFlow|result[1]~5  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OrGate:comb_7"                                                                                                         ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; res  ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "res[3..1]" have no fanouts ;
; res  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AndGate:comb_6"                                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; res  ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "res[3..1]" have no fanouts ;
; res  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Subtractor:comb_5|full_adder_DF:f0"                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Cin[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Subtractor:comb_5"                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Carry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder:comb_4"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Carry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Thu Feb 01 09:09:47 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project
Info: Found 1 design units, including 1 entities, in source file ALU_Diagram.bdf
    Info: Found entity 1: ALU_Diagram
Info: Found 1 design units, including 1 entities, in source file Adder_Diagram.bdf
    Info: Found entity 1: Adder_Diagram
Info: Found 1 design units, including 1 entities, in source file half_adder_struct.v
    Info: Found entity 1: half_adder_struct
Info: Found 1 design units, including 1 entities, in source file half_adder_DF.v
    Info: Found entity 1: half_adder_DF
Info: Found 1 design units, including 1 entities, in source file half_adder_behav.v
    Info: Found entity 1: half_adder_behav
Info: Found 1 design units, including 1 entities, in source file full_adder_struct.v
    Info: Found entity 1: full_adder_struct
Info: Found 1 design units, including 1 entities, in source file full_adder_DF.v
    Info: Found entity 1: full_adder_DF
Info: Found 1 design units, including 1 entities, in source file full_adder_behav.v
    Info: Found entity 1: full_adder_behav
Info: Found 1 design units, including 1 entities, in source file half_adder.bdf
    Info: Found entity 1: half_adder
Info: Found 1 design units, including 1 entities, in source file full_adder.bdf
    Info: Found entity 1: full_adder
Info: Found 1 design units, including 1 entities, in source file Adder.v
    Info: Found entity 1: Adder
Info: Found 1 design units, including 1 entities, in source file Subtractor.v
    Info: Found entity 1: Subtractor
Info: Found 1 design units, including 1 entities, in source file Sub_Diagram.bdf
    Info: Found entity 1: Sub_Diagram
Info: Found 1 design units, including 1 entities, in source file AND_struct.v
    Info: Found entity 1: AND_struct
Info: Found 1 design units, including 1 entities, in source file AND_DF.v
    Info: Found entity 1: AND_DF
Info: Found 1 design units, including 1 entities, in source file AND_behav.v
    Info: Found entity 1: AND_behav
Info: Found 1 design units, including 1 entities, in source file AndGate.v
    Info: Found entity 1: AndGate
Info: Found 1 design units, including 1 entities, in source file bitwiseAND.bdf
    Info: Found entity 1: bitwiseAND
Info: Found 1 design units, including 1 entities, in source file OR_struct.v
    Info: Found entity 1: OR_struct
Info: Found 1 design units, including 1 entities, in source file OR_DF.v
    Info: Found entity 1: OR_DF
Info: Found 1 design units, including 1 entities, in source file OR_behav.v
    Info: Found entity 1: OR_behav
Info: Found 1 design units, including 1 entities, in source file OrGate.v
    Info: Found entity 1: OrGate
Info: Found 1 design units, including 1 entities, in source file bitwiseOR.bdf
    Info: Found entity 1: bitwiseOR
Info: Found 1 design units, including 1 entities, in source file ALU.v
    Info: Found entity 1: ALU
Warning: Entity "Mux" obtained from "C:/Users/user/Desktop/University/Second year/First semester/ENCS2340/hdlProject_Masalma_Kareem_1220535/Project/Mux.v" instead of from Quartus II megafunction library
Info: Found 1 design units, including 1 entities, in source file Mux.v
    Info: Found entity 1: Mux
Warning: Entity "41Mux" obtained from "C:/Users/user/Desktop/University/Second year/First semester/ENCS2340/hdlProject_Masalma_Kareem_1220535/Project/41Mux.bdf" instead of from Quartus II megafunction library
Info: Found 1 design units, including 1 entities, in source file 41Mux.bdf
    Info: Found entity 1: 41Mux
Info: Found 1 design units, including 1 entities, in source file ALU_dataFlow.v
    Info: Found entity 1: ALU_dataFlow
Warning (10236): Verilog HDL Implicit Net warning at half_adder_DF.v(4): created implicit net for "sum"
Warning (10236): Verilog HDL Implicit Net warning at ALU_dataFlow.v(7): created implicit net for "cs"
Warning (10236): Verilog HDL Implicit Net warning at ALU_dataFlow.v(7): created implicit net for "Cin"
Warning (10236): Verilog HDL Implicit Net warning at ALU_dataFlow.v(8): created implicit net for "co"
Warning (10236): Verilog HDL Implicit Net warning at ALU_dataFlow.v(9): created implicit net for "bitA"
Warning (10236): Verilog HDL Implicit Net warning at ALU_dataFlow.v(10): created implicit net for "bitO"
Critical Warning (10846): Verilog HDL Instantiation warning at ALU.v(11): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at ALU.v(12): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at ALU.v(13): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at ALU.v(14): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at ALU.v(15): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at ALU_dataFlow.v(7): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at ALU_dataFlow.v(8): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at ALU_dataFlow.v(9): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at ALU_dataFlow.v(10): instance has no name
Info: Elaborating entity "ALU_dataFlow" for the top level hierarchy
Warning (10858): Verilog HDL warning at ALU_dataFlow.v(6): object bitAnd used but never assigned
Warning (10858): Verilog HDL warning at ALU_dataFlow.v(6): object bitOr used but never assigned
Warning (10034): Output port "Carry" at ALU_dataFlow.v(5) has no driver
Warning (10034): Output port "cout" at ALU_dataFlow.v(5) has no driver
Warning (10030): Net "bitAnd[3]" at ALU_dataFlow.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bitAnd[2]" at ALU_dataFlow.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bitAnd[1]" at ALU_dataFlow.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bitAnd[0]" at ALU_dataFlow.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bitOr[3]" at ALU_dataFlow.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bitOr[2]" at ALU_dataFlow.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bitOr[1]" at ALU_dataFlow.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "bitOr[0]" at ALU_dataFlow.v(6) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "Adder" for hierarchy "Adder:comb_4"
Info: Elaborating entity "full_adder_DF" for hierarchy "Adder:comb_4|full_adder_DF:f0"
Info: Elaborating entity "Subtractor" for hierarchy "Subtractor:comb_5"
Info: Elaborating entity "AndGate" for hierarchy "AndGate:comb_6"
Info: Elaborating entity "AND_DF" for hierarchy "AndGate:comb_6|AND_DF:a0"
Info: Elaborating entity "OrGate" for hierarchy "OrGate:comb_7"
Info: Elaborating entity "OR_DF" for hierarchy "OrGate:comb_7|OR_DF:or0"
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "Cin" is missing source, defaulting to GND
Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "Carry" is stuck at GND
    Warning (13410): Pin "cout" is stuck at GND
Warning: Ignored assignments for entity "Project" -- entity does not exist in design
    Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity Project -section_id "Root Region" is ignored
    Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Project -section_id "Root Region" is ignored
Info: Generated suppressed messages file C:/Users/user/Desktop/University/Second year/First semester/ENCS2340/hdlProject_Masalma_Kareem_1220535/Project/Project.map.smsg
Info: Implemented 28 device resources after synthesis - the final resource count might be different
    Info: Implemented 11 input pins
    Info: Implemented 6 output pins
    Info: Implemented 11 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 232 megabytes
    Info: Processing ended: Thu Feb 01 09:09:49 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/user/Desktop/University/Second year/First semester/ENCS2340/hdlProject_Masalma_Kareem_1220535/Project/Project.map.smsg.


