

================================================================
== Vitis HLS Report for 'PE'
================================================================
* Date:           Sat Oct 15 10:48:51 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.423 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32785|    32785|  0.164 ms|  0.164 ms|  32785|  32785|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                               Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6  |    32783|    32783|        17|          1|          1|  32768|       yes|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      406|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    10|      696|      596|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      153|    -|
|Register             |        -|     -|      668|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|    10|     1364|     1283|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U60  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U61  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  220|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U62   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U63   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  10|  696|  596|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |   Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_U  |PE_local_C  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-----------+------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |            |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-----------+------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln1069_1_fu_695_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln1069_2_fu_709_p2              |         +|   0|  0|  20|          13|           1|
    |add_ln1069_3_fu_723_p2              |         +|   0|  0|  22|          15|           1|
    |add_ln1069_4_fu_275_p2              |         +|   0|  0|  23|          16|           1|
    |add_ln1069_fu_681_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln870_1_fu_569_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln870_2_fu_782_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln870_3_fu_675_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln870_fu_497_p2                 |         +|   0|  0|  10|           3|           1|
    |empty_133_fu_806_p2                 |         +|   0|  0|  13|           6|           6|
    |and_ln705_1_fu_411_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln705_2_fu_423_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln705_3_fu_435_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln705_fu_399_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln706_1_fu_485_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln706_2_fu_491_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln706_fu_479_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln707_1_fu_555_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln707_fu_549_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln710_fu_619_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter16  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i86_not_fu_336_p2             |      icmp|   0|  0|   8|           3|           2|
    |cmp_i_i86_not_mid1_fu_523_p2        |      icmp|   0|  0|   8|           3|           2|
    |cmp_i_i_not_fu_342_p2               |      icmp|   0|  0|   9|           4|           3|
    |cmp_i_i_not_mid1_fu_587_p2          |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln1069_1_fu_369_p2             |      icmp|   0|  0|  12|          15|          14|
    |icmp_ln1069_2_fu_393_p2             |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln1069_3_fu_405_p2             |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln1069_4_fu_417_p2             |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln1069_5_fu_429_p2             |      icmp|   0|  0|  12|          13|          12|
    |icmp_ln1069_fu_269_p2               |      icmp|   0|  0|  13|          16|          17|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |brmerge_fu_348_p2                   |        or|   0|  0|   2|           1|           1|
    |brmerge_mid1_fu_593_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1069_1_fu_639_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln1069_2_fu_645_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln1069_fu_633_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln705_1_fu_381_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln705_fu_375_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln706_1_fu_455_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln706_2_fu_461_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln706_3_fu_473_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln706_fu_441_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln707_1_fu_509_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln707_2_fu_537_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln707_fu_503_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln710_1_fu_581_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln710_2_fu_613_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln710_fu_575_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln1069_1_fu_625_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln1069_2_fu_651_p3           |    select|   0|  0|   4|           1|           1|
    |select_ln1069_3_fu_788_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln1069_4_fu_687_p3           |    select|   0|  0|   8|           1|           1|
    |select_ln1069_5_fu_701_p3           |    select|   0|  0|  11|           1|           1|
    |select_ln1069_6_fu_715_p3           |    select|   0|  0|  13|           1|           1|
    |select_ln1069_7_fu_729_p3           |    select|   0|  0|  15|           1|           1|
    |select_ln1069_fu_561_p3             |    select|   0|  0|   3|           1|           3|
    |select_ln706_fu_447_p3              |    select|   0|  0|   3|           1|           1|
    |select_ln707_1_fu_529_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln707_fu_515_p3              |    select|   0|  0|   4|           1|           1|
    |select_ln710_1_fu_599_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln710_fu_775_p3              |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln705_fu_387_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln706_fu_467_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln707_fu_543_p2                 |       xor|   0|  0|   2|           2|           1|
    |xor_ln710_fu_607_p2                 |       xor|   0|  0|   2|           2|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 406|         215|         149|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten119_load  |   9|          2|   16|         32|
    |c2_V_fu_134                              |   9|          2|    3|          6|
    |c5_V_fu_126                              |   9|          2|    4|          8|
    |c6_V_fu_118                              |   9|          2|    4|          8|
    |c7_V_fu_114                              |   9|          2|    4|          8|
    |fifo_A_PE_0_076_blk_n                    |   9|          2|    1|          2|
    |fifo_A_PE_0_177_blk_n                    |   9|          2|    1|          2|
    |fifo_B_PE_0_082_blk_n                    |   9|          2|    1|          2|
    |fifo_B_PE_1_083_blk_n                    |   9|          2|    1|          2|
    |fifo_C_drain_PE_0_088_blk_n              |   9|          2|    1|          2|
    |indvar_flatten119_fu_146                 |   9|          2|   16|         32|
    |indvar_flatten13_fu_130                  |   9|          2|   11|         22|
    |indvar_flatten39_fu_138                  |   9|          2|   13|         26|
    |indvar_flatten75_fu_142                  |   9|          2|   15|         30|
    |indvar_flatten_fu_122                    |   9|          2|    8|         16|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 153|         34|  101|        202|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_1_reg_982                      |  32|   0|   32|          0|
    |add_reg_977                        |  32|   0|   32|          0|
    |and_ln710_reg_946                  |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |c2_V_fu_134                        |   3|   0|    3|          0|
    |c5_V_fu_126                        |   4|   0|    4|          0|
    |c6_V_fu_118                        |   4|   0|    4|          0|
    |c7_V_fu_114                        |   4|   0|    4|          0|
    |empty_132_reg_951                  |   3|   0|    3|          0|
    |icmp_ln1069_reg_893                |   1|   0|    1|          0|
    |indvar_flatten119_fu_146           |  16|   0|   16|          0|
    |indvar_flatten13_fu_130            |  11|   0|   11|          0|
    |indvar_flatten39_fu_138            |  13|   0|   13|          0|
    |indvar_flatten75_fu_142            |  15|   0|   15|          0|
    |indvar_flatten_fu_122              |   8|   0|    8|          0|
    |local_C_addr_reg_956               |   6|   0|    6|          0|
    |local_C_load_reg_962               |  32|   0|   32|          0|
    |mul_1_reg_972                      |  32|   0|   32|          0|
    |mul_reg_967                        |  32|   0|   32|          0|
    |or_ln710_1_reg_937                 |   1|   0|    1|          0|
    |select_ln710_1_reg_942             |   1|   0|    1|          0|
    |v1_V_1_reg_902                     |  32|   0|   32|          0|
    |v1_V_reg_912                       |  32|   0|   32|          0|
    |v2_V_1_reg_897                     |  32|   0|   32|          0|
    |v2_V_reg_907                       |  32|   0|   32|          0|
    |icmp_ln1069_reg_893                |  64|  32|    1|          0|
    |local_C_addr_reg_956               |  64|  32|    6|          0|
    |mul_1_reg_972                      |  64|  32|   32|          0|
    |select_ln710_1_reg_942             |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 668| 128|  452|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|                     PE|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|                     PE|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|                     PE|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|                     PE|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|                     PE|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|                     PE|  return value|
|fifo_A_PE_0_076_dout          |   in|   64|     ap_fifo|        fifo_A_PE_0_076|       pointer|
|fifo_A_PE_0_076_empty_n       |   in|    1|     ap_fifo|        fifo_A_PE_0_076|       pointer|
|fifo_A_PE_0_076_read          |  out|    1|     ap_fifo|        fifo_A_PE_0_076|       pointer|
|fifo_B_PE_0_082_dout          |   in|   64|     ap_fifo|        fifo_B_PE_0_082|       pointer|
|fifo_B_PE_0_082_empty_n       |   in|    1|     ap_fifo|        fifo_B_PE_0_082|       pointer|
|fifo_B_PE_0_082_read          |  out|    1|     ap_fifo|        fifo_B_PE_0_082|       pointer|
|fifo_B_PE_1_083_din           |  out|   64|     ap_fifo|        fifo_B_PE_1_083|       pointer|
|fifo_B_PE_1_083_full_n        |   in|    1|     ap_fifo|        fifo_B_PE_1_083|       pointer|
|fifo_B_PE_1_083_write         |  out|    1|     ap_fifo|        fifo_B_PE_1_083|       pointer|
|fifo_A_PE_0_177_din           |  out|   64|     ap_fifo|        fifo_A_PE_0_177|       pointer|
|fifo_A_PE_0_177_full_n        |   in|    1|     ap_fifo|        fifo_A_PE_0_177|       pointer|
|fifo_A_PE_0_177_write         |  out|    1|     ap_fifo|        fifo_A_PE_0_177|       pointer|
|fifo_C_drain_PE_0_088_din     |  out|   32|     ap_fifo|  fifo_C_drain_PE_0_088|       pointer|
|fifo_C_drain_PE_0_088_full_n  |   in|    1|     ap_fifo|  fifo_C_drain_PE_0_088|       pointer|
|fifo_C_drain_PE_0_088_write   |  out|    1|     ap_fifo|  fifo_C_drain_PE_0_088|       pointer|
+------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%c7_V = alloca i32 1"   --->   Operation 20 'alloca' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%c6_V = alloca i32 1"   --->   Operation 21 'alloca' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%c5_V = alloca i32 1"   --->   Operation 23 'alloca' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%c2_V = alloca i32 1"   --->   Operation 25 'alloca' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten39 = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten75 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten119 = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_A_PE_0_076, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_A_PE_0_177, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_B_PE_0_082, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_B_PE_1_083, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_C_drain_PE_0_088, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_A_PE_0_076, void @empty_49, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_A_PE_0_177, void @empty_49, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_B_PE_0_082, void @empty_49, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_B_PE_1_083, void @empty_49, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_0_088, void @empty_49, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.19ns)   --->   "%local_C = alloca i64 1" [src/kernel_kernel.cpp:701]   --->   Operation 39 'alloca' 'local_C' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln701 = specmemcore void @_ssdm_op_SpecMemCore, i32 %local_C, i64 666, i64 22, i64 18446744073709551615" [src/kernel_kernel.cpp:701]   --->   Operation 40 'specmemcore' 'specmemcore_ln701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln705 = store i16 0, i16 %indvar_flatten119" [src/kernel_kernel.cpp:705]   --->   Operation 41 'store' 'store_ln705' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln705 = store i15 0, i15 %indvar_flatten75" [src/kernel_kernel.cpp:705]   --->   Operation 42 'store' 'store_ln705' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln705 = store i13 0, i13 %indvar_flatten39" [src/kernel_kernel.cpp:705]   --->   Operation 43 'store' 'store_ln705' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln705 = store i3 0, i3 %c2_V" [src/kernel_kernel.cpp:705]   --->   Operation 44 'store' 'store_ln705' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln705 = store i11 0, i11 %indvar_flatten13" [src/kernel_kernel.cpp:705]   --->   Operation 45 'store' 'store_ln705' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln705 = store i4 0, i4 %c5_V" [src/kernel_kernel.cpp:705]   --->   Operation 46 'store' 'store_ln705' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln705 = store i8 0, i8 %indvar_flatten" [src/kernel_kernel.cpp:705]   --->   Operation 47 'store' 'store_ln705' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln705 = store i4 0, i4 %c6_V" [src/kernel_kernel.cpp:705]   --->   Operation 48 'store' 'store_ln705' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln705 = store i4 0, i4 %c7_V" [src/kernel_kernel.cpp:705]   --->   Operation 49 'store' 'store_ln705' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln705 = br void" [src/kernel_kernel.cpp:705]   --->   Operation 50 'br' 'br_ln705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten119_load = load i16 %indvar_flatten119"   --->   Operation 51 'load' 'indvar_flatten119_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.67ns)   --->   "%icmp_ln1069 = icmp_eq  i16 %indvar_flatten119_load, i16 32768"   --->   Operation 52 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.78ns)   --->   "%add_ln1069_4 = add i16 %indvar_flatten119_load, i16 1"   --->   Operation 53 'add' 'add_ln1069_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln1069 = br i1 %icmp_ln1069, void %.split16, void"   --->   Operation 54 'br' 'br_ln1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln1069 = store i16 %add_ln1069_4, i16 %indvar_flatten119"   --->   Operation 55 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 56 [1/1] (1.40ns)   --->   "%p_Result_1 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_A_PE_0_076" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'read' 'p_Result_1' <Predicate = (!icmp_ln1069)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%v2_V_1 = trunc i64 %p_Result_1"   --->   Operation 57 'trunc' 'v2_V_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%v1_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Result_1, i32 32, i32 63"   --->   Operation 58 'partselect' 'v1_V_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.40ns)   --->   "%p_Result_s = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_B_PE_0_082" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'read' 'p_Result_s' <Predicate = (!icmp_ln1069)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%v2_V = trunc i64 %p_Result_s"   --->   Operation 60 'trunc' 'v2_V' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%v1_V = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Result_s, i32 32, i32 63"   --->   Operation 61 'partselect' 'v1_V' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_B_PE_1_083, i64 %p_Result_s" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'write' 'write_ln174' <Predicate = (!icmp_ln1069)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 63 [1/1] (1.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_A_PE_0_177, i64 %p_Result_1" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'write' 'write_ln174' <Predicate = (!icmp_ln1069)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%u0_1 = bitcast i32 %v2_V_1" [src/kernel_kernel.cpp:724]   --->   Operation 64 'bitcast' 'u0_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%u1_1 = bitcast i32 %v1_V_1" [src/kernel_kernel.cpp:724]   --->   Operation 65 'bitcast' 'u1_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%u0 = bitcast i32 %v2_V" [src/kernel_kernel.cpp:735]   --->   Operation 66 'bitcast' 'u0' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%u1 = bitcast i32 %v1_V" [src/kernel_kernel.cpp:735]   --->   Operation 67 'bitcast' 'u1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 68 [4/4] (2.32ns)   --->   "%mul = fmul i32 %u0_1, i32 %u0" [src/kernel_kernel.cpp:742]   --->   Operation 68 'fmul' 'mul' <Predicate = (!icmp_ln1069)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [4/4] (2.32ns)   --->   "%mul_1 = fmul i32 %u1_1, i32 %u1" [src/kernel_kernel.cpp:742]   --->   Operation 69 'fmul' 'mul_1' <Predicate = (!icmp_ln1069)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.42>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%c5_V_1 = load i4 %c5_V" [src/kernel_kernel.cpp:707]   --->   Operation 70 'load' 'c5_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%c2_V_1 = load i3 %c2_V" [src/kernel_kernel.cpp:706]   --->   Operation 71 'load' 'c2_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.49ns)   --->   "%cmp_i_i86_not = icmp_ne  i3 %c2_V_1, i3 3" [src/kernel_kernel.cpp:706]   --->   Operation 72 'icmp' 'cmp_i_i86_not' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.65ns)   --->   "%cmp_i_i_not = icmp_ne  i4 %c5_V_1, i4 7" [src/kernel_kernel.cpp:707]   --->   Operation 73 'icmp' 'cmp_i_i_not' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.12ns)   --->   "%brmerge = or i1 %cmp_i_i86_not, i1 %cmp_i_i_not" [src/kernel_kernel.cpp:706]   --->   Operation 74 'or' 'brmerge' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%c7_V_load = load i4 %c7_V"   --->   Operation 75 'load' 'c7_V_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i8 %indvar_flatten"   --->   Operation 76 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten13_load_1 = load i11 %indvar_flatten13"   --->   Operation 77 'load' 'indvar_flatten13_load_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten39_load_1 = load i13 %indvar_flatten39"   --->   Operation 78 'load' 'indvar_flatten39_load_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten75_load_1 = load i15 %indvar_flatten75"   --->   Operation 79 'load' 'indvar_flatten75_load_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.66ns)   --->   "%icmp_ln1069_1 = icmp_eq  i15 %indvar_flatten75_load_1, i15 8192"   --->   Operation 80 'icmp' 'icmp_ln1069_1' <Predicate = (!icmp_ln1069)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node brmerge_mid1)   --->   "%or_ln705 = or i1 %icmp_ln1069_1, i1 %cmp_i_i86_not" [src/kernel_kernel.cpp:705]   --->   Operation 81 'or' 'or_ln705' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln710_1)   --->   "%or_ln705_1 = or i1 %icmp_ln1069_1, i1 %brmerge" [src/kernel_kernel.cpp:705]   --->   Operation 82 'or' 'or_ln705_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.12ns)   --->   "%xor_ln705 = xor i1 %icmp_ln1069_1, i1 1" [src/kernel_kernel.cpp:705]   --->   Operation 83 'xor' 'xor_ln705' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.65ns)   --->   "%icmp_ln1069_2 = icmp_eq  i4 %c7_V_load, i4 8"   --->   Operation 84 'icmp' 'icmp_ln1069_2' <Predicate = (!icmp_ln1069)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln710)   --->   "%and_ln705 = and i1 %icmp_ln1069_2, i1 %xor_ln705" [src/kernel_kernel.cpp:705]   --->   Operation 85 'and' 'and_ln705' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.58ns)   --->   "%icmp_ln1069_3 = icmp_eq  i8 %indvar_flatten_load_1, i8 64"   --->   Operation 86 'icmp' 'icmp_ln1069_3' <Predicate = (!icmp_ln1069)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln706_1)   --->   "%and_ln705_1 = and i1 %icmp_ln1069_3, i1 %xor_ln705" [src/kernel_kernel.cpp:705]   --->   Operation 87 'and' 'and_ln705_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.61ns)   --->   "%icmp_ln1069_4 = icmp_eq  i11 %indvar_flatten13_load_1, i11 512"   --->   Operation 88 'icmp' 'icmp_ln1069_4' <Predicate = (!icmp_ln1069)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln706_2)   --->   "%and_ln705_2 = and i1 %icmp_ln1069_4, i1 %xor_ln705" [src/kernel_kernel.cpp:705]   --->   Operation 89 'and' 'and_ln705_2' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.64ns)   --->   "%icmp_ln1069_5 = icmp_eq  i13 %indvar_flatten39_load_1, i13 2048"   --->   Operation 90 'icmp' 'icmp_ln1069_5' <Predicate = (!icmp_ln1069)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.12ns)   --->   "%and_ln705_3 = and i1 %icmp_ln1069_5, i1 %xor_ln705" [src/kernel_kernel.cpp:705]   --->   Operation 91 'and' 'and_ln705_3' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.12ns)   --->   "%or_ln706 = or i1 %and_ln705_3, i1 %icmp_ln1069_1" [src/kernel_kernel.cpp:706]   --->   Operation 92 'or' 'or_ln706' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.27ns)   --->   "%select_ln706 = select i1 %or_ln706, i3 0, i3 %c2_V_1" [src/kernel_kernel.cpp:706]   --->   Operation 93 'select' 'select_ln706' <Predicate = (!icmp_ln1069)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node brmerge_mid1)   --->   "%or_ln706_1 = or i1 %and_ln705_3, i1 %or_ln705" [src/kernel_kernel.cpp:706]   --->   Operation 94 'or' 'or_ln706_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln710_1)   --->   "%or_ln706_2 = or i1 %and_ln705_3, i1 %or_ln705_1" [src/kernel_kernel.cpp:706]   --->   Operation 95 'or' 'or_ln706_2' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln706_3)   --->   "%xor_ln706 = xor i1 %icmp_ln1069_5, i1 1" [src/kernel_kernel.cpp:706]   --->   Operation 96 'xor' 'xor_ln706' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln706_3 = or i1 %icmp_ln1069_1, i1 %xor_ln706" [src/kernel_kernel.cpp:706]   --->   Operation 97 'or' 'or_ln706_3' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln710)   --->   "%and_ln706 = and i1 %and_ln705, i1 %or_ln706_3" [src/kernel_kernel.cpp:706]   --->   Operation 98 'and' 'and_ln706' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln706_1 = and i1 %and_ln705_1, i1 %or_ln706_3" [src/kernel_kernel.cpp:706]   --->   Operation 99 'and' 'and_ln706_1' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln706_2 = and i1 %and_ln705_2, i1 %or_ln706_3" [src/kernel_kernel.cpp:706]   --->   Operation 100 'and' 'and_ln706_2' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.57ns)   --->   "%add_ln870 = add i3 %select_ln706, i3 1"   --->   Operation 101 'add' 'add_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.12ns)   --->   "%or_ln707 = or i1 %and_ln706_2, i1 %and_ln705_3" [src/kernel_kernel.cpp:707]   --->   Operation 102 'or' 'or_ln707' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.12ns)   --->   "%or_ln707_1 = or i1 %or_ln707, i1 %icmp_ln1069_1" [src/kernel_kernel.cpp:707]   --->   Operation 103 'or' 'or_ln707_1' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.35ns)   --->   "%select_ln707 = select i1 %or_ln707_1, i4 0, i4 %c5_V_1" [src/kernel_kernel.cpp:707]   --->   Operation 104 'select' 'select_ln707' <Predicate = (!icmp_ln1069)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.49ns)   --->   "%cmp_i_i86_not_mid1 = icmp_ne  i3 %add_ln870, i3 3"   --->   Operation 105 'icmp' 'cmp_i_i86_not_mid1' <Predicate = (!icmp_ln1069)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node brmerge_mid1)   --->   "%select_ln707_1 = select i1 %and_ln706_2, i1 %cmp_i_i86_not_mid1, i1 %or_ln706_1" [src/kernel_kernel.cpp:707]   --->   Operation 106 'select' 'select_ln707_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln710_1)   --->   "%or_ln707_2 = or i1 %and_ln706_2, i1 %or_ln706_2" [src/kernel_kernel.cpp:707]   --->   Operation 107 'or' 'or_ln707_2' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.12ns)   --->   "%xor_ln707 = xor i1 %and_ln706_2, i1 1" [src/kernel_kernel.cpp:707]   --->   Operation 108 'xor' 'xor_ln707' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln710)   --->   "%and_ln707 = and i1 %and_ln706, i1 %xor_ln707" [src/kernel_kernel.cpp:707]   --->   Operation 109 'and' 'and_ln707' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.12ns)   --->   "%and_ln707_1 = and i1 %and_ln706_1, i1 %xor_ln707" [src/kernel_kernel.cpp:707]   --->   Operation 110 'and' 'and_ln707_1' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.27ns)   --->   "%select_ln1069 = select i1 %and_ln706_2, i3 %add_ln870, i3 %select_ln706"   --->   Operation 111 'select' 'select_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.70ns)   --->   "%add_ln870_1 = add i4 %select_ln707, i4 1"   --->   Operation 112 'add' 'add_ln870_1' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln710_1)   --->   "%or_ln710 = or i1 %and_ln707_1, i1 %and_ln706_2" [src/kernel_kernel.cpp:710]   --->   Operation 113 'or' 'or_ln710' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln710_1 = or i1 %or_ln710, i1 %or_ln706" [src/kernel_kernel.cpp:710]   --->   Operation 114 'or' 'or_ln710_1' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.65ns)   --->   "%cmp_i_i_not_mid1 = icmp_ne  i4 %add_ln870_1, i4 7"   --->   Operation 115 'icmp' 'cmp_i_i_not_mid1' <Predicate = (!icmp_ln1069)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.27ns) (out node of the LUT)   --->   "%brmerge_mid1 = or i1 %select_ln707_1, i1 %cmp_i_i_not_mid1" [src/kernel_kernel.cpp:707]   --->   Operation 116 'or' 'brmerge_mid1' <Predicate = (!icmp_ln1069)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln710_1 = select i1 %and_ln707_1, i1 %brmerge_mid1, i1 %or_ln707_2" [src/kernel_kernel.cpp:710]   --->   Operation 117 'select' 'select_ln710_1' <Predicate = (!icmp_ln1069)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln710)   --->   "%xor_ln710 = xor i1 %and_ln706_1, i1 1" [src/kernel_kernel.cpp:710]   --->   Operation 118 'xor' 'xor_ln710' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln710)   --->   "%or_ln710_2 = or i1 %and_ln706_2, i1 %xor_ln710" [src/kernel_kernel.cpp:710]   --->   Operation 119 'or' 'or_ln710_2' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln710 = and i1 %and_ln707, i1 %or_ln710_2" [src/kernel_kernel.cpp:710]   --->   Operation 120 'and' 'and_ln710' <Predicate = (!icmp_ln1069)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.35ns)   --->   "%select_ln1069_1 = select i1 %and_ln707_1, i4 %add_ln870_1, i4 %select_ln707"   --->   Operation 121 'select' 'select_ln1069_1' <Predicate = (!icmp_ln1069)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_2)   --->   "%or_ln1069 = or i1 %and_ln710, i1 %and_ln707_1"   --->   Operation 122 'or' 'or_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_2)   --->   "%or_ln1069_1 = or i1 %or_ln1069, i1 %or_ln707"   --->   Operation 123 'or' 'or_ln1069_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln1069_2)   --->   "%or_ln1069_2 = or i1 %or_ln1069_1, i1 %icmp_ln1069_1"   --->   Operation 124 'or' 'or_ln1069_2' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln1069_2 = select i1 %or_ln1069_2, i4 0, i4 %c7_V_load"   --->   Operation 125 'select' 'select_ln1069_2' <Predicate = (!icmp_ln1069)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%empty_132 = trunc i4 %select_ln1069_2"   --->   Operation 126 'trunc' 'empty_132' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_4 : Operation 127 [3/4] (2.32ns)   --->   "%mul = fmul i32 %u0_1, i32 %u0" [src/kernel_kernel.cpp:742]   --->   Operation 127 'fmul' 'mul' <Predicate = (!icmp_ln1069)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [3/4] (2.32ns)   --->   "%mul_1 = fmul i32 %u1_1, i32 %u1" [src/kernel_kernel.cpp:742]   --->   Operation 128 'fmul' 'mul_1' <Predicate = (!icmp_ln1069)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln744 = br i1 %select_ln710_1, void, void %.split._crit_edge" [src/kernel_kernel.cpp:744]   --->   Operation 129 'br' 'br_ln744' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten"   --->   Operation 130 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i11 %indvar_flatten13"   --->   Operation 131 'load' 'indvar_flatten13_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%indvar_flatten39_load = load i13 %indvar_flatten39"   --->   Operation 132 'load' 'indvar_flatten39_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%indvar_flatten75_load = load i15 %indvar_flatten75"   --->   Operation 133 'load' 'indvar_flatten75_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.70ns)   --->   "%add_ln870_3 = add i4 %select_ln1069_2, i4 1"   --->   Operation 134 'add' 'add_ln870_3' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.70ns)   --->   "%add_ln1069 = add i8 %indvar_flatten_load, i8 1"   --->   Operation 135 'add' 'add_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.30ns)   --->   "%select_ln1069_4 = select i1 %or_ln710_1, i8 1, i8 %add_ln1069"   --->   Operation 136 'select' 'select_ln1069_4' <Predicate = (!icmp_ln1069)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.73ns)   --->   "%add_ln1069_1 = add i11 %indvar_flatten13_load, i11 1"   --->   Operation 137 'add' 'add_ln1069_1' <Predicate = (!icmp_ln1069)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.30ns)   --->   "%select_ln1069_5 = select i1 %or_ln707_1, i11 1, i11 %add_ln1069_1"   --->   Operation 138 'select' 'select_ln1069_5' <Predicate = (!icmp_ln1069)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.75ns)   --->   "%add_ln1069_2 = add i13 %indvar_flatten39_load, i13 1"   --->   Operation 139 'add' 'add_ln1069_2' <Predicate = (!icmp_ln1069)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.32ns)   --->   "%select_ln1069_6 = select i1 %or_ln706, i13 1, i13 %add_ln1069_2"   --->   Operation 140 'select' 'select_ln1069_6' <Predicate = (!icmp_ln1069)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.77ns)   --->   "%add_ln1069_3 = add i15 %indvar_flatten75_load, i15 1"   --->   Operation 141 'add' 'add_ln1069_3' <Predicate = (!icmp_ln1069)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.29ns)   --->   "%select_ln1069_7 = select i1 %icmp_ln1069_1, i15 1, i15 %add_ln1069_3"   --->   Operation 142 'select' 'select_ln1069_7' <Predicate = (!icmp_ln1069)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.38ns)   --->   "%store_ln1069 = store i15 %select_ln1069_7, i15 %indvar_flatten75"   --->   Operation 143 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_4 : Operation 144 [1/1] (0.38ns)   --->   "%store_ln1069 = store i13 %select_ln1069_6, i13 %indvar_flatten39"   --->   Operation 144 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_4 : Operation 145 [1/1] (0.38ns)   --->   "%store_ln1069 = store i3 %select_ln1069, i3 %c2_V"   --->   Operation 145 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_4 : Operation 146 [1/1] (0.38ns)   --->   "%store_ln1069 = store i11 %select_ln1069_5, i11 %indvar_flatten13"   --->   Operation 146 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_4 : Operation 147 [1/1] (0.38ns)   --->   "%store_ln1069 = store i4 %select_ln1069_1, i4 %c5_V"   --->   Operation 147 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_4 : Operation 148 [1/1] (0.38ns)   --->   "%store_ln1069 = store i8 %select_ln1069_4, i8 %indvar_flatten"   --->   Operation 148 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.38>
ST_4 : Operation 149 [1/1] (0.38ns)   --->   "%store_ln870 = store i4 %add_ln870_3, i4 %c7_V"   --->   Operation 149 'store' 'store_ln870' <Predicate = (!icmp_ln1069)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 3.31>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%c6_V_load = load i4 %c6_V" [src/kernel_kernel.cpp:710]   --->   Operation 150 'load' 'c6_V_load' <Predicate = (!or_ln710_1)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.35ns)   --->   "%select_ln710 = select i1 %or_ln710_1, i4 0, i4 %c6_V_load" [src/kernel_kernel.cpp:710]   --->   Operation 151 'select' 'select_ln710' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.70ns)   --->   "%add_ln870_2 = add i4 %select_ln710, i4 1"   --->   Operation 152 'add' 'add_ln870_2' <Predicate = (and_ln710)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.35ns)   --->   "%select_ln1069_3 = select i1 %and_ln710, i4 %add_ln870_2, i4 %select_ln710"   --->   Operation 153 'select' 'select_ln1069_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1069 = zext i4 %select_ln1069_3"   --->   Operation 154 'zext' 'zext_ln1069' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_1_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty_132, i3 0"   --->   Operation 155 'bitconcatenate' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.70ns)   --->   "%empty_133 = add i6 %tmp_1_cast, i6 %zext_ln1069"   --->   Operation 156 'add' 'empty_133' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty_133"   --->   Operation 157 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%local_C_addr = getelementptr i32 %local_C, i64 0, i64 %p_cast"   --->   Operation 158 'getelementptr' 'local_C_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [2/2] (1.19ns)   --->   "%local_C_load = load i6 %local_C_addr" [src/kernel_kernel.cpp:742]   --->   Operation 159 'load' 'local_C_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 160 [2/4] (2.32ns)   --->   "%mul = fmul i32 %u0_1, i32 %u0" [src/kernel_kernel.cpp:742]   --->   Operation 160 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [2/4] (2.32ns)   --->   "%mul_1 = fmul i32 %u1_1, i32 %u1" [src/kernel_kernel.cpp:742]   --->   Operation 161 'fmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.38ns)   --->   "%store_ln1069 = store i4 %select_ln1069_3, i4 %c6_V"   --->   Operation 162 'store' 'store_ln1069' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 163 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 164 [1/2] (1.19ns)   --->   "%local_C_load = load i6 %local_C_addr" [src/kernel_kernel.cpp:742]   --->   Operation 164 'load' 'local_C_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 165 [1/4] (2.32ns)   --->   "%mul = fmul i32 %u0_1, i32 %u0" [src/kernel_kernel.cpp:742]   --->   Operation 165 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/4] (2.32ns)   --->   "%mul_1 = fmul i32 %u1_1, i32 %u1" [src/kernel_kernel.cpp:742]   --->   Operation 166 'fmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.97>
ST_7 : Operation 167 [5/5] (2.97ns)   --->   "%add = fadd i32 %local_C_load, i32 %mul" [src/kernel_kernel.cpp:742]   --->   Operation 167 'fadd' 'add' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.97>
ST_8 : Operation 168 [4/5] (2.97ns)   --->   "%add = fadd i32 %local_C_load, i32 %mul" [src/kernel_kernel.cpp:742]   --->   Operation 168 'fadd' 'add' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.97>
ST_9 : Operation 169 [3/5] (2.97ns)   --->   "%add = fadd i32 %local_C_load, i32 %mul" [src/kernel_kernel.cpp:742]   --->   Operation 169 'fadd' 'add' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.97>
ST_10 : Operation 170 [2/5] (2.97ns)   --->   "%add = fadd i32 %local_C_load, i32 %mul" [src/kernel_kernel.cpp:742]   --->   Operation 170 'fadd' 'add' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.97>
ST_11 : Operation 171 [1/5] (2.97ns)   --->   "%add = fadd i32 %local_C_load, i32 %mul" [src/kernel_kernel.cpp:742]   --->   Operation 171 'fadd' 'add' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.97>
ST_12 : Operation 172 [5/5] (2.97ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/kernel_kernel.cpp:742]   --->   Operation 172 'fadd' 'add_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.97>
ST_13 : Operation 173 [4/5] (2.97ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/kernel_kernel.cpp:742]   --->   Operation 173 'fadd' 'add_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.97>
ST_14 : Operation 174 [3/5] (2.97ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/kernel_kernel.cpp:742]   --->   Operation 174 'fadd' 'add_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.97>
ST_15 : Operation 175 [2/5] (2.97ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/kernel_kernel.cpp:742]   --->   Operation 175 'fadd' 'add_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.97>
ST_16 : Operation 176 [1/5] (2.97ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/kernel_kernel.cpp:742]   --->   Operation 176 'fadd' 'add_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%ret_ln767 = ret" [src/kernel_kernel.cpp:767]   --->   Operation 189 'ret' 'ret_ln767' <Predicate = (icmp_ln1069)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.39>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5"   --->   Operation 177 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 178 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_706_2_VITIS_LOOP_710_4_VITIS_LOOP_712_5"   --->   Operation 179 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6"   --->   Operation 180 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_710_4_VITIS_LOOP_712_5_VITIS_LOOP_714_6"   --->   Operation 181 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_712_5_VITIS_LOOP_714_6_str"   --->   Operation 182 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 183 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_48" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 184 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (1.19ns)   --->   "%store_ln742 = store i32 %add_1, i6 %local_C_addr" [src/kernel_kernel.cpp:742]   --->   Operation 185 'store' 'store_ln742' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %add_1" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 186 'bitcast' 'bitcast_ln174' <Predicate = (!select_ln710_1)> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (1.39ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_0_088, i32 %bitcast_ln174" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 187 'write' 'write_ln174' <Predicate = (!select_ln710_1)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln745 = br void %.split._crit_edge" [src/kernel_kernel.cpp:745]   --->   Operation 188 'br' 'br_ln745' <Predicate = (!select_ln710_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_PE_0_076]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_PE_0_177]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_PE_0_082]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_PE_1_083]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_PE_0_088]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c7_V                    (alloca           ) [ 011110000000000000]
c6_V                    (alloca           ) [ 011111000000000000]
indvar_flatten          (alloca           ) [ 011110000000000000]
c5_V                    (alloca           ) [ 011110000000000000]
indvar_flatten13        (alloca           ) [ 011110000000000000]
c2_V                    (alloca           ) [ 011110000000000000]
indvar_flatten39        (alloca           ) [ 011110000000000000]
indvar_flatten75        (alloca           ) [ 011110000000000000]
indvar_flatten119       (alloca           ) [ 010000000000000000]
specmemcore_ln0         (specmemcore      ) [ 000000000000000000]
specmemcore_ln0         (specmemcore      ) [ 000000000000000000]
specmemcore_ln0         (specmemcore      ) [ 000000000000000000]
specmemcore_ln0         (specmemcore      ) [ 000000000000000000]
specmemcore_ln0         (specmemcore      ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000]
local_C                 (alloca           ) [ 011111000000000000]
specmemcore_ln701       (specmemcore      ) [ 000000000000000000]
store_ln705             (store            ) [ 000000000000000000]
store_ln705             (store            ) [ 000000000000000000]
store_ln705             (store            ) [ 000000000000000000]
store_ln705             (store            ) [ 000000000000000000]
store_ln705             (store            ) [ 000000000000000000]
store_ln705             (store            ) [ 000000000000000000]
store_ln705             (store            ) [ 000000000000000000]
store_ln705             (store            ) [ 000000000000000000]
store_ln705             (store            ) [ 000000000000000000]
br_ln705                (br               ) [ 000000000000000000]
indvar_flatten119_load  (load             ) [ 000000000000000000]
icmp_ln1069             (icmp             ) [ 011111111111111110]
add_ln1069_4            (add              ) [ 000000000000000000]
br_ln1069               (br               ) [ 000000000000000000]
store_ln1069            (store            ) [ 000000000000000000]
p_Result_1              (read             ) [ 000000000000000000]
v2_V_1                  (trunc            ) [ 010100000000000000]
v1_V_1                  (partselect       ) [ 010100000000000000]
p_Result_s              (read             ) [ 000000000000000000]
v2_V                    (trunc            ) [ 010100000000000000]
v1_V                    (partselect       ) [ 010100000000000000]
write_ln174             (write            ) [ 000000000000000000]
write_ln174             (write            ) [ 000000000000000000]
u0_1                    (bitcast          ) [ 010011100000000000]
u1_1                    (bitcast          ) [ 010011100000000000]
u0                      (bitcast          ) [ 010011100000000000]
u1                      (bitcast          ) [ 010011100000000000]
c5_V_1                  (load             ) [ 000000000000000000]
c2_V_1                  (load             ) [ 000000000000000000]
cmp_i_i86_not           (icmp             ) [ 000000000000000000]
cmp_i_i_not             (icmp             ) [ 000000000000000000]
brmerge                 (or               ) [ 000000000000000000]
c7_V_load               (load             ) [ 000000000000000000]
indvar_flatten_load_1   (load             ) [ 000000000000000000]
indvar_flatten13_load_1 (load             ) [ 000000000000000000]
indvar_flatten39_load_1 (load             ) [ 000000000000000000]
indvar_flatten75_load_1 (load             ) [ 000000000000000000]
icmp_ln1069_1           (icmp             ) [ 000000000000000000]
or_ln705                (or               ) [ 000000000000000000]
or_ln705_1              (or               ) [ 000000000000000000]
xor_ln705               (xor              ) [ 000000000000000000]
icmp_ln1069_2           (icmp             ) [ 000000000000000000]
and_ln705               (and              ) [ 000000000000000000]
icmp_ln1069_3           (icmp             ) [ 000000000000000000]
and_ln705_1             (and              ) [ 000000000000000000]
icmp_ln1069_4           (icmp             ) [ 000000000000000000]
and_ln705_2             (and              ) [ 000000000000000000]
icmp_ln1069_5           (icmp             ) [ 000000000000000000]
and_ln705_3             (and              ) [ 000000000000000000]
or_ln706                (or               ) [ 000000000000000000]
select_ln706            (select           ) [ 000000000000000000]
or_ln706_1              (or               ) [ 000000000000000000]
or_ln706_2              (or               ) [ 000000000000000000]
xor_ln706               (xor              ) [ 000000000000000000]
or_ln706_3              (or               ) [ 000000000000000000]
and_ln706               (and              ) [ 000000000000000000]
and_ln706_1             (and              ) [ 000000000000000000]
and_ln706_2             (and              ) [ 000000000000000000]
add_ln870               (add              ) [ 000000000000000000]
or_ln707                (or               ) [ 000000000000000000]
or_ln707_1              (or               ) [ 000000000000000000]
select_ln707            (select           ) [ 000000000000000000]
cmp_i_i86_not_mid1      (icmp             ) [ 000000000000000000]
select_ln707_1          (select           ) [ 000000000000000000]
or_ln707_2              (or               ) [ 000000000000000000]
xor_ln707               (xor              ) [ 000000000000000000]
and_ln707               (and              ) [ 000000000000000000]
and_ln707_1             (and              ) [ 000000000000000000]
select_ln1069           (select           ) [ 000000000000000000]
add_ln870_1             (add              ) [ 000000000000000000]
or_ln710                (or               ) [ 000000000000000000]
or_ln710_1              (or               ) [ 010001000000000000]
cmp_i_i_not_mid1        (icmp             ) [ 000000000000000000]
brmerge_mid1            (or               ) [ 000000000000000000]
select_ln710_1          (select           ) [ 010001111111111111]
xor_ln710               (xor              ) [ 000000000000000000]
or_ln710_2              (or               ) [ 000000000000000000]
and_ln710               (and              ) [ 010001000000000000]
select_ln1069_1         (select           ) [ 000000000000000000]
or_ln1069               (or               ) [ 000000000000000000]
or_ln1069_1             (or               ) [ 000000000000000000]
or_ln1069_2             (or               ) [ 000000000000000000]
select_ln1069_2         (select           ) [ 000000000000000000]
empty_132               (trunc            ) [ 010001000000000000]
br_ln744                (br               ) [ 000000000000000000]
indvar_flatten_load     (load             ) [ 000000000000000000]
indvar_flatten13_load   (load             ) [ 000000000000000000]
indvar_flatten39_load   (load             ) [ 000000000000000000]
indvar_flatten75_load   (load             ) [ 000000000000000000]
add_ln870_3             (add              ) [ 000000000000000000]
add_ln1069              (add              ) [ 000000000000000000]
select_ln1069_4         (select           ) [ 000000000000000000]
add_ln1069_1            (add              ) [ 000000000000000000]
select_ln1069_5         (select           ) [ 000000000000000000]
add_ln1069_2            (add              ) [ 000000000000000000]
select_ln1069_6         (select           ) [ 000000000000000000]
add_ln1069_3            (add              ) [ 000000000000000000]
select_ln1069_7         (select           ) [ 000000000000000000]
store_ln1069            (store            ) [ 000000000000000000]
store_ln1069            (store            ) [ 000000000000000000]
store_ln1069            (store            ) [ 000000000000000000]
store_ln1069            (store            ) [ 000000000000000000]
store_ln1069            (store            ) [ 000000000000000000]
store_ln1069            (store            ) [ 000000000000000000]
store_ln870             (store            ) [ 000000000000000000]
c6_V_load               (load             ) [ 000000000000000000]
select_ln710            (select           ) [ 000000000000000000]
add_ln870_2             (add              ) [ 000000000000000000]
select_ln1069_3         (select           ) [ 000000000000000000]
zext_ln1069             (zext             ) [ 000000000000000000]
tmp_1_cast              (bitconcatenate   ) [ 000000000000000000]
empty_133               (add              ) [ 000000000000000000]
p_cast                  (zext             ) [ 000000000000000000]
local_C_addr            (getelementptr    ) [ 010000111111111111]
store_ln1069            (store            ) [ 000000000000000000]
br_ln0                  (br               ) [ 000000000000000000]
local_C_load            (load             ) [ 010000011111000000]
mul                     (fmul             ) [ 010000011111000000]
mul_1                   (fmul             ) [ 010000011111111110]
add                     (fadd             ) [ 010000000000111110]
add_1                   (fadd             ) [ 010000000000000001]
specloopname_ln0        (specloopname     ) [ 000000000000000000]
empty                   (speclooptripcount) [ 000000000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 000000000000000000]
specloopname_ln0        (specloopname     ) [ 000000000000000000]
store_ln742             (store            ) [ 000000000000000000]
bitcast_ln174           (bitcast          ) [ 000000000000000000]
write_ln174             (write            ) [ 000000000000000000]
br_ln745                (br               ) [ 000000000000000000]
ret_ln767               (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_PE_0_076">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_0_076"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_PE_0_177">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_0_177"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_B_PE_0_082">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_0_082"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_B_PE_1_083">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_1_083"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifo_C_drain_PE_0_088">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_0_088"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_706_2_VITIS_LOOP_710_4_VITIS_LOOP_712_5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_710_4_VITIS_LOOP_712_5_VITIS_LOOP_714_6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_712_5_VITIS_LOOP_714_6_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="c7_V_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c7_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="c6_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c6_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="c5_V_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c5_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten13_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="c2_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c2_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten39_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten39/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten75_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten75/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten119_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten119/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="local_C_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_Result_1_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_Result_s_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln174_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="0" index="2" bw="64" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_ln174_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="0" index="2" bw="64" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln174_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/17 "/>
</bind>
</comp>

<comp id="189" class="1004" name="local_C_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_addr/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="12"/>
<pin id="201" dir="0" index="4" bw="6" slack="1"/>
<pin id="202" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="1"/>
<pin id="204" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="local_C_load/5 store_ln742/17 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="0" index="1" bw="32" slack="1"/>
<pin id="208" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="32" slack="6"/>
<pin id="212" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_1/12 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln705_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln705_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="15" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln705_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="13" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln705_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln705_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="11" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln705_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln705_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln705_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln705_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="indvar_flatten119_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten119_load/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln1069_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln1069_4_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1069_4/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln1069_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="0" index="1" bw="16" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1069/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="v2_V_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v2_V_1/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="v1_V_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="0" index="2" bw="7" slack="0"/>
<pin id="294" dir="0" index="3" bw="7" slack="0"/>
<pin id="295" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="v1_V_1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="v2_V_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="v2_V/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="v1_V_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="0" index="2" bw="7" slack="0"/>
<pin id="308" dir="0" index="3" bw="7" slack="0"/>
<pin id="309" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="v1_V/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="u0_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="u0_1/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="u1_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="u1_1/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="u0_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="u0/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="u1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="u1/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="c5_V_1_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="3"/>
<pin id="332" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c5_V_1/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="c2_V_1_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="3"/>
<pin id="335" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c2_V_1/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="cmp_i_i86_not_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="3" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i86_not/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="cmp_i_i_not_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_not/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="brmerge_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="c7_V_load_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="3"/>
<pin id="356" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c7_V_load/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="indvar_flatten_load_1_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="3"/>
<pin id="359" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load_1/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="indvar_flatten13_load_1_load_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="3"/>
<pin id="362" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load_1/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="indvar_flatten39_load_1_load_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="13" slack="3"/>
<pin id="365" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten39_load_1/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="indvar_flatten75_load_1_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="15" slack="3"/>
<pin id="368" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten75_load_1/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln1069_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="15" slack="0"/>
<pin id="371" dir="0" index="1" bw="15" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069_1/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="or_ln705_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln705/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="or_ln705_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln705_1/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="xor_ln705_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln705/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln1069_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="0" index="1" bw="4" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069_2/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="and_ln705_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln705/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln1069_3_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069_3/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="and_ln705_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln705_1/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln1069_4_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="11" slack="0"/>
<pin id="419" dir="0" index="1" bw="11" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069_4/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="and_ln705_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln705_2/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln1069_5_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="13" slack="0"/>
<pin id="431" dir="0" index="1" bw="13" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069_5/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="and_ln705_3_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln705_3/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="or_ln706_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln706/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="select_ln706_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="3" slack="0"/>
<pin id="450" dir="0" index="2" bw="3" slack="0"/>
<pin id="451" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln706/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="or_ln706_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln706_1/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="or_ln706_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln706_2/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="xor_ln706_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln706/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="or_ln706_3_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln706_3/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="and_ln706_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln706/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="and_ln706_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln706_1/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="and_ln706_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln706_2/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln870_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="3" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="or_ln707_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln707/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="or_ln707_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln707_1/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="select_ln707_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="4" slack="0"/>
<pin id="518" dir="0" index="2" bw="4" slack="0"/>
<pin id="519" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln707/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="cmp_i_i86_not_mid1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="0"/>
<pin id="525" dir="0" index="1" bw="3" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i86_not_mid1/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln707_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="0" index="2" bw="1" slack="0"/>
<pin id="533" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln707_1/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="or_ln707_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln707_2/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="xor_ln707_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln707/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="and_ln707_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln707/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="and_ln707_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln707_1/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln1069_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="3" slack="0"/>
<pin id="564" dir="0" index="2" bw="3" slack="0"/>
<pin id="565" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1069/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="add_ln870_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_1/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="or_ln710_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln710/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="or_ln710_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln710_1/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="cmp_i_i_not_mid1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="0"/>
<pin id="589" dir="0" index="1" bw="4" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_not_mid1/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="brmerge_mid1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_mid1/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="select_ln710_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="1" index="3" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln710_1/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="xor_ln710_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln710/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="or_ln710_2_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln710_2/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="and_ln710_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln710/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="select_ln1069_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="4" slack="0"/>
<pin id="628" dir="0" index="2" bw="4" slack="0"/>
<pin id="629" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1069_1/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="or_ln1069_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1069/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="or_ln1069_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1069_1/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="or_ln1069_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1069_2/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="select_ln1069_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="4" slack="0"/>
<pin id="654" dir="0" index="2" bw="4" slack="0"/>
<pin id="655" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1069_2/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="empty_132_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="0"/>
<pin id="661" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_132/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="indvar_flatten_load_load_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="3"/>
<pin id="665" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="indvar_flatten13_load_load_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="11" slack="3"/>
<pin id="668" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="indvar_flatten39_load_load_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="13" slack="3"/>
<pin id="671" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten39_load/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="indvar_flatten75_load_load_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="15" slack="3"/>
<pin id="674" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten75_load/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="add_ln870_3_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="4" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_3/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="add_ln1069_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1069/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="select_ln1069_4_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="8" slack="0"/>
<pin id="690" dir="0" index="2" bw="8" slack="0"/>
<pin id="691" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1069_4/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="add_ln1069_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="11" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1069_1/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="select_ln1069_5_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="11" slack="0"/>
<pin id="704" dir="0" index="2" bw="11" slack="0"/>
<pin id="705" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1069_5/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="add_ln1069_2_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="13" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1069_2/4 "/>
</bind>
</comp>

<comp id="715" class="1004" name="select_ln1069_6_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="13" slack="0"/>
<pin id="718" dir="0" index="2" bw="13" slack="0"/>
<pin id="719" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1069_6/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="add_ln1069_3_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="15" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1069_3/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="select_ln1069_7_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="15" slack="0"/>
<pin id="732" dir="0" index="2" bw="15" slack="0"/>
<pin id="733" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1069_7/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="store_ln1069_store_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="15" slack="0"/>
<pin id="739" dir="0" index="1" bw="15" slack="3"/>
<pin id="740" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1069/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="store_ln1069_store_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="13" slack="0"/>
<pin id="744" dir="0" index="1" bw="13" slack="3"/>
<pin id="745" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1069/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="store_ln1069_store_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="3" slack="0"/>
<pin id="749" dir="0" index="1" bw="3" slack="3"/>
<pin id="750" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1069/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="store_ln1069_store_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="11" slack="0"/>
<pin id="754" dir="0" index="1" bw="11" slack="3"/>
<pin id="755" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1069/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="store_ln1069_store_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="4" slack="0"/>
<pin id="759" dir="0" index="1" bw="4" slack="3"/>
<pin id="760" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1069/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="store_ln1069_store_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="0"/>
<pin id="764" dir="0" index="1" bw="8" slack="3"/>
<pin id="765" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1069/4 "/>
</bind>
</comp>

<comp id="767" class="1004" name="store_ln870_store_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="4" slack="0"/>
<pin id="769" dir="0" index="1" bw="4" slack="3"/>
<pin id="770" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="c6_V_load_load_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="4" slack="4"/>
<pin id="774" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c6_V_load/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="select_ln710_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="1"/>
<pin id="777" dir="0" index="1" bw="4" slack="0"/>
<pin id="778" dir="0" index="2" bw="4" slack="0"/>
<pin id="779" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln710/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln870_2_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="4" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_2/5 "/>
</bind>
</comp>

<comp id="788" class="1004" name="select_ln1069_3_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="0" index="1" bw="4" slack="0"/>
<pin id="791" dir="0" index="2" bw="4" slack="0"/>
<pin id="792" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1069_3/5 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln1069_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="4" slack="0"/>
<pin id="797" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1069/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_1_cast_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="6" slack="0"/>
<pin id="801" dir="0" index="1" bw="3" slack="1"/>
<pin id="802" dir="0" index="2" bw="1" slack="0"/>
<pin id="803" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_cast/5 "/>
</bind>
</comp>

<comp id="806" class="1004" name="empty_133_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="6" slack="0"/>
<pin id="808" dir="0" index="1" bw="4" slack="0"/>
<pin id="809" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_133/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="p_cast_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="6" slack="0"/>
<pin id="814" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="store_ln1069_store_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="4" slack="0"/>
<pin id="819" dir="0" index="1" bw="4" slack="4"/>
<pin id="820" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1069/5 "/>
</bind>
</comp>

<comp id="822" class="1004" name="bitcast_ln174_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="1"/>
<pin id="824" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174/17 "/>
</bind>
</comp>

<comp id="826" class="1005" name="c7_V_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="4" slack="0"/>
<pin id="828" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c7_V "/>
</bind>
</comp>

<comp id="833" class="1005" name="c6_V_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="4" slack="0"/>
<pin id="835" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c6_V "/>
</bind>
</comp>

<comp id="840" class="1005" name="indvar_flatten_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="0"/>
<pin id="842" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="848" class="1005" name="c5_V_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="4" slack="0"/>
<pin id="850" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c5_V "/>
</bind>
</comp>

<comp id="855" class="1005" name="indvar_flatten13_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="11" slack="0"/>
<pin id="857" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="863" class="1005" name="c2_V_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="3" slack="0"/>
<pin id="865" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c2_V "/>
</bind>
</comp>

<comp id="870" class="1005" name="indvar_flatten39_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="13" slack="0"/>
<pin id="872" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten39 "/>
</bind>
</comp>

<comp id="878" class="1005" name="indvar_flatten75_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="15" slack="0"/>
<pin id="880" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten75 "/>
</bind>
</comp>

<comp id="886" class="1005" name="indvar_flatten119_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="16" slack="0"/>
<pin id="888" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten119 "/>
</bind>
</comp>

<comp id="893" class="1005" name="icmp_ln1069_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="1"/>
<pin id="895" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1069 "/>
</bind>
</comp>

<comp id="897" class="1005" name="v2_V_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="1"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="v1_V_1_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v1_V_1 "/>
</bind>
</comp>

<comp id="907" class="1005" name="v2_V_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="1"/>
<pin id="909" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="912" class="1005" name="v1_V_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v1_V "/>
</bind>
</comp>

<comp id="917" class="1005" name="u0_1_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="1"/>
<pin id="919" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u0_1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="u1_1_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u1_1 "/>
</bind>
</comp>

<comp id="927" class="1005" name="u0_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u0 "/>
</bind>
</comp>

<comp id="932" class="1005" name="u1_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u1 "/>
</bind>
</comp>

<comp id="937" class="1005" name="or_ln710_1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="1"/>
<pin id="939" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln710_1 "/>
</bind>
</comp>

<comp id="942" class="1005" name="select_ln710_1_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="13"/>
<pin id="944" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln710_1 "/>
</bind>
</comp>

<comp id="946" class="1005" name="and_ln710_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="1"/>
<pin id="948" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln710 "/>
</bind>
</comp>

<comp id="951" class="1005" name="empty_132_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="3" slack="1"/>
<pin id="953" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty_132 "/>
</bind>
</comp>

<comp id="956" class="1005" name="local_C_addr_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="6" slack="1"/>
<pin id="958" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="local_C_addr "/>
</bind>
</comp>

<comp id="962" class="1005" name="local_C_load_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="1"/>
<pin id="964" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="local_C_load "/>
</bind>
</comp>

<comp id="967" class="1005" name="mul_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="1"/>
<pin id="969" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="972" class="1005" name="mul_1_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="6"/>
<pin id="974" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="977" class="1005" name="add_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="1"/>
<pin id="979" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="982" class="1005" name="add_1_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="50" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="58" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="160" pin="2"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="58" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="154" pin="2"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="112" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="90" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="34" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="42" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="42" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="266" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="154" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="52" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="154" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="54" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="56" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="303"><net_src comp="160" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="52" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="160" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="54" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="56" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="325"><net_src comp="322" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="329"><net_src comp="326" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="340"><net_src comp="333" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="60" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="330" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="62" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="336" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="342" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="64" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="336" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="369" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="348" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="369" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="66" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="354" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="68" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="387" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="357" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="70" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="387" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="360" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="72" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="387" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="363" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="74" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="387" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="369" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="38" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="333" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="459"><net_src comp="435" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="375" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="435" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="381" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="429" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="66" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="369" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="467" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="399" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="473" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="411" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="473" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="423" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="473" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="447" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="76" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="491" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="435" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="369" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="42" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="330" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="527"><net_src comp="497" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="60" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="491" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="523" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="455" pin="2"/><net_sink comp="529" pin=2"/></net>

<net id="541"><net_src comp="491" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="461" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="491" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="66" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="479" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="485" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="543" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="491" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="497" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="447" pin="3"/><net_sink comp="561" pin=2"/></net>

<net id="573"><net_src comp="515" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="78" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="555" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="491" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="441" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="569" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="62" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="529" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="587" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="604"><net_src comp="555" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="593" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="537" pin="2"/><net_sink comp="599" pin=2"/></net>

<net id="611"><net_src comp="485" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="66" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="491" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="607" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="549" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="613" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="630"><net_src comp="555" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="569" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="515" pin="3"/><net_sink comp="625" pin=2"/></net>

<net id="637"><net_src comp="619" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="555" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="633" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="503" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="369" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="656"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="657"><net_src comp="42" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="658"><net_src comp="354" pin="1"/><net_sink comp="651" pin=2"/></net>

<net id="662"><net_src comp="651" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="679"><net_src comp="651" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="78" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="663" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="80" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="692"><net_src comp="581" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="80" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="681" pin="2"/><net_sink comp="687" pin=2"/></net>

<net id="699"><net_src comp="666" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="82" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="706"><net_src comp="509" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="82" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="695" pin="2"/><net_sink comp="701" pin=2"/></net>

<net id="713"><net_src comp="669" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="84" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="720"><net_src comp="441" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="84" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="709" pin="2"/><net_sink comp="715" pin=2"/></net>

<net id="727"><net_src comp="672" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="86" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="734"><net_src comp="369" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="86" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="723" pin="2"/><net_sink comp="729" pin=2"/></net>

<net id="741"><net_src comp="729" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="715" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="751"><net_src comp="561" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="756"><net_src comp="701" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="761"><net_src comp="625" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="766"><net_src comp="687" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="771"><net_src comp="675" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="780"><net_src comp="42" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="781"><net_src comp="772" pin="1"/><net_sink comp="775" pin=2"/></net>

<net id="786"><net_src comp="775" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="78" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="793"><net_src comp="782" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="794"><net_src comp="775" pin="3"/><net_sink comp="788" pin=2"/></net>

<net id="798"><net_src comp="788" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="804"><net_src comp="88" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="38" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="810"><net_src comp="799" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="795" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="806" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="821"><net_src comp="788" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="822" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="829"><net_src comp="114" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="832"><net_src comp="826" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="836"><net_src comp="118" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="839"><net_src comp="833" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="843"><net_src comp="122" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="846"><net_src comp="840" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="847"><net_src comp="840" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="851"><net_src comp="126" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="854"><net_src comp="848" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="858"><net_src comp="130" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="861"><net_src comp="855" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="862"><net_src comp="855" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="866"><net_src comp="134" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="869"><net_src comp="863" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="873"><net_src comp="138" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="876"><net_src comp="870" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="877"><net_src comp="870" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="881"><net_src comp="142" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="884"><net_src comp="878" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="885"><net_src comp="878" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="889"><net_src comp="146" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="892"><net_src comp="886" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="896"><net_src comp="269" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="286" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="905"><net_src comp="290" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="910"><net_src comp="300" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="915"><net_src comp="304" pin="4"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="920"><net_src comp="314" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="925"><net_src comp="318" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="930"><net_src comp="322" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="935"><net_src comp="326" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="940"><net_src comp="581" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="945"><net_src comp="599" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="949"><net_src comp="619" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="954"><net_src comp="659" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="959"><net_src comp="189" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="965"><net_src comp="195" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="970"><net_src comp="213" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="975"><net_src comp="217" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="980"><net_src comp="205" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="985"><net_src comp="209" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="195" pin=4"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="822" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_PE_0_076 | {}
	Port: fifo_A_PE_0_177 | {2 }
	Port: fifo_B_PE_0_082 | {}
	Port: fifo_B_PE_1_083 | {2 }
	Port: fifo_C_drain_PE_0_088 | {17 }
 - Input state : 
	Port: PE : fifo_A_PE_0_076 | {2 }
	Port: PE : fifo_A_PE_0_177 | {}
	Port: PE : fifo_B_PE_0_082 | {2 }
	Port: PE : fifo_B_PE_1_083 | {}
	Port: PE : fifo_C_drain_PE_0_088 | {}
  - Chain level:
	State 1
		specmemcore_ln701 : 1
		store_ln705 : 1
		store_ln705 : 1
		store_ln705 : 1
		store_ln705 : 1
		store_ln705 : 1
		store_ln705 : 1
		store_ln705 : 1
		store_ln705 : 1
		store_ln705 : 1
		indvar_flatten119_load : 1
		icmp_ln1069 : 2
		add_ln1069_4 : 2
		br_ln1069 : 3
		store_ln1069 : 3
	State 2
	State 3
		mul : 1
		mul_1 : 1
	State 4
		cmp_i_i86_not : 1
		cmp_i_i_not : 1
		brmerge : 2
		icmp_ln1069_1 : 1
		or_ln705 : 2
		or_ln705_1 : 2
		xor_ln705 : 2
		icmp_ln1069_2 : 1
		and_ln705 : 2
		icmp_ln1069_3 : 1
		and_ln705_1 : 2
		icmp_ln1069_4 : 1
		and_ln705_2 : 2
		icmp_ln1069_5 : 1
		and_ln705_3 : 2
		or_ln706 : 2
		select_ln706 : 2
		or_ln706_1 : 2
		or_ln706_2 : 2
		xor_ln706 : 2
		or_ln706_3 : 2
		and_ln706 : 2
		and_ln706_1 : 2
		and_ln706_2 : 2
		add_ln870 : 3
		or_ln707 : 2
		or_ln707_1 : 2
		select_ln707 : 2
		cmp_i_i86_not_mid1 : 4
		select_ln707_1 : 5
		or_ln707_2 : 2
		xor_ln707 : 2
		and_ln707 : 2
		and_ln707_1 : 2
		select_ln1069 : 4
		add_ln870_1 : 3
		or_ln710 : 2
		or_ln710_1 : 2
		cmp_i_i_not_mid1 : 4
		brmerge_mid1 : 5
		select_ln710_1 : 5
		xor_ln710 : 2
		or_ln710_2 : 2
		and_ln710 : 2
		select_ln1069_1 : 4
		or_ln1069 : 2
		or_ln1069_1 : 2
		or_ln1069_2 : 2
		select_ln1069_2 : 2
		empty_132 : 3
		br_ln744 : 6
		add_ln870_3 : 3
		add_ln1069 : 1
		select_ln1069_4 : 2
		add_ln1069_1 : 1
		select_ln1069_5 : 2
		add_ln1069_2 : 1
		select_ln1069_6 : 2
		add_ln1069_3 : 1
		select_ln1069_7 : 2
		store_ln1069 : 3
		store_ln1069 : 3
		store_ln1069 : 5
		store_ln1069 : 3
		store_ln1069 : 5
		store_ln1069 : 3
		store_ln870 : 4
	State 5
		select_ln710 : 1
		add_ln870_2 : 2
		select_ln1069_3 : 3
		zext_ln1069 : 4
		empty_133 : 5
		p_cast : 6
		local_C_addr : 7
		local_C_load : 8
		store_ln1069 : 4
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_205        |    2    |   205   |   220   |
|          |         grp_fu_209        |    2    |   205   |   220   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_213        |    3    |   143   |    78   |
|          |         grp_fu_217        |    3    |   143   |    78   |
|----------|---------------------------|---------|---------|---------|
|          |    add_ln1069_4_fu_275    |    0    |    0    |    23   |
|          |      add_ln870_fu_497     |    0    |    0    |    10   |
|          |     add_ln870_1_fu_569    |    0    |    0    |    12   |
|          |     add_ln870_3_fu_675    |    0    |    0    |    12   |
|    add   |     add_ln1069_fu_681     |    0    |    0    |    15   |
|          |    add_ln1069_1_fu_695    |    0    |    0    |    18   |
|          |    add_ln1069_2_fu_709    |    0    |    0    |    20   |
|          |    add_ln1069_3_fu_723    |    0    |    0    |    22   |
|          |     add_ln870_2_fu_782    |    0    |    0    |    12   |
|          |      empty_133_fu_806     |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|          |     icmp_ln1069_fu_269    |    0    |    0    |    13   |
|          |    cmp_i_i86_not_fu_336   |    0    |    0    |    8    |
|          |     cmp_i_i_not_fu_342    |    0    |    0    |    9    |
|          |    icmp_ln1069_1_fu_369   |    0    |    0    |    12   |
|   icmp   |    icmp_ln1069_2_fu_393   |    0    |    0    |    9    |
|          |    icmp_ln1069_3_fu_405   |    0    |    0    |    11   |
|          |    icmp_ln1069_4_fu_417   |    0    |    0    |    11   |
|          |    icmp_ln1069_5_fu_429   |    0    |    0    |    12   |
|          | cmp_i_i86_not_mid1_fu_523 |    0    |    0    |    8    |
|          |  cmp_i_i_not_mid1_fu_587  |    0    |    0    |    9    |
|----------|---------------------------|---------|---------|---------|
|          |    select_ln706_fu_447    |    0    |    0    |    3    |
|          |    select_ln707_fu_515    |    0    |    0    |    4    |
|          |   select_ln707_1_fu_529   |    0    |    0    |    2    |
|          |    select_ln1069_fu_561   |    0    |    0    |    3    |
|          |   select_ln710_1_fu_599   |    0    |    0    |    2    |
|          |   select_ln1069_1_fu_625  |    0    |    0    |    4    |
|  select  |   select_ln1069_2_fu_651  |    0    |    0    |    4    |
|          |   select_ln1069_4_fu_687  |    0    |    0    |    8    |
|          |   select_ln1069_5_fu_701  |    0    |    0    |    11   |
|          |   select_ln1069_6_fu_715  |    0    |    0    |    13   |
|          |   select_ln1069_7_fu_729  |    0    |    0    |    15   |
|          |    select_ln710_fu_775    |    0    |    0    |    4    |
|          |   select_ln1069_3_fu_788  |    0    |    0    |    4    |
|----------|---------------------------|---------|---------|---------|
|          |       brmerge_fu_348      |    0    |    0    |    2    |
|          |      or_ln705_fu_375      |    0    |    0    |    2    |
|          |     or_ln705_1_fu_381     |    0    |    0    |    2    |
|          |      or_ln706_fu_441      |    0    |    0    |    2    |
|          |     or_ln706_1_fu_455     |    0    |    0    |    2    |
|          |     or_ln706_2_fu_461     |    0    |    0    |    2    |
|          |     or_ln706_3_fu_473     |    0    |    0    |    2    |
|          |      or_ln707_fu_503      |    0    |    0    |    2    |
|    or    |     or_ln707_1_fu_509     |    0    |    0    |    2    |
|          |     or_ln707_2_fu_537     |    0    |    0    |    2    |
|          |      or_ln710_fu_575      |    0    |    0    |    2    |
|          |     or_ln710_1_fu_581     |    0    |    0    |    2    |
|          |    brmerge_mid1_fu_593    |    0    |    0    |    2    |
|          |     or_ln710_2_fu_613     |    0    |    0    |    2    |
|          |      or_ln1069_fu_633     |    0    |    0    |    2    |
|          |     or_ln1069_1_fu_639    |    0    |    0    |    2    |
|          |     or_ln1069_2_fu_645    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      and_ln705_fu_399     |    0    |    0    |    2    |
|          |     and_ln705_1_fu_411    |    0    |    0    |    2    |
|          |     and_ln705_2_fu_423    |    0    |    0    |    2    |
|          |     and_ln705_3_fu_435    |    0    |    0    |    2    |
|    and   |      and_ln706_fu_479     |    0    |    0    |    2    |
|          |     and_ln706_1_fu_485    |    0    |    0    |    2    |
|          |     and_ln706_2_fu_491    |    0    |    0    |    2    |
|          |      and_ln707_fu_549     |    0    |    0    |    2    |
|          |     and_ln707_1_fu_555    |    0    |    0    |    2    |
|          |      and_ln710_fu_619     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      xor_ln705_fu_387     |    0    |    0    |    2    |
|    xor   |      xor_ln706_fu_467     |    0    |    0    |    2    |
|          |      xor_ln707_fu_543     |    0    |    0    |    2    |
|          |      xor_ln710_fu_607     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|   read   |   p_Result_1_read_fu_154  |    0    |    0    |    0    |
|          |   p_Result_s_read_fu_160  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |  write_ln174_write_fu_166 |    0    |    0    |    0    |
|   write  |  write_ln174_write_fu_174 |    0    |    0    |    0    |
|          |  write_ln174_write_fu_182 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       v2_V_1_fu_286       |    0    |    0    |    0    |
|   trunc  |        v2_V_fu_300        |    0    |    0    |    0    |
|          |      empty_132_fu_659     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|       v1_V_1_fu_290       |    0    |    0    |    0    |
|          |        v1_V_fu_304        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |     zext_ln1069_fu_795    |    0    |    0    |    0    |
|          |       p_cast_fu_812       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|     tmp_1_cast_fu_799     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    10   |   696   |   994   |
|----------|---------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|local_C|    1   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    1   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      add_1_reg_982      |   32   |
|       add_reg_977       |   32   |
|    and_ln710_reg_946    |    1   |
|       c2_V_reg_863      |    3   |
|       c5_V_reg_848      |    4   |
|       c6_V_reg_833      |    4   |
|       c7_V_reg_826      |    4   |
|    empty_132_reg_951    |    3   |
|   icmp_ln1069_reg_893   |    1   |
|indvar_flatten119_reg_886|   16   |
| indvar_flatten13_reg_855|   11   |
| indvar_flatten39_reg_870|   13   |
| indvar_flatten75_reg_878|   15   |
|  indvar_flatten_reg_840 |    8   |
|   local_C_addr_reg_956  |    6   |
|   local_C_load_reg_962  |   32   |
|      mul_1_reg_972      |   32   |
|       mul_reg_967       |   32   |
|    or_ln710_1_reg_937   |    1   |
|  select_ln710_1_reg_942 |    1   |
|       u0_1_reg_917      |   32   |
|        u0_reg_927       |   32   |
|       u1_1_reg_922      |   32   |
|        u1_reg_932       |   32   |
|      v1_V_1_reg_902     |   32   |
|       v1_V_reg_912      |   32   |
|      v2_V_1_reg_897     |   32   |
|       v2_V_reg_907      |   32   |
+-------------------------+--------+
|          Total          |   507  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_195 |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_213    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_213    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_217    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_217    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   268  ||  1.935  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |    -   |   696  |   994  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |    -   |   507  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   10   |    1   |  1203  |  1039  |
+-----------+--------+--------+--------+--------+--------+
