+define+RVFI=1
+define+RV32M=ibex_pkg::RV32MFast
+define+RV32B=ibex_pkg::RV32BNone
+define+RegFile=ibex_pkg::RegFileFF
-pvalue+ibex_simple_system.RV32E=0
-pvalue+ibex_simple_system.ICache=0
-pvalue+ibex_simple_system.ICacheScramble=0
-pvalue+ibex_simple_system.ICacheECC=0
-pvalue+ibex_simple_system.BranchTargetALU=0
-pvalue+ibex_simple_system.WritebackStage=0
-pvalue+ibex_simple_system.SecureIbex=0
-pvalue+ibex_simple_system.BranchPredictor=0
-pvalue+ibex_simple_system.DbgTriggerEn=0
-pvalue+ibex_simple_system.PMPEnable=0
-pvalue+ibex_simple_system.PMPGranularity=0
-pvalue+ibex_simple_system.PMPNumRegions=4
-pvalue+ibex_simple_system.MHPMCounterNum=0
-pvalue+ibex_simple_system.MHPMCounterWidth=40
-pvalue+ibex_simple_system.SRAMInitFile=""
+incdir+../src/lowrisc_dv_crypto_prince_ref_0.1
+incdir+../src/lowrisc_dv_dv_fcov_macros_0
+incdir+../src/lowrisc_dv_secded_enc_0
+incdir+../src/lowrisc_prim_assert_0.1/rtl
+incdir+../src/lowrisc_prim_util_get_scramble_params_0/rtl
+incdir+../src/lowrisc_prim_util_memload_0/rtl
+incdir+../src/lowrisc_dv_scramble_model_0
+incdir+../src/lowrisc_dv_verilator_memutil_dpi_0/cpp
+incdir+../src/lowrisc_dv_verilator_memutil_dpi_scrambled_0/cpp
+incdir+../src/lowrisc_ibex_ibex_core_0.1/rtl
../src/lowrisc_dv_secded_enc_0/secded_enc.c
../src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv
../src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv
../src/lowrisc_prim_cipher_pkg_0.1/rtl/prim_cipher_pkg.sv
../src/lowrisc_prim_generic_and2_0/rtl/prim_generic_and2.sv
../src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv
../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv
../src/lowrisc_prim_generic_flop_0/rtl/prim_generic_flop.sv
../src/lowrisc_prim_ram_1p_pkg_0/rtl/prim_ram_1p_pkg.sv
../src/lowrisc_prim_ram_2p_pkg_0/rtl/prim_ram_2p_pkg.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_22_16_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_22_16_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_64_57_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_64_57_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_22_16_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_22_16_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_39_32_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_39_32_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_72_64_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_72_64_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_76_68_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_76_68_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_22_16_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_22_16_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_28_22_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_28_22_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_39_32_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_39_32_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_64_57_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_64_57_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_72_64_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_72_64_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_22_16_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_22_16_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_39_32_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_39_32_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_72_64_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_72_64_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_76_68_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_hamming_76_68_enc.sv
../src/lowrisc_prim_xilinx_and2_0/rtl/prim_xilinx_and2.sv
../src/lowrisc_prim_xilinx_buf_0/rtl/prim_xilinx_buf.sv
../src/lowrisc_prim_xilinx_clock_gating_0/rtl/prim_xilinx_clock_gating.sv
../src/lowrisc_prim_xilinx_clock_mux2_0/rtl/prim_xilinx_clock_mux2.sv
../src/lowrisc_prim_xilinx_flop_0/rtl/prim_xilinx_flop.sv
../src/lowrisc_dv_scramble_model_0/scramble_model.cc
../src/lowrisc_dv_verilator_memutil_dpi_0/cpp/dpi_memutil.cc
../src/lowrisc_dv_verilator_memutil_dpi_0/cpp/ecc32_mem_area.cc
../src/lowrisc_dv_verilator_memutil_dpi_0/cpp/mem_area.cc
../src/lowrisc_dv_verilator_memutil_dpi_0/cpp/sv_scoped.cc
../src/lowrisc_ibex_ibex_icache_0.1/rtl/ibex_icache.sv
../src/lowrisc_ibex_ibex_tracer_0.1/rtl/ibex_tracer_pkg.sv
../src/lowrisc_ibex_ibex_tracer_0.1/rtl/ibex_tracer.sv
../src/lowrisc_prim_cipher_0/rtl/prim_subst_perm.sv
../src/lowrisc_prim_cipher_0/rtl/prim_present.sv
../src/lowrisc_prim_cipher_0/rtl/prim_prince.sv
../src/lowrisc_prim_count_0/rtl/prim_count.sv
../src/lowrisc_prim_generic_clock_mux2_0/rtl/prim_generic_clock_mux2.sv
../src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv
../src/lowrisc_prim_generic_ram_2p_0/rtl/prim_generic_ram_2p.sv
../src/lowrisc_prim_lfsr_0.1/rtl/prim_lfsr.sv
../src/lowrisc_prim_util_0.1/rtl/prim_util_pkg.sv
../src/lowrisc_dv_verilator_memutil_dpi_scrambled_0/cpp/scrambled_ecc32_mem_area.cc
../src/lowrisc_prim_abstract_and2_0/prim_and2.sv
../src/lowrisc_prim_abstract_buf_0/prim_buf.sv
../src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv
../src/lowrisc_prim_abstract_clock_mux2_0/prim_clock_mux2.sv
../src/lowrisc_prim_abstract_flop_0/prim_flop.sv
../src/lowrisc_prim_abstract_ram_2p_0/prim_ram_2p.sv
../src/lowrisc_prim_badbit_ram_1p_0/prim_badbit_ram_1p.sv
../src/lowrisc_prim_onehot_0/rtl/prim_onehot_enc.sv
../src/lowrisc_prim_onehot_0/rtl/prim_onehot_mux.sv
../src/lowrisc_prim_onehot_check_0/rtl/prim_onehot_check.sv
../src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_branch_predict.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_slow.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_pmp.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_dummy_instr.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv
../src/lowrisc_ibex_sim_shared_0/./rtl/ram_1p.sv
../src/lowrisc_ibex_sim_shared_0/./rtl/ram_2p.sv
../src/lowrisc_ibex_sim_shared_0/./rtl/bus.sv
../src/lowrisc_ibex_sim_shared_0/./rtl/sim/simulator_ctrl.sv
../src/lowrisc_ibex_sim_shared_0/./rtl/timer.sv
../src/lowrisc_prim_ram_1p_adv_0.1/rtl/prim_ram_1p_adv.sv
../src/lowrisc_prim_ram_1p_scr_0.1/rtl/prim_ram_1p_scr.sv
../src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_ff.sv
../src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_fpga.sv
../src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_register_file_latch.sv
../src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_lockstep.sv
../src/lowrisc_ibex_ibex_top_0.1/rtl/ibex_top.sv
../src/lowrisc_ibex_ibex_top_tracing_0.1/rtl/ibex_top_tracing.sv
../src/lowrisc_ibex_ibex_simple_system_core_0/rtl/ibex_simple_system.sv
