[1] D. Wood, “Debate: Specialized Architectures, Languages, and System
Software Should Largely Supplant General-purpose Alternatives within
the Next Decades,” 2014.
[2] Y. S. Shao, B. Reagen, G. Y. Wei, and D. Brooks, “Aladdin: A PreRTL, Power-performance Accelerator Simulator Enabling Large Design
Space Exploration of Customized Architectures,” in ISCA, 2014.
[3] Y. Zhu, M. Halpern, and V. J. Reddi, “The Role of the CPU in EnergyEfficient Mobile Web Browsing,” IEEE Micro, 2015.
[4] Y. Zhu and V. J. Reddi, “GreenWeb: Language Extensions for Energyefficient Mobile Web Computing,” in PLDI, 2016.
[5] I. Hong, J. Clemons, R. Venkatesan, I. Frosio, B. Khailany, and S. W.
Keckler, “A Real-time Energy-efficient Superpixel Hardware Accelerator
for Mobile Computer Vision Applications,” in DAC, 2016.
[6] T. Chen, Z. Du, N. Sun, J. Wang, C. Wu, Y. Chen, and O. Temam, “DianNao: A Small-footprint High-throughput Accelerator for Ubiquitous
Machine-learning,” in ASPLOS, 2014.
[7] V. Govindaraju, C. H. Ho, and K. Sankaralingam, “Dynamically Specialized Datapaths for Energy Efficient Computing,” in HPCA, 2011.
[8] Z. Du, D. D. Ben-Dayan Rubin, Y. Chen, L. He, T. Chen, L. Zhang,
C. Wu, and O. Temam, “Neuromorphic Accelerators: A Comparison
Between Neuroscience and Machine-learning Approaches,” in MICRO,
2015.
[9] S. Hauck, T. W. Fry, M. M. Hosler, and J. P. Kao, “The Chimaera
Reconfigurable Functional Unit,” IEEE Trans. on VLSI Systems, 2004.
[10] S. Gupta, S. Feng, A. Ansari, S. Mahlke, and D. August, “Bundled
Execution of Recurring Traces for Energy-efficient General Purpose
Processing,” in MICRO, 2011.
[11] R. Razdan and M. D. Smith, “A High-performance Microarchitecture
with Hardware-programmable Functional Units,” in MICRO, 1994.
[12] T. Nowatzki, V. Gangadhar, and K. Sankaralingam, “Exploring the
Potential of Heterogeneous Von Neumann/Dataflow Execution Models,”
in ISCA, 2015.
[13] C. Celio, P. Dabbelt, D. A. Patterson, and K. Asanovic, “The Renewed
Case for the Reduced Instruction Set Computer: Avoiding ISA Bloat
with Macro-Op Fusion for RISC-V,” CoRR, 2016.
[14] Cadence, “Tensilica Customizable Proc,” https://goo.gl/Jw5sqg, 2017.
[15] J. L. Henning, “SPEC CPU2006 Benchmarks,” 2006.
[16] R. D. Wittig and P. Chow, in FPGCA.
[17] A. Sharifan, S. Kumar, A. Guha, and A. Shriraman, “CHAINSAW:
Von-Neumann Accelerators to Leverage Fused Instruction Chains,” in
MICRO, 2016.
[18] N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu,
J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell,
M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood, “The Gem5
Simulator,” SIGARCH Comput. Archit. News, 2011.
[19] N. Chidambaram Nachiappan, P. Yedlapalli, N. Soundararajan, A. Sivasubramaniam, M. Kandemir, and C. R. Das, “GemDroid: A Framework
to Evaluate Mobile Platforms,” in SIGMETRICS, 2014.
[20] Y. Zhu and v. J. Reddi, “WebCore: Architectural Support for Mobileweb
Browsing,” in ISCA, 2014.
[21] N. Ickes, G. Gammie, M. E. Sinangil, R. Rithe, J. Gu, A. Wang, H. Mair,
S. Datla, B. Rong, S. Honnavara-Prasad, L. Ho, G. Baldwin, D. Buss,
A. P. Chandrakasan, and U. Ko, “A 28 nm 0.6 V Low Power DSP for
Mobile Applications,” JSSC, 2012.

[22] Khronos, “OpenMAX Integration Layer Application Programming Interface Specification, Version 1.2.0 Provisional,” https://goo.gl/YV7m8R,
2011.
[23] H. Zhang, P. V. Rengasamy, S. Zhao, N. C. Nachiappan, A. Sivasubramaniam, M. Kandemir, R. Iyer, and C. R. Das, “Race-To-Sleep +
Content Caching + Display Caching: A Recipe for Energy-efficient
Video Streaming on Handhelds,” in MICRO, 2017.
[24] J. Clemons, A. Jones, R. Perricone, S. Savarese, and T. Austin, “EFFEX:
An Embedded Processor for Computer Vision Based Feature Extraction,” in DAC, 2011.
[25] ARM, “Architecture Reference Manual,” in Reference Manual, 2014.
[26] A. Sodani and G. S. Sohi, “Dynamic Instruction Reuse,” SIGARCH
Comput. Archit. News, 1997.
[27] C. Gonzlez-lvarez, J. B. Sartor, C. lvarez, D. Jimnez-Gonzlez, and
L. Eeckhout, “Automatic design of domain-specific instructions for lowpower processors,” in ASAP, 2015.
[28] F. Bellard, “Qemu, a fast and portable dynamic translator,” in ATC, ser.
ATEC, 2005.
[29] N. Goulding-Hotta, J. Sampson, G. Venkatesh, S. Garcia, J. Auricchio,
P. C. Huang, M. Arora, S. Nath, V. Bhatt, J. Babb, S. Swanson,
and M. Taylor, “The GreenDroid Mobile Application Processor: An
Architecture for Silicon’s Dark Future,” IEEE Micro, 2011.
[30] S. Thakkur and T. Huff, “Internet streaming SIMD extensions,” Computer, 1999.
[31] N. Firasta, M. Buxton, P. Jinbo, K. Nasri, and S. Kuo, “Intel AVX: New
Frontiers in Performance Improvements and Energy Efficiency,” Intel
white paper, 2008.
[32] C. T. Huang, M. Tikekar, C. Juvekar, V. Sze, and A. Chandrakasan,
“A 249Mpixel/s HEVC Video-decoder Chip for Quad Full HD Applications,” in JSSC, 2013.
[33] G. Gammie, N. Ickes, M. E. Sinangil, R. Rithe, J. Gu, A. Wang, H. Mair,
S. Datla, B. Rong, S. Honnavara-Prasad, L. Ho, G. Baldwin, D. Buss,
A. P. Chandrakasan, and U. Ko, “A 28nm 0.6V Low-power DSP for
Mobile Applications,” in ISSCC, 2011.
[34] LLVM, “Loop Invariant Code Motion,” https://goo.gl/NkrPDS, 2016.
[35] S. J. Patel and S. S. Lumetta, “rePLay: A Hardware Framework for
Dynamic Optimization,” IEEE Trans. on Computers, 2001.
[36] Xilinx, “Vivado Design Suite HLx Editions - Accelerating High Level
Design,” https://goo.gl/CeJlma, 2016.
[37] P. Rosenfeld, E. Cooper-Balis, and B. Jacob, “DRAMSim2: A Cycle
Accurate Memory System Simulator,” IEEE CAL, 2011.
[38] S. J. E. Wilton and N. P. Jouppi, “CACTI: An Enhanced Cache Access
and Cycle Time Model,” JSSC, 1996.
[39] S. Yoshizawa, N. Wada, N. Hayasaka, and Y. Miyanaga, “Scalable
Architecture for Word HMM-based Speech Recognition and VLSI
Implementation in Complete System,” IEEE Trans. on Circuits and
Systems I: Regular Papers, 2006.
[40] R. Paradiso, G. Loriga, and N. Taccini, “A Wearable Health Care System
based on Knitted Integrated Sensors,” IEEE Trans. on Information
Technology in Biomedicine, 2005.
[41] S. C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. R.
Taylor, and R. Laufer, “PipeRench: A CoProcessor for Streaming
Multimedia Acceleration,” in ISCA, 1999.
[42] M. J. Wirthlin and B. L. Hutchings, “A Dynamic Instruction Set
Computer,” in FPGA, 1995.
[43] A. Nohl, F. Schirrmeister, and D. Taussig, “Application Specific Processor Design: Architectures, Design Methods and Tools,” in ICCAD,
2010.
[44] H.-S. Kim, A. K. Somani, and A. Tyagi, “A Reconfigurable Multifunction Computing Cache Architecture,” in FPGA, 2000.
[45] T. Maruyama, T. Yoshida, R. Kan, I. Yamazaki, S. Yamamura, N. Takahashi, M. Hondou, and H. Okano, “SPARC64 VIIIfx: A New-Generation
Octocore Processor for Petascale Computing,” IEEE Micro, 2010.
[46] G. Sayilar and D. Chiou, “Cryptoraptor: High Throughput Reconfigurable Cryptographic Processor,” in ICCAD, 2014.
[47] R. M. Russell, “The CRAY-1 Computer System,” 1978.
[48] C. Kozyrakis and D. Patterson, “Overcoming the Limitations of Conventional Vector Processors,” in ISCA, 2003.
[49] L. Chen, J. Tarango, T. Mitra, and P. Brisk, “A Just-in-Time Customizable Processor,” in ICCAD, 2013.
[50] M. A. Aguilar, R. Leupers, G. Ascheid, and L. G. Murillo, “Automatic
Parallelization and Accelerator Offloading for Embedded Applications
on Heterogeneous MPSoCs,” in DAC, 2016.
[51] A. Pattnaik, X. Tang, A. Jog, O. Kayiran, A. K. Mishra, M. T. Kandemir,
O. Mutlu, and C. R. Das, “Scheduling Techniques for GPU Architectures
with Processing-In-Memory Capabilities,” in PACT, 2016.
