Date: 17 Aug 1999 13:58:33 +0200
From: Jes Sorensen <>
Subject: Re: New resources - pls, explain :-(
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/1999/8/17/78

>>>>> "Peter" == Peter Desnoyers <pjd@fred001.dynip.com> writes:
Peter> Consider the following sequence of driver events:
Peter> 1. adapter DMAs into host memory 2. DMA completes 3. host reads
Peter> DMA-ed data out of host memory
Peter> A non-cache-coherent bus means that you need to insert a magic
Peter> step between 2 and 3 to guarantee that the CPU reads the new
Peter> data.  (it also affects the opposite process, where the CPU
Peter> writes to host memory, and then the adapter DMAs out of it)
The correct place to put this is in front of 1, ie. before you even
start the DMA.
Jes
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at 
http://www.tux.org/lkml/