`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 01/27/2019 12:22:32 PM
// Design Name: 
// Module Name: controlUnit
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module controlUnit(
  input [1:0] opCode,
  output regWrite,
  output AddSub,
  output [1:0] destSrc);
  
  reg [3:0] ctrlSignals;
  assign {regWrite, AddSub, destSrc} = ctrlSignals;

  always @(*)
    case(opCode)        // regWrite, AddSub, destSrc
      2'b00: ctrlSignals = 4'b10_00; // load
      2'b01: ctrlSignals = 4'b10_01; // move
      2'b10: ctrlSignals = 4'b11_10; // add
      2'b11: ctrlSignals = 4'b10_10; // sub						
      default:  ctrlSignals = 4'b0000;
    endcase
endmodule
