$date
	Wed Jul 20 09:59:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module gate_level_simulation $end
$var wire 1 ! X $end
$var wire 1 " Y $end
$var wire 1 # temp $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & c $end
$var reg 1 ' d $end
$var reg 1 ( e $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
1"
1!
$end
#2000
1&
#4000
0"
1#
1(
1%
0&
#6000
1&
#8000
1'
0(
1$
0%
0&
#10000
1&
#12000
1"
0#
1(
1%
0&
#14000
0!
1&
#16000
