# If this is defined empty, then all tests would run.
JTAG_DTM_TEST ?= MemTest64
GDBSERVER = $(abspath $(ROCKETCHIP_DIR))/riscv-tools/riscv-tests/debug/gdbserver.py \
	    --print-failures \
	    --print-log-names

export JTAG_DTM_ENABLE_SBA ?= off

VSIM_JTAG_VCDPLUS_32= +vcdplusfile=sim32.vdp
VSIM_JTAG_VCDPLUS_64= +vcdplusfile=sim64.vdp
IVLSIM_JTAG_VCDPLUS_32= -fst +vcdfile=sim32.fst
IVLSIM_JTAG_VCDPLUS_64= -fst +vcdfile=sim64.fst
VERISIM_JTAG_VCDPLUS_32= -v sim32.vcd
VERISIM_JTAG_VCDPLUS_64= -v sim64.vcd
OPENOCD_DEBUG= -d

ifdef SEED
SEED_ARG = --seed $(SEED)
endif

JTAG_DTM_SIM_ARGS = +verbose +jtag_rbb_enable=1 $(SEED_ARG)

