{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 02 13:31:29 2021 " "Info: Processing started: Thu Dec 02 13:31:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off game -c game " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "game.v" "" { Text "D:/homework4_game/game.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk1 " "Info: Detected ripple clock \"clk1\" as buffer" {  } { { "game.v" "" { Text "D:/homework4_game/game.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Mode.010 register mode.1000 64.65 MHz 15.468 ns Internal " "Info: Clock \"clk\" has Internal fmax of 64.65 MHz between source register \"Mode.010\" and destination register \"mode.1000\" (period= 15.468 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.759 ns + Longest register register " "Info: + Longest register to register delay is 14.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Mode.010 1 REG LC_X11_Y2_N9 50 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y2_N9; Fanout = 50; REG Node = 'Mode.010'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mode.010 } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.877 ns) + CELL(0.740 ns) 4.617 ns Selector31~2302 2 COMB LC_X11_Y7_N8 9 " "Info: 2: + IC(3.877 ns) + CELL(0.740 ns) = 4.617 ns; Loc. = LC_X11_Y7_N8; Fanout = 9; COMB Node = 'Selector31~2302'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.617 ns" { Mode.010 Selector31~2302 } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.914 ns) 6.253 ns Selector70~4222 3 COMB LC_X11_Y7_N4 2 " "Info: 3: + IC(0.722 ns) + CELL(0.914 ns) = 6.253 ns; Loc. = LC_X11_Y7_N4; Fanout = 2; COMB Node = 'Selector70~4222'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { Selector31~2302 Selector70~4222 } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 7.531 ns Selector70~4223 4 COMB LC_X11_Y7_N1 2 " "Info: 4: + IC(0.767 ns) + CELL(0.511 ns) = 7.531 ns; Loc. = LC_X11_Y7_N1; Fanout = 2; COMB Node = 'Selector70~4223'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { Selector70~4222 Selector70~4223 } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 8.036 ns Selector70~4225 5 COMB LC_X11_Y7_N2 9 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 8.036 ns; Loc. = LC_X11_Y7_N2; Fanout = 9; COMB Node = 'Selector70~4225'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Selector70~4223 Selector70~4225 } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.038 ns) + CELL(0.740 ns) 11.814 ns Selector72~397 6 COMB LC_X12_Y7_N6 1 " "Info: 6: + IC(3.038 ns) + CELL(0.740 ns) = 11.814 ns; Loc. = LC_X12_Y7_N6; Fanout = 1; COMB Node = 'Selector72~397'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.778 ns" { Selector70~4225 Selector72~397 } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.884 ns) + CELL(1.061 ns) 14.759 ns mode.1000 7 REG LC_X11_Y5_N0 36 " "Info: 7: + IC(1.884 ns) + CELL(1.061 ns) = 14.759 ns; Loc. = LC_X11_Y5_N0; Fanout = 36; REG Node = 'mode.1000'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.945 ns" { Selector72~397 mode.1000 } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.166 ns ( 28.23 % ) " "Info: Total cell delay = 4.166 ns ( 28.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.593 ns ( 71.77 % ) " "Info: Total interconnect delay = 10.593 ns ( 71.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.759 ns" { Mode.010 Selector31~2302 Selector70~4222 Selector70~4223 Selector70~4225 Selector72~397 mode.1000 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.759 ns" { Mode.010 {} Selector31~2302 {} Selector70~4222 {} Selector70~4223 {} Selector70~4225 {} Selector72~397 {} mode.1000 {} } { 0.000ns 3.877ns 0.722ns 0.767ns 0.305ns 3.038ns 1.884ns } { 0.000ns 0.740ns 0.914ns 0.511ns 0.200ns 0.740ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.877 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y3_N3 51 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N3; Fanout = 51; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(0.918 ns) 7.877 ns mode.1000 3 REG LC_X11_Y5_N0 36 " "Info: 3: + IC(2.902 ns) + CELL(0.918 ns) = 7.877 ns; Loc. = LC_X11_Y5_N0; Fanout = 36; REG Node = 'mode.1000'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.820 ns" { clk1 mode.1000 } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.85 % ) " "Info: Total cell delay = 3.375 ns ( 42.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.502 ns ( 57.15 % ) " "Info: Total interconnect delay = 4.502 ns ( 57.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.877 ns" { clk clk1 mode.1000 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.877 ns" { clk {} clk~combout {} clk1 {} mode.1000 {} } { 0.000ns 0.000ns 1.600ns 2.902ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.877 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X10_Y3_N3 51 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y3_N3; Fanout = 51; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.902 ns) + CELL(0.918 ns) 7.877 ns Mode.010 3 REG LC_X11_Y2_N9 50 " "Info: 3: + IC(2.902 ns) + CELL(0.918 ns) = 7.877 ns; Loc. = LC_X11_Y2_N9; Fanout = 50; REG Node = 'Mode.010'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.820 ns" { clk1 Mode.010 } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 42.85 % ) " "Info: Total cell delay = 3.375 ns ( 42.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.502 ns ( 57.15 % ) " "Info: Total interconnect delay = 4.502 ns ( 57.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.877 ns" { clk clk1 Mode.010 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.877 ns" { clk {} clk~combout {} clk1 {} Mode.010 {} } { 0.000ns 0.000ns 1.600ns 2.902ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.877 ns" { clk clk1 mode.1000 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.877 ns" { clk {} clk~combout {} clk1 {} mode.1000 {} } { 0.000ns 0.000ns 1.600ns 2.902ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.877 ns" { clk clk1 Mode.010 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.877 ns" { clk {} clk~combout {} clk1 {} Mode.010 {} } { 0.000ns 0.000ns 1.600ns 2.902ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "game.v" "" { Text "D:/homework4_game/game.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "game.v" "" { Text "D:/homework4_game/game.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.759 ns" { Mode.010 Selector31~2302 Selector70~4222 Selector70~4223 Selector70~4225 Selector72~397 mode.1000 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.759 ns" { Mode.010 {} Selector31~2302 {} Selector70~4222 {} Selector70~4223 {} Selector70~4225 {} Selector72~397 {} mode.1000 {} } { 0.000ns 3.877ns 0.722ns 0.767ns 0.305ns 3.038ns 1.884ns } { 0.000ns 0.740ns 0.914ns 0.511ns 0.200ns 0.740ns 1.061ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.877 ns" { clk clk1 mode.1000 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.877 ns" { clk {} clk~combout {} clk1 {} mode.1000 {} } { 0.000ns 0.000ns 1.600ns 2.902ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.877 ns" { clk clk1 Mode.010 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.877 ns" { clk {} clk~combout {} clk1 {} Mode.010 {} } { 0.000ns 0.000ns 1.600ns 2.902ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segout\[0\] cnt_scan\[15\] 17.260 ns register " "Info: tco from clock \"clk\" to destination pin \"segout\[0\]\" through register \"cnt_scan\[15\]\" is 17.260 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 27 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns cnt_scan\[15\] 2 REG LC_X10_Y3_N5 15 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y3_N5; Fanout = 15; REG Node = 'cnt_scan\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk cnt_scan[15] } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cnt_scan[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cnt_scan[15] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "game.v" "" { Text "D:/homework4_game/game.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.203 ns + Longest register pin " "Info: + Longest register to pin delay is 13.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt_scan\[15\] 1 REG LC_X10_Y3_N5 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y3_N5; Fanout = 15; REG Node = 'cnt_scan\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt_scan[15] } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.914 ns) 1.842 ns Mux7~281 2 COMB LC_X10_Y3_N7 3 " "Info: 2: + IC(0.928 ns) + CELL(0.914 ns) = 1.842 ns; Loc. = LC_X10_Y3_N7; Fanout = 3; COMB Node = 'Mux7~281'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { cnt_scan[15] Mux7~281 } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 1312 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.462 ns) + CELL(0.740 ns) 7.044 ns Mux7~284 3 COMB LC_X3_Y6_N4 1 " "Info: 3: + IC(4.462 ns) + CELL(0.740 ns) = 7.044 ns; Loc. = LC_X3_Y6_N4; Fanout = 1; COMB Node = 'Mux7~284'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.202 ns" { Mux7~281 Mux7~284 } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 1312 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.200 ns) 8.380 ns Mux7~286 4 COMB LC_X3_Y6_N0 1 " "Info: 4: + IC(1.136 ns) + CELL(0.200 ns) = 8.380 ns; Loc. = LC_X3_Y6_N0; Fanout = 1; COMB Node = 'Mux7~286'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { Mux7~284 Mux7~286 } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 1312 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 8.885 ns Mux7~288 5 COMB LC_X3_Y6_N1 1 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 8.885 ns; Loc. = LC_X3_Y6_N1; Fanout = 1; COMB Node = 'Mux7~288'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux7~286 Mux7~288 } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 1312 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.996 ns) + CELL(2.322 ns) 13.203 ns segout\[0\] 6 PIN PIN_12 0 " "Info: 6: + IC(1.996 ns) + CELL(2.322 ns) = 13.203 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'segout\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.318 ns" { Mux7~288 segout[0] } "NODE_NAME" } } { "game.v" "" { Text "D:/homework4_game/game.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.376 ns ( 33.14 % ) " "Info: Total cell delay = 4.376 ns ( 33.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.827 ns ( 66.86 % ) " "Info: Total interconnect delay = 8.827 ns ( 66.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.203 ns" { cnt_scan[15] Mux7~281 Mux7~284 Mux7~286 Mux7~288 segout[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.203 ns" { cnt_scan[15] {} Mux7~281 {} Mux7~284 {} Mux7~286 {} Mux7~288 {} segout[0] {} } { 0.000ns 0.928ns 4.462ns 1.136ns 0.305ns 1.996ns } { 0.000ns 0.914ns 0.740ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk cnt_scan[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} cnt_scan[15] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.203 ns" { cnt_scan[15] Mux7~281 Mux7~284 Mux7~286 Mux7~288 segout[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.203 ns" { cnt_scan[15] {} Mux7~281 {} Mux7~284 {} Mux7~286 {} Mux7~288 {} segout[0] {} } { 0.000ns 0.928ns 4.462ns 1.136ns 0.305ns 1.996ns } { 0.000ns 0.914ns 0.740ns 0.200ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 02 13:31:31 2021 " "Info: Processing ended: Thu Dec 02 13:31:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
