$date
	Fri Jan 16 11:58:24 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module axi_lite_control_tb $end
$var wire 32 ! o_ppu_bias [31:0] $end
$var wire 2 " s_axi_bresp [1:0] $end
$var wire 2 # s_axi_rresp [1:0] $end
$var wire 1 $ s_axi_wready $end
$var wire 1 % s_axi_rvalid $end
$var wire 32 & s_axi_rdata [31:0] $end
$var wire 1 ' s_axi_bvalid $end
$var wire 1 ( s_axi_awready $end
$var wire 1 ) s_axi_arready $end
$var wire 1 * o_soft_rst_n $end
$var wire 8 + o_ppu_zp [7:0] $end
$var wire 5 , o_ppu_shift [4:0] $end
$var wire 16 - o_ppu_mult [15:0] $end
$var wire 32 . o_cfg_compute_cycles [31:0] $end
$var wire 1 / o_cfg_acc_mode $end
$var wire 1 0 o_ap_start $end
$var reg 1 1 clk $end
$var reg 1 2 i_ap_done $end
$var reg 1 3 i_ap_idle $end
$var reg 32 4 read_val [31:0] $end
$var reg 1 5 rst_n $end
$var reg 5 6 s_axi_araddr [4:0] $end
$var reg 1 7 s_axi_arvalid $end
$var reg 5 8 s_axi_awaddr [4:0] $end
$var reg 1 9 s_axi_awvalid $end
$var reg 1 : s_axi_bready $end
$var reg 1 ; s_axi_rready $end
$var reg 32 < s_axi_wdata [31:0] $end
$var reg 4 = s_axi_wstrb [3:0] $end
$var reg 1 > s_axi_wvalid $end
$var integer 32 ? err_cnt [31:0] $end
$scope module dut $end
$var wire 1 1 clk $end
$var wire 1 2 i_ap_done $end
$var wire 1 3 i_ap_idle $end
$var wire 32 @ o_cfg_compute_cycles [31:0] $end
$var wire 32 A o_ppu_bias [31:0] $end
$var wire 1 5 rst_n $end
$var wire 5 B s_axi_araddr [4:0] $end
$var wire 1 7 s_axi_arvalid $end
$var wire 5 C s_axi_awaddr [4:0] $end
$var wire 1 9 s_axi_awvalid $end
$var wire 1 : s_axi_bready $end
$var wire 2 D s_axi_bresp [1:0] $end
$var wire 1 ; s_axi_rready $end
$var wire 2 E s_axi_rresp [1:0] $end
$var wire 32 F s_axi_wdata [31:0] $end
$var wire 4 G s_axi_wstrb [3:0] $end
$var wire 1 > s_axi_wvalid $end
$var wire 1 * o_soft_rst_n $end
$var wire 8 H o_ppu_zp [7:0] $end
$var wire 5 I o_ppu_shift [4:0] $end
$var wire 16 J o_ppu_mult [15:0] $end
$var wire 1 / o_cfg_acc_mode $end
$var parameter 5 K ADDR_CFG_ACC $end
$var parameter 5 L ADDR_CFG_K $end
$var parameter 5 M ADDR_CTRL_REG $end
$var parameter 5 N ADDR_PPU_MULT $end
$var parameter 5 O ADDR_PPU_SHIFT $end
$var parameter 5 P ADDR_PPU_ZP $end
$var parameter 5 Q ADDR_STATUS_REG $end
$var parameter 5 R ADDR_VERSION $end
$var parameter 32 S C_S_AXI_ADDR_WIDTH $end
$var parameter 32 T C_S_AXI_DATA_WIDTH $end
$var parameter 32 U VERSION_ID $end
$var reg 1 0 o_ap_start $end
$var reg 32 V reg_cfg_acc [31:0] $end
$var reg 32 W reg_cfg_k [31:0] $end
$var reg 32 X reg_ctrl [31:0] $end
$var reg 32 Y reg_ppu_mult [31:0] $end
$var reg 32 Z reg_ppu_shift [31:0] $end
$var reg 32 [ reg_ppu_zp [31:0] $end
$var reg 32 \ reg_status [31:0] $end
$var reg 1 ) s_axi_arready $end
$var reg 1 ( s_axi_awready $end
$var reg 1 ' s_axi_bvalid $end
$var reg 32 ] s_axi_rdata [31:0] $end
$var reg 1 % s_axi_rvalid $end
$var reg 1 $ s_axi_wready $end
$upscope $end
$scope task axi_read $end
$var reg 5 ^ addr [4:0] $end
$var reg 32 _ data [31:0] $end
$upscope $end
$scope task axi_write $end
$var reg 5 ` addr [4:0] $end
$var reg 32 a data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000001001100000000100010111 U
b100000 T
b101 S
b10000 R
b100 Q
b11100 P
b11000 O
b10100 N
b0 M
b1000 L
b1100 K
$end
#0
$dumpvars
bx a
bx `
bx _
bx ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 J
b0 I
b0 H
bx G
bx F
b0 E
b0 D
bx C
bx B
b0 A
b0 @
b0 ?
0>
bx =
bx <
0;
0:
09
bx 8
07
bx 6
05
bx 4
13
02
01
00
0/
b0 .
b0 -
b0 ,
b0 +
0*
0)
0(
0'
b0 &
0%
0$
b0 #
b0 "
b0 !
$end
#5000
11
#10000
01
#15000
11
#20000
01
15
#25000
b10 \
11
#30000
01
#35000
11
#40000
01
b10000 ^
#45000
1;
17
b10000 6
b10000 B
11
#50000
01
#55000
b100000001001100000000100010111 &
b100000001001100000000100010111 ]
1)
11
#60000
01
#65000
b100000001001100000000100010111 _
1%
0)
07
11
#70000
01
#75000
0%
0;
b11000101 a
b1000 `
b1 ?
b100000001001100000000100010111 4
11
#80000
01
#85000
1:
1>
b1111 =
b1111 G
b11000101 <
b11000101 F
19
b1000 8
b1000 C
11
#90000
01
#95000
b11000101 .
b11000101 @
b11000101 W
1$
1(
11
#100000
01
#105000
1'
0$
0(
0>
09
11
#110000
01
#115000
0'
0:
b1 a
b1100 `
11
#120000
01
#125000
1:
1>
b1 <
b1 F
19
b1100 8
b1100 C
11
#130000
01
#135000
1/
b1 V
1$
1(
11
#140000
01
#145000
1'
0$
0(
0>
09
11
#150000
01
#155000
0'
0:
11
#160000
01
#165000
1:
1>
b10 <
b10 F
19
b0 8
b0 C
11
b10 a
b0 `
#170000
01
#175000
1*
b10 X
1$
1(
11
#180000
01
#185000
1'
0$
0(
0>
09
11
#190000
01
#195000
0'
0:
11
#200000
01
#205000
1:
1>
b1 <
b1 F
19
11
b1 a
#210000
01
#215000
0*
b0 X
10
1$
1(
11
#220000
01
#225000
1'
0$
0(
00
0>
09
11
#230000
01
#235000
0'
0:
11
#240000
01
#245000
11
#250000
01
#255000
b11 \
11
12
#260000
01
#265000
1;
17
b100 6
b100 B
11
b100 ^
02
#270000
01
#275000
b11 &
b11 ]
1)
11
#280000
01
#285000
b11 _
1%
0)
07
11
#290000
01
#295000
0%
0;
b100 `
b11 4
11
#300000
01
#305000
1:
1>
19
b100 8
b100 C
11
#310000
01
#315000
b10 \
1$
1(
11
#320000
01
#325000
1'
0$
0(
0>
09
11
#330000
01
#335000
0'
0:
11
#340000
01
#345000
1;
17
11
#350000
01
#355000
b10 &
b10 ]
1)
11
#360000
01
#365000
b10 _
1%
0)
07
11
#370000
01
#375000
0%
0;
b100000000 a
b10100 `
b10 4
11
#380000
01
#385000
1:
1>
b100000000 <
b100000000 F
19
b10100 8
b10100 C
11
#390000
01
#395000
b100000000 -
b100000000 J
b100000000 Y
1$
1(
11
#400000
01
#405000
1'
0$
0(
0>
09
11
#410000
01
#415000
0'
0:
b1000 a
b11000 `
11
#420000
01
#425000
1:
1>
b1000 <
b1000 F
19
b11000 8
b11000 C
11
#430000
01
#435000
b1000 ,
b1000 I
b1000 Z
1$
1(
11
#440000
01
#445000
1'
0$
0(
0>
09
11
#450000
01
#455000
0'
0:
b1010 a
b11100 `
11
#460000
01
#465000
1:
1>
b1010 <
b1010 F
19
b11100 8
b11100 C
11
#470000
01
#475000
b1010 +
b1010 H
b1010 [
1$
1(
11
#480000
01
#485000
1'
0$
0(
0>
09
11
#490000
01
#495000
0'
0:
11
#500000
01
#505000
11
