#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan 22 17:55:57 2020
# Process ID: 38828
# Current directory: /var/home/tlopez/Devel/Hardware/RL1920/RL1920.runs/synth_1
# Command line: vivado -log project_reti_logiche.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl
# Log file: /var/home/tlopez/Devel/Hardware/RL1920/RL1920.runs/synth_1/project_reti_logiche.vds
# Journal file: /var/home/tlopez/Devel/Hardware/RL1920/RL1920.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source project_reti_logiche.tcl -notrace
Command: synth_design -top project_reti_logiche -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 38846 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.156 ; gain = 2.914 ; free physical = 7683 ; free virtual = 14650
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [/var/home/tlopez/Devel/Hardware/RL1920/RL1920.srcs/sources_1/new/project_reti_logiche.vhd:62]
INFO: [Synth 8-638] synthesizing module 'address_reg' [/var/home/tlopez/Devel/Hardware/RL1920/RL1920.srcs/sources_1/new/project_reti_logiche.vhd:33]
WARNING: [Synth 8-614] signal 'we' is read in the process but is not in the sensitivity list [/var/home/tlopez/Devel/Hardware/RL1920/RL1920.srcs/sources_1/new/project_reti_logiche.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'address_reg' (1#1) [/var/home/tlopez/Devel/Hardware/RL1920/RL1920.srcs/sources_1/new/project_reti_logiche.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element new_we_sigs_reg was removed.  [/var/home/tlopez/Devel/Hardware/RL1920/RL1920.srcs/sources_1/new/project_reti_logiche.vhd:185]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (2#1) [/var/home/tlopez/Devel/Hardware/RL1920/RL1920.srcs/sources_1/new/project_reti_logiche.vhd:62]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1574.906 ; gain = 48.664 ; free physical = 7693 ; free virtual = 14662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1574.906 ; gain = 48.664 ; free physical = 7693 ; free virtual = 14662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1582.910 ; gain = 56.668 ; free physical = 7692 ; free virtual = 14661
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'o_address_reg[15:0]' into 'curr_mem_addr_reg[15:0]' [/var/home/tlopez/Devel/Hardware/RL1920/RL1920.srcs/sources_1/new/project_reti_logiche.vhd:162]
INFO: [Synth 8-802] inferred FSM for state register 'currs_reg' in module 'project_reti_logiche'
INFO: [Synth 8-5544] ROM "nexs" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nexs" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nexs" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       r |                              000 |                              000
                     lz1 |                              001 |                              001
                     lz2 |                              010 |                              010
                      la |                              011 |                              011
                      wa |                              100 |                              100
                       d |                              101 |                              101
                       s |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currs_reg' using encoding 'sequential' in module 'project_reti_logiche'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1599.934 ; gain = 73.691 ; free physical = 7667 ; free virtual = 14637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 8     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project_reti_logiche 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 8     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module address_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1756.551 ; gain = 230.309 ; free physical = 7476 ; free virtual = 14449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1756.551 ; gain = 230.309 ; free physical = 7476 ; free virtual = 14449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1756.551 ; gain = 230.309 ; free physical = 7475 ; free virtual = 14448
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1756.551 ; gain = 230.309 ; free physical = 7475 ; free virtual = 14448
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1756.551 ; gain = 230.309 ; free physical = 7475 ; free virtual = 14449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1756.551 ; gain = 230.309 ; free physical = 7475 ; free virtual = 14449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1756.551 ; gain = 230.309 ; free physical = 7475 ; free virtual = 14449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1756.551 ; gain = 230.309 ; free physical = 7475 ; free virtual = 14449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1756.551 ; gain = 230.309 ; free physical = 7475 ; free virtual = 14449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    28|
|3     |LUT1   |     1|
|4     |LUT2   |    26|
|5     |LUT3   |    11|
|6     |LUT4   |   104|
|7     |LUT5   |    29|
|8     |LUT6   |    25|
|9     |FDCE   |   101|
|10    |IBUF   |    11|
|11    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |   364|
|2     |  input_reg       |address_reg   |    68|
|3     |  \zones[0].base  |address_reg_0 |    26|
|4     |  \zones[1].base  |address_reg_1 |    22|
|5     |  \zones[2].base  |address_reg_2 |    22|
|6     |  \zones[3].base  |address_reg_3 |    24|
|7     |  \zones[4].base  |address_reg_4 |    24|
|8     |  \zones[5].base  |address_reg_5 |    22|
|9     |  \zones[6].base  |address_reg_6 |    24|
|10    |  \zones[7].base  |address_reg_7 |    23|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1756.551 ; gain = 230.309 ; free physical = 7475 ; free virtual = 14449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1756.551 ; gain = 230.309 ; free physical = 7477 ; free virtual = 14450
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1756.559 ; gain = 230.309 ; free physical = 7477 ; free virtual = 14450
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1860.562 ; gain = 0.000 ; free physical = 7378 ; free virtual = 14351
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1860.562 ; gain = 334.406 ; free physical = 7434 ; free virtual = 14408
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1860.562 ; gain = 0.000 ; free physical = 7434 ; free virtual = 14408
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/var/home/tlopez/Devel/Hardware/RL1920/RL1920.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 22 17:56:18 2020...
