// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

#include <linux/clk.h>
#include <linux/iopoll.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/of_irq.h>
#include <linux/of_platform.h>
#include <linux/platform_device.h>

#include "../mtk_drm_ddp_comp.h"
#include "mtk_drm_ddp_comp_auto.h"

const struct mtk_ddp_comp_match mtk_ddp_matches[DDP_COMPONENT_ID_MAX] = {
	{DDP_COMPONENT_AAL0, MTK_DISP_AAL, 0, NULL, 0},
	{DDP_COMPONENT_AAL1, MTK_DISP_AAL, 1, NULL, 0},
	{DDP_COMPONENT_BLS, MTK_DISP_BLS, 0, NULL, 0},
	{DDP_COMPONENT_CHIST0, MTK_DISP_CHIST, 0, NULL, 0},
	{DDP_COMPONENT_CHIST1, MTK_DISP_CHIST, 1, NULL, 0},
	{DDP_COMPONENT_CHIST2, MTK_DISP_CHIST, 2, NULL, 0},
	{DDP_COMPONENT_CHIST3, MTK_DISP_CHIST, 3, NULL, 0},
	{DDP_COMPONENT_TDSHP0, MTK_DISP_TDSHP, 0, NULL, 0},
	{DDP_COMPONENT_TDSHP1, MTK_DISP_TDSHP, 1, NULL, 0},
	{DDP_COMPONENT_C3D0, MTK_DISP_C3D, 0, NULL, 0},
/* 010 */	{DDP_COMPONENT_C3D1, MTK_DISP_C3D, 1, NULL, 0},
	{DDP_COMPONENT_CCORR0, MTK_DISP_CCORR, 0, NULL, 0},
	{DDP_COMPONENT_CCORR1, MTK_DISP_CCORR, 1, NULL, 0},
	{DDP_COMPONENT_CCORR2, MTK_DISP_CCORR, 2, NULL, 0},
	{DDP_COMPONENT_CCORR3, MTK_DISP_CCORR, 3, NULL, 0},
	{DDP_COMPONENT_COLOR0, MTK_DISP_COLOR, 0, NULL, 0},
	{DDP_COMPONENT_COLOR1, MTK_DISP_COLOR, 1, NULL, 0},
	{DDP_COMPONENT_COLOR2, MTK_DISP_COLOR, 2, NULL, 0},
	{DDP_COMPONENT_DITHER0, MTK_DISP_DITHER, 0, NULL, 0},
	{DDP_COMPONENT_DITHER1, MTK_DISP_DITHER, 1, NULL, 0},
/* 020 */	{DDP_COMPONENT_DPI0, MTK_DPI, 0, NULL, 1},
	{DDP_COMPONENT_DPI1, MTK_DPI, 1, NULL, 1},
	{DDP_COMPONENT_DSI0, MTK_DSI, 0, NULL, 1},
	{DDP_COMPONENT_DSI1, MTK_DSI, 1, NULL, 1},
	{DDP_COMPONENT_GAMMA0, MTK_DISP_GAMMA, 0, NULL, 0},
	{DDP_COMPONENT_GAMMA1, MTK_DISP_GAMMA, 1, NULL, 0},
	{DDP_COMPONENT_OD, MTK_DISP_OD, 0, NULL, 0},
	{DDP_COMPONENT_OD1, MTK_DISP_OD, 1, NULL, 0},
	{DDP_COMPONENT_OVL0, MTK_DISP_OVL, 0, NULL, 0},
	{DDP_COMPONENT_OVL1, MTK_DISP_OVL, 1, NULL, 0},
/* 030 */	{DDP_COMPONENT_OVL2, MTK_DISP_OVL, 2, NULL, 0},
	{DDP_COMPONENT_OVL0_2L, MTK_DISP_OVL, 3, NULL, 0},
	{DDP_COMPONENT_OVL1_2L, MTK_DISP_OVL, 4, NULL, 0},
	{DDP_COMPONENT_OVL2_2L, MTK_DISP_OVL, 5, NULL, 0},
	{DDP_COMPONENT_OVL3_2L, MTK_DISP_OVL, 6, NULL, 0},
	{DDP_COMPONENT_OVL0_2L_NWCG, MTK_DISP_OVL, 7, NULL, 0},
	{DDP_COMPONENT_OVL1_2L_NWCG, MTK_DISP_OVL, 8, NULL, 0},
	{DDP_COMPONENT_OVL2_2L_NWCG, MTK_DISP_OVL, 9, NULL, 0},
	{DDP_COMPONENT_OVL3_2L_NWCG, MTK_DISP_OVL, 10, NULL, 0},
	{DDP_COMPONENT_OVL4_2L, MTK_DISP_OVL, 11, NULL, 0},
/* 040 */	{DDP_COMPONENT_OVL5_2L, MTK_DISP_OVL, 12, NULL, 0},
	{DDP_COMPONENT_OVL6_2L, MTK_DISP_OVL, 13, NULL, 0},
	{DDP_COMPONENT_OVL7_2L, MTK_DISP_OVL, 14, NULL, 0},
	{DDP_COMPONENT_OVL0_2L_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_2L_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL2_2L_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL3_2L_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_VIRTUAL1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 050 */	{DDP_COMPONENT_OVL1_VIRTUAL1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_2L_NWCG_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL2_2L_NWCG_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_OVL0_2L_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PWM0, MTK_DISP_PWM, 0, NULL, 0},
	{DDP_COMPONENT_PWM1, MTK_DISP_PWM, 1, NULL, 0},
	{DDP_COMPONENT_PWM2, MTK_DISP_PWM, 2, NULL, 0},
	{DDP_COMPONENT_RDMA0, MTK_DISP_RDMA, 0, NULL, 0},
	{DDP_COMPONENT_RDMA1, MTK_DISP_RDMA, 1, NULL, 0},
	{DDP_COMPONENT_RDMA2, MTK_DISP_RDMA, 2, NULL, 0},
/* 060 */	{DDP_COMPONENT_RDMA3, MTK_DISP_RDMA, 3, NULL, 0},
	{DDP_COMPONENT_RDMA4, MTK_DISP_RDMA, 4, NULL, 0},
	{DDP_COMPONENT_RDMA5, MTK_DISP_RDMA, 5, NULL, 0},
	{DDP_COMPONENT_RDMA0_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_RDMA1_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_RDMA2_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_RSZ0, MTK_DISP_RSZ, 0, NULL, 0},
	{DDP_COMPONENT_RSZ1, MTK_DISP_RSZ, 1, NULL, 0},
	{DDP_COMPONENT_RSZ2, MTK_DISP_RSZ, 2, NULL, 0},
	{DDP_COMPONENT_RSZ3, MTK_DISP_RSZ, 3, NULL, 0},
/* 070 */	{DDP_COMPONENT_UFOE, MTK_DISP_UFOE, 0, NULL, 0},
	{DDP_COMPONENT_WDMA0, MTK_DISP_WDMA, 0, NULL, 1},
	{DDP_COMPONENT_WDMA1, MTK_DISP_WDMA, 1, NULL, 1},
	{DDP_COMPONENT_WDMA2, MTK_DISP_WDMA, 2, NULL, 1},
	{DDP_COMPONENT_WDMA3, MTK_DISP_WDMA, 3, NULL, 1},
	{DDP_COMPONENT_WDMA4, MTK_DISP_WDMA, 4, NULL, 1},
	{DDP_COMPONENT_WDMA5, MTK_DISP_WDMA, 5, NULL, 1},
	{DDP_COMPONENT_UFBC_WDMA0, MTK_DISP_WDMA, 6, NULL, 1},
	{DDP_COMPONENT_UFBC_WDMA1, MTK_DISP_WDMA, 7, NULL, 1},
	{DDP_COMPONENT_UFBC_WDMA2, MTK_DISP_WDMA, 8, NULL, 1},
/* 080 */	{DDP_COMPONENT_UFBC_WDMA3, MTK_DISP_WDMA, 9, NULL, 1},
	{DDP_COMPONENT_WDMA_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_WDMA_VIRTUAL1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_POSTMASK0, MTK_DISP_POSTMASK, 0, NULL, 0},
	{DDP_COMPONENT_POSTMASK1, MTK_DISP_POSTMASK, 1, NULL, 0},
	{DDP_COMPONENT_DMDP_RDMA0, MTK_DMDP_RDMA, 0, NULL, 0},
	{DDP_COMPONENT_DMDP_HDR0, MTK_DMDP_HDR, 0, NULL, 0},
	{DDP_COMPONENT_DMDP_AAL0, MTK_DMDP_AAL, 0, NULL, 0},
	{DDP_COMPONENT_DMDP_RSZ0, MTK_DMDP_RSZ, 0, NULL, 0},
	{DDP_COMPONENT_DMDP_TDSHP0, MTK_DMDP_TDSHP, 0, NULL, 0},
/* 090 */	{DDP_COMPONENT_DMDP_RDMA1, MTK_DMDP_RDMA, 1, NULL, 0},
	{DDP_COMPONENT_DMDP_HDR1, MTK_DMDP_HDR, 1, NULL, 0},
	{DDP_COMPONENT_DMDP_AAL1, MTK_DMDP_AAL, 1, NULL, 0},
	{DDP_COMPONENT_DMDP_RSZ1, MTK_DMDP_RSZ, 1, NULL, 0},
	{DDP_COMPONENT_DMDP_TDSHP1, MTK_DMDP_TDSHP, 1, NULL, 0},
	{DDP_COMPONENT_CM0, MTK_DISP_CM, 0, NULL, 0},
	{DDP_COMPONENT_CM1, MTK_DISP_CM, 1, NULL, 0},
	{DDP_COMPONENT_SPR0, MTK_DISP_SPR, 0, NULL, 0},
	{DDP_COMPONENT_SPR1, MTK_DISP_SPR, 1, NULL, 0},
	{DDP_COMPONENT_DSC0, MTK_DISP_DSC, 0, NULL, 0},
/* 100 */	{DDP_COMPONENT_DSC1, MTK_DISP_DSC, 1, NULL, 0},
	{DDP_COMPONENT_VDCM0, MTK_DISP_VDCM, 0, NULL, 0},
	{DDP_COMPONENT_VDCM1, MTK_DISP_VDCM, 1, NULL, 0},
	{DDP_COMPONENT_DLO_ASYNC0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLO_ASYNC1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLO_ASYNC2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLO_ASYNC3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLO_ASYNC4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLO_ASYNC5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLO_ASYNC6, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 110 */	{DDP_COMPONENT_DLO_ASYNC7, MTK_DISP_DLO_ASYNC, 7, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC6, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC7, MTK_DISP_VIRTUAL, 7, NULL, 0},
	{DDP_COMPONENT_DPTX, MTK_DISP_DPTX, 0, NULL, 1},
/* 120 */	{DDP_COMPONENT_DP_INTF0, MTK_DP_INTF, 0, NULL, 1},
	{DDP_COMPONENT_DP_INTF1, MTK_DP_INTF, 1, NULL, 1},
	{DDP_COMPONENT_RDMA4_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_RDMA5_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE0, MTK_DISP_MERGE, 0, NULL, 0},
	{DDP_COMPONENT_MERGE1, MTK_DISP_MERGE, 1, NULL, 0},
	{DDP_COMPONENT_MERGE2, MTK_DISP_MERGE, 2, NULL, 0},
	{DDP_COMPONENT_MERGE3, MTK_DISP_MERGE, 3, NULL, 0},
	{DDP_COMPONENT_SPR0_VIRTUAL, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_RDMA0_OUT_RELAY, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 130 */	{DDP_COMPONENT_RDMA2_OUT_RELAY, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_VIRTUAL, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ1_VIRTUAL, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_TV0_VIRTUAL, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_TV1_VIRTUAL, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MAIN0_VIRTUAL, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MAIN1_VIRTUAL, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SUB0_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SUB1_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SUB0_VIRTUAL1, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 140 */	{DDP_COMPONENT_SUB1_VIRTUAL1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_RDMA0_POS_VIRTUAL, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MAIN_OVL_DISP_PQ0_VIRTUAL, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_Y2R0, MTK_DISP_Y2R, 0, NULL, 0},
	{DDP_COMPONENT_Y2R1, MTK_DISP_Y2R, 1, NULL, 0},
	{DDP_COMPONENT_Y2R2, MTK_DISP_Y2R, 2, NULL, 0},
	{DDP_COMPONENT_Y2R3, MTK_DISP_Y2R, 3, NULL, 0},
	{DDP_COMPONENT_Y2R0_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_Y2R1_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLO_ASYNC, MTK_DISP_DLO_ASYNC, 0, NULL, 0},
/* 150 */	{DDP_COMPONENT_DLI_ASYNC, MTK_DISP_DLI_ASYNC, 0, NULL, 0},
	{DDP_COMPONENT_INLINE_ROTATE0, MTK_DISP_INLINE_ROTATE, 0, NULL, 0},
	{DDP_COMPONENT_INLINE_ROTATE1, MTK_DISP_INLINE_ROTATE, 1, NULL, 0},
	{DDP_COMPONENT_MMLSYS_BYPASS, MTK_MMLSYS_BYPASS, 0, NULL, 0},
	{DDP_COMPONENT_MAIN_OVL_DISP_WDMA_VIRTUAL, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MAIN_OVL_DISP1_WDMA_VIRTUAL, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SUB_OVL_DISP0_PQ0_VIRTUAL, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SUB_OVL_DISP1_PQ0_VIRTUAL, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MML_RSZ0, MTK_MML_RSZ, 0, NULL, 0},
	{DDP_COMPONENT_MML_RSZ1, MTK_MML_RSZ, 1, NULL, 0},
/* 160 */	{DDP_COMPONENT_MML_RSZ2, MTK_MML_RSZ, 2, NULL, 0},
	{DDP_COMPONENT_MML_RSZ3, MTK_MML_RSZ, 3, NULL, 0},
	{DDP_COMPONENT_MML_HDR0, MTK_MML_HDR, 0, NULL, 0},
	{DDP_COMPONENT_MML_HDR1, MTK_MML_HDR, 1, NULL, 0},
	{DDP_COMPONENT_MML_AAL0, MTK_MML_AAL, 0, NULL, 0},
	{DDP_COMPONENT_MML_AAL1, MTK_MML_AAL, 1, NULL, 0},
	{DDP_COMPONENT_MML_TDSHP0, MTK_MML_TDSHP, 0, NULL, 0},
	{DDP_COMPONENT_MML_TDSHP1, MTK_MML_TDSHP, 1, NULL, 0},
	{DDP_COMPONENT_MML_COLOR0, MTK_MML_COLOR, 0, NULL, 0},
	{DDP_COMPONENT_MML_COLOR1, MTK_MML_COLOR, 1, NULL, 0},
/* 170 */	{DDP_COMPONENT_MML_MML0, MTK_MML_MML, 0, NULL, 0},
	{DDP_COMPONENT_MDP_RDMA0, MTK_DISP_MDP_RDMA, 0, NULL, 0},
	{DDP_COMPONENT_MDP_RDMA1, MTK_DISP_MDP_RDMA, 1, NULL, 0},
	{DDP_COMPONENT_MML_DLI0, MTK_DISP_VIRTUAL, 0, NULL, 0},
	{DDP_COMPONENT_MML_DLI1, MTK_DISP_VIRTUAL, 1, NULL, 0},
	{DDP_COMPONENT_MML_DLO0, MTK_DISP_VIRTUAL, 0, NULL, 0},
	{DDP_COMPONENT_MML_DLO1, MTK_DISP_VIRTUAL, 1, NULL, 0},
	{DDP_COMPONENT_MML_MUTEX0, MTK_MML_MUTEX, 0, NULL, 0},
	{DDP_COMPONENT_MML_WROT0, MTK_MML_WROT, 0, NULL, 0},
	{DDP_COMPONENT_MML_WROT1, MTK_MML_WROT, 1, NULL, 0},
/* 180 */	{DDP_COMPONENT_MML_WROT2, MTK_MML_WROT, 2, NULL, 0},
	{DDP_COMPONENT_MML_WROT3, MTK_MML_WROT, 3, NULL, 0},
	{DDP_COMPONENT_OVL0_BLEND_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_BLEND_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_BLEND_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_BLEND_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BLEND_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BLEND_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BLEND_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BLEND_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 190 */	{DDP_COMPONENT_OVL0_BG_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_BG_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_BG_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_BG_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BG_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BG_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BG_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BG_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_PQ_OUT_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_PQ_OUT_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 200 */	{DDP_COMPONENT_OVL0_PQ_OUT_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_PQ_OUT_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_PQ_OUT_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_PQ_OUT_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_PQ_OUT_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_PQ_OUT_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_PQ_IN_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_PQ_IN_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_PQ_IN_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_PQ_IN_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 210 */	{DDP_COMPONENT_OVL1_PQ_IN_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_PQ_IN_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_IN_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_IN_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_IN_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_IN_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_IN_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ1_IN_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ1_IN_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ1_IN_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 220 */	{DDP_COMPONENT_PQ1_IN_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ1_IN_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_OUT_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_OUT_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_OUT_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_OUT_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_OUT_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ1_OUT_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ1_OUT_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ1_OUT_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 230 */	{DDP_COMPONENT_PQ1_OUT_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ1_OUT_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PANEL0_COMP_OUT_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PANEL0_COMP_OUT_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PANEL0_COMP_OUT_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PANEL0_COMP_OUT_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PANEL0_COMP_OUT_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PANEL1_COMP_OUT_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PANEL1_COMP_OUT_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PANEL1_COMP_OUT_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 240 */	{DDP_COMPONENT_PANEL1_COMP_OUT_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PANEL1_COMP_OUT_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_OUT_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_OUT_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_OUT_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_OUT_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_OUT_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_OUT_CB5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_OUT_CB6, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_OUT_CB7, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 250 */	{DDP_COMPONENT_COMP1_OUT_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP1_OUT_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP1_OUT_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP1_OUT_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP1_OUT_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP1_OUT_CB5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP1_OUT_CB6, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP1_OUT_CB7, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE0_OUT_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE0_OUT_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 260 */	{DDP_COMPONENT_MERGE0_OUT_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE0_OUT_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE0_OUT_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE0_OUT_CB5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE0_OUT_CB6, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE0_OUT_CB7, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE1_OUT_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE1_OUT_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE1_OUT_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE1_OUT_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 270 */	{DDP_COMPONENT_MERGE1_OUT_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE1_OUT_CB5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE1_OUT_CB6, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE1_OUT_CB7, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLO_ASYNC0, MTK_DISP_DLO_ASYNC, 8, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLO_ASYNC1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLO_ASYNC2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLO_ASYNC3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLO_ASYNC4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLO_ASYNC5, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 280 */	{DDP_COMPONENT_OVLSYS_DLO_ASYNC6, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLO_ASYNC7, MTK_DISP_VIRTUAL, 15, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLO_ASYNC8, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLO_ASYNC9, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLO_ASYNC10, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLO_ASYNC11, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLO_ASYNC12, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLO_ASYNC13, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLI_ASYNC0, MTK_DISP_DLI_ASYNC, 12, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLI_ASYNC1, MTK_DISP_DLI_ASYNC, 13, NULL, 0},
/* 290 */	{DDP_COMPONENT_OVLSYS_DLI_ASYNC2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLI_ASYNC3, MTK_DISP_DLI_ASYNC, 15, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLI_ASYNC4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLI_ASYNC5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_ODDMR0, MTK_DISP_ODDMR, 0, NULL, 0},
	{DDP_COMPONENT_ODDMR1, MTK_DISP_ODDMR, 1, NULL, 0},
	{DDP_COMPONENT_POSTALIGN0, MTK_DISP_POSTALIGN, 0, NULL, 0},
	{DDP_COMPONENT_POSTALIGN1, MTK_DISP_POSTALIGN, 1, NULL, 0},
	{DDP_COMPONENT_RELAY0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_RELAY1, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 300 */	{DDP_COMPONENT_DITHER2, MTK_DISP_DITHER, 2, NULL, 0},
	{DDP_COMPONENT_DITHER3, MTK_DISP_DITHER, 3, NULL, 0},
	{DDP_COMPONENT_TDSHP2, MTK_DISP_TDSHP, 2, NULL, 0},
	{DDP_COMPONENT_TDSHP3, MTK_DISP_TDSHP, 3, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC8, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC9, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC10, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC11, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DSC2, MTK_DISP_DSC, 2, NULL, 0},
	{DDP_COMPONENT_DSC3, MTK_DISP_DSC, 3, NULL, 0},
/* 310 */	{DDP_COMPONENT_OVLSYS_RSZ1, MTK_DISP_RSZ, 4, NULL, 0},
	{DDP_COMPONENT_OVLSYS_RSZ2, MTK_DISP_RSZ, 5, NULL, 0},
	{DDP_COMPONENT_OVLSYS_WDMA0, MTK_DISP_WDMA, 10, NULL, 1},
	{DDP_COMPONENT_OVLSYS_WDMA1, MTK_DISP_WDMA, 11, NULL, 1},
	{DDP_COMPONENT_OVLSYS_WDMA2, MTK_DISP_WDMA, 12, NULL, 1},
	{DDP_COMPONENT_OVLSYS_WDMA3, MTK_DISP_WDMA, 13, NULL, 1},
	{DDP_COMPONENT_OVLSYS_UFBC_WDMA0, MTK_DISP_WDMA, 14, NULL, 1},
	{DDP_COMPONENT_OVLSYS_UFBC_WDMA1, MTK_DISP_WDMA, 15, NULL, 1},
	{DDP_COMPONENT_OVLSYS_Y2R0, MTK_DISP_Y2R, 4, NULL, 0},
	{DDP_COMPONENT_OVLSYS_Y2R1, MTK_DISP_Y2R, 5, NULL, 0},
/* 320 */	{DDP_COMPONENT_OVLSYS_Y2R2, MTK_DISP_Y2R, 6, NULL, 0},
	{DDP_COMPONENT_OVLSYS_Y2R3, MTK_DISP_Y2R, 7, NULL, 0},
	{DDP_COMPONENT_OVL0_BG_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BG_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_TDSHP0_VIRTUAL, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL7_2L_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MDP_RSZ0, MTK_DISP_MDP_RSZ, 0, NULL, 0},
	{DDP_COMPONENT_MDP_RSZ1, MTK_DISP_MDP_RSZ, 1, NULL, 0},
	{DDP_COMPONENT_CCORR4, MTK_DISP_CCORR, 4, NULL, 0},
	{DDP_COMPONENT_CCORR5, MTK_DISP_CCORR, 5, NULL, 0},
/* 330 */	{DDP_COMPONENT_CCORR6, MTK_DISP_CCORR, 6, NULL, 0},
	{DDP_COMPONENT_CCORR7, MTK_DISP_CCORR, 7, NULL, 0},
	{DDP_COMPONENT_GAMMA2, MTK_DISP_GAMMA, 2, NULL, 0},
	{DDP_COMPONENT_GAMMA3, MTK_DISP_GAMMA, 3, NULL, 0},
	{DDP_COMPONENT_TDSHP_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MAIN0_TX_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC12, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_IN_CB5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_IN_CB6, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_IN_CB7, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 340 */	{DDP_COMPONENT_PQ0_IN_CB8, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_OUT_CB5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_OUT_CB6, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_OUT_CB7, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PANEL0_COMP_OUT_CB5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_IN_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_IN_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_IN_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_IN_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_IN_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 350 */	{DDP_COMPONENT_SPLITTER0_IN_CB5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_IN_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_IN_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_IN_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_IN_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_IN_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_IN_CB5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_IN_CB6, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_IN_CB7, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_IN_CB8, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 360 */	{DDP_COMPONENT_COMP0_IN_CB9, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_OUT_CB8, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_OUT_CB9, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE0_OUT_CB8, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE0_OUT_CB9, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_GDMA0, MTK_DISP_GDMA, 0, NULL, 0},
	{DDP_COMPONENT_R2Y0, MTK_DISP_R2Y, 0, NULL, 0},
	{DDP_COMPONENT_SPLITTER0, MTK_DISP_SPLITTER, 0, NULL, 0},
	{DDP_COMPONENT_SPLITTER1, MTK_DISP_SPLITTER, 1, NULL, 0},
	{DDP_COMPONENT_DSI2, MTK_DSI, 2, NULL, 1},
/* 370 */	{DDP_COMPONENT_OVL0_BLEND_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BLEND_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_BG_CB5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BG_CB5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_PQ_OUT_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_PQ_OUT_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DSC4, MTK_DISP_DSC, 4, NULL, 0},
	{DDP_COMPONENT_DSC5, MTK_DISP_DSC, 5, NULL, 0},
	{DDP_COMPONENT_OVL5_2L_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL4_2L_VIRTUAL0, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 380 */	{DDP_COMPONENT_SPLIT_OUT_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLIT_OUT_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLIT_OUT_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLIT_OUT_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLIT_OUT_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL_EXDMA0, MTK_OVL_EXDMA, 0, NULL, 0},
	{DDP_COMPONENT_OVL_EXDMA1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL_EXDMA2, MTK_OVL_EXDMA, 2, NULL, 0},
	{DDP_COMPONENT_OVL_EXDMA3, MTK_OVL_EXDMA, 3, NULL, 0},
	{DDP_COMPONENT_OVL_EXDMA4, MTK_OVL_EXDMA, 4, NULL, 0, 1},
/* 390 */	{DDP_COMPONENT_OVL_EXDMA5, MTK_OVL_EXDMA, 5, NULL, 0, 1},
	{DDP_COMPONENT_OVL_EXDMA6, MTK_OVL_EXDMA, 6, NULL, 0, 1},
	{DDP_COMPONENT_OVL_EXDMA7, MTK_OVL_EXDMA, 7, NULL, 0},
	{DDP_COMPONENT_OVL_EXDMA8, MTK_OVL_EXDMA, 8, NULL, 0},
	{DDP_COMPONENT_OVL_EXDMA9, MTK_OVL_EXDMA, 9, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA0, MTK_OVL_EXDMA, 10, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA2, MTK_OVL_EXDMA, 12, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA3, MTK_OVL_EXDMA, 13, NULL, 0, 1},
	{DDP_COMPONENT_OVL1_EXDMA4, MTK_OVL_EXDMA, 14, NULL, 0, 1},
/* 400 */	{DDP_COMPONENT_OVL1_EXDMA5, MTK_OVL_EXDMA, 15, NULL, 0, 1},
	{DDP_COMPONENT_OVL1_EXDMA6, MTK_OVL_EXDMA, 16, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA7, MTK_OVL_EXDMA, 17, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA8, MTK_OVL_EXDMA, 18, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA9, MTK_OVL_EXDMA, 19, NULL, 0},
	{DDP_COMPONENT_OVL0_MDP_RSZ0, MTK_DISP_MDP_RSZ, 2, NULL, 0},
	{DDP_COMPONENT_OVL0_MDP_RSZ1, MTK_DISP_MDP_RSZ, 3, NULL, 0},
	{DDP_COMPONENT_OVL1_MDP_RSZ0, MTK_DISP_MDP_RSZ, 4, NULL, 0},
	{DDP_COMPONENT_OVL1_MDP_RSZ1, MTK_DISP_MDP_RSZ, 5, NULL, 0},
	{DDP_COMPONENT_OVL0_RSZ_IN_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 410 */	{DDP_COMPONENT_OVL0_RSZ_IN_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_RSZ_IN_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_RSZ_IN_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_RSZ_IN_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_RSZ_IN_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_RSZ_IN_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_RSZ_IN_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_EXDMA_OUT_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_EXDMA_OUT_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_EXDMA_OUT_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 420 */	{DDP_COMPONENT_OVL0_EXDMA_OUT_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_EXDMA_OUT_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_EXDMA_OUT_CB5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_EXDMA_OUT_CB6, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_EXDMA_OUT_CB7, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_EXDMA_OUT_CB8, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_EXDMA_OUT_CB9, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_EXDMA_OUT_CB10, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_EXDMA_OUT_CB11, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_EXDMA_OUT_CB12, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 430 */	{DDP_COMPONENT_OVL0_EXDMA_OUT_CB13, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_EXDMA_OUT_CB14, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_EXDMA_OUT_CB15, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA_OUT_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA_OUT_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA_OUT_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA_OUT_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA_OUT_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA_OUT_CB5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA_OUT_CB6, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 440 */	{DDP_COMPONENT_OVL1_EXDMA_OUT_CB7, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA_OUT_CB8, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA_OUT_CB9, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA_OUT_CB10, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA_OUT_CB11, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA_OUT_CB12, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA_OUT_CB13, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA_OUT_CB14, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_EXDMA_OUT_CB15, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_BLENDER0, MTK_OVL_BLENDER, 0, NULL, 0},
/* 450 */	{DDP_COMPONENT_OVL0_BLENDER1, MTK_OVL_BLENDER, 1, NULL, 0},
	{DDP_COMPONENT_OVL0_BLENDER2, MTK_OVL_BLENDER, 2, NULL, 0},
	{DDP_COMPONENT_OVL0_BLENDER3, MTK_OVL_BLENDER, 3, NULL, 0},
	{DDP_COMPONENT_OVL0_BLENDER4, MTK_OVL_BLENDER, 4, NULL, 0},
	{DDP_COMPONENT_OVL0_BLENDER5, MTK_OVL_BLENDER, 5, NULL, 0},
	{DDP_COMPONENT_OVL0_BLENDER6, MTK_OVL_BLENDER, 6, NULL, 0},
	{DDP_COMPONENT_OVL0_BLENDER7, MTK_OVL_BLENDER, 7, NULL, 0},
	{DDP_COMPONENT_OVL0_BLENDER8, MTK_OVL_BLENDER, 8, NULL, 0},
	{DDP_COMPONENT_OVL0_BLENDER9, MTK_OVL_BLENDER, 9, NULL, 0},
	{DDP_COMPONENT_OVL1_BLENDER0, MTK_OVL_BLENDER, 10, NULL, 0},
/* 460 */	{DDP_COMPONENT_OVL1_BLENDER1, MTK_OVL_BLENDER, 11, NULL, 0},
	{DDP_COMPONENT_OVL1_BLENDER2, MTK_OVL_BLENDER, 12, NULL, 0},
	{DDP_COMPONENT_OVL1_BLENDER3, MTK_OVL_BLENDER, 13, NULL, 0},
	{DDP_COMPONENT_OVL1_BLENDER4, MTK_OVL_BLENDER, 14, NULL, 0},
	{DDP_COMPONENT_OVL1_BLENDER5, MTK_OVL_BLENDER, 15, NULL, 0},
	{DDP_COMPONENT_OVL1_BLENDER6, MTK_OVL_BLENDER, 16, NULL, 0},
	{DDP_COMPONENT_OVL1_BLENDER7, MTK_OVL_BLENDER, 17, NULL, 0},
	{DDP_COMPONENT_OVL1_BLENDER8, MTK_OVL_BLENDER, 18, NULL, 0},
	{DDP_COMPONENT_OVL1_BLENDER9, MTK_OVL_BLENDER, 19, NULL, 0},
	{DDP_COMPONENT_OVL0_BLENDER_OUT_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 470 */	{DDP_COMPONENT_OVL0_BLENDER_OUT_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_BLENDER_OUT_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_BLENDER_OUT_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_BLENDER_OUT_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_BLENDER_OUT_CB5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_BLENDER_OUT_CB6, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_BLENDER_OUT_CB7, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_BLENDER_OUT_CB8, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_BLENDER_OUT_CB9, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_BLENDER_OUT_CB10, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 480 */	{DDP_COMPONENT_OVL0_BLENDER_OUT_CB11, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BLENDER_OUT_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BLENDER_OUT_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BLENDER_OUT_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BLENDER_OUT_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BLENDER_OUT_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BLENDER_OUT_CB5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BLENDER_OUT_CB6, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BLENDER_OUT_CB7, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BLENDER_OUT_CB8, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 490 */	{DDP_COMPONENT_OVL1_BLENDER_OUT_CB9, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BLENDER_OUT_CB10, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BLENDER_OUT_CB11, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_OUTPROC0, MTK_OVL_OUTPROC, 0, NULL, 0},
	{DDP_COMPONENT_OVL0_OUTPROC1, MTK_OVL_OUTPROC, 1, NULL, 0},
	{DDP_COMPONENT_OVL0_OUTPROC2, MTK_OVL_OUTPROC, 2, NULL, 0},
	{DDP_COMPONENT_OVL0_OUTPROC3, MTK_OVL_OUTPROC, 3, NULL, 0},
	{DDP_COMPONENT_OVL0_OUTPROC4, MTK_OVL_OUTPROC, 4, NULL, 0},
	{DDP_COMPONENT_OVL0_OUTPROC5, MTK_OVL_OUTPROC, 5, NULL, 0},
	{DDP_COMPONENT_OVL1_OUTPROC0, MTK_OVL_OUTPROC, 6, NULL, 0},
/* 500 */	{DDP_COMPONENT_OVL1_OUTPROC1, MTK_OVL_OUTPROC, 7, NULL, 0},
	{DDP_COMPONENT_OVL1_OUTPROC2, MTK_OVL_OUTPROC, 8, NULL, 0},
	{DDP_COMPONENT_OVL1_OUTPROC3, MTK_OVL_OUTPROC, 9, NULL, 0},
	{DDP_COMPONENT_OVL1_OUTPROC4, MTK_OVL_OUTPROC, 10, NULL, 0},
	{DDP_COMPONENT_OVL1_OUTPROC5, MTK_OVL_OUTPROC, 11, NULL, 0},
	{DDP_COMPONENT_OVL_BWM0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_BWM0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_OUTPROC_OUT_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_OUTPROC_OUT_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_OUTPROC_OUT_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 510 */	{DDP_COMPONENT_OVL0_OUTPROC_OUT_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_OUTPROC_OUT_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_OUTPROC_OUT_CB5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_OUTPROC_OUT_CB6, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_OUTPROC_OUT_CB7, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_OUTPROC_OUT_CB8, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL0_OUTPROC_OUT_CB9, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_OUTPROC_OUT_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_OUTPROC_OUT_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_OUTPROC_OUT_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 520 */	{DDP_COMPONENT_OVL1_OUTPROC_OUT_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_OUTPROC_OUT_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_OUTPROC_OUT_CB5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_OUTPROC_OUT_CB6, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_OUTPROC_OUT_CB7, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_OUTPROC_OUT_CB8, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL1_OUTPROC_OUT_CB9, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLI_ASYNC6, MTK_DISP_DLI_ASYNC, 18, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLI_ASYNC7, MTK_DISP_DLI_ASYNC, 19, NULL, 0},
	{DDP_COMPONENT_OVLSYS_DLI_ASYNC8, MTK_DISP_DLI_ASYNC, 20, NULL, 0},
/* 530 */	{DDP_COMPONENT_OVLSYS1_DLI_ASYNC0, MTK_DISP_DLI_ASYNC, 21, NULL, 0},
	{DDP_COMPONENT_OVLSYS1_DLI_ASYNC1, MTK_DISP_DLI_ASYNC, 22, NULL, 0},
	{DDP_COMPONENT_OVLSYS1_DLI_ASYNC2, MTK_DISP_DLI_ASYNC, 23, NULL, 0},
	{DDP_COMPONENT_OVLSYS1_DLI_ASYNC3, MTK_DISP_DLI_ASYNC, 24, NULL, 0},
	{DDP_COMPONENT_OVLSYS1_DLI_ASYNC4, MTK_DISP_DLI_ASYNC, 25, NULL, 0},
	{DDP_COMPONENT_OVLSYS1_DLI_ASYNC5, MTK_DISP_DLI_ASYNC, 26, NULL, 0},
	{DDP_COMPONENT_OVLSYS1_DLI_ASYNC6, MTK_DISP_VIRTUAL, 27, NULL, 0},
	{DDP_COMPONENT_OVLSYS1_DLI_ASYNC7, MTK_DISP_DLI_ASYNC, 28, NULL, 0},
	{DDP_COMPONENT_OVLSYS1_DLI_ASYNC8, MTK_DISP_DLI_ASYNC, 29, NULL, 0},
	{DDP_COMPONENT_OVLSYS1_DLO_ASYNC0, MTK_DISP_DLO_ASYNC, 21, NULL, 0},
/* 540 */	{DDP_COMPONENT_OVLSYS1_DLO_ASYNC1, MTK_DISP_DLO_ASYNC, 22, NULL, 0},
	{DDP_COMPONENT_OVLSYS1_DLO_ASYNC2, MTK_DISP_DLO_ASYNC, 23, NULL, 0},
	{DDP_COMPONENT_OVLSYS1_DLO_ASYNC3, MTK_DISP_DLO_ASYNC, 24, NULL, 0},
	{DDP_COMPONENT_OVLSYS1_DLO_ASYNC4, MTK_DISP_DLO_ASYNC, 25, NULL, 0},
	{DDP_COMPONENT_OVLSYS1_DLO_ASYNC5, MTK_DISP_VIRTUAL, 26, NULL, 0},
	{DDP_COMPONENT_OVLSYS1_DLO_ASYNC6, MTK_DISP_VIRTUAL, 27, NULL, 0},
	{DDP_COMPONENT_OVLSYS1_DLO_ASYNC7, MTK_DISP_VIRTUAL, 28, NULL, 0},
	{DDP_COMPONENT_OVLSYS1_DLO_ASYNC8, MTK_DISP_VIRTUAL, 29, NULL, 0},
	{DDP_COMPONENT_OVLSYS1_DLO_ASYNC9, MTK_DISP_DLO_ASYNC, 30, NULL, 0},
	{DDP_COMPONENT_OVLSYS1_DLO_ASYNC10, MTK_DISP_VIRTUAL, 31, NULL, 0},
/* 550 */	{DDP_COMPONENT_OVLSYS1_DLO_ASYNC11, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVLSYS1_DLO_ASYNC12, MTK_DISP_DLO_ASYNC, 33, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC13, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC14, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC15, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVL_MDP_RDMA0, MTK_DISP_MDP_RDMA, 2, NULL, 0},
	{DDP_COMPONENT_OVL_MDP_RDMA1, MTK_DISP_MDP_RDMA, 3, NULL, 0},
	{DDP_COMPONENT_OVL1_MDP_RDMA0, MTK_DISP_MDP_RDMA, 4, NULL, 0},
	{DDP_COMPONENT_OVL1_MDP_RDMA1, MTK_DISP_MDP_RDMA, 5, NULL, 0},
	{DDP_COMPONENT_PQ0_IN_CB9, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 560 */	{DDP_COMPONENT_PQ0_IN_CB10, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_IN_CB11, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_IN_CB12, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_IN_CB13, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_IN_CB14, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_IN_CB15, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_IN_CB16, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_OUT_CB8, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_OUT_CB9, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_OUT_CB10, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 570 */	{DDP_COMPONENT_PQ0_OUT_CB11, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_OUT_CB12, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PQ0_OUT_CB13, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PANEL0_COMP_OUT_CB6, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PANEL0_COMP_OUT_CB7, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PANEL0_COMP_OUT_CB8, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_PANEL0_COMP_OUT_CB9, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLO_ASYNC8, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC20, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC21, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 580 */	{DDP_COMPONENT_DLI_ASYNC22, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC23, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC24, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC25, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC26, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC27, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DLI_ASYNC28, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_IN_CB6, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_IN_CB7, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_IN_CB8, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 590 */	{DDP_COMPONENT_SPLITTER0_IN_CB9, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_IN_CB10, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_IN_CB11, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER2, MTK_DISP_SPLITTER, 2, NULL, 0},
	{DDP_COMPONENT_SPLITTER3, MTK_DISP_SPLITTER, 3, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_OUT_CB0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_OUT_CB1, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_OUT_CB2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_OUT_CB3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_OUT_CB4, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 600 */	{DDP_COMPONENT_SPLITTER0_OUT_CB5, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_OUT_CB6, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_OUT_CB7, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_OUT_CB8, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_OUT_CB9, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_OUT_CB10, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_OUT_CB11, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_OUT_CB12, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_OUT_CB13, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_OUT_CB14, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 610 */	{DDP_COMPONENT_SPLITTER0_OUT_CB15, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_OUT_CB16, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_SPLITTER0_OUT_CB17, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE0_OUT_CB10, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE0_OUT_CB11, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE0_OUT_CB12, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE0_OUT_CB13, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE0_OUT_CB14, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE0_OUT_CB15, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_MERGE0_OUT_CB16, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 620 */	{DDP_COMPONENT_MERGE0_OUT_CB17, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DISP_DVO, MTK_DISP_DVO, 0, NULL, 1},
	{DDP_COMPONENT_RELAY2, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_RELAY3, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVLSYS_RELAY0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_OVLSYS1_RELAY0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_C3D2, MTK_DISP_C3D, 2, NULL, 0},
	{DDP_COMPONENT_C3D3, MTK_DISP_C3D, 3, NULL, 0},
	{DDP_COMPONENT_DSC6, MTK_DISP_DSC, 6, NULL, 0},
	{DDP_COMPONENT_DSC7, MTK_DISP_DSC, 7, NULL, 0},
/* 630 */	{DDP_COMPONENT_DSI0_MAC0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DSI0_MAC1, MTK_DSI, 4, NULL, 0},
	{DDP_COMPONENT_DSI1_MAC0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DSI1_MAC1, MTK_DSI, 6, NULL, 0},
	{DDP_COMPONENT_DSI2_MAC0, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_DSI2_MAC1, MTK_DSI, 8, NULL, 0},
	{DDP_COMPONENT_PWM3, MTK_DISP_PWM, 3, NULL, 0},
	{DDP_COMPONENT_PWM4, MTK_DISP_PWM, 4, NULL, 0},
	{DDP_COMPONENT_COMP0_OUT_CB10, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_OUT_CB11, MTK_DISP_VIRTUAL, -1, NULL, 0},
/* 640 */	{DDP_COMPONENT_COMP0_OUT_CB12, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_OUT_CB13, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_OUT_CB14, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_OUT_CB15, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_COMP0_OUT_CB16, MTK_DISP_VIRTUAL, -1, NULL, 0},
	{DDP_COMPONENT_VDISP_AO, MTK_DISP_VDISP_AO, 0, NULL, 0},
	{DDP_COMPONENT_MML_MUTEX1, MTK_MML_MUTEX, 1, NULL, 0},
};

bool mtk_ddp_comp_is_rdma(struct mtk_ddp_comp *comp)
{
	if (mtk_ddp_comp_get_type(comp->id) == MTK_OVL_EXDMA)
		return true;

	return false;
}

bool mtk_ddp_comp_is_virt(struct mtk_ddp_comp *comp)
{
	if (comp->id < 0 || comp->id >= DDP_COMPONENT_ID_MAX)
		return false;

	return mtk_ddp_matches[comp->id].is_virt_comp;
}

bool mtk_ddp_comp_is_virt_by_id(enum mtk_ddp_comp_id id)
{
	if (id >= DDP_COMPONENT_ID_MAX)
		return false;

	return mtk_ddp_matches[id].is_virt_comp;
}
