// (c) Copyright 1995-2019 Xilinx, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.


// IP VLNV: xilinx.com:user:PIC_LAY:720p
// IP Revision: 2

`timescale 1ns/1ps

(* DowngradeIPIdentifiedWarnings = "yes" *)
module PYNQ_HDMI_PIC_LAY_0_0 (
  CLOCK_in,
  reset,
  CMOS_DATA,
  CMOS_FVAL,
  CMOS_LVAL,
  CMOS_PIXCLK,
  CMOS_ENA,
  SYNC_DMA,
  DLY_RST_0,
  DLY_RST_1,
  DLY_RST_2,
  RGB_DVAL,
  YUV_DVAL,
  RGB_DATA,
  YUV_DATA
);

(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLOCK_in, ASSOCIATED_RESET reset, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN PYNQ_HDMI_processing_system7_0_0_FCLK_CLK1" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLOCK_in CLK" *)
input wire CLOCK_in;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 reset RST" *)
input wire reset;
input wire [7 : 0] CMOS_DATA;
input wire CMOS_FVAL;
input wire CMOS_LVAL;
input wire CMOS_PIXCLK;
output wire CMOS_ENA;
output wire SYNC_DMA;
output wire DLY_RST_0;
output wire DLY_RST_1;
output wire DLY_RST_2;
output wire RGB_DVAL;
output wire YUV_DVAL;
output wire [23 : 0] RGB_DATA;
output wire [23 : 0] YUV_DATA;

  PIC_LAY inst (
    .CLOCK_in(CLOCK_in),
    .reset(reset),
    .CMOS_DATA(CMOS_DATA),
    .CMOS_FVAL(CMOS_FVAL),
    .CMOS_LVAL(CMOS_LVAL),
    .CMOS_PIXCLK(CMOS_PIXCLK),
    .CMOS_ENA(CMOS_ENA),
    .SYNC_DMA(SYNC_DMA),
    .DLY_RST_0(DLY_RST_0),
    .DLY_RST_1(DLY_RST_1),
    .DLY_RST_2(DLY_RST_2),
    .RGB_DVAL(RGB_DVAL),
    .YUV_DVAL(YUV_DVAL),
    .RGB_DATA(RGB_DATA),
    .YUV_DATA(YUV_DATA)
  );
endmodule
