<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_ad9361_if_idelay_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>ap_rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ap_rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AP_RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.AP_RST_N.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST_N.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>data_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DATA_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DATA_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DATA_CLK.CLK_DOMAIN">design_1_ad9361_if_idelay_0_0_data_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DATA_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.DATA_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.DATA_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>ad9361_if_idelay</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Aug 28 03:50:32 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1a77b924</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1a77b924</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_ad9361_if_idelay_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Aug 28 03:50:32 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1a77b924</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>ad9361_if_idelay</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Aug 28 03:50:32 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ceaa2384</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_ad9361_if_idelay_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Aug 28 03:50:32 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ceaa2384</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Aug 28 03:51:01 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1a77b924</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>idelay_clk_200m</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ap_rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_clk_in_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_clk_in_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_data_in_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_data_in_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_frame_in_p</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rx_frame_in_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tx_clk_out_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tx_clk_out_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tx_frame_out_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tx_frame_out_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tx_data_out_p</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tx_data_out_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_data_i1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_data_q1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_data_i2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_data_q2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_data_i1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_data_q1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_data_i2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_data_q2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>idly_en</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>idly_d</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_clk_ce</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_mode_r1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_mode_r1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/fcea/ad9361_if_idelay.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_ad9361_if_idelay_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/fcea/ad9361_if_idelay.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_ad9361_if_idelay_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_ad9361_if_idelay_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_ad9361_if_idelay_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_ad9361_if_idelay_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_ad9361_if_idelay_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_ad9361_if_idelay_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ad9361_if_idelay_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_ad9361_if_idelay_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>ad9361_if_idelay_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d2fa63_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@178e8678_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc65f07_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b75b79_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@657ba6a4_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f82750_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc76872_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@152b3c7a_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e6d186_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f8fd44_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@415a6b5_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1352ae73_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e812b2_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16179a45_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ca17b9_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@293d4aa1_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70953abb_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed2cd02_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b2d519_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64fcc534_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@92d6f58_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b7a54_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@219ffd22_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@291ea8d8_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65379e62_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e4e7c2_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d7b8a78_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1861b00e_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a6a9609_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b390235_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f7af79_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532ab95b_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76674dc3_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a2612a_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b654d38_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b26041_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c78817_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@98e9512_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6277f982_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42324b95_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b3c091_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff235db_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66453795_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23bec1e_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b6db93b_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161f9136_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6afa8834_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ebf3b5a_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9f0a9b_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282a4592_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d7e279f_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a2d2e1_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36081553_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e99ae59_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c62baa8_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff2da4f_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7a65a1_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79683d06_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_001/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb36bd3_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_002/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b49c780_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_002/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9a224e_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_002/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3befe970_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_002/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7078640e_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_002/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bacefdd_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_002/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd759f1_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_002/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773a98cd_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_002/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@361f56f8_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_002/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7448711c_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_002/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3debc214_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_002/ipdef/ad9361_if_idelay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d78421_ARCHIVE_LOCATION">e:/10_VSG/05_coding/ZED_AD9361_Sean_2019_2_002/ipdef/ad9361_if_idelay</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AP_RST_N.POLARITY" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DATA_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DATA_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DATA_CLK.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DATA_CLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DATA_CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RST_N.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="e979c007"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ab95c940"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="4a0a3e2e"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b30019e3"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
