{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664925375527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664925375531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 04 17:16:15 2022 " "Processing started: Tue Oct 04 17:16:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664925375531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925375531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Gato -c Gato " "Command: quartus_map --read_settings_files=on --write_settings_files=off Gato -c Gato" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925375531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664925377110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664925377110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.sv 1 1 " "Found 1 design units, including 1 entities, in source file contador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Contador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925401282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ganador.sv 1 1 " "Found 1 design units, including 1 entities, in source file ganador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ganador " "Found entity 1: Ganador" {  } { { "Ganador.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Ganador.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925401290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mover.sv 1 1 " "Found 1 design units, including 1 entities, in source file mover.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mover " "Found entity 1: Mover" {  } { { "Mover.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Mover.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925401294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ganadorblock.sv 1 1 " "Found 1 design units, including 1 entities, in source file ganadorblock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GanadorBlock " "Found entity 1: GanadorBlock" {  } { { "GanadorBlock.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/GanadorBlock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925401302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turnos.sv 1 1 " "Found 1 design units, including 1 entities, in source file turnos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Turnos " "Found entity 1: Turnos" {  } { { "Turnos.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Turnos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925401306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmover.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmover.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestMover " "Found entity 1: TestMover" {  } { { "TestMover.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/TestMover.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925401314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz.sv 1 1 " "Found 1 design units, including 1 entities, in source file matriz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Matriz " "Found entity 1: Matriz" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925401318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmatriz.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmatriz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestMatriz " "Found entity 1: TestMatriz" {  } { { "TestMatriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/TestMatriz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925401322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gatotop.sv 1 1 " "Found 1 design units, including 1 entities, in source file gatotop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GatoTop " "Found entity 1: GatoTop" {  } { { "GatoTop.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/GatoTop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925401330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testgato.sv 1 1 " "Found 1 design units, including 1 entities, in source file testgato.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestGato " "Found entity 1: TestGato" {  } { { "TestGato.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/TestGato.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925401334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testturnos.sv 1 1 " "Found 1 design units, including 1 entities, in source file testturnos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestTurnos " "Found entity 1: TestTurnos" {  } { { "TestTurnos.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/TestTurnos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664925401338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Matriz " "Elaborating entity \"Matriz\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664925401498 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[0\]\[0\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[0\]\[0\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401498 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[0\]\[1\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[0\]\[1\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401502 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[1\]\[0\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[1\]\[0\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401502 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[1\]\[1\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[1\]\[1\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401502 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[2\]\[0\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[2\]\[0\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401502 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[2\]\[1\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[2\]\[1\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401502 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[3\]\[0\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[3\]\[0\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401502 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[3\]\[1\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[3\]\[1\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401502 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[4\]\[0\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[4\]\[0\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401502 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[4\]\[1\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[4\]\[1\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401502 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[5\]\[0\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[5\]\[0\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401502 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[5\]\[1\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[5\]\[1\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401502 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[6\]\[0\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[6\]\[0\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401502 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[6\]\[1\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[6\]\[1\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401502 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[7\]\[0\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[7\]\[0\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401502 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[7\]\[1\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[7\]\[1\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401502 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[8\]\[0\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[8\]\[0\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401502 "|Matriz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matrizAux\[8\]\[1\] Matriz.sv(21) " "Inferred latch for \"matrizAux\[8\]\[1\]\" at Matriz.sv(21)" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925401502 "|Matriz"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "colocadoAux colocadoAux~_emulated colocadoAux~1 " "Register \"colocadoAux\" is converted into an equivalent circuit using register \"colocadoAux~_emulated\" and latch \"colocadoAux~1\"" {  } { { "Matriz.sv" "" { Text "C:/Users/yraul/OneDrive/Documentos/GitHub/Lab4_TallerDisenio/TicTacToe/Matriz.sv" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1664925402584 "|Matriz|colocadoAux"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1664925402584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664925402864 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664925403551 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664925403551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664925403655 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664925403655 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664925403655 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664925403655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664925403727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 04 17:16:43 2022 " "Processing ended: Tue Oct 04 17:16:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664925403727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664925403727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664925403727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664925403727 ""}
