#$ TOOL ispLEVER Classic 1.7.00.05.28.13
#$ DATE Thu Apr 18 06:50:00 2019
#$ MODULE lab13
#$ PINS 69 o_LED_YELLOW_0_:63'ke'  DIP_7_:26'ke'  o_TOPRED_7_:28'ke'  o_MIDRED_7_:130'ke'  \
#  o_BOTRED_7_:112'ke'  o_DIS1_6_:87'ke'  DIP_6_:25'ke'  DIP_5_:24'ke'  o_DIS2_6_:98'ke'  DIP_4_:23'ke'  \
#  DIP_3_:76'ke'  o_DIS3_6_:125'ke'  DIP_2_:77'ke'  DIP_1_:78'ke'  o_DIS4_6_:44'ke'  DIP_0_:79'ke'  \
#  o_TOPRED_6_:29'ke'  o_JUMBO_2_:142'ke'  o_TOPRED_5_:30'ke'  o_TOPRED_4_:31'ke'  \
#  o_LED_YELLOW_1_:62'ke'  o_TOPRED_3_:32'ke'  i_S1_NC:58'ke'  o_TOPRED_2_:33'ke'  i_S1_NO:59'ke'  \
#  o_TOPRED_1_:39'ke'  i_S2_NC:60'ke'  o_TOPRED_0_:40'ke'  i_S2_NO:61'ke'  o_MIDRED_6_:131'ke'  \
#  o_MIDRED_5_:132'ke'  o_MIDRED_4_:133'ke'  o_MIDRED_3_:134'ke'  o_MIDRED_2_:135'ke'  \
#  o_MIDRED_1_:138'ke'  o_MIDRED_0_:139'ke'  o_BOTRED_6_:111'ke'  o_BOTRED_5_:105'ke'  \
#  o_BOTRED_4_:104'ke'  o_BOTRED_3_:103'ke'  o_BOTRED_2_:102'ke'  o_BOTRED_1_:101'ke'  \
#  o_BOTRED_0_:100'ke'  o_DIS1_5_:86'ke'  o_DIS1_4_:85'ke'  o_DIS1_3_:84'ke'  o_DIS1_2_:83'ke'  \
#  o_DIS1_1_:81'ke'  o_DIS1_0_:80'ke'  o_DIS2_5_:97'ke'  o_DIS2_4_:96'ke'  o_DIS2_3_:95'ke'  \
#  o_DIS2_2_:94'ke'  o_DIS2_1_:93'ke'  o_DIS2_0_:88'ke'  o_DIS3_5_:124'ke'  o_DIS3_4_:123'ke'  \
#  o_DIS3_3_:122'ke'  o_DIS3_2_:121'ke'  o_DIS3_1_:120'ke'  o_DIS3_0_:116'ke'  o_DIS4_5_:48'ke'  \
#  o_DIS4_4_:49'ke'  o_DIS4_3_:50'ke'  o_DIS4_2_:51'ke'  o_DIS4_1_:52'ke'  o_DIS4_0_:53'ke'  \
#  o_JUMBO_1_:141'ke'  o_JUMBO_0_:140'ke' 
#$ NODES 192 addrbus_0__n addrbus_1__n N_84 N_85 N_86 N_87 N_88 N_89 N_90 STEP5A_RUNreg \
#  RGTPB_Q LFTPB_Q STEP1B_oADDR_0_ STEP1B_oADDR_1_ STEP1B_oADDR_2_ STEP1B_oADDR_3_ \
#  STEP3_qIR_4_ STEP4B_qA_0_ STEP3_qIR_5_ STEP4B_qA_1_ \
#  step1b_mem_1_ramout_15_0__un1_n STEP3_qIR_6_ STEP4B_qA_2_ STEP4B_qA_3_ \
#  step1b_mem_1_ramout_15_1__un1_n ipe STEP4B_qCC_0_ STEP4B_qCC_1_ STEP4B_qCC_2_ \
#  STEP4B_qCC_3_ STEP5A_SQ STEP5B_oDATA_0_ STEP5B_oDATA_1_ \
#  step1b_mem_1_ramout_15_5__un1_n STEP5B_oDATA_2_ STEP5B_oDATA_3_ N_746 \
#  step1b_mem_1_ramout_15_6__un0_n N_748 STEP3_qIR_0_ STEP4B_uche_P_0_a2_3_ \
#  STEP3_qIR_1_ STEP3_qIR_2_ STEP3_qIR_3_ STEP2_qPC_0_ STEP2_qPC_1_ \
#  STEP4B_uche_P_i_o2_1_ STEP2_qPC_2_ STEP4B_uche_P_i_o2_2_ STEP2_qPC_3_ \
#  step4b_uche_un47_c_3_n addrbus_0_3__n step1b_mem_3__n step4b_uche_un42_c_1_n \
#  step1b_mem_4__n addrbus_0_2__n step1b_mem_6__n step1b_mem_ramout_15_2__un0_n \
#  STEP1B_MEM_STEP1B_MEM_ram0__0_ STEP1B_MEM_STEP1B_MEM_ram0__1_ \
#  STEP1B_MEM_STEP1B_MEM_ram0__2_ STEP1B_MEM_STEP1B_MEM_ram0__3_ \
#  STEP1B_MEM_STEP1B_MEM_ram0__4_ STEP1B_MEM_STEP1B_MEM_ram0__5_ \
#  STEP1B_MEM_STEP1B_MEM_ram0__6_ step1b_mem_ramout_15_5__un0_n \
#  STEP1B_MEM_STEP1B_MEM_ram1__0_ STEP1B_MEM_STEP1B_MEM_ram1__1_ ale_i_2_i \
#  STEP1B_MEM_STEP1B_MEM_ram1__2_ STEP1B_MEM_STEP1B_MEM_ram1__3_ \
#  STEP1B_MEM_STEP1B_MEM_ram1__4_ aly_i_2_i STEP1B_MEM_STEP1B_MEM_ram1__5_ \
#  STEP1B_MEM_STEP1B_MEM_ram1__6_ alx_i_2_i STEP1B_MEM_STEP1B_MEM_ram2__0_ \
#  STEP1B_MEM_STEP1B_MEM_ram2__1_ STEP1B_MEM_STEP1B_MEM_ram2__2_ \
#  STEP1B_MEM_STEP1B_MEM_ram2__3_ N_803 STEP1B_MEM_STEP1B_MEM_ram2__4_ N_804 \
#  STEP1B_MEM_STEP1B_MEM_ram2__5_ N_805 STEP1B_MEM_STEP1B_MEM_ram2__6_ N_806 N_807 \
#  STEP1B_MEM_STEP1B_MEM_ram3__0_ STEP1B_MEM_STEP1B_MEM_ram3__1_ \
#  STEP1B_MEM_STEP1B_MEM_ram3__2_ STEP1B_MEM_STEP1B_MEM_ram3__3_ \
#  STEP1B_MEM_STEP1B_MEM_ram3__4_ N_100_i STEP1B_MEM_STEP1B_MEM_ram3__5_ \
#  STEP1B_MEM_STEP1B_MEM_ram3__6_ STEP1B_MEM_STEP1B_MEM_ram4__0_ \
#  STEP1B_MEM_STEP1B_MEM_ram4__1_ STEP1B_MEM_STEP1B_MEM_ram4__2_ \
#  STEP1B_MEM_STEP1B_MEM_ram4__3_ STEP1B_MEM_STEP1B_MEM_ram4__4_ \
#  STEP1B_MEM_STEP1B_MEM_ram4__5_ STEP1B_MEM_STEP1B_MEM_ram4__6_ \
#  step4b_uche_c_0_1__n STEP1B_MEM_STEP1B_MEM_ram5__0_ \
#  STEP1B_MEM_STEP1B_MEM_ram5__1_ STEP1B_MEM_STEP1B_MEM_ram5__2_ step4b_next_cf_0_n \
#  STEP1B_MEM_STEP1B_MEM_ram5__3_ STEP1B_MEM_STEP1B_MEM_ram5__4_ \
#  STEP1B_MEM_STEP1B_MEM_ram5__5_ STEP1B_MEM_STEP1B_MEM_ram5__6_ \
#  step4b_uche_c_0_2__n STEP1B_MEM_STEP1B_MEM_ram6__0_ \
#  STEP1B_MEM_STEP1B_MEM_ram6__1_ STEP1B_MEM_STEP1B_MEM_ram6__2_ \
#  STEP1B_MEM_STEP1B_MEM_ram6__3_ STEP1B_MEM_STEP1B_MEM_ram6__4_ \
#  STEP1B_MEM_STEP1B_MEM_ram6__5_ STEP1B_MEM_STEP1B_MEM_ram6__6_ \
#  STEP1B_MEM_STEP1B_MEM_ram7__0_ STEP1B_MEM_STEP1B_MEM_ram7__1_ \
#  STEP1B_MEM_STEP1B_MEM_ram7__2_ STEP1B_MEM_STEP1B_MEM_ram7__3_ \
#  STEP1B_MEM_STEP1B_MEM_ram7__4_ STEP1B_MEM_STEP1B_MEM_ram7__5_ \
#  STEP1B_MEM_STEP1B_MEM_ram7__6_ STEP1B_MEM_STEP1B_MEM_ram8__0_ \
#  STEP1B_MEM_STEP1B_MEM_ram8__1_ STEP1B_MEM_STEP1B_MEM_ram8__2_ \
#  STEP1B_MEM_STEP1B_MEM_ram8__3_ STEP1B_MEM_STEP1B_MEM_ram8__4_ \
#  STEP1B_MEM_STEP1B_MEM_ram8__5_ STEP1B_MEM_STEP1B_MEM_ram8__6_ \
#  STEP1B_MEM_STEP1B_MEM_ram9__0_ STEP1B_MEM_STEP1B_MEM_ram9__1_ \
#  STEP1B_MEM_STEP1B_MEM_ram9__2_ STEP1B_MEM_STEP1B_MEM_ram9__3_ \
#  STEP1B_MEM_STEP1B_MEM_ram9__4_ STEP1B_MEM_STEP1B_MEM_ram9__5_ \
#  STEP1B_MEM_STEP1B_MEM_ram9__6_ STEP1B_MEM_STEP1B_MEM_ram10__0_ \
#  STEP1B_MEM_STEP1B_MEM_ram10__1_ N_79 STEP1B_MEM_STEP1B_MEM_ram10__2_ N_80 \
#  STEP1B_MEM_STEP1B_MEM_ram10__3_ STEP1B_MEM_STEP1B_MEM_ram10__4_ \
#  STEP1B_MEM_STEP1B_MEM_ram10__5_ STEP1B_MEM_STEP1B_MEM_ram10__6_ \
#  STEP1B_MEM_STEP1B_MEM_ram11__0_ STEP1B_MEM_STEP1B_MEM_ram11__1_ \
#  STEP1B_MEM_STEP1B_MEM_ram11__2_ STEP1B_MEM_STEP1B_MEM_ram11__3_ \
#  STEP1B_MEM_STEP1B_MEM_ram11__4_ STEP1B_MEM_STEP1B_MEM_ram11__5_ \
#  STEP1B_MEM_STEP1B_MEM_ram11__6_ STEP1B_MEM_STEP1B_MEM_ram12__0_ \
#  STEP1B_MEM_STEP1B_MEM_ram12__1_ STEP1B_MEM_STEP1B_MEM_ram12__2_ \
#  STEP1B_MEM_STEP1B_MEM_ram12__3_ STEP1B_MEM_STEP1B_MEM_ram12__4_ \
#  STEP1B_MEM_STEP1B_MEM_ram12__5_ STEP1B_MEM_STEP1B_MEM_ram12__6_ \
#  STEP1B_MEM_STEP1B_MEM_ram13__0_ STEP1B_MEM_STEP1B_MEM_ram13__1_ \
#  STEP1B_MEM_STEP1B_MEM_ram13__2_ STEP1B_MEM_STEP1B_MEM_ram13__3_ \
#  STEP1B_MEM_STEP1B_MEM_ram13__4_ STEP1B_MEM_STEP1B_MEM_ram13__5_ \
#  STEP1B_MEM_STEP1B_MEM_ram13__6_ STEP1B_MEM_STEP1B_MEM_ram14__0_ \
#  STEP1B_MEM_STEP1B_MEM_ram14__1_ STEP1B_MEM_STEP1B_MEM_ram14__2_ \
#  STEP1B_MEM_STEP1B_MEM_ram14__3_ STEP1B_MEM_STEP1B_MEM_ram14__4_ \
#  STEP1B_MEM_STEP1B_MEM_ram14__5_ STEP1B_MEM_STEP1B_MEM_ram14__6_ \
#  STEP1B_MEM_STEP1B_MEM_ram15__0_ STEP1B_MEM_STEP1B_MEM_ram15__1_ \
#  STEP1B_MEM_STEP1B_MEM_ram15__2_ STEP1B_MEM_STEP1B_MEM_ram15__3_ \
#  STEP1B_MEM_STEP1B_MEM_ram15__4_ STEP1B_MEM_STEP1B_MEM_ram15__5_ \
#  STEP1B_MEM_STEP1B_MEM_ram15__6_ STEP4B_uche_S_1_0_a2_1_1_ step1b_un1_iaddr_0__n \
#  step1b_un1_iaddr_1__n step1b_un1_iaddr_2__n step1b_un1_iaddr_3__n N_697 N_698
.model lab13_top
.inputs DIP_7_.BLIF i_S1_NC.BLIF i_S1_NO.BLIF i_S2_NC.BLIF i_S2_NO.BLIF \
DIP_6_.BLIF DIP_5_.BLIF DIP_4_.BLIF DIP_3_.BLIF DIP_2_.BLIF DIP_1_.BLIF \
DIP_0_.BLIF addrbus_0__n.BLIF addrbus_1__n.BLIF N_84.BLIF N_85.BLIF N_86.BLIF \
N_87.BLIF N_88.BLIF N_89.BLIF N_90.BLIF STEP5A_RUNreg.BLIF RGTPB_Q.BLIF \
LFTPB_Q.BLIF STEP1B_oADDR_0_.BLIF STEP1B_oADDR_1_.BLIF STEP1B_oADDR_2_.BLIF \
STEP1B_oADDR_3_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_0_.BLIF STEP3_qIR_5_.BLIF \
STEP4B_qA_1_.BLIF step1b_mem_1_ramout_15_0__un1_n.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_2_.BLIF STEP4B_qA_3_.BLIF step1b_mem_1_ramout_15_1__un1_n.BLIF \
ipe.BLIF STEP4B_qCC_0_.BLIF STEP4B_qCC_1_.BLIF STEP4B_qCC_2_.BLIF \
STEP4B_qCC_3_.BLIF STEP5A_SQ.BLIF STEP5B_oDATA_0_.BLIF STEP5B_oDATA_1_.BLIF \
step1b_mem_1_ramout_15_5__un1_n.BLIF STEP5B_oDATA_2_.BLIF STEP5B_oDATA_3_.BLIF \
N_746.BLIF step1b_mem_1_ramout_15_6__un0_n.BLIF N_748.BLIF STEP3_qIR_0_.BLIF \
STEP4B_uche_P_0_a2_3_.BLIF STEP3_qIR_1_.BLIF STEP3_qIR_2_.BLIF \
STEP3_qIR_3_.BLIF STEP2_qPC_0_.BLIF STEP2_qPC_1_.BLIF \
STEP4B_uche_P_i_o2_1_.BLIF STEP2_qPC_2_.BLIF STEP4B_uche_P_i_o2_2_.BLIF \
STEP2_qPC_3_.BLIF step4b_uche_un47_c_3_n.BLIF addrbus_0_3__n.BLIF \
step1b_mem_3__n.BLIF step4b_uche_un42_c_1_n.BLIF step1b_mem_4__n.BLIF \
addrbus_0_2__n.BLIF step1b_mem_6__n.BLIF step1b_mem_ramout_15_2__un0_n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram0__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram0__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram0__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram0__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram0__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram0__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram0__6_.BLIF step1b_mem_ramout_15_5__un0_n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram1__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram1__1_.BLIF \
ale_i_2_i.BLIF STEP1B_MEM_STEP1B_MEM_ram1__2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram1__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram1__4_.BLIF \
aly_i_2_i.BLIF STEP1B_MEM_STEP1B_MEM_ram1__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram1__6_.BLIF alx_i_2_i.BLIF \
STEP1B_MEM_STEP1B_MEM_ram2__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram2__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram2__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram2__3_.BLIF \
N_803.BLIF STEP1B_MEM_STEP1B_MEM_ram2__4_.BLIF N_804.BLIF \
STEP1B_MEM_STEP1B_MEM_ram2__5_.BLIF N_805.BLIF \
STEP1B_MEM_STEP1B_MEM_ram2__6_.BLIF N_806.BLIF N_807.BLIF \
STEP1B_MEM_STEP1B_MEM_ram3__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram3__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram3__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram3__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram3__4_.BLIF N_100_i.BLIF \
STEP1B_MEM_STEP1B_MEM_ram3__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram3__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram4__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram4__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram4__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram4__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram4__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram4__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram4__6_.BLIF step4b_uche_c_0_1__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram5__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram5__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram5__2_.BLIF step4b_next_cf_0_n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram5__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram5__4_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram5__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram5__6_.BLIF \
step4b_uche_c_0_2__n.BLIF STEP1B_MEM_STEP1B_MEM_ram6__0_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram6__1_.BLIF STEP1B_MEM_STEP1B_MEM_ram6__2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram6__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram6__4_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram6__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram6__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram7__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram7__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram7__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram7__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram7__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram7__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram7__6_.BLIF STEP1B_MEM_STEP1B_MEM_ram8__0_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram8__1_.BLIF STEP1B_MEM_STEP1B_MEM_ram8__2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram8__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram8__4_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram8__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram8__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram9__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram9__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram9__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram9__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram9__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram9__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram9__6_.BLIF STEP1B_MEM_STEP1B_MEM_ram10__0_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram10__1_.BLIF N_79.BLIF \
STEP1B_MEM_STEP1B_MEM_ram10__2_.BLIF N_80.BLIF \
STEP1B_MEM_STEP1B_MEM_ram10__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram10__4_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram10__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram10__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram11__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram11__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram11__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram11__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram11__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram11__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram11__6_.BLIF STEP1B_MEM_STEP1B_MEM_ram12__0_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram12__1_.BLIF STEP1B_MEM_STEP1B_MEM_ram12__2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram12__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram12__4_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram12__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram12__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram13__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram13__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram13__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram13__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram13__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram13__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram13__6_.BLIF STEP1B_MEM_STEP1B_MEM_ram14__0_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram14__1_.BLIF STEP1B_MEM_STEP1B_MEM_ram14__2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram14__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram14__4_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram14__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram14__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram15__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram15__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram15__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram15__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram15__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram15__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram15__6_.BLIF STEP4B_uche_S_1_0_a2_1_1_.BLIF \
step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF N_697.BLIF N_698.BLIF
.outputs o_TOPRED_7_ o_MIDRED_7_ o_BOTRED_7_ o_DIS1_6_ o_DIS2_6_ o_DIS3_6_ \
o_DIS4_6_ o_JUMBO_2_ o_LED_YELLOW_1_ o_TOPRED_6_ o_TOPRED_5_ o_TOPRED_4_ \
o_TOPRED_3_ o_TOPRED_2_ o_TOPRED_1_ o_TOPRED_0_ o_MIDRED_6_ o_MIDRED_5_ \
o_MIDRED_4_ o_MIDRED_3_ o_MIDRED_2_ o_MIDRED_1_ o_MIDRED_0_ o_BOTRED_6_ \
o_BOTRED_5_ o_BOTRED_4_ o_BOTRED_3_ o_BOTRED_2_ o_BOTRED_1_ o_BOTRED_0_ \
o_DIS1_5_ o_DIS1_4_ o_DIS1_3_ o_DIS1_2_ o_DIS1_1_ o_DIS1_0_ o_DIS2_5_ \
o_DIS2_4_ o_DIS2_3_ o_DIS2_2_ o_DIS2_1_ o_DIS2_0_ o_DIS3_5_ o_DIS3_4_ \
o_DIS3_3_ o_DIS3_2_ o_DIS3_1_ o_DIS3_0_ o_DIS4_5_ o_DIS4_4_ o_DIS4_3_ \
o_DIS4_2_ o_DIS4_1_ o_DIS4_0_ o_JUMBO_1_ o_JUMBO_0_ o_LED_YELLOW_0_ \
STEP4B_qCC_0_.D STEP4B_qCC_0_.C STEP4B_qCC_1_.D STEP4B_qCC_1_.C \
STEP4B_qCC_2_.D STEP4B_qCC_2_.C STEP4B_qCC_3_.D STEP4B_qCC_3_.C STEP4B_qA_0_.D \
STEP4B_qA_0_.CE STEP4B_qA_0_.C STEP4B_qA_1_.D STEP4B_qA_1_.CE STEP4B_qA_1_.C \
STEP4B_qA_2_.D STEP4B_qA_2_.CE STEP4B_qA_2_.C STEP4B_qA_3_.D STEP4B_qA_3_.CE \
STEP4B_qA_3_.C STEP5A_RUNreg.D STEP5A_RUNreg.C STEP5A_RUNreg.AR \
STEP5A_RUNreg.AP STEP5A_SQ.D STEP5A_SQ.C STEP5A_SQ.AR STEP3_qIR_5_.D \
STEP3_qIR_5_.CE STEP3_qIR_5_.C STEP3_qIR_6_.D STEP3_qIR_6_.CE STEP3_qIR_6_.C \
STEP5B_oDATA_0_.D STEP5B_oDATA_0_.CE STEP5B_oDATA_0_.C STEP5B_oDATA_0_.AR \
STEP5B_oDATA_1_.D STEP5B_oDATA_1_.CE STEP5B_oDATA_1_.C STEP5B_oDATA_1_.AR \
STEP5B_oDATA_2_.D STEP5B_oDATA_2_.CE STEP5B_oDATA_2_.C STEP5B_oDATA_2_.AR \
STEP5B_oDATA_3_.D STEP5B_oDATA_3_.CE STEP5B_oDATA_3_.C STEP5B_oDATA_3_.AR \
STEP3_qIR_0_.D STEP3_qIR_0_.CE STEP3_qIR_0_.C STEP3_qIR_1_.D STEP3_qIR_1_.CE \
STEP3_qIR_1_.C STEP3_qIR_2_.D STEP3_qIR_2_.CE STEP3_qIR_2_.C STEP3_qIR_3_.D \
STEP3_qIR_3_.CE STEP3_qIR_3_.C STEP3_qIR_4_.D STEP3_qIR_4_.CE STEP3_qIR_4_.C \
STEP2_qPC_0_.D STEP2_qPC_0_.CE STEP2_qPC_0_.C STEP2_qPC_0_.AR STEP2_qPC_1_.D \
STEP2_qPC_1_.CE STEP2_qPC_1_.C STEP2_qPC_1_.AR STEP2_qPC_2_.D STEP2_qPC_2_.CE \
STEP2_qPC_2_.C STEP2_qPC_2_.AR STEP2_qPC_3_.D STEP2_qPC_3_.CE STEP2_qPC_3_.C \
STEP2_qPC_3_.AR STEP1B_oADDR_0_.D STEP1B_oADDR_0_.CE STEP1B_oADDR_0_.C \
STEP1B_oADDR_1_.D STEP1B_oADDR_1_.CE STEP1B_oADDR_1_.C STEP1B_oADDR_2_.D \
STEP1B_oADDR_2_.CE STEP1B_oADDR_2_.C STEP1B_oADDR_3_.D STEP1B_oADDR_3_.CE \
STEP1B_oADDR_3_.C STEP1B_MEM_STEP1B_MEM_ram15__1_.D \
STEP1B_MEM_STEP1B_MEM_ram15__1_.CE STEP1B_MEM_STEP1B_MEM_ram15__1_.C \
STEP1B_MEM_STEP1B_MEM_ram15__2_.D STEP1B_MEM_STEP1B_MEM_ram15__2_.CE \
STEP1B_MEM_STEP1B_MEM_ram15__2_.C STEP1B_MEM_STEP1B_MEM_ram15__3_.D \
STEP1B_MEM_STEP1B_MEM_ram15__3_.CE STEP1B_MEM_STEP1B_MEM_ram15__3_.C \
STEP1B_MEM_STEP1B_MEM_ram15__4_.D STEP1B_MEM_STEP1B_MEM_ram15__4_.CE \
STEP1B_MEM_STEP1B_MEM_ram15__4_.C STEP1B_MEM_STEP1B_MEM_ram15__5_.D \
STEP1B_MEM_STEP1B_MEM_ram15__5_.CE STEP1B_MEM_STEP1B_MEM_ram15__5_.C \
STEP1B_MEM_STEP1B_MEM_ram15__6_.D STEP1B_MEM_STEP1B_MEM_ram15__6_.CE \
STEP1B_MEM_STEP1B_MEM_ram15__6_.C STEP1B_MEM_STEP1B_MEM_ram13__2_.D \
STEP1B_MEM_STEP1B_MEM_ram13__2_.CE STEP1B_MEM_STEP1B_MEM_ram13__2_.C \
STEP1B_MEM_STEP1B_MEM_ram13__3_.D STEP1B_MEM_STEP1B_MEM_ram13__3_.CE \
STEP1B_MEM_STEP1B_MEM_ram13__3_.C STEP1B_MEM_STEP1B_MEM_ram13__4_.D \
STEP1B_MEM_STEP1B_MEM_ram13__4_.CE STEP1B_MEM_STEP1B_MEM_ram13__4_.C \
STEP1B_MEM_STEP1B_MEM_ram13__5_.D STEP1B_MEM_STEP1B_MEM_ram13__5_.CE \
STEP1B_MEM_STEP1B_MEM_ram13__5_.C STEP1B_MEM_STEP1B_MEM_ram13__6_.D \
STEP1B_MEM_STEP1B_MEM_ram13__6_.CE STEP1B_MEM_STEP1B_MEM_ram13__6_.C \
STEP1B_MEM_STEP1B_MEM_ram14__0_.D STEP1B_MEM_STEP1B_MEM_ram14__0_.CE \
STEP1B_MEM_STEP1B_MEM_ram14__0_.C STEP1B_MEM_STEP1B_MEM_ram14__1_.D \
STEP1B_MEM_STEP1B_MEM_ram14__1_.CE STEP1B_MEM_STEP1B_MEM_ram14__1_.C \
STEP1B_MEM_STEP1B_MEM_ram14__2_.D STEP1B_MEM_STEP1B_MEM_ram14__2_.CE \
STEP1B_MEM_STEP1B_MEM_ram14__2_.C STEP1B_MEM_STEP1B_MEM_ram14__3_.D \
STEP1B_MEM_STEP1B_MEM_ram14__3_.CE STEP1B_MEM_STEP1B_MEM_ram14__3_.C \
STEP1B_MEM_STEP1B_MEM_ram14__4_.D STEP1B_MEM_STEP1B_MEM_ram14__4_.CE \
STEP1B_MEM_STEP1B_MEM_ram14__4_.C STEP1B_MEM_STEP1B_MEM_ram14__5_.D \
STEP1B_MEM_STEP1B_MEM_ram14__5_.CE STEP1B_MEM_STEP1B_MEM_ram14__5_.C \
STEP1B_MEM_STEP1B_MEM_ram14__6_.D STEP1B_MEM_STEP1B_MEM_ram14__6_.CE \
STEP1B_MEM_STEP1B_MEM_ram14__6_.C STEP1B_MEM_STEP1B_MEM_ram15__0_.D \
STEP1B_MEM_STEP1B_MEM_ram15__0_.CE STEP1B_MEM_STEP1B_MEM_ram15__0_.C \
STEP1B_MEM_STEP1B_MEM_ram11__3_.D STEP1B_MEM_STEP1B_MEM_ram11__3_.CE \
STEP1B_MEM_STEP1B_MEM_ram11__3_.C STEP1B_MEM_STEP1B_MEM_ram11__4_.D \
STEP1B_MEM_STEP1B_MEM_ram11__4_.CE STEP1B_MEM_STEP1B_MEM_ram11__4_.C \
STEP1B_MEM_STEP1B_MEM_ram11__5_.D STEP1B_MEM_STEP1B_MEM_ram11__5_.CE \
STEP1B_MEM_STEP1B_MEM_ram11__5_.C STEP1B_MEM_STEP1B_MEM_ram11__6_.D \
STEP1B_MEM_STEP1B_MEM_ram11__6_.CE STEP1B_MEM_STEP1B_MEM_ram11__6_.C \
STEP1B_MEM_STEP1B_MEM_ram12__0_.D STEP1B_MEM_STEP1B_MEM_ram12__0_.CE \
STEP1B_MEM_STEP1B_MEM_ram12__0_.C STEP1B_MEM_STEP1B_MEM_ram12__1_.D \
STEP1B_MEM_STEP1B_MEM_ram12__1_.CE STEP1B_MEM_STEP1B_MEM_ram12__1_.C \
STEP1B_MEM_STEP1B_MEM_ram12__2_.D STEP1B_MEM_STEP1B_MEM_ram12__2_.CE \
STEP1B_MEM_STEP1B_MEM_ram12__2_.C STEP1B_MEM_STEP1B_MEM_ram12__3_.D \
STEP1B_MEM_STEP1B_MEM_ram12__3_.CE STEP1B_MEM_STEP1B_MEM_ram12__3_.C \
STEP1B_MEM_STEP1B_MEM_ram12__4_.D STEP1B_MEM_STEP1B_MEM_ram12__4_.CE \
STEP1B_MEM_STEP1B_MEM_ram12__4_.C STEP1B_MEM_STEP1B_MEM_ram12__5_.D \
STEP1B_MEM_STEP1B_MEM_ram12__5_.CE STEP1B_MEM_STEP1B_MEM_ram12__5_.C \
STEP1B_MEM_STEP1B_MEM_ram12__6_.D STEP1B_MEM_STEP1B_MEM_ram12__6_.CE \
STEP1B_MEM_STEP1B_MEM_ram12__6_.C STEP1B_MEM_STEP1B_MEM_ram13__0_.D \
STEP1B_MEM_STEP1B_MEM_ram13__0_.CE STEP1B_MEM_STEP1B_MEM_ram13__0_.C \
STEP1B_MEM_STEP1B_MEM_ram13__1_.D STEP1B_MEM_STEP1B_MEM_ram13__1_.CE \
STEP1B_MEM_STEP1B_MEM_ram13__1_.C STEP1B_MEM_STEP1B_MEM_ram9__4_.D \
STEP1B_MEM_STEP1B_MEM_ram9__4_.CE STEP1B_MEM_STEP1B_MEM_ram9__4_.C \
STEP1B_MEM_STEP1B_MEM_ram9__5_.D STEP1B_MEM_STEP1B_MEM_ram9__5_.CE \
STEP1B_MEM_STEP1B_MEM_ram9__5_.C STEP1B_MEM_STEP1B_MEM_ram9__6_.D \
STEP1B_MEM_STEP1B_MEM_ram9__6_.CE STEP1B_MEM_STEP1B_MEM_ram9__6_.C \
STEP1B_MEM_STEP1B_MEM_ram10__0_.D STEP1B_MEM_STEP1B_MEM_ram10__0_.CE \
STEP1B_MEM_STEP1B_MEM_ram10__0_.C STEP1B_MEM_STEP1B_MEM_ram10__1_.D \
STEP1B_MEM_STEP1B_MEM_ram10__1_.CE STEP1B_MEM_STEP1B_MEM_ram10__1_.C \
STEP1B_MEM_STEP1B_MEM_ram10__2_.D STEP1B_MEM_STEP1B_MEM_ram10__2_.CE \
STEP1B_MEM_STEP1B_MEM_ram10__2_.C STEP1B_MEM_STEP1B_MEM_ram10__3_.D \
STEP1B_MEM_STEP1B_MEM_ram10__3_.CE STEP1B_MEM_STEP1B_MEM_ram10__3_.C \
STEP1B_MEM_STEP1B_MEM_ram10__4_.D STEP1B_MEM_STEP1B_MEM_ram10__4_.CE \
STEP1B_MEM_STEP1B_MEM_ram10__4_.C STEP1B_MEM_STEP1B_MEM_ram10__5_.D \
STEP1B_MEM_STEP1B_MEM_ram10__5_.CE STEP1B_MEM_STEP1B_MEM_ram10__5_.C \
STEP1B_MEM_STEP1B_MEM_ram10__6_.D STEP1B_MEM_STEP1B_MEM_ram10__6_.CE \
STEP1B_MEM_STEP1B_MEM_ram10__6_.C STEP1B_MEM_STEP1B_MEM_ram11__0_.D \
STEP1B_MEM_STEP1B_MEM_ram11__0_.CE STEP1B_MEM_STEP1B_MEM_ram11__0_.C \
STEP1B_MEM_STEP1B_MEM_ram11__1_.D STEP1B_MEM_STEP1B_MEM_ram11__1_.CE \
STEP1B_MEM_STEP1B_MEM_ram11__1_.C STEP1B_MEM_STEP1B_MEM_ram11__2_.D \
STEP1B_MEM_STEP1B_MEM_ram11__2_.CE STEP1B_MEM_STEP1B_MEM_ram11__2_.C \
STEP1B_MEM_STEP1B_MEM_ram7__5_.D STEP1B_MEM_STEP1B_MEM_ram7__5_.CE \
STEP1B_MEM_STEP1B_MEM_ram7__5_.C STEP1B_MEM_STEP1B_MEM_ram7__6_.D \
STEP1B_MEM_STEP1B_MEM_ram7__6_.CE STEP1B_MEM_STEP1B_MEM_ram7__6_.C \
STEP1B_MEM_STEP1B_MEM_ram8__0_.D STEP1B_MEM_STEP1B_MEM_ram8__0_.CE \
STEP1B_MEM_STEP1B_MEM_ram8__0_.C STEP1B_MEM_STEP1B_MEM_ram8__1_.D \
STEP1B_MEM_STEP1B_MEM_ram8__1_.CE STEP1B_MEM_STEP1B_MEM_ram8__1_.C \
STEP1B_MEM_STEP1B_MEM_ram8__2_.D STEP1B_MEM_STEP1B_MEM_ram8__2_.CE \
STEP1B_MEM_STEP1B_MEM_ram8__2_.C STEP1B_MEM_STEP1B_MEM_ram8__3_.D \
STEP1B_MEM_STEP1B_MEM_ram8__3_.CE STEP1B_MEM_STEP1B_MEM_ram8__3_.C \
STEP1B_MEM_STEP1B_MEM_ram8__4_.D STEP1B_MEM_STEP1B_MEM_ram8__4_.CE \
STEP1B_MEM_STEP1B_MEM_ram8__4_.C STEP1B_MEM_STEP1B_MEM_ram8__5_.D \
STEP1B_MEM_STEP1B_MEM_ram8__5_.CE STEP1B_MEM_STEP1B_MEM_ram8__5_.C \
STEP1B_MEM_STEP1B_MEM_ram8__6_.D STEP1B_MEM_STEP1B_MEM_ram8__6_.CE \
STEP1B_MEM_STEP1B_MEM_ram8__6_.C STEP1B_MEM_STEP1B_MEM_ram9__0_.D \
STEP1B_MEM_STEP1B_MEM_ram9__0_.CE STEP1B_MEM_STEP1B_MEM_ram9__0_.C \
STEP1B_MEM_STEP1B_MEM_ram9__1_.D STEP1B_MEM_STEP1B_MEM_ram9__1_.CE \
STEP1B_MEM_STEP1B_MEM_ram9__1_.C STEP1B_MEM_STEP1B_MEM_ram9__2_.D \
STEP1B_MEM_STEP1B_MEM_ram9__2_.CE STEP1B_MEM_STEP1B_MEM_ram9__2_.C \
STEP1B_MEM_STEP1B_MEM_ram9__3_.D STEP1B_MEM_STEP1B_MEM_ram9__3_.CE \
STEP1B_MEM_STEP1B_MEM_ram9__3_.C STEP1B_MEM_STEP1B_MEM_ram5__6_.D \
STEP1B_MEM_STEP1B_MEM_ram5__6_.CE STEP1B_MEM_STEP1B_MEM_ram5__6_.C \
STEP1B_MEM_STEP1B_MEM_ram6__0_.D STEP1B_MEM_STEP1B_MEM_ram6__0_.CE \
STEP1B_MEM_STEP1B_MEM_ram6__0_.C STEP1B_MEM_STEP1B_MEM_ram6__1_.D \
STEP1B_MEM_STEP1B_MEM_ram6__1_.CE STEP1B_MEM_STEP1B_MEM_ram6__1_.C \
STEP1B_MEM_STEP1B_MEM_ram6__2_.D STEP1B_MEM_STEP1B_MEM_ram6__2_.CE \
STEP1B_MEM_STEP1B_MEM_ram6__2_.C STEP1B_MEM_STEP1B_MEM_ram6__3_.D \
STEP1B_MEM_STEP1B_MEM_ram6__3_.CE STEP1B_MEM_STEP1B_MEM_ram6__3_.C \
STEP1B_MEM_STEP1B_MEM_ram6__4_.D STEP1B_MEM_STEP1B_MEM_ram6__4_.CE \
STEP1B_MEM_STEP1B_MEM_ram6__4_.C STEP1B_MEM_STEP1B_MEM_ram6__5_.D \
STEP1B_MEM_STEP1B_MEM_ram6__5_.CE STEP1B_MEM_STEP1B_MEM_ram6__5_.C \
STEP1B_MEM_STEP1B_MEM_ram6__6_.D STEP1B_MEM_STEP1B_MEM_ram6__6_.CE \
STEP1B_MEM_STEP1B_MEM_ram6__6_.C STEP1B_MEM_STEP1B_MEM_ram7__0_.D \
STEP1B_MEM_STEP1B_MEM_ram7__0_.CE STEP1B_MEM_STEP1B_MEM_ram7__0_.C \
STEP1B_MEM_STEP1B_MEM_ram7__1_.D STEP1B_MEM_STEP1B_MEM_ram7__1_.CE \
STEP1B_MEM_STEP1B_MEM_ram7__1_.C STEP1B_MEM_STEP1B_MEM_ram7__2_.D \
STEP1B_MEM_STEP1B_MEM_ram7__2_.CE STEP1B_MEM_STEP1B_MEM_ram7__2_.C \
STEP1B_MEM_STEP1B_MEM_ram7__3_.D STEP1B_MEM_STEP1B_MEM_ram7__3_.CE \
STEP1B_MEM_STEP1B_MEM_ram7__3_.C STEP1B_MEM_STEP1B_MEM_ram7__4_.D \
STEP1B_MEM_STEP1B_MEM_ram7__4_.CE STEP1B_MEM_STEP1B_MEM_ram7__4_.C \
STEP1B_MEM_STEP1B_MEM_ram4__0_.D STEP1B_MEM_STEP1B_MEM_ram4__0_.CE \
STEP1B_MEM_STEP1B_MEM_ram4__0_.C STEP1B_MEM_STEP1B_MEM_ram4__1_.D \
STEP1B_MEM_STEP1B_MEM_ram4__1_.CE STEP1B_MEM_STEP1B_MEM_ram4__1_.C \
STEP1B_MEM_STEP1B_MEM_ram4__2_.D STEP1B_MEM_STEP1B_MEM_ram4__2_.CE \
STEP1B_MEM_STEP1B_MEM_ram4__2_.C STEP1B_MEM_STEP1B_MEM_ram4__3_.D \
STEP1B_MEM_STEP1B_MEM_ram4__3_.CE STEP1B_MEM_STEP1B_MEM_ram4__3_.C \
STEP1B_MEM_STEP1B_MEM_ram4__4_.D STEP1B_MEM_STEP1B_MEM_ram4__4_.CE \
STEP1B_MEM_STEP1B_MEM_ram4__4_.C STEP1B_MEM_STEP1B_MEM_ram4__5_.D \
STEP1B_MEM_STEP1B_MEM_ram4__5_.CE STEP1B_MEM_STEP1B_MEM_ram4__5_.C \
STEP1B_MEM_STEP1B_MEM_ram4__6_.D STEP1B_MEM_STEP1B_MEM_ram4__6_.CE \
STEP1B_MEM_STEP1B_MEM_ram4__6_.C STEP1B_MEM_STEP1B_MEM_ram5__0_.D \
STEP1B_MEM_STEP1B_MEM_ram5__0_.CE STEP1B_MEM_STEP1B_MEM_ram5__0_.C \
STEP1B_MEM_STEP1B_MEM_ram5__1_.D STEP1B_MEM_STEP1B_MEM_ram5__1_.CE \
STEP1B_MEM_STEP1B_MEM_ram5__1_.C STEP1B_MEM_STEP1B_MEM_ram5__2_.D \
STEP1B_MEM_STEP1B_MEM_ram5__2_.CE STEP1B_MEM_STEP1B_MEM_ram5__2_.C \
STEP1B_MEM_STEP1B_MEM_ram5__3_.D STEP1B_MEM_STEP1B_MEM_ram5__3_.CE \
STEP1B_MEM_STEP1B_MEM_ram5__3_.C STEP1B_MEM_STEP1B_MEM_ram5__4_.D \
STEP1B_MEM_STEP1B_MEM_ram5__4_.CE STEP1B_MEM_STEP1B_MEM_ram5__4_.C \
STEP1B_MEM_STEP1B_MEM_ram5__5_.D STEP1B_MEM_STEP1B_MEM_ram5__5_.CE \
STEP1B_MEM_STEP1B_MEM_ram5__5_.C STEP1B_MEM_STEP1B_MEM_ram2__0_.D \
STEP1B_MEM_STEP1B_MEM_ram2__0_.CE STEP1B_MEM_STEP1B_MEM_ram2__0_.C \
STEP1B_MEM_STEP1B_MEM_ram2__1_.D STEP1B_MEM_STEP1B_MEM_ram2__1_.CE \
STEP1B_MEM_STEP1B_MEM_ram2__1_.C STEP1B_MEM_STEP1B_MEM_ram2__2_.D \
STEP1B_MEM_STEP1B_MEM_ram2__2_.CE STEP1B_MEM_STEP1B_MEM_ram2__2_.C \
STEP1B_MEM_STEP1B_MEM_ram2__3_.D STEP1B_MEM_STEP1B_MEM_ram2__3_.CE \
STEP1B_MEM_STEP1B_MEM_ram2__3_.C STEP1B_MEM_STEP1B_MEM_ram2__4_.D \
STEP1B_MEM_STEP1B_MEM_ram2__4_.CE STEP1B_MEM_STEP1B_MEM_ram2__4_.C \
STEP1B_MEM_STEP1B_MEM_ram2__5_.D STEP1B_MEM_STEP1B_MEM_ram2__5_.CE \
STEP1B_MEM_STEP1B_MEM_ram2__5_.C STEP1B_MEM_STEP1B_MEM_ram2__6_.D \
STEP1B_MEM_STEP1B_MEM_ram2__6_.CE STEP1B_MEM_STEP1B_MEM_ram2__6_.C \
STEP1B_MEM_STEP1B_MEM_ram3__0_.D STEP1B_MEM_STEP1B_MEM_ram3__0_.CE \
STEP1B_MEM_STEP1B_MEM_ram3__0_.C STEP1B_MEM_STEP1B_MEM_ram3__1_.D \
STEP1B_MEM_STEP1B_MEM_ram3__1_.CE STEP1B_MEM_STEP1B_MEM_ram3__1_.C \
STEP1B_MEM_STEP1B_MEM_ram3__2_.D STEP1B_MEM_STEP1B_MEM_ram3__2_.CE \
STEP1B_MEM_STEP1B_MEM_ram3__2_.C STEP1B_MEM_STEP1B_MEM_ram3__3_.D \
STEP1B_MEM_STEP1B_MEM_ram3__3_.CE STEP1B_MEM_STEP1B_MEM_ram3__3_.C \
STEP1B_MEM_STEP1B_MEM_ram3__4_.D STEP1B_MEM_STEP1B_MEM_ram3__4_.CE \
STEP1B_MEM_STEP1B_MEM_ram3__4_.C STEP1B_MEM_STEP1B_MEM_ram3__5_.D \
STEP1B_MEM_STEP1B_MEM_ram3__5_.CE STEP1B_MEM_STEP1B_MEM_ram3__5_.C \
STEP1B_MEM_STEP1B_MEM_ram3__6_.D STEP1B_MEM_STEP1B_MEM_ram3__6_.CE \
STEP1B_MEM_STEP1B_MEM_ram3__6_.C STEP1B_MEM_STEP1B_MEM_ram0__1_.D \
STEP1B_MEM_STEP1B_MEM_ram0__1_.CE STEP1B_MEM_STEP1B_MEM_ram0__1_.C \
STEP1B_MEM_STEP1B_MEM_ram0__2_.D STEP1B_MEM_STEP1B_MEM_ram0__2_.CE \
STEP1B_MEM_STEP1B_MEM_ram0__2_.C STEP1B_MEM_STEP1B_MEM_ram0__3_.D \
STEP1B_MEM_STEP1B_MEM_ram0__3_.CE STEP1B_MEM_STEP1B_MEM_ram0__3_.C \
STEP1B_MEM_STEP1B_MEM_ram0__4_.D STEP1B_MEM_STEP1B_MEM_ram0__4_.CE \
STEP1B_MEM_STEP1B_MEM_ram0__4_.C STEP1B_MEM_STEP1B_MEM_ram0__5_.D \
STEP1B_MEM_STEP1B_MEM_ram0__5_.CE STEP1B_MEM_STEP1B_MEM_ram0__5_.C \
STEP1B_MEM_STEP1B_MEM_ram0__6_.D STEP1B_MEM_STEP1B_MEM_ram0__6_.CE \
STEP1B_MEM_STEP1B_MEM_ram0__6_.C STEP1B_MEM_STEP1B_MEM_ram1__0_.D \
STEP1B_MEM_STEP1B_MEM_ram1__0_.CE STEP1B_MEM_STEP1B_MEM_ram1__0_.C \
STEP1B_MEM_STEP1B_MEM_ram1__1_.D STEP1B_MEM_STEP1B_MEM_ram1__1_.CE \
STEP1B_MEM_STEP1B_MEM_ram1__1_.C STEP1B_MEM_STEP1B_MEM_ram1__2_.D \
STEP1B_MEM_STEP1B_MEM_ram1__2_.CE STEP1B_MEM_STEP1B_MEM_ram1__2_.C \
STEP1B_MEM_STEP1B_MEM_ram1__3_.D STEP1B_MEM_STEP1B_MEM_ram1__3_.CE \
STEP1B_MEM_STEP1B_MEM_ram1__3_.C STEP1B_MEM_STEP1B_MEM_ram1__4_.D \
STEP1B_MEM_STEP1B_MEM_ram1__4_.CE STEP1B_MEM_STEP1B_MEM_ram1__4_.C \
STEP1B_MEM_STEP1B_MEM_ram1__5_.D STEP1B_MEM_STEP1B_MEM_ram1__5_.CE \
STEP1B_MEM_STEP1B_MEM_ram1__5_.C STEP1B_MEM_STEP1B_MEM_ram1__6_.D \
STEP1B_MEM_STEP1B_MEM_ram1__6_.CE STEP1B_MEM_STEP1B_MEM_ram1__6_.C \
STEP1B_MEM_STEP1B_MEM_ram0__0_.D STEP1B_MEM_STEP1B_MEM_ram0__0_.CE \
STEP1B_MEM_STEP1B_MEM_ram0__0_.C RGTPB_Q.D RGTPB_Q.C RGTPB_Q.AR RGTPB_Q.AP \
LFTPB_Q.D LFTPB_Q.C LFTPB_Q.AR LFTPB_Q.AP addrbus_0__n addrbus_1__n N_84 N_85 \
N_86 N_87 N_88 N_89 N_90 step1b_mem_1_ramout_15_0__un1_n \
step1b_mem_1_ramout_15_1__un1_n ipe step1b_mem_1_ramout_15_5__un1_n N_746 \
step1b_mem_1_ramout_15_6__un0_n N_748 step4b_uche_un47_c_3_n addrbus_0_3__n \
step1b_mem_3__n step4b_uche_un42_c_1_n step1b_mem_4__n addrbus_0_2__n \
step1b_mem_6__n step1b_mem_ramout_15_2__un0_n step1b_mem_ramout_15_5__un0_n \
ale_i_2_i aly_i_2_i alx_i_2_i N_803 N_804 N_805 N_806 N_807 N_100_i \
step4b_uche_c_0_1__n step4b_next_cf_0_n step4b_uche_c_0_2__n N_79 N_80 \
step1b_un1_iaddr_0__n step1b_un1_iaddr_1__n step1b_un1_iaddr_2__n \
step1b_un1_iaddr_3__n N_697 N_698 STEP4B_uche_P_i_o2_1_ STEP4B_uche_P_i_o2_2_ \
STEP4B_uche_S_1_0_a2_1_1_ STEP4B_uche_P_0_a2_3_.X1 STEP4B_uche_P_0_a2_3_.X2
.names STEP4B_qA_0_.BLIF STEP4B_qA_2_.BLIF STEP4B_uche_P_0_a2_3_.BLIF \
STEP4B_uche_P_i_o2_1_.BLIF STEP4B_uche_P_i_o2_2_.BLIF \
step4b_uche_c_0_1__n.BLIF step4b_uche_c_0_2__n.BLIF N_80.BLIF \
STEP4B_uche_S_1_0_a2_1_1_.BLIF STEP4B_qCC_2_.D
011000000 1
001010000 1
001001000 1
011011000 1
010000100 1
000010100 1
000001100 1
010011100 1
111000010 1
101010010 1
101001010 1
111011010 1
110000110 1
100010110 1
100001110 1
110011110 1
011100001 1
001110001 1
001101001 1
011111001 1
010100101 1
000110101 1
000101101 1
010111101 1
111100011 1
101110011 1
101101011 1
111111011 1
110100111 1
100110111 1
100101111 1
110111111 1
-0--00--- 0
-1--10--- 0
-1--01--- 0
-0--11--- 0
1------0- 0
0------1- 0
--0---0-- 0
--1---1-- 0
---1----0 0
---0----1 0
.names STEP4B_qA_0_.BLIF aly_i_2_i.BLIF alx_i_2_i.BLIF N_80.BLIF \
STEP4B_qA_0_.D
00-1 1
1-00 1
1-11 1
0-01 1
011- 0
1-01 0
--10 0
0--0 0
.names DIP_1_.BLIF N_85.BLIF STEP4B_qA_1_.BLIF ipe.BLIF \
STEP4B_uche_P_i_o2_1_.BLIF aly_i_2_i.BLIF alx_i_2_i.BLIF \
STEP4B_uche_S_1_0_a2_1_1_.BLIF STEP4B_qA_1_.D
-1-0-01- 1
1--1-01- 1
-110--1- 1
1-11--1- 1
----1-00 1
----0-01 1
--0--11- 0
-0-0--1- 0
0--1--1- 0
----0-00 0
----1-01 0
.names DIP_2_.BLIF N_86.BLIF STEP4B_qA_2_.BLIF ipe.BLIF \
STEP4B_uche_P_i_o2_2_.BLIF aly_i_2_i.BLIF alx_i_2_i.BLIF \
step4b_uche_c_0_1__n.BLIF STEP4B_qA_2_.D
-1-0-01- 1
1--1-01- 1
-110--1- 1
1-11--1- 1
--0-0-00 1
--0-1-01 1
--1-1-00 1
--1-0-01 1
--1-0-00 0
--1-1-01 0
--0-1-00 0
-0-0--1- 0
0--1--1- 0
--0-0-01 0
--0--11- 0
.names DIP_3_.BLIF N_87.BLIF STEP4B_qA_3_.BLIF ipe.BLIF \
STEP4B_uche_P_0_a2_3_.BLIF aly_i_2_i.BLIF alx_i_2_i.BLIF \
step4b_uche_c_0_2__n.BLIF STEP4B_qA_3_.D
-1-0-01- 1
1--1-01- 1
-110--1- 1
1-11--1- 1
----0-00 1
----1-01 1
--0--11- 0
-0-0--1- 0
0--1--1- 0
----1-00 0
----0-01 0
.names DIP_7_.BLIF LFTPB_Q.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_5_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP5A_RUNreg.AR
-00001 1
1-0001 1
01---- 0
----1- 0
---1-- 0
--1--- 0
-----0 0
.names STEP2_qPC_0_.BLIF STEP2_qPC_0_.D
0 1
1 0
.names STEP1B_oADDR_0_.BLIF STEP1B_oADDR_0_.D
0 1
1 0
.names i_S1_NC.BLIF RGTPB_Q.AR
0 1
1 0
.names i_S2_NC.BLIF LFTPB_Q.AR
0 1
1 0
.names STEP5A_RUNreg.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_5_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP3_qIR_0_.BLIF STEP2_qPC_0_.BLIF \
addrbus_0__n
-10-11- 1
--1011- 1
1---0-1 1
--0111- 1
-0001-- 0
--111-- 0
0---0-- 0
----10- 0
----0-0 0
.names STEP5A_RUNreg.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_5_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP3_qIR_1_.BLIF STEP2_qPC_1_.BLIF \
addrbus_1__n
-10-11- 1
--1011- 1
1---0-1 1
--0111- 1
-0001-- 0
--111-- 0
0---0-- 0
----10- 0
----0-0 0
.names DIP_7_.BLIF addrbus_0__n.BLIF addrbus_1__n.BLIF STEP1B_oADDR_3_.BLIF \
step1b_mem_1_ramout_15_0__un1_n.BLIF N_746.BLIF addrbus_0_3__n.BLIF \
addrbus_0_2__n.BLIF STEP1B_MEM_STEP1B_MEM_ram0__0_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram1__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram2__0_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram3__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram4__0_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram5__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram6__0_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram7__0_.BLIF N_697.BLIF N_84
011---10-------1- 1
001---10------1-- 1
010---10-----1--- 1
000---10----1---- 1
011---11---1----- 1
001---11--1------ 1
010---11-1------- 1
000---111-------- 1
1--1-1----------- 1
1--0------------1 1
0---1------------ 1
011-0--0-------0- 0
001-0--0------0-- 0
010-0--0-----0--- 0
000-0--0----0---- 0
011-0--1---0----- 0
001-0--1--0------ 0
010-0--1-0------- 0
000-0--10-------- 0
1--1-0----------- 0
1--0------------0 0
0---0-0---------- 0
.names DIP_7_.BLIF STEP1B_oADDR_0_.BLIF STEP1B_oADDR_1_.BLIF \
STEP1B_oADDR_2_.BLIF STEP1B_oADDR_3_.BLIF step1b_mem_1_ramout_15_1__un1_n.BLIF \
addrbus_0_3__n.BLIF N_803.BLIF STEP1B_MEM_STEP1B_MEM_ram8__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram9__1_.BLIF STEP1B_MEM_STEP1B_MEM_ram10__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram11__1_.BLIF STEP1B_MEM_STEP1B_MEM_ram12__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram13__1_.BLIF STEP1B_MEM_STEP1B_MEM_ram14__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram15__1_.BLIF N_698.BLIF N_85
11111----------1- 1
10111---------1-- 1
11011--------1--- 1
10011-------1---- 1
11101------1----- 1
10101-----1------ 1
11001----1------- 1
10001---1-------- 1
0-----11--------- 1
0----1----------- 1
1---0-----------1 1
11111----------0- 0
10111---------0-- 0
11011--------0--- 0
10011-------0---- 0
11101------0----- 0
10101-----0------ 0
11001----0------- 0
10001---0-------- 0
0----0-0--------- 0
0----00---------- 0
1---0-----------0 0
.names DIP_7_.BLIF addrbus_0__n.BLIF addrbus_1__n.BLIF STEP1B_oADDR_3_.BLIF \
N_748.BLIF addrbus_0_3__n.BLIF addrbus_0_2__n.BLIF \
step1b_mem_ramout_15_2__un0_n.BLIF N_804.BLIF \
STEP1B_MEM_STEP1B_MEM_ram8__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram9__2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram10__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram11__2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram12__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram13__2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram14__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram15__2_.BLIF N_86
001--00--------1- 1
010--00-------1-- 1
011--01-----1---- 1
000--00------1--- 1
001--01----1----- 1
010--01---1------ 1
000--01--1------- 1
1--11------------ 1
011--00---------1 1
0----1--1-------- 1
1------1--------- 1
001--00--------0- 0
010--00-------0-- 0
011--01-----0---- 0
000--00------0--- 0
001--01----0----- 0
010--01---0------ 0
000--01--0------- 0
1---0--0--------- 0
1--0---0--------- 0
011--00---------0 0
0----1--0-------- 0
.names DIP_7_.BLIF addrbus_0__n.BLIF addrbus_1__n.BLIF addrbus_0_3__n.BLIF \
step1b_mem_3__n.BLIF addrbus_0_2__n.BLIF N_805.BLIF \
STEP1B_MEM_STEP1B_MEM_ram8__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram9__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram10__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram11__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram12__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram13__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram14__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram15__3_.BLIF N_87
0010-0-------1- 1
0100-0------1-- 1
0110-1----1---- 1
0000-0-----1--- 1
0010-1---1----- 1
0100-1--1------ 1
0000-1-1------- 1
0110-0--------1 1
0--1--1-------- 1
1---1---------- 1
0010-0-------0- 0
0100-0------0-- 0
0110-1----0---- 0
0000-0-----0--- 0
0010-1---0----- 0
0100-1--0------ 0
0000-1-0------- 0
0110-0--------0 0
0--1--0-------- 0
1---0---------- 0
.names DIP_7_.BLIF addrbus_0__n.BLIF addrbus_1__n.BLIF addrbus_0_3__n.BLIF \
step1b_mem_4__n.BLIF addrbus_0_2__n.BLIF N_806.BLIF \
STEP1B_MEM_STEP1B_MEM_ram8__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram9__4_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram10__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram11__4_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram12__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram13__4_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram14__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram15__4_.BLIF N_88
0010-0-------1- 1
0100-0------1-- 1
0110-1----1---- 1
0000-0-----1--- 1
0010-1---1----- 1
0100-1--1------ 1
0000-1-1------- 1
0110-0--------1 1
0--1--1-------- 1
1---1---------- 1
0010-0-------0- 0
0100-0------0-- 0
0110-1----0---- 0
0000-0-----0--- 0
0010-1---0----- 0
0100-1--0------ 0
0000-1-0------- 0
0110-0--------0 0
0--1--0-------- 0
1---0---------- 0
.names DIP_7_.BLIF STEP1B_oADDR_0_.BLIF STEP1B_oADDR_1_.BLIF \
STEP1B_oADDR_2_.BLIF STEP1B_oADDR_3_.BLIF step1b_mem_1_ramout_15_5__un1_n.BLIF \
addrbus_0_3__n.BLIF step1b_mem_ramout_15_5__un0_n.BLIF N_807.BLIF \
STEP1B_MEM_STEP1B_MEM_ram8__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram9__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram10__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram11__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram12__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram13__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram14__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram15__5_.BLIF N_89
10111----------1- 1
11011---------1-- 1
11101-------1---- 1
10011--------1--- 1
10101------1----- 1
11001-----1------ 1
10001----1------- 1
0-----1-1-------- 1
11111-----------1 1
0----1----------- 1
1------1--------- 1
1011---0-------0- 0
1101---0------0-- 0
1110---0----0---- 0
1001---0-----0--- 0
1010---0---0----- 0
1100---0--0------ 0
1000---0-0------- 0
0----0--0-------- 0
0----00---------- 0
1111---0--------0 0
1---0--0--------- 0
.names DIP_7_.BLIF addrbus_0__n.BLIF addrbus_1__n.BLIF \
step1b_mem_1_ramout_15_6__un0_n.BLIF addrbus_0_3__n.BLIF addrbus_0_2__n.BLIF \
step1b_mem_6__n.BLIF STEP1B_MEM_STEP1B_MEM_ram8__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram9__6_.BLIF STEP1B_MEM_STEP1B_MEM_ram10__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram11__6_.BLIF STEP1B_MEM_STEP1B_MEM_ram12__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram13__6_.BLIF STEP1B_MEM_STEP1B_MEM_ram14__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram15__6_.BLIF N_90
001-00-------1- 1
010-00------1-- 1
011-01----1---- 1
000-00-----1--- 1
001-01---1----- 1
010-01--1------ 1
000-01-1------- 1
011-00--------1 1
1-----1-------- 1
0--1----------- 1
0010-0-------0- 0
0100-0------0-- 0
0110-1----0---- 0
0000-0-----0--- 0
0010-1---0----- 0
0100-1--0------ 0
0000-1-0------- 0
0110-0--------0 0
1-----0-------- 0
0--01---------- 0
.names addrbus_0__n.BLIF addrbus_1__n.BLIF addrbus_0_3__n.BLIF \
addrbus_0_2__n.BLIF STEP1B_MEM_STEP1B_MEM_ram8__0_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram9__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram10__0_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram11__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram12__0_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram13__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram14__0_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram15__0_.BLIF step1b_mem_1_ramout_15_0__un1_n
0100------1- 1
1000-----1-- 1
1101---1---- 1
0000----1--- 1
0101--1----- 1
1001-1------ 1
00011------- 1
1100-------1 1
01-0------0- 0
10-0-----0-- 0
11-1---0---- 0
00-0----0--- 0
01-1--0----- 0
10-1-0------ 0
00-10------- 0
11-0-------0 0
--1--------- 0
.names addrbus_0__n.BLIF addrbus_1__n.BLIF addrbus_0_3__n.BLIF \
addrbus_0_2__n.BLIF STEP1B_MEM_STEP1B_MEM_ram8__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram9__1_.BLIF STEP1B_MEM_STEP1B_MEM_ram10__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram11__1_.BLIF STEP1B_MEM_STEP1B_MEM_ram12__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram13__1_.BLIF STEP1B_MEM_STEP1B_MEM_ram14__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram15__1_.BLIF step1b_mem_1_ramout_15_1__un1_n
0100------1- 1
1000-----1-- 1
1101---1---- 1
0000----1--- 1
0101--1----- 1
1001-1------ 1
00011------- 1
1100-------1 1
01-0------0- 0
10-0-----0-- 0
11-1---0---- 0
00-0----0--- 0
01-1--0----- 0
10-1-0------ 0
00-10------- 0
11-0-------0 0
--1--------- 0
.names STEP3_qIR_4_.BLIF STEP3_qIR_5_.BLIF STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF \
ipe
0111 1
--0- 0
-0-- 0
1--- 0
---0 0
.names addrbus_0__n.BLIF addrbus_1__n.BLIF addrbus_0_3__n.BLIF \
addrbus_0_2__n.BLIF STEP1B_MEM_STEP1B_MEM_ram8__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram9__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram10__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram11__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram12__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram13__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram14__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram15__5_.BLIF step1b_mem_1_ramout_15_5__un1_n
0100------1- 1
1000-----1-- 1
1101---1---- 1
0000----1--- 1
0101--1----- 1
1001-1------ 1
00011------- 1
1100-------1 1
01-0------0- 0
10-0-----0-- 0
11-1---0---- 0
00-0----0--- 0
01-1--0----- 0
10-1-0------ 0
00-10------- 0
11-0-------0 0
--1--------- 0
.names STEP1B_oADDR_0_.BLIF STEP1B_oADDR_1_.BLIF STEP1B_oADDR_2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram8__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram9__0_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram10__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram11__0_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram12__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram13__0_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram14__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram15__0_.BLIF \
N_746
011------1- 1
101-----1-- 1
110---1---- 1
001----1--- 1
010--1----- 1
100-1------ 1
0001------- 1
111-------1 1
011------0- 0
101-----0-- 0
110---0---- 0
001----0--- 0
010--0----- 0
100-0------ 0
0000------- 0
111-------0 0
.names addrbus_0__n.BLIF addrbus_1__n.BLIF addrbus_0_3__n.BLIF \
addrbus_0_2__n.BLIF STEP1B_MEM_STEP1B_MEM_ram0__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram1__6_.BLIF STEP1B_MEM_STEP1B_MEM_ram2__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram3__6_.BLIF STEP1B_MEM_STEP1B_MEM_ram4__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram5__6_.BLIF STEP1B_MEM_STEP1B_MEM_ram6__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram7__6_.BLIF step1b_mem_1_ramout_15_6__un0_n
0110------1- 1
1010-----1-- 1
1111---1---- 1
0010----1--- 1
0111--1----- 1
1011-1------ 1
00111------- 1
1110-------1 1
01-0------0- 0
10-0-----0-- 0
11-1---0---- 0
00-0----0--- 0
01-1--0----- 0
10-1-0------ 0
00-10------- 0
11-0-------0 0
--0--------- 0
.names STEP1B_oADDR_0_.BLIF STEP1B_oADDR_1_.BLIF STEP1B_oADDR_2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram8__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram9__2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram10__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram11__2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram12__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram13__2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram14__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram15__2_.BLIF \
N_748
011------1- 1
101-----1-- 1
110---1---- 1
001----1--- 1
010--1----- 1
100-1------ 1
0001------- 1
111-------1 1
011------0- 0
101-----0-- 0
110---0---- 0
001----0--- 0
010--0----- 0
100-0------ 0
0000------- 0
111-------0 0
.names STEP4B_qA_0_.BLIF STEP4B_qA_1_.BLIF STEP4B_qA_2_.BLIF \
STEP4B_uche_P_i_o2_1_.BLIF STEP4B_uche_P_i_o2_2_.BLIF aly_i_2_i.BLIF N_80.BLIF \
step4b_uche_un47_c_3_n
0110010 1
0011010 1
0100110 1
0001110 1
1110011 1
1011011 1
1100111 1
1001111 1
--0-0-- 0
--1-1-- 0
-0-0--- 0
-1-1--- 0
1-----0 0
0-----1 0
-----0- 0
.names STEP5A_RUNreg.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_5_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP3_qIR_3_.BLIF STEP2_qPC_3_.BLIF \
addrbus_0_3__n
-0001-- 1
--111-- 1
----10- 1
0---0-- 1
----0-0 1
-10-11- 0
--1011- 0
1---0-1 0
--0111- 0
.names STEP1B_oADDR_0_.BLIF STEP1B_oADDR_1_.BLIF STEP1B_oADDR_2_.BLIF \
STEP1B_oADDR_3_.BLIF STEP1B_MEM_STEP1B_MEM_ram0__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram1__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram2__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram3__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram4__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram5__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram6__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram7__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram8__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram9__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram10__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram11__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram12__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram13__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram14__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram15__3_.BLIF step1b_mem_3__n
0111--------------1- 1
1011-------------1-- 1
1101-----------1---- 1
1110-------1-------- 1
0011------------1--- 1
0101----------1----- 1
1001---------1------ 1
0110------1--------- 1
1010-----1---------- 1
1100---1------------ 1
0001--------1------- 1
0010----1----------- 1
0100--1------------- 1
1000-1-------------- 1
00001--------------- 1
1111---------------1 1
0111--------------0- 0
1011-------------0-- 0
1101-----------0---- 0
1110-------0-------- 0
0011------------0--- 0
0101----------0----- 0
1001---------0------ 0
0110------0--------- 0
1010-----0---------- 0
1100---0------------ 0
0001--------0------- 0
0010----0----------- 0
0100--0------------- 0
1000-0-------------- 0
00000--------------- 0
1111---------------0 0
.names STEP4B_qA_0_.BLIF STEP4B_qA_1_.BLIF STEP4B_uche_P_i_o2_1_.BLIF \
aly_i_2_i.BLIF N_80.BLIF step4b_uche_un42_c_1_n
11010 1
10110 1
11001 1
10101 1
-00-- 0
-11-- 0
---00 0
---11 0
0---- 0
.names STEP1B_oADDR_0_.BLIF STEP1B_oADDR_1_.BLIF STEP1B_oADDR_2_.BLIF \
STEP1B_oADDR_3_.BLIF STEP1B_MEM_STEP1B_MEM_ram0__4_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram1__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram2__4_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram3__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram4__4_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram5__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram6__4_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram7__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram8__4_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram9__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram10__4_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram11__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram12__4_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram13__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram14__4_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram15__4_.BLIF step1b_mem_4__n
0111--------------1- 1
1011-------------1-- 1
1101-----------1---- 1
1110-------1-------- 1
0011------------1--- 1
0101----------1----- 1
1001---------1------ 1
0110------1--------- 1
1010-----1---------- 1
1100---1------------ 1
0001--------1------- 1
0010----1----------- 1
0100--1------------- 1
1000-1-------------- 1
00001--------------- 1
1111---------------1 1
0111--------------0- 0
1011-------------0-- 0
1101-----------0---- 0
1110-------0-------- 0
0011------------0--- 0
0101----------0----- 0
1001---------0------ 0
0110------0--------- 0
1010-----0---------- 0
1100---0------------ 0
0001--------0------- 0
0010----0----------- 0
0100--0------------- 0
1000-0-------------- 0
00000--------------- 0
1111---------------0 0
.names STEP5A_RUNreg.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_5_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP3_qIR_2_.BLIF STEP2_qPC_2_.BLIF \
addrbus_0_2__n
-0001-- 1
--111-- 1
----10- 1
0---0-- 1
----0-0 1
-10-11- 0
--1011- 0
1---0-1 0
--0111- 0
.names STEP1B_oADDR_0_.BLIF STEP1B_oADDR_1_.BLIF STEP1B_oADDR_2_.BLIF \
STEP1B_oADDR_3_.BLIF STEP1B_MEM_STEP1B_MEM_ram0__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram1__6_.BLIF STEP1B_MEM_STEP1B_MEM_ram2__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram3__6_.BLIF STEP1B_MEM_STEP1B_MEM_ram4__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram5__6_.BLIF STEP1B_MEM_STEP1B_MEM_ram6__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram7__6_.BLIF STEP1B_MEM_STEP1B_MEM_ram8__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram9__6_.BLIF STEP1B_MEM_STEP1B_MEM_ram10__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram11__6_.BLIF STEP1B_MEM_STEP1B_MEM_ram12__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram13__6_.BLIF STEP1B_MEM_STEP1B_MEM_ram14__6_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram15__6_.BLIF step1b_mem_6__n
0111--------------1- 1
1011-------------1-- 1
1101-----------1---- 1
1110-------1-------- 1
0011------------1--- 1
0101----------1----- 1
1001---------1------ 1
0110------1--------- 1
1010-----1---------- 1
1100---1------------ 1
0001--------1------- 1
0010----1----------- 1
0100--1------------- 1
1000-1-------------- 1
00001--------------- 1
1111---------------1 1
0111--------------0- 0
1011-------------0-- 0
1101-----------0---- 0
1110-------0-------- 0
0011------------0--- 0
0101----------0----- 0
1001---------0------ 0
0110------0--------- 0
1010-----0---------- 0
1100---0------------ 0
0001--------0------- 0
0010----0----------- 0
0100--0------------- 0
1000-0-------------- 0
00000--------------- 0
1111---------------0 0
.names STEP1B_oADDR_0_.BLIF STEP1B_oADDR_1_.BLIF STEP1B_oADDR_2_.BLIF \
STEP1B_oADDR_3_.BLIF STEP1B_MEM_STEP1B_MEM_ram0__2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram1__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram2__2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram3__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram4__2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram5__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram6__2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram7__2_.BLIF step1b_mem_ramout_15_2__un0_n
0110------1- 1
1010-----1-- 1
1100---1---- 1
0010----1--- 1
0100--1----- 1
1000-1------ 1
00001------- 1
1110-------1 1
011-------0- 0
101------0-- 0
110----0---- 0
001-----0--- 0
010---0----- 0
100--0------ 0
000-0------- 0
111--------0 0
---1-------- 0
.names STEP1B_oADDR_0_.BLIF STEP1B_oADDR_1_.BLIF STEP1B_oADDR_2_.BLIF \
STEP1B_oADDR_3_.BLIF STEP1B_MEM_STEP1B_MEM_ram0__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram1__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram2__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram3__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram4__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram5__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram6__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram7__5_.BLIF step1b_mem_ramout_15_5__un0_n
0110------1- 1
1010-----1-- 1
1100---1---- 1
0010----1--- 1
0100--1----- 1
1000-1------ 1
00001------- 1
1110-------1 1
011-------0- 0
101------0-- 0
110----0---- 0
001-----0--- 0
010---0----- 0
100--0------ 0
000-0------- 0
111--------0 0
---1-------- 0
.names STEP5A_RUNreg.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_5_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF ale_i_2_i
1-101 1
11-01 1
10-11 1
-000- 0
-1-1- 0
0---- 0
----0 0
.names STEP3_qIR_4_.BLIF STEP3_qIR_5_.BLIF STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF \
aly_i_2_i
1101 1
0011 1
-00- 0
1-1- 0
01-- 0
---0 0
.names STEP3_qIR_4_.BLIF STEP3_qIR_5_.BLIF STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF \
alx_i_2_i
1001 1
0-11 1
-10- 0
0-0- 0
1-1- 0
---0 0
.names addrbus_0__n.BLIF addrbus_1__n.BLIF addrbus_0_2__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram0__1_.BLIF STEP1B_MEM_STEP1B_MEM_ram1__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram2__1_.BLIF STEP1B_MEM_STEP1B_MEM_ram3__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram4__1_.BLIF STEP1B_MEM_STEP1B_MEM_ram5__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram6__1_.BLIF STEP1B_MEM_STEP1B_MEM_ram7__1_.BLIF N_803
010------1- 1
100-----1-- 1
111---1---- 1
000----1--- 1
011--1----- 1
101-1------ 1
0011------- 1
110-------1 1
010------0- 0
100-----0-- 0
111---0---- 0
000----0--- 0
011--0----- 0
101-0------ 0
0010------- 0
110-------0 0
.names addrbus_0__n.BLIF addrbus_1__n.BLIF addrbus_0_2__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram0__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram1__2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram2__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram3__2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram4__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram5__2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram6__2_.BLIF STEP1B_MEM_STEP1B_MEM_ram7__2_.BLIF N_804
010------1- 1
100-----1-- 1
111---1---- 1
000----1--- 1
011--1----- 1
101-1------ 1
0011------- 1
110-------1 1
010------0- 0
100-----0-- 0
111---0---- 0
000----0--- 0
011--0----- 0
101-0------ 0
0010------- 0
110-------0 0
.names addrbus_0__n.BLIF addrbus_1__n.BLIF addrbus_0_2__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram0__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram1__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram2__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram3__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram4__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram5__3_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram6__3_.BLIF STEP1B_MEM_STEP1B_MEM_ram7__3_.BLIF N_805
010------1- 1
100-----1-- 1
111---1---- 1
000----1--- 1
011--1----- 1
101-1------ 1
0011------- 1
110-------1 1
010------0- 0
100-----0-- 0
111---0---- 0
000----0--- 0
011--0----- 0
101-0------ 0
0010------- 0
110-------0 0
.names addrbus_0__n.BLIF addrbus_1__n.BLIF addrbus_0_2__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram0__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram1__4_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram2__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram3__4_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram4__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram5__4_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram6__4_.BLIF STEP1B_MEM_STEP1B_MEM_ram7__4_.BLIF N_806
010------1- 1
100-----1-- 1
111---1---- 1
000----1--- 1
011--1----- 1
101-1------ 1
0011------- 1
110-------1 1
010------0- 0
100-----0-- 0
111---0---- 0
000----0--- 0
011--0----- 0
101-0------ 0
0010------- 0
110-------0 0
.names addrbus_0__n.BLIF addrbus_1__n.BLIF addrbus_0_2__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram0__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram1__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram2__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram3__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram4__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram5__5_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram6__5_.BLIF STEP1B_MEM_STEP1B_MEM_ram7__5_.BLIF N_807
010------1- 1
100-----1-- 1
111---1---- 1
000----1--- 1
011--1----- 1
101-1------ 1
0011------- 1
110-------1 1
010------0- 0
100-----0-- 0
111---0---- 0
000----0--- 0
011--0----- 0
101-0------ 0
0010------- 0
110-------0 0
.names DIP_7_.BLIF STEP5A_RUNreg.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_5_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF N_100_i
-11011 1
1----- 1
0---0- 0
0--1-- 0
0-0--- 0
00---- 0
0----0 0
.names STEP4B_qA_0_.BLIF STEP4B_qA_1_.BLIF STEP4B_uche_P_i_o2_1_.BLIF \
step4b_uche_un42_c_1_n.BLIF aly_i_2_i.BLIF N_80.BLIF step4b_uche_c_0_1__n
1-00-0 1
10-0-0 1
0-00-1 1
00-0-1 1
--000- 1
-0-00- 1
-000-- 1
0-1-10 0
01--10 0
1-1-11 0
11--11 0
-11--- 0
---1-- 0
.names DIP_3_.BLIF N_87.BLIF STEP4B_qA_1_.BLIF STEP4B_qA_2_.BLIF \
STEP4B_qA_3_.BLIF ipe.BLIF STEP4B_uche_P_0_a2_3_.BLIF \
STEP4B_uche_P_i_o2_1_.BLIF STEP4B_uche_P_i_o2_2_.BLIF \
step4b_uche_un47_c_3_n.BLIF step4b_uche_un42_c_1_n.BLIF aly_i_2_i.BLIF \
step4b_next_cf_0_n
-0---0-00000 1
0----1-00000 1
-00--0--0000 1
0-0--1--0000 1
-0-0-0-0-000 1
0--0-1-0-000 1
-000-0---000 1
0-00-1---000 1
-1---0-00001 1
1----1-00001 1
-10--0--0001 1
1-0--1--0001 1
-1-0-0-0-001 1
1--0-1-0-001 1
-100-0---001 1
1-00-1---001 1
-0-0-0--00-0 1
0--0-1--00-0 1
-1-0-0--00-1 1
1--0-1--00-1 1
----0--0000- 1
--0-0---000- 1
---00--0-00- 1
--000----00- 1
-0---00----0 1
0----10----0 1
-1---00----1 1
1----10----1 1
---00---00-- 1
----0-0----- 1
-1--10-----0 0
1---11-----0 0
-0--10-----1 0
0---11-----1 0
--1---111--- 0
--11--11---- 0
------1-1-1- 0
---1--1---1- 0
---1--1-1--- 0
------1--1-- 0
.names STEP4B_qA_1_.BLIF STEP4B_qA_2_.BLIF STEP4B_uche_P_i_o2_1_.BLIF \
STEP4B_uche_P_i_o2_2_.BLIF step4b_uche_un47_c_3_n.BLIF \
step4b_uche_un42_c_1_n.BLIF step4b_uche_c_0_2__n
-0-00- 1
--0000 1
0--000 1
-00-00 1
00--00 1
1-11-- 0
111--- 0
-1-1-- 0
----1- 0
---1-1 0
-1---1 0
.names DIP_7_.BLIF RGTPB_Q.BLIF LFTPB_Q.BLIF N_79
01- 1
1-1 1
00- 0
1-0 0
.names DIP_0_.BLIF N_84.BLIF ipe.BLIF N_80
-10 1
1-1 1
-00 0
0-1 0
.names DIP_7_.BLIF addrbus_0__n.BLIF STEP1B_oADDR_0_.BLIF \
step1b_un1_iaddr_0__n
01- 1
1-1 1
00- 0
1-0 0
.names DIP_7_.BLIF addrbus_1__n.BLIF STEP1B_oADDR_1_.BLIF \
step1b_un1_iaddr_1__n
01- 1
1-1 1
00- 0
1-0 0
.names DIP_7_.BLIF STEP1B_oADDR_2_.BLIF addrbus_0_2__n.BLIF \
step1b_un1_iaddr_2__n
11- 1
0-0 1
10- 0
0-1 0
.names DIP_7_.BLIF STEP1B_oADDR_3_.BLIF addrbus_0_3__n.BLIF \
step1b_un1_iaddr_3__n
11- 1
0-0 1
10- 0
0-1 0
.names STEP1B_oADDR_0_.BLIF STEP1B_oADDR_1_.BLIF STEP1B_oADDR_2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram0__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram1__0_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram2__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram3__0_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram4__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram5__0_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram6__0_.BLIF STEP1B_MEM_STEP1B_MEM_ram7__0_.BLIF N_697
011------1- 1
101-----1-- 1
110---1---- 1
001----1--- 1
010--1----- 1
100-1------ 1
0001------- 1
111-------1 1
011------0- 0
101-----0-- 0
110---0---- 0
001----0--- 0
010--0----- 0
100-0------ 0
0000------- 0
111-------0 0
.names STEP1B_oADDR_0_.BLIF STEP1B_oADDR_1_.BLIF STEP1B_oADDR_2_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram0__1_.BLIF STEP1B_MEM_STEP1B_MEM_ram1__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram2__1_.BLIF STEP1B_MEM_STEP1B_MEM_ram3__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram4__1_.BLIF STEP1B_MEM_STEP1B_MEM_ram5__1_.BLIF \
STEP1B_MEM_STEP1B_MEM_ram6__1_.BLIF STEP1B_MEM_STEP1B_MEM_ram7__1_.BLIF N_698
011------1- 1
101-----1-- 1
110---1---- 1
001----1--- 1
010--1----- 1
100-1------ 1
0001------- 1
111-------1 1
011------0- 0
101-----0-- 0
110---0---- 0
001----0--- 0
010--0----- 0
100-0------ 0
0000------- 0
111-------0 0
.names DIP_1_.BLIF N_85.BLIF ipe.BLIF aly_i_2_i.BLIF STEP4B_uche_P_i_o2_1_
-100 1
1-10 1
-001 1
0-11 1
-000 0
0-10 0
-101 0
1-11 0
.names DIP_2_.BLIF N_86.BLIF ipe.BLIF aly_i_2_i.BLIF STEP4B_uche_P_i_o2_2_
-100 1
1-10 1
-001 1
0-11 1
-000 0
0-10 0
-101 0
1-11 0
.names STEP4B_qA_0_.BLIF STEP4B_qA_1_.BLIF aly_i_2_i.BLIF N_80.BLIF \
STEP4B_uche_S_1_0_a2_1_1_
-010 1
10-1 1
-100 1
01-1 1
-000 0
-110 0
00-1 0
11-1 0
.names STEP4B_qCC_3_.BLIF o_TOPRED_7_
0 1
1 0
.names ale_i_2_i.BLIF o_MIDRED_7_
0 1
1 0
.names DIP_7_.BLIF o_BOTRED_7_
0 1
1 0
.names N_84.BLIF N_85.BLIF N_86.BLIF N_87.BLIF o_DIS1_6_
0010 1
1101 1
1000 1
1011 1
1-10 0
-001 0
0-0- 0
-11- 0
-1-0 0
0--1 0
.names N_88.BLIF N_89.BLIF N_90.BLIF o_DIS2_6_
100 1
001 1
0-0 0
1-1 0
-1- 0
.names step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF o_DIS3_6_
0010 1
1101 1
1000 1
1011 1
1-10 0
-001 0
0-0- 0
-11- 0
-1-0 0
0--1 0
.names DIP_7_.BLIF STEP5B_oDATA_0_.BLIF STEP5B_oDATA_1_.BLIF \
STEP5B_oDATA_2_.BLIF STEP5B_oDATA_3_.BLIF o_DIS4_6_
-0010 1
-1101 1
-1000 1
-1011 1
1---- 1
01-10 0
0-001 0
00-0- 0
0-11- 0
0-1-0 0
00--1 0
.names DIP_7_.BLIF STEP5A_RUNreg.BLIF o_JUMBO_2_
1- 1
-0 1
01 0
.names LFTPB_Q.BLIF o_LED_YELLOW_1_
0 1
1 0
.names STEP4B_qCC_2_.BLIF o_TOPRED_6_
0 1
1 0
.names STEP4B_qCC_1_.BLIF o_TOPRED_5_
0 1
1 0
.names STEP4B_qCC_0_.BLIF o_TOPRED_4_
0 1
1 0
.names STEP5A_SQ.BLIF o_TOPRED_3_
0 1
1 0
.names STEP3_qIR_6_.BLIF o_TOPRED_2_
0 1
1 0
.names STEP3_qIR_5_.BLIF o_TOPRED_1_
0 1
1 0
.names STEP3_qIR_4_.BLIF o_TOPRED_0_
0 1
1 0
.names alx_i_2_i.BLIF o_MIDRED_6_
0 1
1 0
.names aly_i_2_i.BLIF o_MIDRED_5_
0 1
1 0
.names STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF o_MIDRED_4_
-0- 1
0-- 1
--0 1
111 0
.names STEP5A_RUNreg.BLIF STEP5A_SQ.BLIF o_MIDRED_3_
0- 1
-1 1
10 0
.names STEP3_qIR_4_.BLIF STEP3_qIR_5_.BLIF STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF \
o_MIDRED_2_
000- 1
-11- 1
---0 1
10-1 0
-101 0
-011 0
.names STEP5A_RUNreg.BLIF STEP5A_SQ.BLIF o_MIDRED_1_
0- 1
-1 1
10 0
.names STEP5A_RUNreg.BLIF STEP5A_SQ.BLIF o_MIDRED_0_
0- 1
-1 1
10 0
.names DIP_6_.BLIF o_BOTRED_6_
0 1
1 0
.names DIP_5_.BLIF o_BOTRED_5_
0 1
1 0
.names DIP_4_.BLIF o_BOTRED_4_
0 1
1 0
.names DIP_3_.BLIF o_BOTRED_3_
0 1
1 0
.names DIP_2_.BLIF o_BOTRED_2_
0 1
1 0
.names DIP_1_.BLIF o_BOTRED_1_
0 1
1 0
.names DIP_0_.BLIF o_BOTRED_0_
0 1
1 0
.names N_84.BLIF N_85.BLIF N_86.BLIF N_87.BLIF o_DIS1_5_
1010 1
011- 1
11-1 1
0-11 1
--00 0
11-0 0
10-1 0
0-0- 0
00-0 0
.names N_84.BLIF N_85.BLIF N_86.BLIF N_87.BLIF o_DIS1_4_
0100 1
-111 1
0-11 1
-00- 0
1-0- 0
10-- 0
--10 0
--01 0
.names N_84.BLIF N_85.BLIF N_86.BLIF N_87.BLIF o_DIS1_3_
0101 1
1000 1
0010 1
111- 1
0-00 0
110- 0
011- 0
-0-1 0
101- 0
.names N_84.BLIF N_85.BLIF N_86.BLIF N_87.BLIF o_DIS1_2_
100- 1
-010 1
1--0 1
0-0- 0
01-- 0
--11 0
-1-1 0
.names N_84.BLIF N_85.BLIF N_86.BLIF N_87.BLIF o_DIS1_1_
1011 1
-100 1
1-00 1
11-0 1
-010 0
0-1- 0
00-- 0
--01 0
-1-1 0
.names N_84.BLIF N_85.BLIF N_86.BLIF N_87.BLIF o_DIS1_0_
1110 1
0011 1
-000 1
-010 0
1--1 0
01-- 0
-10- 0
--01 0
.names N_88.BLIF N_89.BLIF N_90.BLIF o_DIS2_5_
101 1
011 1
00- 0
11- 0
--0 0
.names N_88.BLIF N_89.BLIF N_90.BLIF o_DIS2_4_
010 1
-0- 0
1-- 0
--1 0
.names N_88.BLIF N_89.BLIF N_90.BLIF o_DIS2_3_
100 1
001 1
111 1
101 0
01- 0
-10 0
0-0 0
.names N_88.BLIF N_89.BLIF N_90.BLIF o_DIS2_2_
1-- 1
-01 1
01- 0
0-0 0
.names N_88.BLIF N_89.BLIF N_90.BLIF o_DIS2_1_
11- 1
-10 1
1-0 1
00- 0
-01 0
0-1 0
.names N_88.BLIF N_89.BLIF N_90.BLIF o_DIS2_0_
111 1
-00 1
0-1 0
-10 0
-01 0
.names step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF o_DIS3_5_
1010 1
011- 1
11-1 1
0-11 1
--00 0
11-0 0
10-1 0
0-0- 0
00-0 0
.names step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF o_DIS3_4_
0100 1
-111 1
0-11 1
-00- 0
1-0- 0
10-- 0
--10 0
--01 0
.names step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF o_DIS3_3_
0101 1
1000 1
0010 1
111- 1
0-00 0
110- 0
011- 0
-0-1 0
101- 0
.names step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF o_DIS3_2_
100- 1
-010 1
1--0 1
0-0- 0
01-- 0
--11 0
-1-1 0
.names step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF o_DIS3_1_
1011 1
11-0 1
-100 1
1-00 1
-010 0
0-1- 0
00-- 0
--01 0
-1-1 0
.names step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF o_DIS3_0_
1110 1
0011 1
-000 1
-010 0
1--1 0
01-- 0
-10- 0
--01 0
.names DIP_7_.BLIF STEP5B_oDATA_0_.BLIF STEP5B_oDATA_1_.BLIF \
STEP5B_oDATA_2_.BLIF STEP5B_oDATA_3_.BLIF o_DIS4_5_
-1010 1
-011- 1
-11-1 1
-0-11 1
1---- 1
0--00 0
011-0 0
010-1 0
00-0- 0
000-0 0
.names DIP_7_.BLIF STEP5B_oDATA_0_.BLIF STEP5B_oDATA_1_.BLIF \
STEP5B_oDATA_2_.BLIF STEP5B_oDATA_3_.BLIF o_DIS4_4_
-0100 1
--111 1
-0-11 1
1---- 1
0-0-0 0
01--0 0
010-- 0
0--10 0
0--01 0
.names DIP_7_.BLIF STEP5B_oDATA_0_.BLIF STEP5B_oDATA_1_.BLIF \
STEP5B_oDATA_2_.BLIF STEP5B_oDATA_3_.BLIF o_DIS4_3_
-0101 1
-1000 1
-0010 1
-111- 1
1---- 1
00-00 0
0110- 0
0011- 0
0-0-1 0
0101- 0
.names DIP_7_.BLIF STEP5B_oDATA_0_.BLIF STEP5B_oDATA_1_.BLIF \
STEP5B_oDATA_2_.BLIF STEP5B_oDATA_3_.BLIF o_DIS4_2_
-100- 1
--010 1
1---- 1
-1--0 1
00-0- 0
001-- 0
0--11 0
0-1-1 0
.names DIP_7_.BLIF STEP5B_oDATA_0_.BLIF STEP5B_oDATA_1_.BLIF \
STEP5B_oDATA_2_.BLIF STEP5B_oDATA_3_.BLIF o_DIS4_1_
-1011 1
--100 1
-1-00 1
-11-0 1
1---- 1
0-010 0
00-1- 0
000-- 0
0--01 0
0-1-1 0
.names DIP_7_.BLIF STEP5B_oDATA_0_.BLIF STEP5B_oDATA_1_.BLIF \
STEP5B_oDATA_2_.BLIF STEP5B_oDATA_3_.BLIF o_DIS4_0_
-1110 1
-0011 1
--000 1
1---- 1
0-010 0
01--1 0
001-- 0
0-10- 0
0--01 0
.names DIP_7_.BLIF o_JUMBO_1_
0 1
1 0
.names STEP5A_RUNreg.BLIF o_JUMBO_0_
1 1
0 0
.names RGTPB_Q.BLIF o_LED_YELLOW_0_
0 1
1 0
.names step4b_next_cf_0_n.BLIF step4b_uche_c_0_2__n.BLIF STEP4B_qCC_0_.D
10 1
01 1
00 0
11 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP4B_qCC_0_.C
01 1
1- 0
-0 0
.names STEP4B_uche_P_0_a2_3_.BLIF step4b_uche_c_0_2__n.BLIF STEP4B_qCC_1_.D
00 1
11 1
10 0
01 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP4B_qCC_1_.C
01 1
1- 0
-0 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP4B_qCC_2_.C
01 1
1- 0
-0 0
.names step4b_next_cf_0_n.BLIF STEP4B_qCC_3_.D
0 1
1 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP4B_qCC_3_.C
01 1
1- 0
-0 0
.names ale_i_2_i.BLIF STEP4B_qA_0_.CE
1 1
0 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP4B_qA_0_.C
01 1
1- 0
-0 0
.names ale_i_2_i.BLIF STEP4B_qA_1_.CE
1 1
0 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP4B_qA_1_.C
01 1
1- 0
-0 0
.names ale_i_2_i.BLIF STEP4B_qA_2_.CE
1 1
0 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP4B_qA_2_.C
01 1
1- 0
-0 0
.names ale_i_2_i.BLIF STEP4B_qA_3_.CE
1 1
0 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP4B_qA_3_.C
01 1
1- 0
-0 0
.names STEP5A_RUNreg.D
 1
.names DIP_7_.BLIF LFTPB_Q.BLIF STEP5A_RUNreg.C
01 1
1- 0
-0 0
.names DIP_7_.BLIF LFTPB_Q.BLIF STEP5A_RUNreg.AP
01 1
1- 0
-0 0
.names STEP5A_RUNreg.BLIF STEP5A_SQ.BLIF STEP5A_SQ.D
10 1
0- 0
-1 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP5A_SQ.C
01 1
1- 0
-0 0
.names DIP_7_.BLIF LFTPB_Q.BLIF STEP5A_SQ.AR
01 1
1- 0
-0 0
.names N_89.BLIF STEP3_qIR_5_.D
1 1
0 0
.names STEP5A_RUNreg.BLIF STEP5A_SQ.BLIF STEP3_qIR_5_.CE
10 1
0- 0
-1 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP3_qIR_5_.C
01 1
1- 0
-0 0
.names N_90.BLIF STEP3_qIR_6_.D
1 1
0 0
.names STEP5A_RUNreg.BLIF STEP5A_SQ.BLIF STEP3_qIR_6_.CE
10 1
0- 0
-1 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP3_qIR_6_.C
01 1
1- 0
-0 0
.names STEP3_qIR_4_.BLIF STEP4B_qA_0_.BLIF STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF \
STEP5B_oDATA_0_.D
1111 1
--0- 0
-0-- 0
0--- 0
---0 0
.names STEP5A_RUNreg.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_5_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP5B_oDATA_0_.CE
11111 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP5B_oDATA_0_.C
01 1
1- 0
-0 0
.names DIP_7_.BLIF LFTPB_Q.BLIF STEP5B_oDATA_0_.AR
01 1
1- 0
-0 0
.names STEP3_qIR_4_.BLIF STEP4B_qA_1_.BLIF STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF \
STEP5B_oDATA_1_.D
1111 1
--0- 0
-0-- 0
0--- 0
---0 0
.names STEP5A_RUNreg.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_5_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP5B_oDATA_1_.CE
11111 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP5B_oDATA_1_.C
01 1
1- 0
-0 0
.names DIP_7_.BLIF LFTPB_Q.BLIF STEP5B_oDATA_1_.AR
01 1
1- 0
-0 0
.names STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF STEP4B_qA_2_.BLIF STEP5A_SQ.BLIF \
STEP5B_oDATA_2_.D
1111 1
--0- 0
-0-- 0
0--- 0
---0 0
.names STEP5A_RUNreg.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_5_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP5B_oDATA_2_.CE
11111 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP5B_oDATA_2_.C
01 1
1- 0
-0 0
.names DIP_7_.BLIF LFTPB_Q.BLIF STEP5B_oDATA_2_.AR
01 1
1- 0
-0 0
.names STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF STEP4B_qA_3_.BLIF STEP5A_SQ.BLIF \
STEP5B_oDATA_3_.D
1111 1
--0- 0
-0-- 0
0--- 0
---0 0
.names STEP5A_RUNreg.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_5_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP5B_oDATA_3_.CE
11111 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP5B_oDATA_3_.C
01 1
1- 0
-0 0
.names DIP_7_.BLIF LFTPB_Q.BLIF STEP5B_oDATA_3_.AR
01 1
1- 0
-0 0
.names N_84.BLIF STEP3_qIR_0_.D
1 1
0 0
.names STEP5A_RUNreg.BLIF STEP5A_SQ.BLIF STEP3_qIR_0_.CE
10 1
0- 0
-1 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP3_qIR_0_.C
01 1
1- 0
-0 0
.names N_85.BLIF STEP3_qIR_1_.D
1 1
0 0
.names STEP5A_RUNreg.BLIF STEP5A_SQ.BLIF STEP3_qIR_1_.CE
10 1
0- 0
-1 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP3_qIR_1_.C
01 1
1- 0
-0 0
.names N_86.BLIF STEP3_qIR_2_.D
1 1
0 0
.names STEP5A_RUNreg.BLIF STEP5A_SQ.BLIF STEP3_qIR_2_.CE
10 1
0- 0
-1 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP3_qIR_2_.C
01 1
1- 0
-0 0
.names N_87.BLIF STEP3_qIR_3_.D
1 1
0 0
.names STEP5A_RUNreg.BLIF STEP5A_SQ.BLIF STEP3_qIR_3_.CE
10 1
0- 0
-1 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP3_qIR_3_.C
01 1
1- 0
-0 0
.names N_88.BLIF STEP3_qIR_4_.D
1 1
0 0
.names STEP5A_RUNreg.BLIF STEP5A_SQ.BLIF STEP3_qIR_4_.CE
10 1
0- 0
-1 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP3_qIR_4_.C
01 1
1- 0
-0 0
.names STEP5A_RUNreg.BLIF STEP5A_SQ.BLIF STEP2_qPC_0_.CE
10 1
0- 0
-1 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP2_qPC_0_.C
01 1
1- 0
-0 0
.names DIP_7_.BLIF LFTPB_Q.BLIF STEP2_qPC_0_.AR
01 1
1- 0
-0 0
.names STEP2_qPC_0_.BLIF STEP2_qPC_1_.BLIF STEP2_qPC_1_.D
10 1
01 1
00 0
11 0
.names STEP5A_RUNreg.BLIF STEP5A_SQ.BLIF STEP2_qPC_1_.CE
10 1
0- 0
-1 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP2_qPC_1_.C
01 1
1- 0
-0 0
.names DIP_7_.BLIF LFTPB_Q.BLIF STEP2_qPC_1_.AR
01 1
1- 0
-0 0
.names STEP2_qPC_0_.BLIF STEP2_qPC_1_.BLIF STEP2_qPC_2_.BLIF STEP2_qPC_2_.D
110 1
-01 1
0-1 1
111 0
-00 0
0-0 0
.names STEP5A_RUNreg.BLIF STEP5A_SQ.BLIF STEP2_qPC_2_.CE
10 1
0- 0
-1 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP2_qPC_2_.C
01 1
1- 0
-0 0
.names DIP_7_.BLIF LFTPB_Q.BLIF STEP2_qPC_2_.AR
01 1
1- 0
-0 0
.names STEP2_qPC_0_.BLIF STEP2_qPC_1_.BLIF STEP2_qPC_2_.BLIF STEP2_qPC_3_.BLIF \
STEP2_qPC_3_.D
1110 1
--01 1
-0-1 1
0--1 1
1111 0
--00 0
-0-0 0
0--0 0
.names STEP5A_RUNreg.BLIF STEP5A_SQ.BLIF STEP2_qPC_3_.CE
10 1
0- 0
-1 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP2_qPC_3_.C
01 1
1- 0
-0 0
.names DIP_7_.BLIF LFTPB_Q.BLIF STEP2_qPC_3_.AR
01 1
1- 0
-0 0
.names DIP_7_.BLIF STEP1B_oADDR_0_.CE
1 1
0 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP1B_oADDR_0_.C
11 1
0- 0
-0 0
.names STEP1B_oADDR_0_.BLIF STEP1B_oADDR_1_.BLIF STEP1B_oADDR_1_.D
10 1
01 1
00 0
11 0
.names DIP_7_.BLIF STEP1B_oADDR_1_.CE
1 1
0 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP1B_oADDR_1_.C
11 1
0- 0
-0 0
.names STEP1B_oADDR_0_.BLIF STEP1B_oADDR_1_.BLIF STEP1B_oADDR_2_.BLIF \
STEP1B_oADDR_2_.D
110 1
-01 1
0-1 1
111 0
-00 0
0-0 0
.names DIP_7_.BLIF STEP1B_oADDR_2_.CE
1 1
0 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP1B_oADDR_2_.C
11 1
0- 0
-0 0
.names STEP1B_oADDR_0_.BLIF STEP1B_oADDR_1_.BLIF STEP1B_oADDR_2_.BLIF \
STEP1B_oADDR_3_.BLIF STEP1B_oADDR_3_.D
1110 1
--01 1
-0-1 1
0--1 1
1111 0
--00 0
-0-0 0
0--0 0
.names DIP_7_.BLIF STEP1B_oADDR_3_.CE
1 1
0 0
.names DIP_7_.BLIF RGTPB_Q.BLIF STEP1B_oADDR_3_.C
11 1
0- 0
-0 0
.names DIP_7_.BLIF DIP_1_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_1_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram15__1_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram15__1_.CE
11111 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram15__1_.C
1 1
0 0
.names DIP_7_.BLIF DIP_2_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_2_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram15__2_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram15__2_.CE
11111 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram15__2_.C
1 1
0 0
.names DIP_7_.BLIF DIP_3_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_3_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram15__3_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram15__3_.CE
11111 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram15__3_.C
1 1
0 0
.names DIP_7_.BLIF DIP_4_.BLIF STEP1B_MEM_STEP1B_MEM_ram15__4_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram15__4_.CE
11111 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram15__4_.C
1 1
0 0
.names DIP_7_.BLIF DIP_5_.BLIF STEP1B_MEM_STEP1B_MEM_ram15__5_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram15__5_.CE
11111 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram15__5_.C
1 1
0 0
.names DIP_7_.BLIF DIP_6_.BLIF STEP1B_MEM_STEP1B_MEM_ram15__6_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram15__6_.CE
11111 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram15__6_.C
1 1
0 0
.names DIP_7_.BLIF DIP_2_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_2_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram13__2_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram13__2_.CE
11011 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram13__2_.C
1 1
0 0
.names DIP_7_.BLIF DIP_3_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_3_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram13__3_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram13__3_.CE
11011 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram13__3_.C
1 1
0 0
.names DIP_7_.BLIF DIP_4_.BLIF STEP1B_MEM_STEP1B_MEM_ram13__4_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram13__4_.CE
11011 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram13__4_.C
1 1
0 0
.names DIP_7_.BLIF DIP_5_.BLIF STEP1B_MEM_STEP1B_MEM_ram13__5_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram13__5_.CE
11011 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram13__5_.C
1 1
0 0
.names DIP_7_.BLIF DIP_6_.BLIF STEP1B_MEM_STEP1B_MEM_ram13__6_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram13__6_.CE
11011 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram13__6_.C
1 1
0 0
.names DIP_7_.BLIF DIP_0_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_0_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram14__0_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram14__0_.CE
10111 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram14__0_.C
1 1
0 0
.names DIP_7_.BLIF DIP_1_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_1_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram14__1_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram14__1_.CE
10111 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram14__1_.C
1 1
0 0
.names DIP_7_.BLIF DIP_2_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_2_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram14__2_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram14__2_.CE
10111 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram14__2_.C
1 1
0 0
.names DIP_7_.BLIF DIP_3_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_3_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram14__3_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram14__3_.CE
10111 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram14__3_.C
1 1
0 0
.names DIP_7_.BLIF DIP_4_.BLIF STEP1B_MEM_STEP1B_MEM_ram14__4_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram14__4_.CE
10111 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram14__4_.C
1 1
0 0
.names DIP_7_.BLIF DIP_5_.BLIF STEP1B_MEM_STEP1B_MEM_ram14__5_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram14__5_.CE
10111 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram14__5_.C
1 1
0 0
.names DIP_7_.BLIF DIP_6_.BLIF STEP1B_MEM_STEP1B_MEM_ram14__6_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram14__6_.CE
10111 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram14__6_.C
1 1
0 0
.names DIP_7_.BLIF DIP_0_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_0_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram15__0_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram15__0_.CE
11111 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram15__0_.C
1 1
0 0
.names DIP_7_.BLIF DIP_3_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_3_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram11__3_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram11__3_.CE
11101 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram11__3_.C
1 1
0 0
.names DIP_7_.BLIF DIP_4_.BLIF STEP1B_MEM_STEP1B_MEM_ram11__4_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram11__4_.CE
11101 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram11__4_.C
1 1
0 0
.names DIP_7_.BLIF DIP_5_.BLIF STEP1B_MEM_STEP1B_MEM_ram11__5_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram11__5_.CE
11101 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram11__5_.C
1 1
0 0
.names DIP_7_.BLIF DIP_6_.BLIF STEP1B_MEM_STEP1B_MEM_ram11__6_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram11__6_.CE
11101 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram11__6_.C
1 1
0 0
.names DIP_7_.BLIF DIP_0_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_0_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram12__0_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram12__0_.CE
10011 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram12__0_.C
1 1
0 0
.names DIP_7_.BLIF DIP_1_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_1_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram12__1_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram12__1_.CE
10011 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram12__1_.C
1 1
0 0
.names DIP_7_.BLIF DIP_2_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_2_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram12__2_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram12__2_.CE
10011 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram12__2_.C
1 1
0 0
.names DIP_7_.BLIF DIP_3_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_3_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram12__3_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram12__3_.CE
10011 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram12__3_.C
1 1
0 0
.names DIP_7_.BLIF DIP_4_.BLIF STEP1B_MEM_STEP1B_MEM_ram12__4_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram12__4_.CE
10011 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram12__4_.C
1 1
0 0
.names DIP_7_.BLIF DIP_5_.BLIF STEP1B_MEM_STEP1B_MEM_ram12__5_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram12__5_.CE
10011 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram12__5_.C
1 1
0 0
.names DIP_7_.BLIF DIP_6_.BLIF STEP1B_MEM_STEP1B_MEM_ram12__6_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram12__6_.CE
10011 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram12__6_.C
1 1
0 0
.names DIP_7_.BLIF DIP_0_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_0_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram13__0_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram13__0_.CE
11011 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram13__0_.C
1 1
0 0
.names DIP_7_.BLIF DIP_1_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_1_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram13__1_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram13__1_.CE
11011 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram13__1_.C
1 1
0 0
.names DIP_7_.BLIF DIP_4_.BLIF STEP1B_MEM_STEP1B_MEM_ram9__4_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram9__4_.CE
11001 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram9__4_.C
1 1
0 0
.names DIP_7_.BLIF DIP_5_.BLIF STEP1B_MEM_STEP1B_MEM_ram9__5_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram9__5_.CE
11001 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram9__5_.C
1 1
0 0
.names DIP_7_.BLIF DIP_6_.BLIF STEP1B_MEM_STEP1B_MEM_ram9__6_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram9__6_.CE
11001 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram9__6_.C
1 1
0 0
.names DIP_7_.BLIF DIP_0_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_0_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram10__0_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram10__0_.CE
10101 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram10__0_.C
1 1
0 0
.names DIP_7_.BLIF DIP_1_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_1_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram10__1_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram10__1_.CE
10101 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram10__1_.C
1 1
0 0
.names DIP_7_.BLIF DIP_2_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_2_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram10__2_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram10__2_.CE
10101 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram10__2_.C
1 1
0 0
.names DIP_7_.BLIF DIP_3_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_3_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram10__3_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram10__3_.CE
10101 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram10__3_.C
1 1
0 0
.names DIP_7_.BLIF DIP_4_.BLIF STEP1B_MEM_STEP1B_MEM_ram10__4_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram10__4_.CE
10101 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram10__4_.C
1 1
0 0
.names DIP_7_.BLIF DIP_5_.BLIF STEP1B_MEM_STEP1B_MEM_ram10__5_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram10__5_.CE
10101 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram10__5_.C
1 1
0 0
.names DIP_7_.BLIF DIP_6_.BLIF STEP1B_MEM_STEP1B_MEM_ram10__6_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram10__6_.CE
10101 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram10__6_.C
1 1
0 0
.names DIP_7_.BLIF DIP_0_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_0_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram11__0_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram11__0_.CE
11101 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram11__0_.C
1 1
0 0
.names DIP_7_.BLIF DIP_1_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_1_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram11__1_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram11__1_.CE
11101 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram11__1_.C
1 1
0 0
.names DIP_7_.BLIF DIP_2_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_2_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram11__2_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram11__2_.CE
11101 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram11__2_.C
1 1
0 0
.names DIP_7_.BLIF DIP_5_.BLIF STEP1B_MEM_STEP1B_MEM_ram7__5_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram7__5_.CE
11110 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram7__5_.C
1 1
0 0
.names DIP_7_.BLIF DIP_6_.BLIF STEP1B_MEM_STEP1B_MEM_ram7__6_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram7__6_.CE
11110 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram7__6_.C
1 1
0 0
.names DIP_7_.BLIF DIP_0_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_0_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram8__0_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram8__0_.CE
10001 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram8__0_.C
1 1
0 0
.names DIP_7_.BLIF DIP_1_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_1_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram8__1_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram8__1_.CE
10001 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram8__1_.C
1 1
0 0
.names DIP_7_.BLIF DIP_2_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_2_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram8__2_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram8__2_.CE
10001 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram8__2_.C
1 1
0 0
.names DIP_7_.BLIF DIP_3_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_3_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram8__3_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram8__3_.CE
10001 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram8__3_.C
1 1
0 0
.names DIP_7_.BLIF DIP_4_.BLIF STEP1B_MEM_STEP1B_MEM_ram8__4_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram8__4_.CE
10001 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram8__4_.C
1 1
0 0
.names DIP_7_.BLIF DIP_5_.BLIF STEP1B_MEM_STEP1B_MEM_ram8__5_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram8__5_.CE
10001 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram8__5_.C
1 1
0 0
.names DIP_7_.BLIF DIP_6_.BLIF STEP1B_MEM_STEP1B_MEM_ram8__6_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram8__6_.CE
10001 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram8__6_.C
1 1
0 0
.names DIP_7_.BLIF DIP_0_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_0_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram9__0_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram9__0_.CE
11001 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram9__0_.C
1 1
0 0
.names DIP_7_.BLIF DIP_1_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_1_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram9__1_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram9__1_.CE
11001 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram9__1_.C
1 1
0 0
.names DIP_7_.BLIF DIP_2_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_2_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram9__2_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram9__2_.CE
11001 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram9__2_.C
1 1
0 0
.names DIP_7_.BLIF DIP_3_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_3_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram9__3_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram9__3_.CE
11001 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram9__3_.C
1 1
0 0
.names DIP_7_.BLIF DIP_6_.BLIF STEP1B_MEM_STEP1B_MEM_ram5__6_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram5__6_.CE
11010 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram5__6_.C
1 1
0 0
.names DIP_7_.BLIF DIP_0_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_0_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram6__0_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram6__0_.CE
10110 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram6__0_.C
1 1
0 0
.names DIP_7_.BLIF DIP_1_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_1_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram6__1_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram6__1_.CE
10110 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram6__1_.C
1 1
0 0
.names DIP_7_.BLIF DIP_2_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_2_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram6__2_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram6__2_.CE
10110 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram6__2_.C
1 1
0 0
.names DIP_7_.BLIF DIP_3_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_3_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram6__3_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram6__3_.CE
10110 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram6__3_.C
1 1
0 0
.names DIP_7_.BLIF DIP_4_.BLIF STEP1B_MEM_STEP1B_MEM_ram6__4_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram6__4_.CE
10110 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram6__4_.C
1 1
0 0
.names DIP_7_.BLIF DIP_5_.BLIF STEP1B_MEM_STEP1B_MEM_ram6__5_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram6__5_.CE
10110 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram6__5_.C
1 1
0 0
.names DIP_7_.BLIF DIP_6_.BLIF STEP1B_MEM_STEP1B_MEM_ram6__6_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram6__6_.CE
10110 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram6__6_.C
1 1
0 0
.names DIP_7_.BLIF DIP_0_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_0_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram7__0_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram7__0_.CE
11110 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram7__0_.C
1 1
0 0
.names DIP_7_.BLIF DIP_1_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_1_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram7__1_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram7__1_.CE
11110 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram7__1_.C
1 1
0 0
.names DIP_7_.BLIF DIP_2_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_2_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram7__2_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram7__2_.CE
11110 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram7__2_.C
1 1
0 0
.names DIP_7_.BLIF DIP_3_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_3_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram7__3_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram7__3_.CE
11110 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram7__3_.C
1 1
0 0
.names DIP_7_.BLIF DIP_4_.BLIF STEP1B_MEM_STEP1B_MEM_ram7__4_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram7__4_.CE
11110 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram7__4_.C
1 1
0 0
.names DIP_7_.BLIF DIP_0_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_0_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram4__0_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram4__0_.CE
10010 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram4__0_.C
1 1
0 0
.names DIP_7_.BLIF DIP_1_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_1_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram4__1_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram4__1_.CE
10010 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram4__1_.C
1 1
0 0
.names DIP_7_.BLIF DIP_2_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_2_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram4__2_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram4__2_.CE
10010 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram4__2_.C
1 1
0 0
.names DIP_7_.BLIF DIP_3_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_3_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram4__3_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram4__3_.CE
10010 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram4__3_.C
1 1
0 0
.names DIP_7_.BLIF DIP_4_.BLIF STEP1B_MEM_STEP1B_MEM_ram4__4_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram4__4_.CE
10010 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram4__4_.C
1 1
0 0
.names DIP_7_.BLIF DIP_5_.BLIF STEP1B_MEM_STEP1B_MEM_ram4__5_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram4__5_.CE
10010 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram4__5_.C
1 1
0 0
.names DIP_7_.BLIF DIP_6_.BLIF STEP1B_MEM_STEP1B_MEM_ram4__6_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram4__6_.CE
10010 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram4__6_.C
1 1
0 0
.names DIP_7_.BLIF DIP_0_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_0_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram5__0_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram5__0_.CE
11010 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram5__0_.C
1 1
0 0
.names DIP_7_.BLIF DIP_1_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_1_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram5__1_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram5__1_.CE
11010 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram5__1_.C
1 1
0 0
.names DIP_7_.BLIF DIP_2_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_2_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram5__2_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram5__2_.CE
11010 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram5__2_.C
1 1
0 0
.names DIP_7_.BLIF DIP_3_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_3_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram5__3_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram5__3_.CE
11010 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram5__3_.C
1 1
0 0
.names DIP_7_.BLIF DIP_4_.BLIF STEP1B_MEM_STEP1B_MEM_ram5__4_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram5__4_.CE
11010 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram5__4_.C
1 1
0 0
.names DIP_7_.BLIF DIP_5_.BLIF STEP1B_MEM_STEP1B_MEM_ram5__5_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram5__5_.CE
11010 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram5__5_.C
1 1
0 0
.names DIP_7_.BLIF DIP_0_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_0_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram2__0_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram2__0_.CE
10100 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram2__0_.C
1 1
0 0
.names DIP_7_.BLIF DIP_1_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_1_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram2__1_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram2__1_.CE
10100 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram2__1_.C
1 1
0 0
.names DIP_7_.BLIF DIP_2_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_2_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram2__2_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram2__2_.CE
10100 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram2__2_.C
1 1
0 0
.names DIP_7_.BLIF DIP_3_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_3_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram2__3_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram2__3_.CE
10100 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram2__3_.C
1 1
0 0
.names DIP_7_.BLIF DIP_4_.BLIF STEP1B_MEM_STEP1B_MEM_ram2__4_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram2__4_.CE
10100 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram2__4_.C
1 1
0 0
.names DIP_7_.BLIF DIP_5_.BLIF STEP1B_MEM_STEP1B_MEM_ram2__5_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram2__5_.CE
10100 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram2__5_.C
1 1
0 0
.names DIP_7_.BLIF DIP_6_.BLIF STEP1B_MEM_STEP1B_MEM_ram2__6_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram2__6_.CE
10100 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram2__6_.C
1 1
0 0
.names DIP_7_.BLIF DIP_0_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_0_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram3__0_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram3__0_.CE
11100 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram3__0_.C
1 1
0 0
.names DIP_7_.BLIF DIP_1_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_1_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram3__1_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram3__1_.CE
11100 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram3__1_.C
1 1
0 0
.names DIP_7_.BLIF DIP_2_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_2_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram3__2_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram3__2_.CE
11100 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram3__2_.C
1 1
0 0
.names DIP_7_.BLIF DIP_3_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_3_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram3__3_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram3__3_.CE
11100 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram3__3_.C
1 1
0 0
.names DIP_7_.BLIF DIP_4_.BLIF STEP1B_MEM_STEP1B_MEM_ram3__4_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram3__4_.CE
11100 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram3__4_.C
1 1
0 0
.names DIP_7_.BLIF DIP_5_.BLIF STEP1B_MEM_STEP1B_MEM_ram3__5_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram3__5_.CE
11100 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram3__5_.C
1 1
0 0
.names DIP_7_.BLIF DIP_6_.BLIF STEP1B_MEM_STEP1B_MEM_ram3__6_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram3__6_.CE
11100 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram3__6_.C
1 1
0 0
.names DIP_7_.BLIF DIP_1_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_1_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram0__1_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram0__1_.CE
10000 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram0__1_.C
1 1
0 0
.names DIP_7_.BLIF DIP_2_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_2_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram0__2_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram0__2_.CE
10000 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram0__2_.C
1 1
0 0
.names DIP_7_.BLIF DIP_3_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_3_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram0__3_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram0__3_.CE
10000 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram0__3_.C
1 1
0 0
.names DIP_7_.BLIF DIP_4_.BLIF STEP1B_MEM_STEP1B_MEM_ram0__4_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram0__4_.CE
10000 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram0__4_.C
1 1
0 0
.names DIP_7_.BLIF DIP_5_.BLIF STEP1B_MEM_STEP1B_MEM_ram0__5_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram0__5_.CE
10000 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram0__5_.C
1 1
0 0
.names DIP_7_.BLIF DIP_6_.BLIF STEP1B_MEM_STEP1B_MEM_ram0__6_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram0__6_.CE
10000 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram0__6_.C
1 1
0 0
.names DIP_7_.BLIF DIP_0_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_0_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram1__0_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram1__0_.CE
11000 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram1__0_.C
1 1
0 0
.names DIP_7_.BLIF DIP_1_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_1_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram1__1_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram1__1_.CE
11000 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram1__1_.C
1 1
0 0
.names DIP_7_.BLIF DIP_2_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_2_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram1__2_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram1__2_.CE
11000 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram1__2_.C
1 1
0 0
.names DIP_7_.BLIF DIP_3_.BLIF STEP3_qIR_4_.BLIF STEP3_qIR_6_.BLIF \
STEP4B_qA_3_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram1__3_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram1__3_.CE
11000 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram1__3_.C
1 1
0 0
.names DIP_7_.BLIF DIP_4_.BLIF STEP1B_MEM_STEP1B_MEM_ram1__4_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram1__4_.CE
11000 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram1__4_.C
1 1
0 0
.names DIP_7_.BLIF DIP_5_.BLIF STEP1B_MEM_STEP1B_MEM_ram1__5_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram1__5_.CE
11000 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram1__5_.C
1 1
0 0
.names DIP_7_.BLIF DIP_6_.BLIF STEP1B_MEM_STEP1B_MEM_ram1__6_.D
11 1
0- 0
-0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram1__6_.CE
11000 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram1__6_.C
1 1
0 0
.names DIP_7_.BLIF DIP_0_.BLIF STEP3_qIR_4_.BLIF STEP4B_qA_0_.BLIF \
STEP3_qIR_6_.BLIF STEP5A_SQ.BLIF STEP1B_MEM_STEP1B_MEM_ram0__0_.D
0-1111 1
11---- 1
10---- 0
0---0- 0
0--0-- 0
0-0--- 0
0----0 0
.names N_100_i.BLIF step1b_un1_iaddr_0__n.BLIF step1b_un1_iaddr_1__n.BLIF \
step1b_un1_iaddr_2__n.BLIF step1b_un1_iaddr_3__n.BLIF \
STEP1B_MEM_STEP1B_MEM_ram0__0_.CE
10000 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names N_79.BLIF STEP1B_MEM_STEP1B_MEM_ram0__0_.C
1 1
0 0
.names RGTPB_Q.D
 1
.names i_S1_NO.BLIF RGTPB_Q.C
0 1
1 0
.names i_S1_NO.BLIF RGTPB_Q.AP
0 1
1 0
.names LFTPB_Q.D
 1
.names i_S2_NO.BLIF LFTPB_Q.C
0 1
1 0
.names i_S2_NO.BLIF LFTPB_Q.AP
0 1
1 0
.names STEP4B_qA_3_.BLIF STEP4B_uche_P_0_a2_3_.X1
0 1
1 0
.names DIP_3_.BLIF N_87.BLIF STEP4B_qA_3_.BLIF ipe.BLIF aly_i_2_i.BLIF \
STEP4B_uche_P_0_a2_3_.X2
-0-00 1
-1-01 1
0--10 1
1--11 1
0--11 0
-0-01 0
1--10 0
-1-00 0
.end
