/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  reg [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [22:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~((in_data[151] | celloutsig_1_5z[3]) & (celloutsig_1_0z | 1'h0));
  assign celloutsig_1_8z = ~((in_data[175] | celloutsig_1_2z[7]) & (in_data[99] | celloutsig_1_4z));
  assign celloutsig_1_10z = ~((celloutsig_1_4z | in_data[157]) & (celloutsig_1_5z[4] | 1'h0));
  assign celloutsig_1_11z = ~((celloutsig_1_3z | celloutsig_1_8z) & (celloutsig_1_5z[0] | celloutsig_1_7z[1]));
  assign celloutsig_1_14z = ~((celloutsig_1_4z | celloutsig_1_10z) & (in_data[136] | 1'h0));
  assign celloutsig_1_16z = ~((celloutsig_1_14z | celloutsig_1_2z[2]) & (in_data[133] | celloutsig_1_3z));
  assign celloutsig_1_18z = ~((celloutsig_1_8z | celloutsig_1_16z) & (celloutsig_1_3z | celloutsig_1_4z));
  assign celloutsig_0_9z = ~((celloutsig_0_2z[5] | in_data[26]) & (celloutsig_0_2z[5] | in_data[78]));
  assign celloutsig_0_1z = ~((in_data[15] | celloutsig_0_0z) & (in_data[89] | in_data[83]));
  assign celloutsig_1_0z = ~((in_data[136] | in_data[188]) & (in_data[106] | in_data[125]));
  assign celloutsig_1_3z = ~((celloutsig_1_2z[3] | celloutsig_1_0z) & (celloutsig_1_2z[1] | 1'h0));
  assign celloutsig_1_4z = ~((1'h0 | in_data[158]) & (celloutsig_1_0z | celloutsig_1_2z[6]));
  assign celloutsig_0_0z = in_data[3] | ~(in_data[70]);
  assign celloutsig_0_3z = ~(in_data[24] ^ celloutsig_0_1z);
  assign celloutsig_0_4z = ~(celloutsig_0_3z ^ celloutsig_0_2z[2]);
  assign celloutsig_0_6z = ~(celloutsig_0_5z[0] ^ celloutsig_0_3z);
  assign celloutsig_1_19z = celloutsig_1_9z & ~(celloutsig_1_15z[6]);
  assign celloutsig_0_13z = celloutsig_0_5z[2] & ~(celloutsig_0_0z);
  assign celloutsig_0_20z = celloutsig_0_4z & ~(celloutsig_0_6z);
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z } % { 1'h1, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_15z = { celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_6z } % { 1'h1, in_data[170], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_11z = { celloutsig_0_5z[1], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, celloutsig_0_2z[3], celloutsig_0_4z, celloutsig_0_3z, in_data[0] };
  assign celloutsig_0_16z = celloutsig_0_11z[1] ? celloutsig_0_2z[7:3] : celloutsig_0_8z[5:1];
  assign celloutsig_1_2z[11:1] = in_data[186] ? { in_data[191:187], 1'h1, in_data[185:184], celloutsig_1_0z, 1'h0, celloutsig_1_0z } : { in_data[144:135], 1'h0 };
  assign celloutsig_1_5z = celloutsig_1_0z ? celloutsig_1_2z[7:3] : { celloutsig_1_2z[4:1], celloutsig_1_2z[1] };
  assign celloutsig_1_13z = - { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_5z = - { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_21z = - { celloutsig_0_16z[4:1], celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_1_9z = ~((celloutsig_1_5z[2] & celloutsig_1_3z) | 1'h0);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_8z = 23'h000000;
    else if (clkin_data[0]) celloutsig_0_8z = { in_data[83:62], celloutsig_0_3z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_2z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_2z = { in_data[9:4], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_2z[0] = celloutsig_1_2z[1];
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
