<profile>

<section name = "Vitis HLS Report for 'decoding'" level="0">
<item name = "Date">Fri Nov 15 12:54:14 2024
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">lzw_fpga</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.867 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_472_1">257, 257, 1, 1, 1, 257, yes</column>
<column name="- VITIS_LOOP_368_1">71, 2115, 72, 2, 1, 1 ~ 1023, yes</column>
<column name="- VITIS_LOOP_389_1">?, ?, 2, 2, 1, ?, yes</column>
<column name="- VITIS_LOOP_486_2">?, ?, ?, -, -, ?, no</column>
<column name=" + VITIS_LOOP_493_3">?, ?, 2, 2, 1, ?, yes</column>
<column name=" + VITIS_LOOP_368_1">3, 2047, 2, 2, 1, 1 ~ 1023, yes</column>
<column name=" + VITIS_LOOP_505_4">?, ?, 72, 2, 1, ?, yes</column>
<column name=" + VITIS_LOOP_368_1">3, 2047, 2, 2, 1, 1 ~ 1023, yes</column>
<column name=" + VITIS_LOOP_389_1">?, ?, 2, 2, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>
</profile>
