
map -a "MachXO2" -p LCMXO2-7000HC -t TQFP144 -s 4 -oc Commercial   "Uniboard_verilog_impl1.ngd" -o "Uniboard_verilog_impl1_map.ncd" -pr "Uniboard_verilog_impl1.prf" -mp "Uniboard_verilog_impl1.mrp" -lpf "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/impl1/Uniboard_verilog_impl1.lpf" -lpf "/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/Uniboard_verilog.lpf" -c 0            
map:  version Diamond (64-bit) 3.4.1.213

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Uniboard_verilog_impl1.ngd
   Picdevice="LCMXO2-7000HC"

   Pictype="TQFP144"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HCTQFP144, Performance used: 4.

Loading device for application map from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.4_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:   1563 out of  7209 (22%)
      PFU registers:         1549 out of  6864 (23%)
      PIO registers:           14 out of   345 (4%)
   Number of SLICEs:      1664 out of  3432 (48%)
      SLICEs as Logic/ROM:   1664 out of  3432 (48%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:        780 out of  3432 (23%)
   Number of LUT4s:        3228 out of  6864 (47%)
      Number of logic LUTs:      1668
      Number of distributed RAM:   0 (0 LUT4s)
      Number of ripple logic:    780 (1560 LUT4s)
      Number of shift registers:   0
   Number of PIO sites used: 68 + 4(JTAG) out of 115 (63%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  6
     Net debug_c_c: 883 loads, 883 rising, 0 falling (Driver: PIO clk_12MHz )
     Net select[7]: 9 loads, 9 rising, 0 falling (Driver: protocol_interface/select__i7 )
     Net n31780: 18 loads, 18 rising, 0 falling (Driver: protocol_interface/i2_3_lut_rep_357_4_lut )
     Net n31762: 19 loads, 19 rising, 0 falling (Driver: protocol_interface/i1_2_lut_rep_339_3_lut_4_lut )
     Net \protocol_interface/uart_output/bclk: 9 loads, 9 rising, 0 falling (Driver: protocol_interface/uart_output/baud_gen/clk_o_14 )
     Net \motor_serial/sserial/sender/bclk: 8 loads, 8 rising, 0 falling (Driver: motor_serial/sserial/sender/baud_gen/clk_o_14 )
   Number of Clock Enables:  71
     Net global_control/n31831: 1 loads, 1 LSLICEs
     Net n14022: 20 loads, 20 LSLICEs
     Net global_control/n9030: 16 loads, 16 LSLICEs
     Net global_control/n28621: 1 loads, 1 LSLICEs
     Net n31702: 13 loads, 13 LSLICEs
     Net n14424: 2 loads, 2 LSLICEs
     Net n31695: 5 loads, 5 LSLICEs
     Net n30: 8 loads, 8 LSLICEs
     Net n31783: 8 loads, 8 LSLICEs
     Net n13568: 6 loads, 6 LSLICEs
     Net n2669: 34 loads, 34 LSLICEs
     Net n14252: 1 loads, 1 LSLICEs
     Net arm_a/n14292: 1 loads, 1 LSLICEs
     Net arm_a/n22: 1 loads, 1 LSLICEs
     Net n22_adj_571: 1 loads, 1 LSLICEs
     Net n22: 1 loads, 1 LSLICEs
     Net n24: 1 loads, 1 LSLICEs
     Net n31700: 6 loads, 6 LSLICEs
     Net n8885: 16 loads, 16 LSLICEs
     Net arm_a/step_clk_gen/n31691: 16 loads, 16 LSLICEs
     Net n31694: 66 loads, 60 LSLICEs
     Net n27918: 1 loads, 1 LSLICEs
     Net n13719: 4 loads, 4 LSLICEs
     Net n27933: 1 loads, 1 LSLICEs
     Net n14176: 4 loads, 4 LSLICEs
     Net n27937: 1 loads, 1 LSLICEs
     Net n14182: 4 loads, 4 LSLICEs
     Net n27924: 1 loads, 1 LSLICEs
     Net n14183: 4 loads, 4 LSLICEs
     Net n27915: 1 loads, 1 LSLICEs
     Net n14186: 4 loads, 4 LSLICEs
     Net n14187: 4 loads, 4 LSLICEs
     Net n27912: 1 loads, 1 LSLICEs
     Net protocol_interface/n31757: 4 loads, 4 LSLICEs
     Net protocol_interface/n2619: 16 loads, 16 LSLICEs
     Net protocol_interface/n31750: 4 loads, 4 LSLICEs
     Net protocol_interface/n2617: 5 loads, 5 LSLICEs
     Net protocol_interface/n21320: 1 loads, 1 LSLICEs
     Net n14124: 4 loads, 4 LSLICEs
     Net n31698: 4 loads, 4 LSLICEs
     Net n31699: 4 loads, 4 LSLICEs
     Net n13671: 33 loads, 33 LSLICEs
     Net n2658: 34 loads, 34 LSLICEs
     Net n13757: 11 loads, 11 LSLICEs
     Net protocol_interface/n2045: 1 loads, 1 LSLICEs
     Net n14172: 2 loads, 2 LSLICEs
     Net n22093: 1 loads, 1 LSLICEs
     Net n31724: 16 loads, 16 LSLICEs
     Net protocol_interface/n9017: 25 loads, 25 LSLICEs
     Net n31722: 4 loads, 4 LSLICEs
     Net n13779: 1 loads, 1 LSLICEs
     Net n31707: 7 loads, 7 LSLICEs
     Net n14084: 1 loads, 1 LSLICEs
     Net n13476: 1 loads, 1 LSLICEs
     Net n13606: 4 loads, 4 LSLICEs
     Net n89_adj_833: 1 loads, 1 LSLICEs
     Net n31701: 3 loads, 3 LSLICEs
     Net protocol_interface/uart_output/n8997: 4 loads, 4 LSLICEs
     Net protocol_interface/uart_output/n17: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_output/n31276: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_output/n14412: 2 loads, 2 LSLICEs
     Net arm_z/step_clk_gen/n31692: 16 loads, 16 LSLICEs
     Net arm_x/step_clk_gen/n31690: 16 loads, 16 LSLICEs
     Net left_encoder/q/n13565: 16 loads, 16 LSLICEs
     Net right_encoder/q/n13611: 17 loads, 17 LSLICEs
     Net n14194: 34 loads, 34 LSLICEs
     Net arm_y/step_clk_gen/n31693: 16 loads, 16 LSLICEs
     Net motor_serial/n2631: 5 loads, 5 LSLICEs
     Net motor_serial/sserial/n31696: 2 loads, 2 LSLICEs
     Net motor_serial/sserial/sender/n8999: 4 loads, 4 LSLICEs
     Net motor_serial/sserial/sender/n30832: 1 loads, 1 LSLICEs
   Number of LSRs:  51
     Net n33450: 29 loads, 29 LSLICEs
     Net n33449: 27 loads, 27 LSLICEs
     Net global_control/n9075: 2 loads, 2 LSLICEs
     Net n33448: 32 loads, 32 LSLICEs
     Net n16046: 1 loads, 1 LSLICEs
     Net n16045: 1 loads, 1 LSLICEs
     Net global_control/uptime_div/n2679: 17 loads, 17 LSLICEs
     Net n28025: 1 loads, 1 LSLICEs
     Net n9093: 31 loads, 31 LSLICEs
     Net arm_a/n11687: 1 loads, 1 LSLICEs
     Net n33451: 27 loads, 27 LSLICEs
     Net n33453: 29 loads, 29 LSLICEs
     Net n31784: 14 loads, 14 LSLICEs
     Net arm_a/step_clk_gen/n31691: 17 loads, 17 LSLICEs
     Net arm_a/step_clk_gen/n16112: 16 loads, 16 LSLICEs
     Net encoder_speed_reseter/n2672: 17 loads, 17 LSLICEs
     Net rc_receiver/n31744: 8 loads, 8 LSLICEs
     Net rc_receiver/recv_ch8/n16223: 4 loads, 4 LSLICEs
     Net rc_receiver/recv_ch7/n16117: 4 loads, 4 LSLICEs
     Net rc_receiver/recv_ch4/n16122: 4 loads, 4 LSLICEs
     Net rc_receiver/recv_ch3/n16124: 4 loads, 4 LSLICEs
     Net rc_receiver/recv_ch2/n16127: 4 loads, 4 LSLICEs
     Net rc_receiver/recv_ch1/n16131: 4 loads, 4 LSLICEs
     Net n33455: 32 loads, 32 LSLICEs
     Net n31751: 25 loads, 25 LSLICEs
     Net protocol_interface/n31728: 3 loads, 3 LSLICEs
     Net n31717: 5 loads, 5 LSLICEs
     Net n31705: 8 loads, 8 LSLICEs
     Net n33457: 26 loads, 26 LSLICEs
     Net protocol_interface/n16067: 2 loads, 2 LSLICEs
     Net protocol_interface/n16049: 3 loads, 3 LSLICEs
     Net n9089: 29 loads, 29 LSLICEs
     Net n31708: 4 loads, 4 LSLICEs
     Net protocol_interface/uart_output/baud_gen/n16105: 17 loads, 17 LSLICEs
     Net protocol_interface/uart_input/baud_reset: 1 loads, 1 LSLICEs
     Net protocol_interface/uart_input/baud_gen/n2766: 17 loads, 17 LSLICEs
     Net arm_z/n11634: 1 loads, 1 LSLICEs
     Net n33452: 27 loads, 27 LSLICEs
     Net arm_z/step_clk_gen/n31692: 17 loads, 17 LSLICEs
     Net arm_z/step_clk_gen/n16111: 16 loads, 16 LSLICEs
     Net n10675: 1 loads, 1 LSLICEs
     Net arm_x/step_clk_gen/n31690: 17 loads, 17 LSLICEs
     Net arm_x/step_clk_gen/n16190: 16 loads, 16 LSLICEs
     Net pwm_clk_div/n2635: 17 loads, 17 LSLICEs
     Net n31759: 32 loads, 32 LSLICEs
     Net arm_y/n11642: 1 loads, 1 LSLICEs
     Net arm_y/step_clk_gen/n31693: 17 loads, 17 LSLICEs
     Net arm_y/step_clk_gen/n16110: 16 loads, 16 LSLICEs
     Net motor_serial/n9079: 4 loads, 4 LSLICEs
     Net motor_serial/sserial/sender/baud_gen/n16108: 17 loads, 17 LSLICEs
     Net motor_serial/sserial/baud_gen/n2770: 17 loads, 17 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net register_addr_0: 252 loads
     Net register_addr_1: 190 loads
     Net rw: 88 loads
     Net n33447: 73 loads
     Net n31694: 71 loads
     Net protocol_interface/n1322: 60 loads
     Net select_4: 54 loads
     Net protocol_interface/n1323: 45 loads
     Net register_addr_2: 42 loads
     Net protocol_interface/n1313: 40 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 2 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 203 MB

Dumping design to file Uniboard_verilog_impl1_map.ncd.

ncd2vdb "Uniboard_verilog_impl1_map.ncd" ".vdbs/Uniboard_verilog_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.4_x64/ispfpga.

mpartrce -p "Uniboard_verilog_impl1.p2t" -f "Uniboard_verilog_impl1.p3t" -tf "Uniboard_verilog_impl1.pt" "Uniboard_verilog_impl1_map.ncd" "Uniboard_verilog_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Uniboard_verilog_impl1_map.ncd"
Thu Apr  7 01:33:36 2016

PAR: Place And Route Diamond (64-bit) 3.4.1.213.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset /home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl-verilog/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF Uniboard_verilog_impl1_map.ncd Uniboard_verilog_impl1.dir/5_1.ncd Uniboard_verilog_impl1.prf
Preference file: Uniboard_verilog_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Uniboard_verilog_impl1_map.ncd.
Design name: UniboardTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 4
Loading device for application par from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.4_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 30.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   68+4(JTAG)/336     21% used
                  68+4(JTAG)/115     63% bonded
   IOLOGIC           14/336           4% used

   SLICE           1664/3432         48% used



Number of Signals: 4786
Number of Connections: 12231

Pin Constraint Summary:
   68 out of 68 pins locked (100% locked).

The following 3 signals are selected to use the primary clock routing resources:
    debug_c_c (driver: clk_12MHz, clk load #: 883)
    n31762 (driver: protocol_interface/SLICE_1667, clk load #: 19)
    n31780 (driver: SLICE_1544, clk load #: 18)


The following 8 signals are selected to use the secondary clock routing resources:
    n31694 (driver: SLICE_1615, clk load #: 0, sr load #: 0, ce load #: 66)
    n2669 (driver: SLICE_1668, clk load #: 0, sr load #: 0, ce load #: 34)
    n2658 (driver: protocol_interface/SLICE_1651, clk load #: 0, sr load #: 0, ce load #: 34)
    n14194 (driver: SLICE_1658, clk load #: 0, sr load #: 0, ce load #: 34)
    arm_a/step_clk_gen/n31691 (driver: arm_a/SLICE_1777, clk load #: 0, sr load #: 17, ce load #: 16)
    n13671 (driver: SLICE_1650, clk load #: 0, sr load #: 0, ce load #: 33)
    arm_z/step_clk_gen/n31692 (driver: arm_z/SLICE_1850, clk load #: 0, sr load #: 17, ce load #: 16)
    arm_x/step_clk_gen/n31690 (driver: arm_x/SLICE_1851, clk load #: 0, sr load #: 17, ce load #: 16)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 6 secs 

Starting Placer Phase 1.
.......................
Placer score = 895168.
Finished Placer Phase 1.  REAL time: 24 secs 

Starting Placer Phase 2.
.
Placer score =  872477
Finished Placer Phase 2.  REAL time: 26 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "debug_c_c" from comp "clk_12MHz" on CLK_PIN site "128 (PT18A)", clk load = 883
  PRIMARY "n31762" from F0 on comp "protocol_interface/SLICE_1667" on site "R3C19B", clk load = 19
  PRIMARY "n31780" from F1 on comp "SLICE_1544" on site "R21C2D", clk load = 18
  SECONDARY "n31694" from F1 on comp "SLICE_1615" on site "R21C18B", clk load = 0, ce load = 66, sr load = 0
  SECONDARY "n2669" from F1 on comp "SLICE_1668" on site "R14C20D", clk load = 0, ce load = 34, sr load = 0
  SECONDARY "n2658" from F0 on comp "protocol_interface/SLICE_1651" on site "R14C20A", clk load = 0, ce load = 34, sr load = 0
  SECONDARY "n14194" from F1 on comp "SLICE_1658" on site "R21C20C", clk load = 0, ce load = 34, sr load = 0
  SECONDARY "arm_a/step_clk_gen/n31691" from F0 on comp "arm_a/SLICE_1777" on site "R14C20C", clk load = 0, ce load = 16, sr load = 17
  SECONDARY "n13671" from F1 on comp "SLICE_1650" on site "R14C20B", clk load = 0, ce load = 33, sr load = 0
  SECONDARY "arm_z/step_clk_gen/n31692" from F0 on comp "arm_z/SLICE_1850" on site "R21C20D", clk load = 0, ce load = 16, sr load = 17
  SECONDARY "arm_x/step_clk_gen/n31690" from F0 on comp "arm_x/SLICE_1851" on site "R12C40C", clk load = 0, ce load = 16, sr load = 17

  PRIMARY  : 3 out of 8 (37%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   68 + 4(JTAG) out of 336 (21.4%) PIO sites used.
   68 + 4(JTAG) out of 115 (62.6%) bonded PIO sites used.
   Number of PIO comps: 68; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 14 / 28 ( 50%) | 2.5V       | -         |
| 1        | 26 / 29 ( 89%) | 2.5V       | -         |
| 2        | 25 / 29 ( 86%) | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 3 / 10 ( 30%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 25 secs 

Dumping design to file Uniboard_verilog_impl1.dir/5_1.ncd.

0 connections routed; 12231 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=select[7] loads=12 clock_loads=9&#xA;   Signal=\protocol_interface/uart_output/bclk loads=9 clock_loads=9&#xA;   Signal=\motor_serial/sserial/sender/bclk loads=8 clock_loads=8"  />

Completed router resource preassignment. Real time: 30 secs 

Start NBR router at Thu Apr 07 01:34:06 PDT 2016

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design. Thanks.                                       
*****************************************************************

Start NBR special constraint process at Thu Apr 07 01:34:07 PDT 2016

Start NBR section for initial routing at Thu Apr 07 01:34:08 PDT 2016
Level 4, iteration 1
496(0.13%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 60.383ns/0.000ns; real time: 35 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 16 (1.60%)

Start NBR section for normal routing at Thu Apr 07 01:34:11 PDT 2016
Level 4, iteration 1
229(0.06%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 55.835ns/0.000ns; real time: 36 secs 
Level 4, iteration 2
92(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 55.835ns/0.000ns; real time: 36 secs 
Level 4, iteration 3
38(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 55.835ns/0.000ns; real time: 37 secs 
Level 4, iteration 4
13(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 55.835ns/0.000ns; real time: 37 secs 
Level 4, iteration 5
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 55.835ns/0.000ns; real time: 38 secs 
Level 4, iteration 6
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 55.835ns/0.000ns; real time: 38 secs 
Level 4, iteration 7
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 55.835ns/0.000ns; real time: 38 secs 
Level 4, iteration 8
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 55.835ns/0.000ns; real time: 38 secs 
Level 4, iteration 9
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 55.494ns/0.000ns; real time: 39 secs 
Level 4, iteration 10
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 55.494ns/0.000ns; real time: 39 secs 
Level 4, iteration 11
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 56.814ns/0.000ns; real time: 39 secs 
Level 4, iteration 12
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 56.814ns/0.000ns; real time: 39 secs 
Level 4, iteration 13
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 56.814ns/0.000ns; real time: 40 secs 
Level 4, iteration 14
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 56.814ns/0.000ns; real time: 40 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at Thu Apr 07 01:34:16 PDT 2016
    <postMsg mid="62001129" type="Warning" dynamic="2" navigation="0" arg0="499" arg1="250"  />

Start NBR section for re-routing at Thu Apr 07 01:34:17 PDT 2016
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 56.814ns/0.000ns; real time: 41 secs 

Start NBR section for post-routing at Thu Apr 07 01:34:17 PDT 2016

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 56.814ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=select[7] loads=12 clock_loads=9&#xA;   Signal=\protocol_interface/uart_output/bclk loads=9 clock_loads=9&#xA;   Signal=\motor_serial/sserial/sender/bclk loads=8 clock_loads=8"  />

Total CPU time 43 secs 
Total REAL time: 43 secs 
Completely routed.
End of route.  12231 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 647, hold timing errors: 499

Timing score: 0 

Dumping design to file Uniboard_verilog_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 56.814
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = -3.738
PAR_SUMMARY::Timing score<hold /<ns>> = 647.369
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 43 secs 
Total REAL time to completion: 44 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "Uniboard_verilog_impl1.t2b" -w "Uniboard_verilog_impl1.ncd" -jedec "Uniboard_verilog_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.4.1.213
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Uniboard_verilog_impl1.ncd.
Design name: UniboardTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 4
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.4_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 30.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Uniboard_verilog_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.86.
 
Saving bit stream in "Uniboard_verilog_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
