module tff(Q, Qbar, clk, tin, rst);
input clk, tin, rst;
output Q, Qbar;
reg tq;
always @(posedge clk)
begin
	if(!rst)
		tq <+ 1'b0;
	else
		begin
			if(tin)
				tq <= ~tq;
		end
end
assign Q = tq;
assign Qbar = ~Q;
endmodule
