<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>AUD_DMA_REG</title></head>
<body>
<h1><a name=AUD_DMA_REG>AUD_DMA_REG</a>
        </h1>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma_in_en">AUD_DMA_REG_dma_in_en</a></p>
</td>
<td><p>32'h00000000</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma_in_en_dma1_in_en">dma1_in_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Dma1 input channel enable (1=enabled, 0="disabled)</p>
</td>
</tr>
<tr><td><p>[17:8]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma_in_en_dma2_in_en">dma2_in_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Dma2 input channel enable (1=enabled, 0="disabled)</p>
</td>
</tr>
<tr><td><p>[27:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma_in_en_dma3_in_en">dma3_in_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Dma3 input channel enable (1=enabled, 0="disabled)</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma_out_en">AUD_DMA_REG_dma_out_en</a></p>
</td>
<td><p>32'h00000008</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[1:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma_out_en_dma1_out_en">dma1_out_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Dma1 output channel enable (1=enabled, 0="disabled)</p>
</td>
</tr>
<tr><td><p>[11:2]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma_out_en_dma2_out_en">dma2_out_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Dma2 output channel enable (1=enabled, 0="disabled)</p>
</td>
</tr>
<tr><td><p>[21:12]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma_out_en_dma3_out_en">dma3_out_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Dma3 output channel enable (1=enabled, 0="disabled)</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_0ch">AUD_DMA_REG_adma1_ctrl_0ch</a></p>
</td>
<td><p>32'h000001D0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_0ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_0ch_buf_size">AUD_DMA_REG_adma1_ctrl_0ch1</a></p>
</td>
<td><p>32'h000001D4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_0ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_0ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_0ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_0ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_0ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_0ch_step_ofst">AUD_DMA_REG_adma1_ctrl_0ch2</a></p>
</td>
<td><p>32'h000001D8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_0ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_0ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_1ch">AUD_DMA_REG_adma1_ctrl_1ch</a></p>
</td>
<td><p>32'h000001E0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_1ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_1ch_buf_size">AUD_DMA_REG_adma1_ctrl_1ch1</a></p>
</td>
<td><p>32'h000001E4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_1ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_1ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_1ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_1ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_1ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_1ch_step_ofst">AUD_DMA_REG_adma1_ctrl_1ch2</a></p>
</td>
<td><p>32'h000001E8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_1ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_1ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_2ch">AUD_DMA_REG_adma1_ctrl_2ch</a></p>
</td>
<td><p>32'h000001F0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_2ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_2ch_buf_size">AUD_DMA_REG_adma1_ctrl_2ch1</a></p>
</td>
<td><p>32'h000001F4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_2ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_2ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_2ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_2ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_2ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_2ch_step_ofst">AUD_DMA_REG_adma1_ctrl_2ch2</a></p>
</td>
<td><p>32'h000001F8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_2ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_2ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_3ch">AUD_DMA_REG_adma1_ctrl_3ch</a></p>
</td>
<td><p>32'h00000200</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_3ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_3ch_buf_size">AUD_DMA_REG_adma1_ctrl_3ch1</a></p>
</td>
<td><p>32'h00000204</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_3ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_3ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_3ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_3ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_3ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_3ch_step_ofst">AUD_DMA_REG_adma1_ctrl_3ch2</a></p>
</td>
<td><p>32'h00000208</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_3ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_3ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_5ch">AUD_DMA_REG_adma1_ctrl_5ch</a></p>
</td>
<td><p>32'h00000210</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_5ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_5ch_buf_size">AUD_DMA_REG_adma1_ctrl_5ch1</a></p>
</td>
<td><p>32'h00000214</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_5ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_5ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_5ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_5ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_5ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_5ch_step_ofst">AUD_DMA_REG_adma1_ctrl_5ch2</a></p>
</td>
<td><p>32'h00000218</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_5ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_5ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_7ch">AUD_DMA_REG_adma1_ctrl_7ch</a></p>
</td>
<td><p>32'h00000220</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_7ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_7ch_buf_size">AUD_DMA_REG_adma1_ctrl_7ch1</a></p>
</td>
<td><p>32'h00000224</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_7ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_7ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_7ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_7ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_7ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_7ch_step_ofst">AUD_DMA_REG_adma1_ctrl_7ch2</a></p>
</td>
<td><p>32'h00000228</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_7ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_7ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_9ch">AUD_DMA_REG_adma1_ctrl_9ch</a></p>
</td>
<td><p>32'h00000230</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_9ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_9ch_buf_size">AUD_DMA_REG_adma1_ctrl_9ch1</a></p>
</td>
<td><p>32'h00000234</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_9ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_9ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_9ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_9ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_9ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_9ch_step_ofst">AUD_DMA_REG_adma1_ctrl_9ch2</a></p>
</td>
<td><p>32'h00000238</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_9ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_9ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_11ch">AUD_DMA_REG_adma1_ctrl_11ch</a></p>
</td>
<td><p>32'h00000240</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_11ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_11ch_buf_size">AUD_DMA_REG_adma1_ctrl_11ch1</a></p>
</td>
<td><p>32'h00000244</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_11ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_11ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_11ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_11ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_11ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_11ch_step_ofst">AUD_DMA_REG_adma1_ctrl_11ch2</a></p>
</td>
<td><p>32'h00000248</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_11ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_11ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_13ch">AUD_DMA_REG_adma1_ctrl_13ch</a></p>
</td>
<td><p>32'h00000250</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_13ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_13ch_buf_size">AUD_DMA_REG_adma1_ctrl_13ch1</a></p>
</td>
<td><p>32'h00000254</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_13ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_13ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_13ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_13ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_13ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_13ch_step_ofst">AUD_DMA_REG_adma1_ctrl_13ch2</a></p>
</td>
<td><p>32'h00000258</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_13ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_13ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_15ch">AUD_DMA_REG_adma1_ctrl_15ch</a></p>
</td>
<td><p>32'h00000260</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_15ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_15ch_buf_size">AUD_DMA_REG_adma1_ctrl_15ch1</a></p>
</td>
<td><p>32'h00000264</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_15ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_15ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_15ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_15ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_15ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_15ch_step_ofst">AUD_DMA_REG_adma1_ctrl_15ch2</a></p>
</td>
<td><p>32'h00000268</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_15ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_ctrl_15ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_0ch">AUD_DMA_REG_adma2_ctrl_0ch</a></p>
</td>
<td><p>32'h00000270</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_0ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_0ch_buf_size">AUD_DMA_REG_adma2_ctrl_0ch1</a></p>
</td>
<td><p>32'h00000274</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_0ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_0ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_0ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_0ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_0ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_0ch_step_ofst">AUD_DMA_REG_adma2_ctrl_0ch2</a></p>
</td>
<td><p>32'h00000278</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_0ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_0ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_1ch">AUD_DMA_REG_adma2_ctrl_1ch</a></p>
</td>
<td><p>32'h00000280</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_1ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_1ch_buf_size">AUD_DMA_REG_adma2_ctrl_1ch1</a></p>
</td>
<td><p>32'h00000284</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_1ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_1ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_1ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_1ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_1ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_1ch_step_ofst">AUD_DMA_REG_adma2_ctrl_1ch2</a></p>
</td>
<td><p>32'h00000288</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_1ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_1ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_2ch">AUD_DMA_REG_adma2_ctrl_2ch</a></p>
</td>
<td><p>32'h00000290</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_2ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_2ch_buf_size">AUD_DMA_REG_adma2_ctrl_2ch1</a></p>
</td>
<td><p>32'h00000294</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_2ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_2ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_2ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_2ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_2ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_2ch_step_ofst">AUD_DMA_REG_adma2_ctrl_2ch2</a></p>
</td>
<td><p>32'h00000298</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_2ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_2ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_3ch">AUD_DMA_REG_adma2_ctrl_3ch</a></p>
</td>
<td><p>32'h000002A0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_3ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_3ch_buf_size">AUD_DMA_REG_adma2_ctrl_3ch1</a></p>
</td>
<td><p>32'h000002A4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_3ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_3ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_3ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_3ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_3ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_3ch_step_ofst">AUD_DMA_REG_adma2_ctrl_3ch2</a></p>
</td>
<td><p>32'h000002A8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_3ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_3ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_4ch">AUD_DMA_REG_adma2_ctrl_4ch</a></p>
</td>
<td><p>32'h000002B0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_4ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_4ch_buf_size">AUD_DMA_REG_adma2_ctrl_4ch1</a></p>
</td>
<td><p>32'h000002B4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_4ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_4ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_4ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_4ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_4ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_4ch_step_ofst">AUD_DMA_REG_adma2_ctrl_4ch2</a></p>
</td>
<td><p>32'h000002B8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_4ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_4ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_5ch">AUD_DMA_REG_adma2_ctrl_5ch</a></p>
</td>
<td><p>32'h000002C0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_5ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_5ch_buf_size">AUD_DMA_REG_adma2_ctrl_5ch1</a></p>
</td>
<td><p>32'h000002C4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_5ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_5ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_5ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_5ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_5ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_5ch_step_ofst">AUD_DMA_REG_adma2_ctrl_5ch2</a></p>
</td>
<td><p>32'h000002C8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_5ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_5ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_6ch">AUD_DMA_REG_adma2_ctrl_6ch</a></p>
</td>
<td><p>32'h000002D0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_6ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_6ch_buf_size">AUD_DMA_REG_adma2_ctrl_6ch1</a></p>
</td>
<td><p>32'h000002D4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_6ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_6ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_6ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_6ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_6ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_6ch_step_ofst">AUD_DMA_REG_adma2_ctrl_6ch2</a></p>
</td>
<td><p>32'h000002D8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_6ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_6ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_7ch">AUD_DMA_REG_adma2_ctrl_7ch</a></p>
</td>
<td><p>32'h000002E0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_7ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_7ch_buf_size">AUD_DMA_REG_adma2_ctrl_7ch1</a></p>
</td>
<td><p>32'h000002E4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_7ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_7ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_7ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_7ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_7ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_7ch_step_ofst">AUD_DMA_REG_adma2_ctrl_7ch2</a></p>
</td>
<td><p>32'h000002E8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_7ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_7ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_8ch">AUD_DMA_REG_adma2_ctrl_8ch</a></p>
</td>
<td><p>32'h000002F0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_8ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_8ch_buf_size">AUD_DMA_REG_adma2_ctrl_8ch1</a></p>
</td>
<td><p>32'h000002F4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_8ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_8ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_8ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_8ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_8ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_8ch_step_ofst">AUD_DMA_REG_adma2_ctrl_8ch2</a></p>
</td>
<td><p>32'h000002F8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_8ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_8ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_9ch">AUD_DMA_REG_adma2_ctrl_9ch</a></p>
</td>
<td><p>32'h00000300</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_9ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_9ch_buf_size">AUD_DMA_REG_adma2_ctrl_9ch1</a></p>
</td>
<td><p>32'h00000304</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_9ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_9ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_9ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_9ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_9ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_9ch_step_ofst">AUD_DMA_REG_adma2_ctrl_9ch2</a></p>
</td>
<td><p>32'h00000308</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_9ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_9ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_10ch">AUD_DMA_REG_adma2_ctrl_10ch</a></p>
</td>
<td><p>32'h00000310</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_10ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_10ch_buf_size">AUD_DMA_REG_adma2_ctrl_10ch1</a></p>
</td>
<td><p>32'h00000314</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_10ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_10ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_10ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_10ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_10ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_10ch_step_ofst">AUD_DMA_REG_adma2_ctrl_10ch2</a></p>
</td>
<td><p>32'h00000318</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_10ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_10ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_11ch">AUD_DMA_REG_adma2_ctrl_11ch</a></p>
</td>
<td><p>32'h00000320</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_11ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_11ch_buf_size">AUD_DMA_REG_adma2_ctrl_11ch1</a></p>
</td>
<td><p>32'h00000324</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_11ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_11ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_11ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_11ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_11ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_11ch_step_ofst">AUD_DMA_REG_adma2_ctrl_11ch2</a></p>
</td>
<td><p>32'h00000328</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_11ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_11ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_12ch">AUD_DMA_REG_adma2_ctrl_12ch</a></p>
</td>
<td><p>32'h00000330</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_12ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_12ch_buf_size">AUD_DMA_REG_adma2_ctrl_12ch1</a></p>
</td>
<td><p>32'h00000334</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_12ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_12ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_12ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_12ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_12ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_12ch_step_ofst">AUD_DMA_REG_adma2_ctrl_12ch2</a></p>
</td>
<td><p>32'h00000338</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_12ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_12ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_13ch">AUD_DMA_REG_adma2_ctrl_13ch</a></p>
</td>
<td><p>32'h00000340</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_13ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_13ch_buf_size">AUD_DMA_REG_adma2_ctrl_13ch1</a></p>
</td>
<td><p>32'h00000344</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_13ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_13ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_13ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_13ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_13ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_13ch_step_ofst">AUD_DMA_REG_adma2_ctrl_13ch2</a></p>
</td>
<td><p>32'h00000348</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_13ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_13ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_14ch">AUD_DMA_REG_adma2_ctrl_14ch</a></p>
</td>
<td><p>32'h00000350</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_14ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_14ch_buf_size">AUD_DMA_REG_adma2_ctrl_14ch1</a></p>
</td>
<td><p>32'h00000354</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_14ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_14ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_14ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_14ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_14ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_14ch_step_ofst">AUD_DMA_REG_adma2_ctrl_14ch2</a></p>
</td>
<td><p>32'h00000358</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_14ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_14ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_15ch">AUD_DMA_REG_adma2_ctrl_15ch</a></p>
</td>
<td><p>32'h00000360</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_15ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_15ch_buf_size">AUD_DMA_REG_adma2_ctrl_15ch1</a></p>
</td>
<td><p>32'h00000364</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_15ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_15ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_15ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_15ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_15ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_15ch_step_ofst">AUD_DMA_REG_adma2_ctrl_15ch2</a></p>
</td>
<td><p>32'h00000368</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_15ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_15ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_16ch">AUD_DMA_REG_adma2_ctrl_16ch</a></p>
</td>
<td><p>32'h00000370</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_16ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_16ch_buf_size">AUD_DMA_REG_adma2_ctrl_16ch1</a></p>
</td>
<td><p>32'h00000374</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_16ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_16ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_16ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_16ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_16ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_16ch_step_ofst">AUD_DMA_REG_adma2_ctrl_16ch2</a></p>
</td>
<td><p>32'h00000378</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_16ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_16ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_17ch">AUD_DMA_REG_adma2_ctrl_17ch</a></p>
</td>
<td><p>32'h00000380</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_17ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_17ch_buf_size">AUD_DMA_REG_adma2_ctrl_17ch1</a></p>
</td>
<td><p>32'h00000384</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_17ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_17ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_17ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_17ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_17ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_17ch_step_ofst">AUD_DMA_REG_adma2_ctrl_17ch2</a></p>
</td>
<td><p>32'h00000388</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_17ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_17ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_18ch">AUD_DMA_REG_adma2_ctrl_18ch</a></p>
</td>
<td><p>32'h00000390</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_18ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_18ch_buf_size">AUD_DMA_REG_adma2_ctrl_18ch1</a></p>
</td>
<td><p>32'h00000394</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_18ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_18ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_18ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_18ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_18ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_18ch_step_ofst">AUD_DMA_REG_adma2_ctrl_18ch2</a></p>
</td>
<td><p>32'h00000398</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_18ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_18ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_19ch">AUD_DMA_REG_adma2_ctrl_19ch</a></p>
</td>
<td><p>32'h000003A0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_19ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_19ch_buf_size">AUD_DMA_REG_adma2_ctrl_19ch1</a></p>
</td>
<td><p>32'h000003A4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_19ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_19ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_19ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_19ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_19ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_19ch_step_ofst">AUD_DMA_REG_adma2_ctrl_19ch2</a></p>
</td>
<td><p>32'h000003A8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_19ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_ctrl_19ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_0ch">AUD_DMA_REG_adma3_ctrl_0ch</a></p>
</td>
<td><p>32'h000003B0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_0ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_0ch_buf_size">AUD_DMA_REG_adma3_ctrl_0ch1</a></p>
</td>
<td><p>32'h000003B4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_0ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_0ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_0ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_0ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_0ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_0ch_step_ofst">AUD_DMA_REG_adma3_ctrl_0ch2</a></p>
</td>
<td><p>32'h000003B8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_0ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_0ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_1ch">AUD_DMA_REG_adma3_ctrl_1ch</a></p>
</td>
<td><p>32'h000003C0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_1ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_1ch_buf_size">AUD_DMA_REG_adma3_ctrl_1ch1</a></p>
</td>
<td><p>32'h000003C4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_1ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_1ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_1ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_1ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_1ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_1ch_step_ofst">AUD_DMA_REG_adma3_ctrl_1ch2</a></p>
</td>
<td><p>32'h000003C8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_1ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_1ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_2ch">AUD_DMA_REG_adma3_ctrl_2ch</a></p>
</td>
<td><p>32'h000003D0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_2ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_2ch_buf_size">AUD_DMA_REG_adma3_ctrl_2ch1</a></p>
</td>
<td><p>32'h000003D4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_2ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_2ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_2ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_2ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_2ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_2ch_step_ofst">AUD_DMA_REG_adma3_ctrl_2ch2</a></p>
</td>
<td><p>32'h000003D8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_2ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_2ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_3ch">AUD_DMA_REG_adma3_ctrl_3ch</a></p>
</td>
<td><p>32'h000003E0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_3ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_3ch_buf_size">AUD_DMA_REG_adma3_ctrl_3ch1</a></p>
</td>
<td><p>32'h000003E4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_3ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_3ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_3ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_3ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_3ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_3ch_step_ofst">AUD_DMA_REG_adma3_ctrl_3ch2</a></p>
</td>
<td><p>32'h000003E8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_3ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_3ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_4ch">AUD_DMA_REG_adma3_ctrl_4ch</a></p>
</td>
<td><p>32'h000003F0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_4ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_4ch_buf_size">AUD_DMA_REG_adma3_ctrl_4ch1</a></p>
</td>
<td><p>32'h000003F4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_4ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_4ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_4ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_4ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_4ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_4ch_step_ofst">AUD_DMA_REG_adma3_ctrl_4ch2</a></p>
</td>
<td><p>32'h000003F8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_4ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_4ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_5ch">AUD_DMA_REG_adma3_ctrl_5ch</a></p>
</td>
<td><p>32'h00000400</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_5ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_5ch_buf_size">AUD_DMA_REG_adma3_ctrl_5ch1</a></p>
</td>
<td><p>32'h00000404</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_5ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_5ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_5ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_5ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_5ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_5ch_step_ofst">AUD_DMA_REG_adma3_ctrl_5ch2</a></p>
</td>
<td><p>32'h00000408</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_5ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_5ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_6ch">AUD_DMA_REG_adma3_ctrl_6ch</a></p>
</td>
<td><p>32'h00000410</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_6ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_6ch_buf_size">AUD_DMA_REG_adma3_ctrl_6ch1</a></p>
</td>
<td><p>32'h00000414</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_6ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_6ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_6ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_6ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_6ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_6ch_step_ofst">AUD_DMA_REG_adma3_ctrl_6ch2</a></p>
</td>
<td><p>32'h00000418</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_6ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_6ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_7ch">AUD_DMA_REG_adma3_ctrl_7ch</a></p>
</td>
<td><p>32'h00000420</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_7ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_7ch_buf_size">AUD_DMA_REG_adma3_ctrl_7ch1</a></p>
</td>
<td><p>32'h00000424</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_7ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_7ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_7ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_7ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_7ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_7ch_step_ofst">AUD_DMA_REG_adma3_ctrl_7ch2</a></p>
</td>
<td><p>32'h00000428</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_7ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_7ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_8ch">AUD_DMA_REG_adma3_ctrl_8ch</a></p>
</td>
<td><p>32'h00000430</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_8ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_8ch_buf_size">AUD_DMA_REG_adma3_ctrl_8ch1</a></p>
</td>
<td><p>32'h00000434</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_8ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_8ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_8ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_8ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_8ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_8ch_step_ofst">AUD_DMA_REG_adma3_ctrl_8ch2</a></p>
</td>
<td><p>32'h00000438</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_8ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_8ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_9ch">AUD_DMA_REG_adma3_ctrl_9ch</a></p>
</td>
<td><p>32'h00000440</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_9ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_9ch_buf_size">AUD_DMA_REG_adma3_ctrl_9ch1</a></p>
</td>
<td><p>32'h00000444</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_9ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_9ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_9ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_9ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_9ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_9ch_step_ofst">AUD_DMA_REG_adma3_ctrl_9ch2</a></p>
</td>
<td><p>32'h00000448</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_9ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_9ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_10ch">AUD_DMA_REG_adma3_ctrl_10ch</a></p>
</td>
<td><p>32'h00000450</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_10ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_10ch_buf_size">AUD_DMA_REG_adma3_ctrl_10ch1</a></p>
</td>
<td><p>32'h00000454</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_10ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_10ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_10ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_10ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_10ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_10ch_step_ofst">AUD_DMA_REG_adma3_ctrl_10ch2</a></p>
</td>
<td><p>32'h00000458</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_10ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_10ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_11ch">AUD_DMA_REG_adma3_ctrl_11ch</a></p>
</td>
<td><p>32'h00000460</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_11ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_11ch_buf_size">AUD_DMA_REG_adma3_ctrl_11ch1</a></p>
</td>
<td><p>32'h00000464</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_11ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_11ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_11ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_11ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_11ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_11ch_step_ofst">AUD_DMA_REG_adma3_ctrl_11ch2</a></p>
</td>
<td><p>32'h00000468</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_11ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_11ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_12ch">AUD_DMA_REG_adma3_ctrl_12ch</a></p>
</td>
<td><p>32'h00000470</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_12ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_12ch_buf_size">AUD_DMA_REG_adma3_ctrl_12ch1</a></p>
</td>
<td><p>32'h00000474</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_12ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_12ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_12ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_12ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_12ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_12ch_step_ofst">AUD_DMA_REG_adma3_ctrl_12ch2</a></p>
</td>
<td><p>32'h00000478</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_12ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_12ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_13ch">AUD_DMA_REG_adma3_ctrl_13ch</a></p>
</td>
<td><p>32'h00000480</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_13ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_13ch_buf_size">AUD_DMA_REG_adma3_ctrl_13ch1</a></p>
</td>
<td><p>32'h00000484</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_13ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_13ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_13ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_13ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_13ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_13ch_step_ofst">AUD_DMA_REG_adma3_ctrl_13ch2</a></p>
</td>
<td><p>32'h00000488</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_13ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_13ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_14ch">AUD_DMA_REG_adma3_ctrl_14ch</a></p>
</td>
<td><p>32'h00000490</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_14ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_14ch_buf_size">AUD_DMA_REG_adma3_ctrl_14ch1</a></p>
</td>
<td><p>32'h00000494</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_14ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_14ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_14ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_14ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_14ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_14ch_step_ofst">AUD_DMA_REG_adma3_ctrl_14ch2</a></p>
</td>
<td><p>32'h00000498</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_14ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_14ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_15ch">AUD_DMA_REG_adma3_ctrl_15ch</a></p>
</td>
<td><p>32'h000004A0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_15ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_15ch_buf_size">AUD_DMA_REG_adma3_ctrl_15ch1</a></p>
</td>
<td><p>32'h000004A4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_15ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_15ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_15ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_15ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_15ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_15ch_step_ofst">AUD_DMA_REG_adma3_ctrl_15ch2</a></p>
</td>
<td><p>32'h000004A8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_15ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_15ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_16ch">AUD_DMA_REG_adma3_ctrl_16ch</a></p>
</td>
<td><p>32'h000004B0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_16ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_16ch_buf_size">AUD_DMA_REG_adma3_ctrl_16ch1</a></p>
</td>
<td><p>32'h000004B4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_16ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_16ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_16ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_16ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_16ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_16ch_step_ofst">AUD_DMA_REG_adma3_ctrl_16ch2</a></p>
</td>
<td><p>32'h000004B8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_16ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_16ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_17ch">AUD_DMA_REG_adma3_ctrl_17ch</a></p>
</td>
<td><p>32'h000004C0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_17ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_17ch_buf_size">AUD_DMA_REG_adma3_ctrl_17ch1</a></p>
</td>
<td><p>32'h000004C4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_17ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_17ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_17ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_17ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_17ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_17ch_step_ofst">AUD_DMA_REG_adma3_ctrl_17ch2</a></p>
</td>
<td><p>32'h000004C8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_17ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_17ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_18ch">AUD_DMA_REG_adma3_ctrl_18ch</a></p>
</td>
<td><p>32'h000004D0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_18ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_18ch_buf_size">AUD_DMA_REG_adma3_ctrl_18ch1</a></p>
</td>
<td><p>32'h000004D4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_18ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_18ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_18ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_18ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_18ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_18ch_step_ofst">AUD_DMA_REG_adma3_ctrl_18ch2</a></p>
</td>
<td><p>32'h000004D8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_18ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_18ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_19ch">AUD_DMA_REG_adma3_ctrl_19ch</a></p>
</td>
<td><p>32'h000004E0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_19ch_st_addr">st_addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Start address for reading data from memory.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_19ch_buf_size">AUD_DMA_REG_adma3_ctrl_19ch1</a></p>
</td>
<td><p>32'h000004E4</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[17:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_19ch_buf_size">buf_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Buffer Size is a 18-bit field which represents the memory 
allocation in 
32-bit word. 
0 indicates the Maximum memory space (256x4 Kilo Bytes memory 
space), the others number represent the number multiply by 4 
memory space, e.g. When the number is equal to 100, the buffer 
size is 100x4 Bytes.</p>
</td>
</tr>
<tr><td><p>[24:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_19ch_s_cnt">s_cnt</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0x00= IRQ every 256 ahb transactions 
0x01= IRQ every 1x2 ahb transactions 
0x02= IRQ every 2 x2 ahb transactions 
0x03= IRQ every 3 x2 ahb transactions 
0x04= IRQ every 4 x2 ahb transactions 
… 
0x7E= IRQ every 126 x2 ahb transactions 
0x7F= IRQ every 127 x2 ahb transactions</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_19ch_addr_dir">addr_dir</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA Address Direction 
1- Increment the source/destination address after each transfer 
0- Decrement the source/destination address after each transfer</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_19ch_burst_sel">burst_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>DMA burst size 
0- Transfer data in burst of 1 
1- Transfer data in burst of 4</p>
</td>
</tr>
<tr><td><p>[29:27]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_19ch_samp_size">samp_size</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sample Size 
000 = 8 bits data, 24 zeros; 
001 = 8 bit data, 8zeros,8 bit data,8 bit zeros. 
010 = 16 bits data, 16 zeros; 
011 = 16 bits data, 16 bits data; 
100 = 24 bit data, 8zeros. 
110 = 32 bits data for control data</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_19ch_step_ofst">AUD_DMA_REG_adma3_ctrl_19ch2</a></p>
</td>
<td><p>32'h000004E8</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_19ch_step_ofst">step_ofst</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Allows interleaving of 2+ channels into one memory space 000 = 
Interleave 0 (no skip) 
001 = Interleave 1 (skip 1 sample) 
010 = Interleave 2 (skip 2 samples) 
011 = Interleave 3 (skip 3 samples) 
100 = Interleave 4 (skip 4 samples) 
101 = Interleave 5 (skip 5 samples) 
110 = Interleave 6 (skip 6 samples) 
111 = Interleave 7 (skip 7 samples) 
The interleaving feature will not work when burst of 4 is 
selected since the memory subsystem does not support wirting 
burst with non-sequentail addresses.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_ctrl_19ch_block_int">block_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit to enable generation of blocking or non-blocking Interrupt. 
0 : Interrupt is generated when number of Data transfers equal 
to Sample count. The Channel does not stop after Interrupt. 
1 : Interrupt is generated when number of Data transfers equal 
to buffer size. The Channel stops working and resume on 
clearing the Interrupt.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_in0_grp">AUD_DMA_REG_cfg_adma01_irq_in0_grp</a></p>
</td>
<td><p>32'h00000600</p>
</td>
<td><p>The input channels of dma1 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_in0_grp_adma1_ch1">adma1_ch1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>DMA interrupt grouping for adma1 ch1. Bit[0:7] corresponds to 
dma1 channel 1,3,5,7,9,11,13,15. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_in0_grp_adma1_ch3">adma1_ch3</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>DMA interrupt grouping for adma1 ch3. Bit[0:7] corresponds to 
dma1 channel 1,3,5,7,9,11,13,15. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[23:16]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_in0_grp_adma1_ch5">adma1_ch5</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p>DMA interrupt grouping for adma1 ch5. Bit[0:7] corresponds to 
dma1 channel 1,3,5,7,9,11,13,15. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_in0_grp_adma1_ch7">adma1_ch7</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p>DMA interrupt grouping for adma1 ch7. Bit[0:7] corresponds to 
dma1 channel 1,3,5,7,9,11,13,15. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_in0_grp_adma1_ch9">AUD_DMA_REG_cfg_adma01_irq_in0_grp1</a></p>
</td>
<td><p>32'h00000604</p>
</td>
<td><p>The input channels of dma1 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_in0_grp_adma1_ch9">adma1_ch9</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p>DMA interrupt grouping for adma1 ch9. Bit[0:7] corresponds to 
dma1 channel 1,3,5,7,9,11,13,15. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_in0_grp_adma1_ch11">adma1_ch11</a></p>
</td>
<td><p>0x20</p>
</td>
<td><p>DMA interrupt grouping for adma1 ch11. Bit[0:7] corresponds to 
dma1 channel 1,3,5,7,9,11,13,15. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[23:16]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_in0_grp_adma1_ch13">adma1_ch13</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>DMA interrupt grouping for adma1 ch13. Bit[0:7] corresponds to 
dma1 channel 1,3,5,7,9,11,13,15. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_in0_grp_adma1_ch15">adma1_ch15</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>DMA interrupt grouping for adma1 ch15. Bit[0:7] corresponds to 
dma1 channel 1,3,5,7,9,11,13,15. 
1means selected, 0 means not selected.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_in1_grp">AUD_DMA_REG_cfg_adma01_irq_in1_grp</a></p>
</td>
<td><p>32'h00000630</p>
</td>
<td><p>The input channels of dma0 and dma1 are grouped according to 
this register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_in1_grp_adma1_ch1">adma1_ch1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>DMA interrupt grouping for adma1 ch1. Bit[0:7] corresponds to 
dma1 channel 1,3,5,7,9,11,13,15. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_in1_grp_adma1_ch3">adma1_ch3</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>DMA interrupt grouping for adma1 ch3. Bit[0:7] corresponds to 
dma1 channel 1,3,5,7,9,11,13,15. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[23:16]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_in1_grp_adma1_ch5">adma1_ch5</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p>DMA interrupt grouping for adma1 ch5. Bit[0:7] corresponds to 
dma1 channel 1,3,5,7,9,11,13,15. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_in1_grp_adma1_ch7">adma1_ch7</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p>DMA interrupt grouping for adma1 ch7. Bit[0:7] corresponds to 
dma1 channel 1,3,5,7,9,11,13,15. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_in1_grp_adma1_ch9">AUD_DMA_REG_cfg_adma01_irq_in1_grp1</a></p>
</td>
<td><p>32'h00000634</p>
</td>
<td><p>The input channels of dma0 and dma1 are grouped according to 
this register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_in1_grp_adma1_ch9">adma1_ch9</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p>DMA interrupt grouping for adma1 ch9. Bit[0:7] corresponds to 
dma1 channel 1,3,5,7,9,11,13,15. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[15:8]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_in1_grp_adma1_ch11">adma1_ch11</a></p>
</td>
<td><p>0x20</p>
</td>
<td><p>DMA interrupt grouping for adma1 ch11. Bit[0:7] corresponds to 
dma1 channel 1,3,5,7,9,11,13,15. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[23:16]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_in1_grp_adma1_ch13">adma1_ch13</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>DMA interrupt grouping for adma1 ch13. Bit[0:7] corresponds to 
dma1 channel 1,3,5,7,9,11,13,15. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[31:24]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_in1_grp_adma1_ch15">adma1_ch15</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>DMA interrupt grouping for adma1 ch15. Bit[0:7] corresponds to 
dma1 channel 1,3,5,7,9,11,13,15. 
1means selected, 0 means not selected.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_out_grp">AUD_DMA_REG_cfg_adma01_irq_out_grp</a></p>
</td>
<td><p>32'h00000660</p>
</td>
<td><p>The output channels of dma0 and dma1 are grouped according to 
this register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[1:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_out_grp_adma1_out0_ch0">adma1_out0_ch0</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>DMA interrupt grouping for adma1 ch0. Bit[1:0] corresponds to 
dma1 channel 0,2. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[3:2]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_out_grp_adma1_out0_ch2">adma1_out0_ch2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>DMA interrupt grouping for adma1 ch2. Bit[1:0] corresponds to 
dma1 channel 0,2. 
1means selected, 0 means not selected. 
The following is the second configuration of the output group, 
which is used to generate the second output interrupt.</p>
</td>
</tr>
<tr><td><p>[5:4]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_out_grp_adma1_out1_ch0">adma1_out1_ch0</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>DMA interrupt grouping for adma1 ch0. Bit[1:0] corresponds to 
dma1 channel 0,2. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[7:6]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma01_irq_out_grp_adma1_out1_ch2">adma1_out1_ch2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>DMA interrupt grouping for adma1 ch2. Bit[1:0] corresponds to 
dma1 channel 0,2. 
1means selected, 0 means not selected.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in0_grp">AUD_DMA_REG_cfg_adma2_irq_in0_grp</a></p>
</td>
<td><p>32'h00000670</p>
</td>
<td><p>The input channels of dma2 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in0_grp_ch1">ch1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch1. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in0_grp_ch3">ch3</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch3. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in0_grp_ch5">ch5</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch5. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in0_grp_ch7">AUD_DMA_REG_cfg_adma2_irq_in0_grp1</a></p>
</td>
<td><p>32'h00000674</p>
</td>
<td><p>The input channels of dma2 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in0_grp_ch7">ch7</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch7. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in0_grp_ch9">ch9</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch9. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in0_grp_ch11">ch11</a></p>
</td>
<td><p>0x20</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch11. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in0_grp_ch13">AUD_DMA_REG_cfg_adma2_irq_in0_grp2</a></p>
</td>
<td><p>32'h00000678</p>
</td>
<td><p>The input channels of dma2 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in0_grp_ch13">ch13</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch13. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in0_grp_ch15">ch15</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch15. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in0_grp_ch17">ch17</a></p>
</td>
<td><p>0x100</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch17. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in0_grp_ch19">AUD_DMA_REG_cfg_adma2_irq_in0_grp3</a></p>
</td>
<td><p>32'h0000067C</p>
</td>
<td><p>The input channels of dma2 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in0_grp_ch19">ch19</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch19. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in1_grp">AUD_DMA_REG_cfg_adma2_irq_in1_grp</a></p>
</td>
<td><p>32'h00000680</p>
</td>
<td><p>The input channels of dma2 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in1_grp_ch1">ch1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch1. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in1_grp_ch3">ch3</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch3. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in1_grp_ch5">ch5</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch5. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in1_grp_ch7">AUD_DMA_REG_cfg_adma2_irq_in1_grp1</a></p>
</td>
<td><p>32'h00000684</p>
</td>
<td><p>The input channels of dma2 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in1_grp_ch7">ch7</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch7. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in1_grp_ch9">ch9</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch9. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in1_grp_ch11">ch11</a></p>
</td>
<td><p>0x20</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch11. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in1_grp_ch13">AUD_DMA_REG_cfg_adma2_irq_in1_grp2</a></p>
</td>
<td><p>32'h00000688</p>
</td>
<td><p>The input channels of dma2 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in1_grp_ch13">ch13</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch13. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in1_grp_ch15">ch15</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch15. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in1_grp_ch17">ch17</a></p>
</td>
<td><p>0x100</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch17. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in1_grp_ch19">AUD_DMA_REG_cfg_adma2_irq_in1_grp3</a></p>
</td>
<td><p>32'h0000068C</p>
</td>
<td><p>The input channels of dma2 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_in1_grp_ch19">ch19</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch19. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out0_grp">AUD_DMA_REG_cfg_adma2_irq_out0_grp</a></p>
</td>
<td><p>32'h00000690</p>
</td>
<td><p>The output channels of dma2 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out0_grp_ch0">ch0</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch0. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out0_grp_ch2">ch2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch2. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out0_grp_ch4">ch4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch4. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out0_grp_ch6">AUD_DMA_REG_cfg_adma2_irq_out0_grp1</a></p>
</td>
<td><p>32'h00000694</p>
</td>
<td><p>The output channels of dma2 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out0_grp_ch6">ch6</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch6. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out0_grp_ch8">ch8</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch8. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out0_grp_ch10">ch10</a></p>
</td>
<td><p>0x20</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch10. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out0_grp_ch12">AUD_DMA_REG_cfg_adma2_irq_out0_grp2</a></p>
</td>
<td><p>32'h00000698</p>
</td>
<td><p>The output channels of dma2 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out0_grp_ch12">ch12</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch12. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out0_grp_ch14">ch14</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch14. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out0_grp_ch16">ch16</a></p>
</td>
<td><p>0x100</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch16. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out0_grp_ch18">AUD_DMA_REG_cfg_adma2_irq_out0_grp3</a></p>
</td>
<td><p>32'h0000069C</p>
</td>
<td><p>The output channels of dma2 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out0_grp_ch18">ch18</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch18. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out1_grp">AUD_DMA_REG_cfg_adma2_irq_out1_grp</a></p>
</td>
<td><p>32'h000006A0</p>
</td>
<td><p>The output channels of dma2 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out1_grp_ch0">ch0</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch0. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out1_grp_ch2">ch2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch2. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out1_grp_ch4">ch4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch4. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out1_grp_ch6">AUD_DMA_REG_cfg_adma2_irq_out1_grp1</a></p>
</td>
<td><p>32'h000006A4</p>
</td>
<td><p>The output channels of dma2 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out1_grp_ch6">ch6</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch6. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out1_grp_ch8">ch8</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch8. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out1_grp_ch10">ch10</a></p>
</td>
<td><p>0x20</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch10. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out1_grp_ch12">AUD_DMA_REG_cfg_adma2_irq_out1_grp2</a></p>
</td>
<td><p>32'h000006A8</p>
</td>
<td><p>The output channels of dma2 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out1_grp_ch12">ch12</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch12. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out1_grp_ch14">ch14</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch14. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out1_grp_ch16">ch16</a></p>
</td>
<td><p>0x100</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch16. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out1_grp_ch18">AUD_DMA_REG_cfg_adma2_irq_out1_grp3</a></p>
</td>
<td><p>32'h000006AC</p>
</td>
<td><p>The output channels of dma2 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma2_irq_out1_grp_ch18">ch18</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>DMA interrupt grouping for adma2 ch18. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in0_grp">AUD_DMA_REG_cfg_adma3_irq_in0_grp</a></p>
</td>
<td><p>32'h000006B0</p>
</td>
<td><p>The input channels of dma3 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in0_grp_ch1">ch1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch1. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in0_grp_ch3">ch3</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch3. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in0_grp_ch5">ch5</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch5. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in0_grp_ch7">AUD_DMA_REG_cfg_adma3_irq_in0_grp1</a></p>
</td>
<td><p>32'h000006B4</p>
</td>
<td><p>The input channels of dma3 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in0_grp_ch7">ch7</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch7. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in0_grp_ch9">ch9</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch9. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in0_grp_ch11">ch11</a></p>
</td>
<td><p>0x20</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch11. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in0_grp_ch13">AUD_DMA_REG_cfg_adma3_irq_in0_grp2</a></p>
</td>
<td><p>32'h000006B8</p>
</td>
<td><p>The input channels of dma3 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in0_grp_ch13">ch13</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch13. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in0_grp_ch15">ch15</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch15. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in0_grp_ch17">ch17</a></p>
</td>
<td><p>0x100</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch17. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in0_grp_ch19">AUD_DMA_REG_cfg_adma3_irq_in0_grp3</a></p>
</td>
<td><p>32'h000006BC</p>
</td>
<td><p>The input channels of dma3 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in0_grp_ch19">ch19</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch19. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in1_grp">AUD_DMA_REG_cfg_adma3_irq_in1_grp</a></p>
</td>
<td><p>32'h000006C0</p>
</td>
<td><p>The input channels of dma3 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in1_grp_ch1">ch1</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch1. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in1_grp_ch3">ch3</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch3. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in1_grp_ch5">ch5</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch5. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in1_grp_ch7">AUD_DMA_REG_cfg_adma3_irq_in1_grp1</a></p>
</td>
<td><p>32'h000006C4</p>
</td>
<td><p>The input channels of dma3 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in1_grp_ch7">ch7</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch7. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in1_grp_ch9">ch9</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch9. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in1_grp_ch11">ch11</a></p>
</td>
<td><p>0x20</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch11. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in1_grp_ch13">AUD_DMA_REG_cfg_adma3_irq_in1_grp2</a></p>
</td>
<td><p>32'h000006C8</p>
</td>
<td><p>The input channels of dma3 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in1_grp_ch13">ch13</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch13. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in1_grp_ch15">ch15</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch15. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in1_grp_ch17">ch17</a></p>
</td>
<td><p>0x100</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch17. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in1_grp_ch19">AUD_DMA_REG_cfg_adma3_irq_in1_grp3</a></p>
</td>
<td><p>32'h000006CC</p>
</td>
<td><p>The input channels of dma3 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_in1_grp_ch19">ch19</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch19. bit[0:9]corresponds to 
channel 1,3,5,7,9,11,13,15,17,19. 
1means selected, 0 means not selected.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out0_grp">AUD_DMA_REG_cfg_adma3_irq_out0_grp</a></p>
</td>
<td><p>32'h000006D0</p>
</td>
<td><p>The output channels of dma3 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out0_grp_ch0">ch0</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch0. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out0_grp_ch2">ch2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch2. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out0_grp_ch4">ch4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch4. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out0_grp_ch6">AUD_DMA_REG_cfg_adma3_irq_out0_grp1</a></p>
</td>
<td><p>32'h000006D4</p>
</td>
<td><p>The output channels of dma3 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out0_grp_ch6">ch6</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch6. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out0_grp_ch8">ch8</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch8. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out0_grp_ch10">ch10</a></p>
</td>
<td><p>0x20</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch10. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out0_grp_ch12">AUD_DMA_REG_cfg_adma3_irq_out0_grp2</a></p>
</td>
<td><p>32'h000006D8</p>
</td>
<td><p>The output channels of dma3 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out0_grp_ch12">ch12</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch12. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out0_grp_ch14">ch14</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch14. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out0_grp_ch16">ch16</a></p>
</td>
<td><p>0x100</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch16. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out0_grp_ch18">AUD_DMA_REG_cfg_adma3_irq_out0_grp3</a></p>
</td>
<td><p>32'h000006DC</p>
</td>
<td><p>The output channels of dma3 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out0_grp_ch18">ch18</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch18. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out1_grp">AUD_DMA_REG_cfg_adma3_irq_out1_grp</a></p>
</td>
<td><p>32'h000006E0</p>
</td>
<td><p>The output channels of dma3 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out1_grp_ch0">ch0</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch0. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out1_grp_ch2">ch2</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch2. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out1_grp_ch4">ch4</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch4. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out1_grp_ch6">AUD_DMA_REG_cfg_adma3_irq_out1_grp1</a></p>
</td>
<td><p>32'h000006E4</p>
</td>
<td><p>The output channels of dma3 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out1_grp_ch6">ch6</a></p>
</td>
<td><p>0x8</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch6. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out1_grp_ch8">ch8</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch8. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out1_grp_ch10">ch10</a></p>
</td>
<td><p>0x20</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch10. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out1_grp_ch12">AUD_DMA_REG_cfg_adma3_irq_out1_grp2</a></p>
</td>
<td><p>32'h000006E8</p>
</td>
<td><p>The output channels of dma3 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out1_grp_ch12">ch12</a></p>
</td>
<td><p>0x40</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch12. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out1_grp_ch14">ch14</a></p>
</td>
<td><p>0x80</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch14. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>[29:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out1_grp_ch16">ch16</a></p>
</td>
<td><p>0x100</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch16. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out1_grp_ch18">AUD_DMA_REG_cfg_adma3_irq_out1_grp3</a></p>
</td>
<td><p>32'h000006EC</p>
</td>
<td><p>The output channels of dma3 are grouped according to this 
register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_cfg_adma3_irq_out1_grp_ch18">ch18</a></p>
</td>
<td><p>0x200</p>
</td>
<td><p>DMA interrupt grouping for adma3 ch18. bit[0:9]corresponds to 
channel 0,2,4,6,8,10,12,14,16,18. 
1means selected, 0 means not selected.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma_irq_grp_sel">AUD_DMA_REG_dma_irq_grp_sel</a></p>
</td>
<td><p>32'h00000700</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma_irq_grp_sel_dma1_in">dma1_in</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>For blocking or non-blocking interrupt. 
0-select register cfg_adma1_irq_in0_grp as the interrupt group 
configuration, and the interrupt generated by the configuration 
will be used as the DMA1 interrupt input. 
1-select register cfg_adma1_irq_in1_grp as the interrupt group 
configuration, and the interrupt generated by the configuration 
will be used as the DMA1 interrupt input.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma_irq_grp_sel_dma1_out">dma1_out</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>For blocking or non-blocking interrupt. 
0-select register cfg_adma1_irq_out0_grp as the interrupt group 
configuration, and the interrupt generated by the configuration 
will be used as the DMA1 interrupt input. 
1-select register cfg_adma1_irq_out1_grp as the interrupt group 
configuration, and the interrupt generated by the configuration 
will be used as the DMA1 interrupt input.</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma_irq_grp_sel_dma2_in">dma2_in</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>For blocking or non-blocking interrupt. 
0-select register cfg_adma2_irq_in0_grp as the interrupt group 
configuration, and the interrupt generated by the configuration 
will be used as the DMA2 interrupt input. 
1-select register cfg_adma2_irq_in1_grp as the interrupt group 
configuration, and the interrupt generated by the configuration 
will be used as the DMA2 interrupt input.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma_irq_grp_sel_dma2_out">dma2_out</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>For blocking or non-blocking interrupt. 
0-select register cfg_adma2_irq_out0_grp as the interrupt group 
configuration, and the interrupt generated by the configuration 
will be used as the DMA2 interrupt input. 
1-select register cfg_adma2_irq_out1_grp as the interrupt group 
configuration, and the interrupt generated by the configuration 
will be used as the DMA2 interrupt input.</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma_irq_grp_sel_dma3_in">dma3_in</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>For blocking or non-blocking interrupt. 
0-select register cfg_adma3_irq_in0_grp as the interrupt group 
configuration, and the interrupt generated by the configuration 
will be used as the DMA3 interrupt input. 
1-select register cfg_adma3_irq_in1_grp as the interrupt group 
configuration, and the interrupt generated by the configuration 
will be used as the DMA3 interrupt input.</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma_irq_grp_sel_dma3_out">dma3_out</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>For blocking or non-blocking interrupt. 
0-select register cfg_adma3_irq_out0_grp as the interrupt group 
configuration, and the interrupt generated by the configuration 
will be used as the DMA3 interrupt input. 
1-select register cfg_adma3_irq_out1_grp as the interrupt group 
configuration, and the interrupt generated by the configuration 
will be used as the DMA3 interrupt input.</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_curr_addr_sel">AUD_DMA_REG_curr_addr_sel</a></p>
</td>
<td><p>32'h00000704</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_curr_addr_sel_dma1">dma1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Select one channel's cur_addr from the 10 (8 inputs, 2 outputs) 
channels of dma1 and report it to the status register. 
The valid values are 0,1 ,2,3,5,7,9,11,13,15</p>
</td>
</tr>
<tr><td><p>[9:5]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_curr_addr_sel_dma2">dma2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Select one channel's cur_addr from the 20 (10 inputs, 10 
outputs) channels of dma2 and report it to the status register. 
The valid values are 0,1 ,2,...,17,18,19</p>
</td>
</tr>
<tr><td><p>[14:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_curr_addr_sel_dma3">dma3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Select one channel's cur_addr from the 20 (10 inputs, 10 
outputs) channels of dma3 and report it to the status register. 
The valid values are 0,1 ,2,...,17,18,19</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_sta">AUD_DMA_REG_adma1_sta</a></p>
</td>
<td><p>32'h00000A08</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_sta_auddma_overrun">auddma_overrun</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The FIFO overrun status</p>
</td>
</tr>
<tr><td><p>[9:8]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_sta_auddma_underrun">auddma_underrun</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The FIFO underrun status</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_sta_auddma_adr_update">auddma_adr_update</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Asserted when address is incremented/decremented.</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_sta_auddma_cur_adr_sta">AUD_DMA_REG_adma1_sta1</a></p>
</td>
<td><p>32'h00000A0C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma1_sta_auddma_cur_adr_sta">auddma_cur_adr_sta</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The current address pointer for the audio DMA1 channel selected 
above</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_sta">AUD_DMA_REG_adma2_sta</a></p>
</td>
<td><p>32'h00000A10</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_sta_auddma_overrun">auddma_overrun</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The FIFO overrun status</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_sta_auddma_underrun">auddma_underrun</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The FIFO underrun status</p>
</td>
</tr>
<tr><td><p>[20:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_sta_auddma_adr_update">auddma_adr_update</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Asserted when address is incremented/decremented.</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_sta_auddma_cur_adr_sta">AUD_DMA_REG_adma2_sta1</a></p>
</td>
<td><p>32'h00000A14</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma2_sta_auddma_cur_adr_sta">auddma_cur_adr_sta</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The current address pointer for the audio DMA2 channel selected 
above</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_sta">AUD_DMA_REG_adma3_sta</a></p>
</td>
<td><p>32'h00000A18</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_sta_auddma_overrun">auddma_overrun</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The FIFO overrun status</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_sta_auddma_underrun">auddma_underrun</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The FIFO underrun status</p>
</td>
</tr>
<tr><td><p>[20:20]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_sta_auddma_adr_update">auddma_adr_update</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Asserted when address is incremented/decremented.</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_sta_auddma_cur_adr_sta">AUD_DMA_REG_adma3_sta1</a></p>
</td>
<td><p>32'h00000A1C</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_adma3_sta_auddma_cur_adr_sta">auddma_cur_adr_sta</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The current address pointer for the audio DMA3 channel selected 
above</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en0">AUD_DMA_REG_dma01_irq_en0</a></p>
</td>
<td><p>32'h00000B00</p>
</td>
<td><p>dma1 grouping input and output interrupt enable (1=enabled, 
0=disabled)</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en0_in_ch0">in_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en0_in_ch1">in_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en0_in_ch2">in_ch2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en0_in_ch3">in_ch3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en0_in_ch4">in_ch4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en0_in_ch5">in_ch5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en0_in_ch6">in_ch6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en0_in_ch7">in_ch7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en0_out_ch0">out_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en0_out_ch1">out_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en1">AUD_DMA_REG_dma01_irq_en1</a></p>
</td>
<td><p>32'h00000B04</p>
</td>
<td><p>Dma0 and dma1 grouping input and output interrupt enable 
(1=enabled, 0="disabled)</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en1_in_ch0">in_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en1_in_ch1">in_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en1_in_ch2">in_ch2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en1_in_ch3">in_ch3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en1_in_ch4">in_ch4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en1_in_ch5">in_ch5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en1_in_ch6">in_ch6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en1_in_ch7">in_ch7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en1_out_ch0">out_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_en1_out_ch1">out_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0">AUD_DMA_REG_dma2_irq_en0</a></p>
</td>
<td><p>32'h00000B08</p>
</td>
<td><p>Dma2 grouping input and output interrupt enable (1=enabled, 
0=disabled)</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0_in_ch0">in_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0_in_ch1">in_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0_in_ch2">in_ch2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0_in_ch3">in_ch3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0_in_ch4">in_ch4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0_in_ch5">in_ch5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0_in_ch6">in_ch6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0_in_ch7">in_ch7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0_in_ch8">in_ch8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0_in_ch9">in_ch9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0_out_ch0">out_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0_out_ch1">out_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0_out_ch2">out_ch2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0_out_ch3">out_ch3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0_out_ch4">out_ch4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0_out_ch5">out_ch5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0_out_ch6">out_ch6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0_out_ch7">out_ch7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0_out_ch8">out_ch8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en0_out_ch9">out_ch9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1">AUD_DMA_REG_dma2_irq_en1</a></p>
</td>
<td><p>32'h00000B0C</p>
</td>
<td><p>Dma2 grouping input and output interrupt enable (1=enabled, 
0=disabled)</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1_in_ch0">in_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1_in_ch1">in_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1_in_ch2">in_ch2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1_in_ch3">in_ch3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1_in_ch4">in_ch4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1_in_ch5">in_ch5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1_in_ch6">in_ch6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1_in_ch7">in_ch7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1_in_ch8">in_ch8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1_in_ch9">in_ch9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1_out_ch0">out_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1_out_ch1">out_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1_out_ch2">out_ch2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1_out_ch3">out_ch3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1_out_ch4">out_ch4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1_out_ch5">out_ch5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1_out_ch6">out_ch6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1_out_ch7">out_ch7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1_out_ch8">out_ch8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_en1_out_ch9">out_ch9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0">AUD_DMA_REG_dma3_irq_en0</a></p>
</td>
<td><p>32'h00000B10</p>
</td>
<td><p>Dma3 grouping input and output interrupt enable (1=enabled, 
0=disabled)</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0_in_ch0">in_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0_in_ch1">in_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0_in_ch2">in_ch2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0_in_ch3">in_ch3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0_in_ch4">in_ch4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0_in_ch5">in_ch5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0_in_ch6">in_ch6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0_in_ch7">in_ch7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0_in_ch8">in_ch8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0_in_ch9">in_ch9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0_out_ch0">out_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0_out_ch1">out_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0_out_ch2">out_ch2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0_out_ch3">out_ch3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0_out_ch4">out_ch4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0_out_ch5">out_ch5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0_out_ch6">out_ch6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0_out_ch7">out_ch7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0_out_ch8">out_ch8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en0_out_ch9">out_ch9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1">AUD_DMA_REG_dma3_irq_en1</a></p>
</td>
<td><p>32'h00000B14</p>
</td>
<td><p>Dma3 grouping input and output interrupt enable (1=enabled, 
0=disabled)</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1_in_ch0">in_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1_in_ch1">in_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1_in_ch2">in_ch2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1_in_ch3">in_ch3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1_in_ch4">in_ch4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1_in_ch5">in_ch5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1_in_ch6">in_ch6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1_in_ch7">in_ch7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1_in_ch8">in_ch8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1_in_ch9">in_ch9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1_out_ch0">out_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1_out_ch1">out_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1_out_ch2">out_ch2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1_out_ch3">out_ch3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1_out_ch4">out_ch4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1_out_ch5">out_ch5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1_out_ch6">out_ch6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1_out_ch7">out_ch7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1_out_ch8">out_ch8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_en1_out_ch9">out_ch9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta0">AUD_DMA_REG_dma01_irq_sta0</a></p>
</td>
<td><p>32'h00000B20</p>
</td>
<td><p>Adma 01 group0 input and output channel 
interrupt.Write-one-to-clear.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta0_in_ch0">in_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta0_in_ch1">in_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta0_in_ch2">in_ch2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta0_in_ch3">in_ch3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta0_in_ch4">in_ch4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta0_in_ch5">in_ch5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta0_in_ch6">in_ch6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta0_in_ch7">in_ch7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta0_out_ch0">out_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta0_out_ch1">out_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta1">AUD_DMA_REG_dma01_irq_sta1</a></p>
</td>
<td><p>32'h00000B24</p>
</td>
<td><p>Adma 01 group1 input and output channel 
interrupt.Write-one-to-clear.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta1_in_ch0">in_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta1_in_ch1">in_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta1_in_ch2">in_ch2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta1_in_ch3">in_ch3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta1_in_ch4">in_ch4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta1_in_ch5">in_ch5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta1_in_ch6">in_ch6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta1_in_ch7">in_ch7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta1_out_ch0">out_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma01_irq_sta1_out_ch1">out_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0">AUD_DMA_REG_dma2_irq_sta0</a></p>
</td>
<td><p>32'h00000B28</p>
</td>
<td><p>Adma 2 group0 input and output channel 
interrupt.Write-one-to-clear.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0_in_ch0">in_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0_in_ch1">in_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0_in_ch2">in_ch2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0_in_ch3">in_ch3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0_in_ch4">in_ch4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0_in_ch5">in_ch5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0_in_ch6">in_ch6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0_in_ch7">in_ch7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0_in_ch8">in_ch8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0_in_ch9">in_ch9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0_out_ch0">out_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0_out_ch1">out_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0_out_ch2">out_ch2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0_out_ch3">out_ch3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0_out_ch4">out_ch4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0_out_ch5">out_ch5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0_out_ch6">out_ch6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0_out_ch7">out_ch7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0_out_ch8">out_ch8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta0_out_ch9">out_ch9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1">AUD_DMA_REG_dma2_irq_sta1</a></p>
</td>
<td><p>32'h00000B2C</p>
</td>
<td><p>Adma 2 group1 input and output channel 
interrupt.Write-one-to-clear.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1_in_ch0">in_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1_in_ch1">in_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1_in_ch2">in_ch2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1_in_ch3">in_ch3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1_in_ch4">in_ch4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1_in_ch5">in_ch5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1_in_ch6">in_ch6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1_in_ch7">in_ch7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1_in_ch8">in_ch8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1_in_ch9">in_ch9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1_out_ch0">out_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1_out_ch1">out_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1_out_ch2">out_ch2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1_out_ch3">out_ch3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1_out_ch4">out_ch4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1_out_ch5">out_ch5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1_out_ch6">out_ch6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1_out_ch7">out_ch7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1_out_ch8">out_ch8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma2_irq_sta1_out_ch9">out_ch9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0">AUD_DMA_REG_dma3_irq_sta0</a></p>
</td>
<td><p>32'h00000B30</p>
</td>
<td><p>Adma 3 group0 input and output channel 
interrupt.Write-one-to-clear.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0_in_ch0">in_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0_in_ch1">in_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0_in_ch2">in_ch2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0_in_ch3">in_ch3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0_in_ch4">in_ch4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0_in_ch5">in_ch5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0_in_ch6">in_ch6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0_in_ch7">in_ch7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0_in_ch8">in_ch8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0_in_ch9">in_ch9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0_out_ch0">out_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0_out_ch1">out_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0_out_ch2">out_ch2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0_out_ch3">out_ch3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0_out_ch4">out_ch4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0_out_ch5">out_ch5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0_out_ch6">out_ch6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0_out_ch7">out_ch7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0_out_ch8">out_ch8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta0_out_ch9">out_ch9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1">AUD_DMA_REG_dma3_irq_sta1</a></p>
</td>
<td><p>32'h00000B34</p>
</td>
<td><p>Adma 3 group1 input and output channel 
interrupt.Write-one-to-clear.</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1_in_ch0">in_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1_in_ch1">in_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1_in_ch2">in_ch2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1_in_ch3">in_ch3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1_in_ch4">in_ch4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1_in_ch5">in_ch5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1_in_ch6">in_ch6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1_in_ch7">in_ch7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1_in_ch8">in_ch8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1_in_ch9">in_ch9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1_out_ch0">out_ch0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1_out_ch1">out_ch1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1_out_ch2">out_ch2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1_out_ch3">out_ch3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1_out_ch4">out_ch4</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1_out_ch5">out_ch5</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1_out_ch6">out_ch6</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1_out_ch7">out_ch7</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1_out_ch8">out_ch8</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_dma3_irq_sta1_out_ch9">out_ch9</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p> 
</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_debug_dma1_irq_sta">AUD_DMA_REG_debug_dma1_irq_sta</a></p>
</td>
<td><p>32'h00000C04</p>
</td>
<td><p>For debug</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_debug_dma1_irq_sta_in">in</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Adma1 input channel interrupt</p>
</td>
</tr>
<tr><td><p>[9:8]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_debug_dma1_irq_sta_out">out</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Adma1 output channel interrupt</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_debug_dma2_irq_sta">AUD_DMA_REG_debug_dma2_irq_sta</a></p>
</td>
<td><p>32'h00000C08</p>
</td>
<td><p>For debug</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_debug_dma2_irq_sta_in">in</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Adma2 input channel interrupt</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_debug_dma2_irq_sta_out">out</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Adma2 output channel interrupt</p>
</td>
</tr>
</table><p> 
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_debug_dma3_irq_sta">AUD_DMA_REG_debug_dma3_irq_sta</a></p>
</td>
<td><p>32'h00000C0C</p>
</td>
<td><p>For debug</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[9:0]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_debug_dma3_irq_sta_in">in</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Adma3 input channel interrupt</p>
</td>
</tr>
<tr><td><p>[19:10]</p>
</td>
<td><p><a HREF="AUD_DMA.htm#AUD_DMA_REG_debug_dma3_irq_sta_out">out</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Adma3 output channel interrupt</p>
</td>
</tr>
</table><p> 
</p>
</body></html>