Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,3524
design__instance__area,60109.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0019112912705168128
power__switching__total,0.00042520297574810684
power__leakage__total,0.0000016134358702402096
power__total,0.0023381076753139496
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2568283991505017
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.257114004031664
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.17185131581971266
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.750007854828121
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.171851
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.000299
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26192068699714527
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.263635426507175
timing__hold__ws__corner:nom_slow_1p08V_125C,0.7956702188993493
timing__setup__ws__corner:nom_slow_1p08V_125C,13.310675605146505
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.795670
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.538124
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2587849729977099
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2596295474320041
timing__hold__ws__corner:nom_typ_1p20V_25C,0.39283943876448163
timing__setup__ws__corner:nom_typ_1p20V_25C,14.225758751416507
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.392839
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.104973
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2568283991505017
clock__skew__worst_setup,0.257114004031664
timing__hold__ws,0.17185131581971266
timing__setup__ws,13.310675605146505
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.171851
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.538124
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,1821
design__instance__area__stdcell,44046.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.732772
design__instance__utilization__stdcell,0.732772
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,4
design__instance__area__class:buffer,29.0304
design__instance__count__class:inverter,14
design__instance__area__class:inverter,76.2048
design__instance__count__class:sequential_cell,418
design__instance__area__class:sequential_cell,20513.6
design__instance__count__class:multi_input_combinational_cell,561
design__instance__area__class:multi_input_combinational_cell,8678.28
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,758
design__instance__area__class:timing_repair_buffer,13197.9
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,68598.2
design__violations,0
design__instance__count__class:clock_buffer,65
design__instance__area__class:clock_buffer,1533.17
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,18.144
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,604
global_route__vias,14204
global_route__wirelength,102456
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1836
route__net__special,2
route__drc_errors__iter:0,419
route__wirelength__iter:0,72091
route__drc_errors__iter:1,82
route__wirelength__iter:1,71643
route__drc_errors__iter:2,53
route__wirelength__iter:2,71605
route__drc_errors__iter:3,0
route__wirelength__iter:3,71577
route__drc_errors,0
route__wirelength,71577
route__vias,11655
route__vias__singlecut,11655
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,499.55
design__instance__count__class:fill_cell,1703
design__instance__area__class:fill_cell,16062.9
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,17
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,17
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,17
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,17
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19969
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19983
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00031214
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000293712
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000166495
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000293712
design_powergrid__voltage__worst,0.000293712
design_powergrid__voltage__worst__net:VPWR,1.19969
design_powergrid__drop__worst,0.00031214
design_powergrid__drop__worst__net:VPWR,0.00031214
design_powergrid__voltage__worst__net:VGND,0.000293712
design_powergrid__drop__worst__net:VGND,0.000293712
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0001700000000000000122124532708767219446599483489990234375
ir__drop__worst,0.00031199999999999999435174036221951610059477388858795166015625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
