{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1752681560290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1752681560300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 16 17:59:20 2025 " "Processing started: Wed Jul 16 17:59:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1752681560300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1752681560300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1752681560300 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1752681561891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 1 1 " "Found 1 design units, including 1 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752681562078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752681562078 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "score.v " "Can't analyze file -- file score.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1752681562144 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ps2_button_tracker.v " "Can't analyze file -- file ps2_button_tracker.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1752681562200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_number.v 1 1 " "Found 1 design units, including 1 entities, in source file random_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_number " "Found entity 1: random_number" {  } { { "random_number.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/random_number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752681562272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752681562272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1752681562884 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Project.v(5) " "Output port \"LEDR\" at Project.v(5) has no driver" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1752681562887 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Project.v(6) " "Output port \"HEX0\" at Project.v(6) has no driver" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1752681562888 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Project.v(6) " "Output port \"HEX1\" at Project.v(6) has no driver" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1752681562888 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Project.v(6) " "Output port \"HEX2\" at Project.v(6) has no driver" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1752681562891 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Project.v(6) " "Output port \"HEX3\" at Project.v(6) has no driver" {  } { { "Project.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1752681562892 "|Project"}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.v 1 1 " "Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752681563114 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1752681563114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:btn_deb_0 " "Elaborating entity \"debounce\" for hierarchy \"debounce:btn_deb_0\"" {  } { { "Project.v" "btn_deb_0" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752681563147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 debounce.v(17) " "Verilog HDL assignment warning at debounce.v(17): truncated value with size 32 to match size of target (29)" {  } { { "debounce.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/debounce.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563154 "|Project|debounce:btn_deb_0"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "state_machine.v(70) " "Verilog HDL information at state_machine.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1752681563341 ""}
{ "Warning" "WSGN_SEARCH_FILE" "state_machine.v 1 1 " "Using design file state_machine.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752681563349 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1752681563349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:sm " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:sm\"" {  } { { "Project.v" "sm" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752681563374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(24) " "Verilog HDL assignment warning at state_machine.v(24): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563375 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(25) " "Verilog HDL assignment warning at state_machine.v(25): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563377 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(56) " "Verilog HDL assignment warning at state_machine.v(56): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563379 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(57) " "Verilog HDL assignment warning at state_machine.v(57): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563379 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(79) " "Verilog HDL assignment warning at state_machine.v(79): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563379 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(80) " "Verilog HDL assignment warning at state_machine.v(80): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563379 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(81) " "Verilog HDL assignment warning at state_machine.v(81): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563379 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(82) " "Verilog HDL assignment warning at state_machine.v(82): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563379 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(94) " "Verilog HDL assignment warning at state_machine.v(94): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563379 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(95) " "Verilog HDL assignment warning at state_machine.v(95): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563383 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(99) " "Verilog HDL assignment warning at state_machine.v(99): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563383 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(100) " "Verilog HDL assignment warning at state_machine.v(100): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563383 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(104) " "Verilog HDL assignment warning at state_machine.v(104): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563384 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(107) " "Verilog HDL assignment warning at state_machine.v(107): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563384 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(113) " "Verilog HDL assignment warning at state_machine.v(113): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563384 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(114) " "Verilog HDL assignment warning at state_machine.v(114): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563384 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(118) " "Verilog HDL assignment warning at state_machine.v(118): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563385 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(121) " "Verilog HDL assignment warning at state_machine.v(121): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563386 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(161) " "Verilog HDL assignment warning at state_machine.v(161): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563389 "|Project|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 state_machine.v(176) " "Verilog HDL assignment warning at state_machine.v(176): truncated value with size 32 to match size of target (10)" {  } { { "state_machine.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563389 "|Project|state_machine:sm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number state_machine:sm\|random_number:rng " "Elaborating entity \"random_number\" for hierarchy \"state_machine:sm\|random_number:rng\"" {  } { { "state_machine.v" "rng" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/state_machine.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752681563569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random_number.v(13) " "Verilog HDL assignment warning at random_number.v(13): truncated value with size 32 to match size of target (10)" {  } { { "random_number.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/random_number.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752681563577 "|Project|random_number:rng"}
{ "Warning" "WSGN_SEARCH_FILE" "hexdisplay.v 1 1 " "Using design file hexdisplay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hexdisplay " "Found entity 1: hexdisplay" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752681563735 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1752681563735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdisplay hexdisplay:score_1_ones_disp " "Elaborating entity \"hexdisplay\" for hierarchy \"hexdisplay:score_1_ones_disp\"" {  } { { "Project.v" "score_1_ones_disp" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/Project.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752681563763 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "hexdisplay.v(9) " "Verilog HDL Case Statement warning at hexdisplay.v(9): incomplete case statement has no default case item" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1752681563771 "|Project|hexdisplay:score_1_disp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_SEG hexdisplay.v(7) " "Verilog HDL Always Construct warning at hexdisplay.v(7): inferring latch(es) for variable \"out_SEG\", which holds its previous value in one or more paths through the always construct" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1752681563771 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[0\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[0\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752681563773 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[1\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[1\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752681563773 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[2\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[2\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752681563773 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[3\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[3\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752681563773 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[4\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[4\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752681563773 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[5\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[5\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752681563773 "|Project|hexdisplay:score_1_disp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_SEG\[6\] hexdisplay.v(7) " "Inferred latch for \"out_SEG\[6\]\" at hexdisplay.v(7)" {  } { { "hexdisplay.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/hexdisplay.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1752681563773 "|Project|hexdisplay:score_1_disp"}
{ "Warning" "WSGN_SEARCH_FILE" "generate_clocks.v 1 1 " "Using design file generate_clocks.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 generate_clocks " "Found entity 1: generate_clocks" {  } { { "generate_clocks.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/generate_clocks.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752681563968 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1752681563968 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "clk25 generate_clocks.v(20) " "Verilog HDL Continuous Assignment error at generate_clocks.v(20): object \"clk25\" on left-hand side of assignment must have a net type" {  } { { "generate_clocks.v" "" { Text "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/generate_clocks.v" 20 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1752681563973 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/output_files/Project.map.smsg " "Generated suppressed messages file H:/TUM-PC/Dokumente/GitHub/Project_Pong_VHDL/vhdl/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1752681564457 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 36 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1752681564828 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 16 17:59:24 2025 " "Processing ended: Wed Jul 16 17:59:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1752681564828 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1752681564828 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1752681564828 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1752681564828 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 36 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 36 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1752681565846 ""}
