0.6
2019.1
May 24 2019
15:06:07
E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sim/sim_1/impl/func/xsim/design_1_wrapper_func_impl.v,1731240180,verilog,,,,design_1;design_1_auto_pc_0;design_1_auto_pc_0__axi_protocol_converter_v2_1_19_axi_protocol_converter;design_1_auto_pc_0__axi_protocol_converter_v2_1_19_b2s;design_1_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_ar_channel;design_1_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_aw_channel;design_1_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_b_channel;design_1_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_cmd_translator;design_1_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_cmd_translator_1;design_1_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_incr_cmd;design_1_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_incr_cmd_2;design_1_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_r_channel;design_1_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm;design_1_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_simple_fifo;design_1_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0;design_1_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1;design_1_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2;design_1_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm;design_1_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_wrap_cmd;design_1_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_wrap_cmd_3;design_1_auto_pc_0__axi_register_slice_v2_1_19_axi_register_slice;design_1_auto_pc_0__axi_register_slice_v2_1_19_axic_register_slice;design_1_auto_pc_0__axi_register_slice_v2_1_19_axic_register_slice_0;design_1_auto_pc_0__axi_register_slice_v2_1_19_axic_register_slice__parameterized1;design_1_auto_pc_0__axi_register_slice_v2_1_19_axic_register_slice__parameterized2;design_1_myFND_0_0;design_1_myFND_0_0_FND;design_1_myFND_0_0_myFND_v1_0;design_1_myFND_0_0_myFND_v1_0_S00_AXI;design_1_processing_system7_0_0;design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7;design_1_ps7_0_axi_periph_0;design_1_rst_ps7_0_50M_0;design_1_rst_ps7_0_50M_0_cdc_sync;design_1_rst_ps7_0_50M_0_cdc_sync_0;design_1_rst_ps7_0_50M_0_lpf;design_1_rst_ps7_0_50M_0_proc_sys_reset;design_1_rst_ps7_0_50M_0_sequence_psr;design_1_rst_ps7_0_50M_0_upcnt_n;design_1_wrapper;glbl;s00_couplers_imp_UYSKKA,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../../ZynqLab04.srcs/sources_1/bd/design_1/ipshared/8c62/hdl;../../../../../ZynqLab04.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include,,,,,
