module counter(input logic clk, rst, output logic [3:0] cnt);
    always_ff @(posedge clk, posedge rst) begin
        if (rst) cnt <= 0;
        else cnt <= cnt + 1;
    end
endmodule

