# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_6.srcs/sources_1/new/yari_toplayici.vhd"
