;redcode
;assert 1
	SPL 0, <332
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @0, @2
	CMP @0, @2
	SUB #92, @10
	SUB #92, @10
	SUB @-127, @130
	CMP #12, @202
	JMP -10, -180
	SUB <-11, <-123
	SPL 0, <332
	ADD 10, 20
	ADD 10, 20
	CMP <-17, <-120
	CMP #12, @202
	CMP #12, @202
	SUB <-17, <-120
	CMP -277, <-126
	ADD 3, 321
	CMP @-127, @130
	SLT <300, 90
	SLT <300, 90
	SUB #772, @263
	JMN <121, 106
	SLT 0, -0
	CMP @121, 106
	SUB <-30, 9
	SPL <-127, #130
	SUB <-30, 9
	SPL <-127, #130
	JMP @12, #200
	CMP @-427, @-130
	SUB @121, 106
	ADD 3, 321
	CMP @121, 106
	SUB @121, 106
	SUB @121, 106
	CMP -277, <-126
	SPL 0, <332
	CMP -277, <-126
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
