# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/Modelsim/Module tests.mpf}
# Loading project Module tests
# vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/RegisterBank.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity RegisterBank
# -- Compiling architecture behaviour of RegisterBank
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/preLoadPC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity preLoadPC
# -- Compiling architecture behaviour of preLoadPC
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/preLoadPC.vhd(24): Integer literal 1 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/preLoadPC.vhd(27): Integer literal 1 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/preLoadPC.vhd(29): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/preLoadPC.vhd(33): Integer literal 1 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/preLoadPC.vhd(35): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/preLoadPC.vhd(39): Integer literal 1 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/preLoadPC.vhd(41): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/preLoadPC.vhd(44): near "else": (vcom-1576) expecting ';'.
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/preLoadPC.vhd(50): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/preLoadPC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity preLoadPC
# -- Compiling architecture behaviour of preLoadPC
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/preLoadPC.vhd(44): near "else": (vcom-1576) expecting ';'.
# ** Error: C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/preLoadPC.vhd(50): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/GitHub/e5-tp2/EV-20/preLoadPC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity preLoadPC
# -- Compiling architecture behaviour of preLoadPC
# 
# 
