# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"Booth_RA_Mul_ppl_tb_time_synth.v" \
"../../../../../Booth_RA_Mul_ppl.srcs/sim_1/new/Booth_RA_Mul_ppl_tb.v" \

# Do not sort compile order
nosort
