{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 08:34:17 2019 " "Info: Processing started: Mon May 27 08:34:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRAM_TEST -c SRAM_TEST " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM_TEST -c SRAM_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_control/src/avalon_wrapper.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram_control/src/avalon_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_wrapper " "Info: Found entity 1: avalon_wrapper" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 sram_ctrl.v(275) " "Warning (10229): Verilog HDL Expression warning at sram_ctrl.v(275): truncated literal to match 10 bits" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 275 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sram_ctrl.v(175) " "Warning (10268): Verilog HDL information at sram_ctrl.v(175): always construct contains both blocking and non-blocking assignments" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 175 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_control/src/sram_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram_control/src/sram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_ctrl " "Info: Found entity 1: sram_ctrl" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRAM_SOC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SRAM_SOC.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_SOC " "Info: Found entity 1: SRAM_SOC" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SDRAM_PLL.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SDRAM_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_PLL " "Info: Found entity 1: SDRAM_PLL" {  } { { "SDRAM_PLL.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SDRAM_PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_wrapper_0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file avalon_wrapper_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_wrapper_0 " "Info: Found entity 1: avalon_wrapper_0" {  } { { "avalon_wrapper_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/avalon_wrapper_0.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "direct sram_ctrl.v(90) " "Warning (10236): Verilog HDL Implicit Net warning at sram_ctrl.v(90): created implicit net for \"direct\"" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SRAM_SOC " "Info: Elaborating entity \"SRAM_SOC\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] SRAM_SOC.v(66) " "Warning (10034): Output port \"LEDG\[8\]\" at SRAM_SOC.v(66) has no driver" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7\] SRAM_SOC.v(66) " "Warning (10034): Output port \"LEDG\[7\]\" at SRAM_SOC.v(66) has no driver" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[6\] SRAM_SOC.v(66) " "Warning (10034): Output port \"LEDG\[6\]\" at SRAM_SOC.v(66) has no driver" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5\] SRAM_SOC.v(66) " "Warning (10034): Output port \"LEDG\[5\]\" at SRAM_SOC.v(66) has no driver" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[4\] SRAM_SOC.v(66) " "Warning (10034): Output port \"LEDG\[4\]\" at SRAM_SOC.v(66) has no driver" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "Reset_Delay.v 1 1 " "Warning: Using design file Reset_Delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/Reset_Delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:delay1 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:delay1\"" {  } { { "SRAM_SOC.v" "delay1" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Reset_Delay.v(18) " "Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(18): truncated value with size 32 to match size of target (24)" {  } { { "Reset_Delay.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/Reset_Delay.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_PLL SDRAM_PLL:PLL1 " "Info: Elaborating entity \"SDRAM_PLL\" for hierarchy \"SDRAM_PLL:PLL1\"" {  } { { "SRAM_SOC.v" "PLL1" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SDRAM_PLL:PLL1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"SDRAM_PLL:PLL1\|altpll:altpll_component\"" {  } { { "SDRAM_PLL.v" "altpll_component" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SDRAM_PLL.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_PLL:PLL1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"SDRAM_PLL:PLL1\|altpll:altpll_component\"" {  } { { "SDRAM_PLL.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SDRAM_PLL.v" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_PLL:PLL1\|altpll:altpll_component " "Info: Instantiated megafunction \"SDRAM_PLL:PLL1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift -3000 " "Info: Parameter \"clk0_phase_shift\" = \"-3000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info: Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Info: Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 6 " "Info: Parameter \"clk2_multiply_by\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SDRAM_PLL.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SDRAM_PLL.v" 96 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "system0.v 18 18 " "Warning: Using design file system0.v, which is not specified as a design file for the current project, but contains definitions for 18 design units and 18 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_wrapper_0_avalon_slave_0_arbitrator " "Info: Found entity 1: avalon_wrapper_0_avalon_slave_0_arbitrator" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 system0_reset_clk_cpu_domain_synch_module " "Info: Found entity 2: system0_reset_clk_cpu_domain_synch_module" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 294 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_jtag_debug_module_arbitrator " "Info: Found entity 3: cpu_jtag_debug_module_arbitrator" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 339 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_data_master_arbitrator " "Info: Found entity 4: cpu_data_master_arbitrator" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 781 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_instruction_master_arbitrator " "Info: Found entity 5: cpu_instruction_master_arbitrator" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 1083 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 dm9000a_0_avalon_slave_0_arbitrator " "Info: Found entity 6: dm9000a_0_avalon_slave_0_arbitrator" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 1331 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_avalon_jtag_slave_arbitrator " "Info: Found entity 7: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 1637 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module " "Info: Found entity 8: rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 1943 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module " "Info: Found entity 9: rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 2291 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 sdram_s1_arbitrator " "Info: Found entity 10: sdram_s1_arbitrator" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 2639 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 sys_clk_timer_s1_arbitrator " "Info: Found entity 11: sys_clk_timer_s1_arbitrator" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 3129 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 sysid_control_slave_arbitrator " "Info: Found entity 12: sysid_control_slave_arbitrator" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 3405 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 system0_clock_0_in_arbitrator " "Info: Found entity 13: system0_clock_0_in_arbitrator" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 3647 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 system0_clock_0_out_arbitrator " "Info: Found entity 14: system0_clock_0_out_arbitrator" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 3941 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 system0_clock_1_in_arbitrator " "Info: Found entity 15: system0_clock_1_in_arbitrator" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 4148 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 system0_clock_1_out_arbitrator " "Info: Found entity 16: system0_clock_1_out_arbitrator" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 4464 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 system0_reset_clk_sdram_domain_synch_module " "Info: Found entity 17: system0_reset_clk_sdram_domain_synch_module" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 4671 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 system0 " "Info: Found entity 18: system0" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 4716 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system0 system0:u0 " "Info: Elaborating entity \"system0\" for hierarchy \"system0:u0\"" {  } { { "SRAM_SOC.v" "u0" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_wrapper_0_avalon_slave_0_arbitrator system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0 " "Info: Elaborating entity \"avalon_wrapper_0_avalon_slave_0_arbitrator\" for hierarchy \"system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\"" {  } { { "system0.v" "the_avalon_wrapper_0_avalon_slave_0" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5041 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system0_reset_clk_cpu_domain_synch_module system0:u0\|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch " "Info: Elaborating entity \"system0_reset_clk_cpu_domain_synch_module\" for hierarchy \"system0:u0\|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch\"" {  } { { "system0.v" "system0_reset_clk_cpu_domain_synch" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5050 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_wrapper_0 system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0 " "Info: Elaborating entity \"avalon_wrapper_0\" for hierarchy \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\"" {  } { { "system0.v" "the_avalon_wrapper_0" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5081 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_wrapper system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0 " "Info: Elaborating entity \"avalon_wrapper\" for hierarchy \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\"" {  } { { "avalon_wrapper_0.v" "avalon_wrapper_0" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/avalon_wrapper_0.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readdata avalon_wrapper.v(73) " "Warning (10240): Verilog HDL Always Construct warning at avalon_wrapper.v(73): inferring latch(es) for variable \"readdata\", which holds its previous value in one or more paths through the always construct" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[0\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[0\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[1\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[1\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[2\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[2\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[3\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[3\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[4\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[4\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[5\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[5\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[6\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[6\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[7\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[7\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[8\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[8\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[9\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[9\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[10\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[10\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[11\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[11\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[12\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[12\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[13\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[13\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[14\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[14\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[15\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[15\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[16\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[16\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[17\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[17\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[18\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[18\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[19\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[19\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[20\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[20\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[21\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[21\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[22\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[22\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[23\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[23\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[24\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[24\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[25\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[25\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[26\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[26\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[27\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[27\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[28\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[28\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[29\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[29\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[30\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[30\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[31\] avalon_wrapper.v(73) " "Info (10041): Inferred latch for \"readdata\[31\]\" at avalon_wrapper.v(73)" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_ctrl system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl " "Info: Elaborating entity \"sram_ctrl\" for hierarchy \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\"" {  } { { "sram_control/src/avalon_wrapper.v" "u_sram_ctrl" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sram_ctrl.v(110) " "Info (10264): Verilog HDL Case Statement information at sram_ctrl.v(110): all case item expressions in this case statement are onehot" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 110 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sram_ctrl.v(243) " "Warning (10230): Verilog HDL assignment warning at sram_ctrl.v(243): truncated value with size 32 to match size of target (2)" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sram_ctrl.v(262) " "Warning (10230): Verilog HDL assignment warning at sram_ctrl.v(262): truncated value with size 32 to match size of target (10)" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sram_ctrl.v(263) " "Warning (10230): Verilog HDL assignment warning at sram_ctrl.v(263): truncated value with size 32 to match size of target (10)" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sram_ctrl.v(267) " "Warning (10230): Verilog HDL assignment warning at sram_ctrl.v(267): truncated value with size 32 to match size of target (10)" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sram_ctrl.v(269) " "Warning (10230): Verilog HDL assignment warning at sram_ctrl.v(269): truncated value with size 32 to match size of target (10)" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sram_ctrl.v(275) " "Warning (10230): Verilog HDL assignment warning at sram_ctrl.v(275): truncated value with size 32 to match size of target (10)" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sram_ctrl.v(277) " "Warning (10230): Verilog HDL assignment warning at sram_ctrl.v(277): truncated value with size 32 to match size of target (10)" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sram_ctrl.v(280) " "Warning (10230): Verilog HDL assignment warning at sram_ctrl.v(280): truncated value with size 32 to match size of target (10)" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sram_ctrl.v(301) " "Warning (10230): Verilog HDL assignment warning at sram_ctrl.v(301): truncated value with size 32 to match size of target (10)" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sram_ctrl.v(187) " "Info (10264): Verilog HDL Case Statement information at sram_ctrl.v(187): all case item expressions in this case statement are onehot" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 187 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Info: Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "system0.v" "the_cpu_jtag_debug_module" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master " "Info: Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "system0.v" "the_cpu_data_master" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator system0:u0\|cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Info: Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"system0:u0\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "system0.v" "the_cpu_instruction_master" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 25 25 " "Info: Found 25 design units, including 25 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_ic_data_module " "Info: Found entity 1: cpu_ic_data_module" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ic_tag_module " "Info: Found entity 2: cpu_ic_tag_module" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 83 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_bht_module " "Info: Found entity 3: cpu_bht_module" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 146 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_register_bank_a_module " "Info: Found entity 4: cpu_register_bank_a_module" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 209 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_register_bank_b_module " "Info: Found entity 5: cpu_register_bank_b_module" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 269 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_nios2_oci_debug " "Info: Found entity 6: cpu_nios2_oci_debug" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 329 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_ociram_lpm_dram_bdp_component_module " "Info: Found entity 7: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 454 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_ocimem " "Info: Found entity 8: cpu_nios2_ocimem" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 544 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_avalon_reg " "Info: Found entity 9: cpu_nios2_avalon_reg" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 687 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_oci_break " "Info: Found entity 10: cpu_nios2_oci_break" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 778 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_oci_xbrk " "Info: Found entity 11: cpu_nios2_oci_xbrk" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 1069 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_oci_dbrk " "Info: Found entity 12: cpu_nios2_oci_dbrk" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 1326 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_itrace " "Info: Found entity 13: cpu_nios2_oci_itrace" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 1511 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_td_mode " "Info: Found entity 14: cpu_nios2_oci_td_mode" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 1807 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_dtrace " "Info: Found entity 15: cpu_nios2_oci_dtrace" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 1871 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_compute_tm_count " "Info: Found entity 16: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 1962 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_fifowp_inc " "Info: Found entity 17: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2030 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_oci_fifocount_inc " "Info: Found entity 18: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2069 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_oci_fifo " "Info: Found entity 19: cpu_nios2_oci_fifo" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2112 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_oci_pib " "Info: Found entity 20: cpu_nios2_oci_pib" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2614 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_traceram_lpm_dram_bdp_component_module " "Info: Found entity 21: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2679 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu_nios2_oci_im " "Info: Found entity 22: cpu_nios2_oci_im" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2765 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 cpu_nios2_performance_monitors " "Info: Found entity 23: cpu_nios2_performance_monitors" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2899 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 cpu_nios2_oci " "Info: Found entity 24: cpu_nios2_oci" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2912 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 cpu " "Info: Found entity 25: cpu" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3412 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1778) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(1778): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 1778 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1780) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(1780): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 1780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(1930) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(1930): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 1930 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu.v(2828) " "Warning (10037): Verilog HDL or VHDL warning at cpu.v(2828): conditional expression evaluates to a constant" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2828 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu system0:u0\|cpu:the_cpu " "Info: Elaborating entity \"cpu\" for hierarchy \"system0:u0\|cpu:the_cpu\"" {  } { { "system0.v" "the_cpu" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_test_bench.v 1 1 " "Warning: Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Info: Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_test_bench.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench system0:u0\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Info: Elaborating entity \"cpu_test_bench\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.v" "the_cpu_test_bench" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 5425 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_data_module system0:u0\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data " "Info: Elaborating entity \"cpu_ic_data_module\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\"" {  } { { "cpu.v" "cpu_ic_data" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 6445 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system0:u0\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system0:u0\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"system0:u0\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 58 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system0:u0\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"system0:u0\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 58 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Info: Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 system0:u0\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Info: Elaborating entity \"altsyncram_qed1\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_tag_module system0:u0\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag " "Info: Elaborating entity \"cpu_ic_tag_module\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\"" {  } { { "cpu.v" "cpu_ic_tag" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 6510 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system0:u0\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system0:u0\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"system0:u0\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 120 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system0:u0\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"system0:u0\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ic_tag_ram.mif " "Info: Parameter \"init_file\" = \"cpu_ic_tag_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Info: Parameter \"width_a\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Info: Parameter \"width_b\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 120 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0g1 " "Info: Found entity 1: altsyncram_s0g1" {  } { { "db/altsyncram_s0g1.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_s0g1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0g1 system0:u0\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_s0g1:auto_generated " "Info: Elaborating entity \"altsyncram_s0g1\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_s0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_bht_module system0:u0\|cpu:the_cpu\|cpu_bht_module:cpu_bht " "Info: Elaborating entity \"cpu_bht_module\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_bht_module:cpu_bht\"" {  } { { "cpu.v" "cpu_bht" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 6710 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system0:u0\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system0:u0\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"system0:u0\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 183 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system0:u0\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"system0:u0\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_bht_ram.mif " "Info: Parameter \"init_file\" = \"cpu_bht_ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Info: Parameter \"width_a\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Info: Parameter \"width_b\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 183 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pkf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pkf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pkf1 " "Info: Found entity 1: altsyncram_pkf1" {  } { { "db/altsyncram_pkf1.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_pkf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pkf1 system0:u0\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pkf1:auto_generated " "Info: Elaborating entity \"altsyncram_pkf1\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pkf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_a_module system0:u0\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a " "Info: Elaborating entity \"cpu_register_bank_a_module\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\"" {  } { { "cpu.v" "cpu_register_bank_a" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 6842 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system0:u0\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 243 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system0:u0\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"system0:u0\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 243 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system0:u0\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"system0:u0\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_a.mif " "Info: Parameter \"init_file\" = \"cpu_rf_ram_a.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 243 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p2f1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p2f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p2f1 " "Info: Found entity 1: altsyncram_p2f1" {  } { { "db/altsyncram_p2f1.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_p2f1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p2f1 system0:u0\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_p2f1:auto_generated " "Info: Elaborating entity \"altsyncram_p2f1\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_p2f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_b_module system0:u0\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b " "Info: Elaborating entity \"cpu_register_bank_b_module\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\"" {  } { { "cpu.v" "cpu_register_bank_b" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 6863 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system0:u0\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 303 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system0:u0\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"system0:u0\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 303 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system0:u0\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"system0:u0\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_b.mif " "Info: Parameter \"init_file\" = \"cpu_rf_ram_b.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info: Parameter \"numwords_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info: Parameter \"widthad_b\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 303 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q2f1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q2f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q2f1 " "Info: Found entity 1: altsyncram_q2f1" {  } { { "db/altsyncram_q2f1.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_q2f1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q2f1 system0:u0\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_q2f1:auto_generated " "Info: Elaborating entity \"altsyncram_q2f1\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_q2f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_mult_cell.v 1 1 " "Warning: Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mult_cell " "Info: Found entity 1: cpu_mult_cell" {  } { { "cpu_mult_cell.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_mult_cell.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mult_cell system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell " "Info: Elaborating entity \"cpu_mult_cell\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\"" {  } { { "cpu.v" "the_cpu_mult_cell" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8349 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_mult_cell.v" "the_altmult_add_part_1" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_mult_cell.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborated megafunction instantiation \"system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_mult_cell.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_mult_cell.v" 49 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Instantiated megafunction \"system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info: Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info: Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info: Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info: Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info: Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info: Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info: Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info: Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info: Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info: Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info: Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info: Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info: Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Info: Parameter \"width_result\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_mult_cell.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_mult_cell.v" 49 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_4cr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_4cr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_4cr2 " "Info: Found entity 1: mult_add_4cr2" {  } { { "db/mult_add_4cr2.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/mult_add_4cr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_4cr2 system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated " "Info: Elaborating entity \"mult_add_4cr2\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_2o81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_2o81 " "Info: Found entity 1: ded_mult_2o81" {  } { { "db/ded_mult_2o81.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/ded_mult_2o81.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_2o81 system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1 " "Info: Elaborating entity \"ded_mult_2o81\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\"" {  } { { "db/mult_add_4cr2.tdf" "ded_mult1" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/mult_add_4cr2.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Info: Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\|dffpipe_93c:pre_result " "Info: Elaborating entity \"dffpipe_93c\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_2o81.tdf" "pre_result" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/ded_mult_2o81.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_mult_cell.v" "the_altmult_add_part_2" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_mult_cell.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborated megafunction instantiation \"system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_mult_cell.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_mult_cell.v" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Instantiated megafunction \"system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info: Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info: Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info: Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info: Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info: Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info: Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info: Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info: Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info: Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info: Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info: Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info: Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info: Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info: Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info: Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info: Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info: Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info: Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info: Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info: Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info: Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info: Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info: Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info: Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info: Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info: Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Info: Parameter \"width_result\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_mult_cell.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_mult_cell.v" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_6cr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_6cr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_6cr2 " "Info: Found entity 1: mult_add_6cr2" {  } { { "db/mult_add_6cr2.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/mult_add_6cr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_6cr2 system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_6cr2:auto_generated " "Info: Elaborating entity \"mult_add_6cr2\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_6cr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Info: Elaborating entity \"cpu_nios2_oci\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.v" "the_cpu_nios2_oci" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Info: Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.v" "the_cpu_nios2_oci_debug" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Info: Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.v" "the_cpu_nios2_ocimem" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3143 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_ociram_lpm_dram_bdp_component" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 657 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 508 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 508 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ociram_default_contents.mif " "Info: Parameter \"init_file\" = \"cpu_ociram_default_contents.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info: Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info: Parameter \"numwords_b\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info: Parameter \"widthad_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 508 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t072.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t072.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t072 " "Info: Found entity 1: altsyncram_t072" {  } { { "db/altsyncram_t072.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_t072.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t072 system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_t072:auto_generated " "Info: Elaborating entity \"altsyncram_t072\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_t072:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Info: Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.v" "the_cpu_nios2_avalon_reg" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3163 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Info: Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.v" "the_cpu_nios2_oci_break" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3194 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Info: Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_xbrk" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3217 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Info: Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dbrk" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3244 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Info: Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_itrace" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3285 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Info: Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dtrace" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3300 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.v" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 1919 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Info: Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.v" "the_cpu_nios2_oci_fifo" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3319 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.v" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2239 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.v" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2249 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.v" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2259 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_oci_test_bench.v 1 1 " "Warning: Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_oci_test_bench " "Info: Found entity 1: cpu_oci_test_bench" {  } { { "cpu_oci_test_bench.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_oci_test_bench.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_oci_test_bench system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench " "Info: Elaborating entity \"cpu_oci_test_bench\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench\"" {  } { { "cpu.v" "the_cpu_oci_test_bench" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2268 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Info: Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.v" "the_cpu_nios2_oci_pib" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3329 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Info: Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.v" "the_cpu_nios2_oci_im" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_traceram_lpm_dram_bdp_component" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Instantiated megafunction \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Info: Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Info: Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info: Parameter \"width_a\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info: Parameter \"width_b\" = \"36\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e502.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e502 " "Info: Found entity 1: altsyncram_e502" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e502 system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated " "Info: Elaborating entity \"altsyncram_e502\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_wrapper.v 1 1 " "Warning: Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Info: Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_jtag_debug_module_wrapper.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Info: Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.v" "the_cpu_jtag_debug_module_wrapper" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3393 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_tck.v 1 1 " "Warning: Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_tck " "Info: Found entity 1: cpu_jtag_debug_module_tck" {  } { { "cpu_jtag_debug_module_tck.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_jtag_debug_module_tck.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_tck system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck " "Info: Elaborating entity \"cpu_jtag_debug_module_tck\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module_tck" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_jtag_debug_module_wrapper.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_jtag_debug_module_tck.v" 199 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Elaborated megafunction instantiation \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_jtag_debug_module_tck.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_jtag_debug_module_tck.v" 199 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info: Instantiated megafunction \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info: Parameter \"depth\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_jtag_debug_module_tck.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_jtag_debug_module_tck.v" 199 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_sysclk.v 1 1 " "Warning: Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_sysclk " "Info: Found entity 1: cpu_jtag_debug_module_sysclk" {  } { { "cpu_jtag_debug_module_sysclk.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_jtag_debug_module_sysclk.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_sysclk system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk " "Info: Elaborating entity \"cpu_jtag_debug_module_sysclk\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module_sysclk" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_jtag_debug_module_wrapper.v" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "cpu_jtag_debug_module_phy" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Instantiated megafunction \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info: Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info: Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info: Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info: Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info: Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info: Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info: Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info: Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info: Parameter \"sld_version\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info: Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info: Elaborated megafunction instantiation \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_jtag_debug_module_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu_jtag_debug_module_wrapper.v" 211 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm9000a_0_avalon_slave_0_arbitrator system0:u0\|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0 " "Info: Elaborating entity \"dm9000a_0_avalon_slave_0_arbitrator\" for hierarchy \"system0:u0\|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0\"" {  } { { "system0.v" "the_dm9000a_0_avalon_slave_0" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5271 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dm9000a_0.v 1 1 " "Warning: Using design file dm9000a_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dm9000a_0 " "Info: Found entity 1: dm9000a_0" {  } { { "dm9000a_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/dm9000a_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm9000a_0 system0:u0\|dm9000a_0:the_dm9000a_0 " "Info: Elaborating entity \"dm9000a_0\" for hierarchy \"system0:u0\|dm9000a_0:the_dm9000a_0\"" {  } { { "system0.v" "the_dm9000a_0" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5293 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "DM9000A_IF.v 1 1 " "Warning: Using design file DM9000A_IF.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DM9000A_IF " "Info: Found entity 1: DM9000A_IF" {  } { { "DM9000A_IF.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/DM9000A_IF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM9000A_IF system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF " "Info: Elaborating entity \"DM9000A_IF\" for hierarchy \"system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\"" {  } { { "dm9000a_0.v" "the_DM9000A_IF" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/dm9000a_0.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator system0:u0\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Info: Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"system0:u0\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "system0.v" "the_jtag_uart_avalon_jtag_slave" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5325 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.v 7 7 " "Warning: Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Info: Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/jtag_uart.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Info: Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/jtag_uart.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Info: Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/jtag_uart.v" 120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Info: Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/jtag_uart.v" 202 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Info: Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/jtag_uart.v" 351 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Info: Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/jtag_uart.v" 436 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Info: Found entity 7: jtag_uart" {  } { { "jtag_uart.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/jtag_uart.v" 520 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart system0:u0\|jtag_uart:the_jtag_uart " "Info: Elaborating entity \"jtag_uart\" for hierarchy \"system0:u0\|jtag_uart:the_jtag_uart\"" {  } { { "system0.v" "the_jtag_uart" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5341 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Info: Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_w" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/jtag_uart.v" 608 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "wfifo" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/jtag_uart.v" 180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/jtag_uart.v" 180 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Instantiated megafunction \"system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info: Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info: Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/jtag_uart.v" 180 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Info: Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Info: Elaborating entity \"scfifo_1n21\" for hierarchy \"system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Info: Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Info: Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Info: Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/cntr_rj7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Info: Elaborating entity \"cntr_rj7\" for hierarchy \"system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Info: Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/dpram_5h21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Info: Elaborating entity \"dpram_5h21\" for hierarchy \"system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Info: Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Info: Elaborating entity \"altsyncram_9tl1\" for hierarchy \"system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/dpram_5h21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Info: Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/cntr_fjb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Info: Elaborating entity \"cntr_fjb\" for hierarchy \"system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Info: Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"system0:u0\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_r" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/jtag_uart.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system0:u0\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system0:u0\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "jtag_uart_alt_jtag_atlantic" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/jtag_uart.v" 757 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system0:u0\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"system0:u0\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/jtag_uart.v" 757 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system0:u0\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Instantiated megafunction \"system0:u0\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info: Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info: Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info: Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/jtag_uart.v" 757 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_s1_arbitrator system0:u0\|sdram_s1_arbitrator:the_sdram_s1 " "Info: Elaborating entity \"sdram_s1_arbitrator\" for hierarchy \"system0:u0\|sdram_s1_arbitrator:the_sdram_s1\"" {  } { { "system0.v" "the_sdram_s1" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5380 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module system0:u0\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1 " "Info: Elaborating entity \"rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module\" for hierarchy \"system0:u0\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1\"" {  } { { "system0.v" "rdv_fifo_for_system0_clock_0_out_to_sdram_s1" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 2910 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module system0:u0\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1 " "Info: Elaborating entity \"rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module\" for hierarchy \"system0:u0\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1\"" {  } { { "system0.v" "rdv_fifo_for_system0_clock_1_out_to_sdram_s1" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 2949 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sdram.v 2 2 " "Warning: Using design file sdram.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_input_efifo_module " "Info: Found entity 1: sdram_input_efifo_module" {  } { { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sdram " "Info: Found entity 2: sdram" {  } { { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 155 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(313) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(313): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 313 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(323) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(323): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 323 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(333) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(333): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 333 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram.v(677) " "Warning (10037): Verilog HDL or VHDL warning at sdram.v(677): conditional expression evaluates to a constant" {  } { { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 677 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram system0:u0\|sdram:the_sdram " "Info: Elaborating entity \"sdram\" for hierarchy \"system0:u0\|sdram:the_sdram\"" {  } { { "system0.v" "the_sdram" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5404 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_input_efifo_module system0:u0\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module " "Info: Elaborating entity \"sdram_input_efifo_module\" for hierarchy \"system0:u0\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module\"" {  } { { "sdram.v" "the_sdram_input_efifo_module" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 293 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer_s1_arbitrator system0:u0\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1 " "Info: Elaborating entity \"sys_clk_timer_s1_arbitrator\" for hierarchy \"system0:u0\|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1\"" {  } { { "system0.v" "the_sys_clk_timer_s1" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5429 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sys_clk_timer.v 1 1 " "Warning: Using design file sys_clk_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sys_clk_timer " "Info: Found entity 1: sys_clk_timer" {  } { { "sys_clk_timer.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sys_clk_timer.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_clk_timer system0:u0\|sys_clk_timer:the_sys_clk_timer " "Info: Elaborating entity \"sys_clk_timer\" for hierarchy \"system0:u0\|sys_clk_timer:the_sys_clk_timer\"" {  } { { "system0.v" "the_sys_clk_timer" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5441 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Info: Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "system0.v" "the_sysid_control_slave" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5458 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.v 1 1 " "Warning: Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Info: Found entity 1: sysid" {  } { { "sysid.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sysid.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid system0:u0\|sysid:the_sysid " "Info: Elaborating entity \"sysid\" for hierarchy \"system0:u0\|sysid:the_sysid\"" {  } { { "system0.v" "the_sysid" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5464 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system0_clock_0_in_arbitrator system0:u0\|system0_clock_0_in_arbitrator:the_system0_clock_0_in " "Info: Elaborating entity \"system0_clock_0_in_arbitrator\" for hierarchy \"system0:u0\|system0_clock_0_in_arbitrator:the_system0_clock_0_in\"" {  } { { "system0.v" "the_system0_clock_0_in" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5491 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system0_clock_0_out_arbitrator system0:u0\|system0_clock_0_out_arbitrator:the_system0_clock_0_out " "Info: Elaborating entity \"system0_clock_0_out_arbitrator\" for hierarchy \"system0:u0\|system0_clock_0_out_arbitrator:the_system0_clock_0_out\"" {  } { { "system0.v" "the_system0_clock_0_out" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5514 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "system0_clock_0.v 5 5 " "Warning: Using design file system0_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 system0_clock_0_edge_to_pulse " "Info: Found entity 1: system0_clock_0_edge_to_pulse" {  } { { "system0_clock_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 system0_clock_0_slave_FSM " "Info: Found entity 2: system0_clock_0_slave_FSM" {  } { { "system0_clock_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 58 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 system0_clock_0_master_FSM " "Info: Found entity 3: system0_clock_0_master_FSM" {  } { { "system0_clock_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 199 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 system0_clock_0_bit_pipe " "Info: Found entity 4: system0_clock_0_bit_pipe" {  } { { "system0_clock_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 365 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 system0_clock_0 " "Info: Found entity 5: system0_clock_0" {  } { { "system0_clock_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 417 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system0_clock_0.v(95) " "Warning (10037): Verilog HDL or VHDL warning at system0_clock_0.v(95): conditional expression evaluates to a constant" {  } { { "system0_clock_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 95 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system0_clock_0.v(104) " "Warning (10037): Verilog HDL or VHDL warning at system0_clock_0.v(104): conditional expression evaluates to a constant" {  } { { "system0_clock_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system0_clock_0.v(113) " "Warning (10037): Verilog HDL or VHDL warning at system0_clock_0.v(113): conditional expression evaluates to a constant" {  } { { "system0_clock_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 113 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system0_clock_0.v(239) " "Warning (10037): Verilog HDL or VHDL warning at system0_clock_0.v(239): conditional expression evaluates to a constant" {  } { { "system0_clock_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system0_clock_0.v(248) " "Warning (10037): Verilog HDL or VHDL warning at system0_clock_0.v(248): conditional expression evaluates to a constant" {  } { { "system0_clock_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 248 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system0_clock_0.v(257) " "Warning (10037): Verilog HDL or VHDL warning at system0_clock_0.v(257): conditional expression evaluates to a constant" {  } { { "system0_clock_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 257 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system0_clock_0.v(266) " "Warning (10037): Verilog HDL or VHDL warning at system0_clock_0.v(266): conditional expression evaluates to a constant" {  } { { "system0_clock_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 266 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system0_clock_0.v(275) " "Warning (10037): Verilog HDL or VHDL warning at system0_clock_0.v(275): conditional expression evaluates to a constant" {  } { { "system0_clock_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 275 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system0_clock_0 system0:u0\|system0_clock_0:the_system0_clock_0 " "Info: Elaborating entity \"system0_clock_0\" for hierarchy \"system0:u0\|system0_clock_0:the_system0_clock_0\"" {  } { { "system0.v" "the_system0_clock_0" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5540 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system0_clock_0_edge_to_pulse system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"system0_clock_0_edge_to_pulse\" for hierarchy \"system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "system0_clock_0.v" "read_done_edge_to_pulse" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 524 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system0_clock_0_slave_FSM system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_slave_FSM:slave_FSM " "Info: Elaborating entity \"system0_clock_0_slave_FSM\" for hierarchy \"system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_slave_FSM:slave_FSM\"" {  } { { "system0_clock_0.v" "slave_FSM" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 547 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system0_clock_0_master_FSM system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_master_FSM:master_FSM " "Info: Elaborating entity \"system0_clock_0_master_FSM\" for hierarchy \"system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_master_FSM:master_FSM\"" {  } { { "system0_clock_0.v" "master_FSM" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 599 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system0_clock_0_bit_pipe system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"system0_clock_0_bit_pipe\" for hierarchy \"system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_bit_pipe:endofpacket_bit_pipe\"" {  } { { "system0_clock_0.v" "endofpacket_bit_pipe" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 610 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system0_clock_1_in_arbitrator system0:u0\|system0_clock_1_in_arbitrator:the_system0_clock_1_in " "Info: Elaborating entity \"system0_clock_1_in_arbitrator\" for hierarchy \"system0:u0\|system0_clock_1_in_arbitrator:the_system0_clock_1_in\"" {  } { { "system0.v" "the_system0_clock_1_in" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5573 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system0_clock_1_out_arbitrator system0:u0\|system0_clock_1_out_arbitrator:the_system0_clock_1_out " "Info: Elaborating entity \"system0_clock_1_out_arbitrator\" for hierarchy \"system0:u0\|system0_clock_1_out_arbitrator:the_system0_clock_1_out\"" {  } { { "system0.v" "the_system0_clock_1_out" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5596 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "system0_clock_1.v 5 5 " "Warning: Using design file system0_clock_1.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 system0_clock_1_edge_to_pulse " "Info: Found entity 1: system0_clock_1_edge_to_pulse" {  } { { "system0_clock_1.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_1.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 system0_clock_1_slave_FSM " "Info: Found entity 2: system0_clock_1_slave_FSM" {  } { { "system0_clock_1.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_1.v" 58 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 system0_clock_1_master_FSM " "Info: Found entity 3: system0_clock_1_master_FSM" {  } { { "system0_clock_1.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_1.v" 199 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 system0_clock_1_bit_pipe " "Info: Found entity 4: system0_clock_1_bit_pipe" {  } { { "system0_clock_1.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_1.v" 365 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 system0_clock_1 " "Info: Found entity 5: system0_clock_1" {  } { { "system0_clock_1.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_1.v" 417 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system0_clock_1.v(95) " "Warning (10037): Verilog HDL or VHDL warning at system0_clock_1.v(95): conditional expression evaluates to a constant" {  } { { "system0_clock_1.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_1.v" 95 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system0_clock_1.v(104) " "Warning (10037): Verilog HDL or VHDL warning at system0_clock_1.v(104): conditional expression evaluates to a constant" {  } { { "system0_clock_1.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_1.v" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system0_clock_1.v(113) " "Warning (10037): Verilog HDL or VHDL warning at system0_clock_1.v(113): conditional expression evaluates to a constant" {  } { { "system0_clock_1.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_1.v" 113 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system0_clock_1.v(239) " "Warning (10037): Verilog HDL or VHDL warning at system0_clock_1.v(239): conditional expression evaluates to a constant" {  } { { "system0_clock_1.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_1.v" 239 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system0_clock_1.v(248) " "Warning (10037): Verilog HDL or VHDL warning at system0_clock_1.v(248): conditional expression evaluates to a constant" {  } { { "system0_clock_1.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_1.v" 248 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system0_clock_1.v(257) " "Warning (10037): Verilog HDL or VHDL warning at system0_clock_1.v(257): conditional expression evaluates to a constant" {  } { { "system0_clock_1.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_1.v" 257 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system0_clock_1.v(266) " "Warning (10037): Verilog HDL or VHDL warning at system0_clock_1.v(266): conditional expression evaluates to a constant" {  } { { "system0_clock_1.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_1.v" 266 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system0_clock_1.v(275) " "Warning (10037): Verilog HDL or VHDL warning at system0_clock_1.v(275): conditional expression evaluates to a constant" {  } { { "system0_clock_1.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_1.v" 275 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system0_clock_1 system0:u0\|system0_clock_1:the_system0_clock_1 " "Info: Elaborating entity \"system0_clock_1\" for hierarchy \"system0:u0\|system0_clock_1:the_system0_clock_1\"" {  } { { "system0.v" "the_system0_clock_1" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system0_clock_1_edge_to_pulse system0:u0\|system0_clock_1:the_system0_clock_1\|system0_clock_1_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"system0_clock_1_edge_to_pulse\" for hierarchy \"system0:u0\|system0_clock_1:the_system0_clock_1\|system0_clock_1_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "system0_clock_1.v" "read_done_edge_to_pulse" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_1.v" 524 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system0_clock_1_slave_FSM system0:u0\|system0_clock_1:the_system0_clock_1\|system0_clock_1_slave_FSM:slave_FSM " "Info: Elaborating entity \"system0_clock_1_slave_FSM\" for hierarchy \"system0:u0\|system0_clock_1:the_system0_clock_1\|system0_clock_1_slave_FSM:slave_FSM\"" {  } { { "system0_clock_1.v" "slave_FSM" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_1.v" 547 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system0_clock_1_master_FSM system0:u0\|system0_clock_1:the_system0_clock_1\|system0_clock_1_master_FSM:master_FSM " "Info: Elaborating entity \"system0_clock_1_master_FSM\" for hierarchy \"system0:u0\|system0_clock_1:the_system0_clock_1\|system0_clock_1_master_FSM:master_FSM\"" {  } { { "system0_clock_1.v" "master_FSM" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_1.v" 599 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system0_clock_1_bit_pipe system0:u0\|system0_clock_1:the_system0_clock_1\|system0_clock_1_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"system0_clock_1_bit_pipe\" for hierarchy \"system0:u0\|system0_clock_1:the_system0_clock_1\|system0_clock_1_bit_pipe:endofpacket_bit_pipe\"" {  } { { "system0_clock_1.v" "endofpacket_bit_pipe" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_1.v" 610 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system0_reset_clk_sdram_domain_synch_module system0:u0\|system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch " "Info: Elaborating entity \"system0_reset_clk_sdram_domain_synch_module\" for hierarchy \"system0:u0\|system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch\"" {  } { { "system0.v" "system0_reset_clk_sdram_domain_synch" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5631 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 507 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 594 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 768 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 826 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 855 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 884 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 942 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_e502.tdf" 1058 2 0 } } { "altsyncram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2730 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 2888 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3350 0 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 8401 0 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 5244 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_reg~0 " "Warning: Inferred RAM node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_reg~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "sram_control/src/sram_ctrl.v" "inner_reg~0" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 65 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_reg~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_reg~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Info: Parameter WIDTHAD_A set to 10" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Info: Parameter NUMWORDS_A set to 1024" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info: Parameter WIDTH_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Info: Parameter WIDTHAD_B set to 10" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Info: Parameter NUMWORDS_B set to 1024" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "sram_control/src/sram_ctrl.v" "inner_reg~0" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 65 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|altsyncram:inner_reg_rtl_0 " "Info: Elaborated megafunction instantiation \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|altsyncram:inner_reg_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|altsyncram:inner_reg_rtl_0 " "Info: Instantiated megafunction \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|altsyncram:inner_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Info: Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Info: Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Info: Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Info: Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Info: Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aek1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aek1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aek1 " "Info: Found entity 1: altsyncram_aek1" {  } { { "db/altsyncram_aek1.tdf" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/db/altsyncram_aek1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 437 -1 0 } } { "DM9000A_IF.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/DM9000A_IF.v" 37 -1 0 } } { "DM9000A_IF.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/DM9000A_IF.v" 36 -1 0 } } { "DM9000A_IF.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/DM9000A_IF.v" 35 -1 0 } } { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } } { "jtag_uart.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/jtag_uart.v" 586 -1 0 } } { "f:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "f:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 285 -1 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 1963 -1 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 2311 -1 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 3004 -1 0 } } { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 301 -1 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 857 -1 0 } } { "jtag_uart.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/jtag_uart.v" 541 -1 0 } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 649 -1 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 4972 -1 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 5321 -1 0 } } { "f:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "f:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 5366 -1 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7944 -1 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 764 -1 0 } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 5350 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] VCC " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at VCC" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "79 79 " "Info: 79 registers lost all their fanouts during netlist optimizations. The first 79 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\] " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|sdram_s1_arbitrator:the_sdram_s1\|d1_reasons_to_wait " "Info: Register \"system0:u0\|sdram_s1_arbitrator:the_sdram_s1\|d1_reasons_to_wait\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_arb_share_counter " "Info: Register \"system0:u0\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_arb_share_counter\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|sdram_s1_arbitrator:the_sdram_s1\|last_cycle_system0_clock_1_out_granted_slave_sdram_s1 " "Info: Register \"system0:u0\|sdram_s1_arbitrator:the_sdram_s1\|last_cycle_system0_clock_1_out_granted_slave_sdram_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|sdram_s1_arbitrator:the_sdram_s1\|last_cycle_system0_clock_0_out_granted_slave_sdram_s1 " "Info: Register \"system0:u0\|sdram_s1_arbitrator:the_sdram_s1\|last_cycle_system0_clock_0_out_granted_slave_sdram_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_saved_chosen_master_vector\[1\] " "Info: Register \"system0:u0\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_reg_firsttransfer " "Info: Register \"system0:u0\|sdram_s1_arbitrator:the_sdram_s1\|sdram_s1_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module " "Info: Register \"system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module " "Info: Register \"system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\[0\] " "Info: Register \"system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_reg_firsttransfer " "Info: Register \"system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[1\] " "Info: Register \"system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|sdram:the_sdram\|m_next~38 " "Info: Register \"system0:u0\|sdram:the_sdram\|m_next~38\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|sdram:the_sdram\|m_next~39 " "Info: Register \"system0:u0\|sdram:the_sdram\|m_next~39\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|sdram:the_sdram\|m_next~42 " "Info: Register \"system0:u0\|sdram:the_sdram\|m_next~42\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|sdram:the_sdram\|m_next~43 " "Info: Register \"system0:u0\|sdram:the_sdram\|m_next~43\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|sdram:the_sdram\|m_next~45 " "Info: Register \"system0:u0\|sdram:the_sdram\|m_next~45\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|sdram:the_sdram\|i_next~19 " "Info: Register \"system0:u0\|sdram:the_sdram\|i_next~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|sdram:the_sdram\|i_next~20 " "Info: Register \"system0:u0\|sdram:the_sdram\|i_next~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|sdram:the_sdram\|i_next~21 " "Info: Register \"system0:u0\|sdram:the_sdram\|i_next~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|sdram:the_sdram\|i_state~22 " "Info: Register \"system0:u0\|sdram:the_sdram\|i_state~22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|sdram:the_sdram\|i_state~23 " "Info: Register \"system0:u0\|sdram:the_sdram\|i_state~23\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|sdram:the_sdram\|i_state~24 " "Info: Register \"system0:u0\|sdram:the_sdram\|i_state~24\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~24 " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~24\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~25 " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~25\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~26 " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize~26\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize.101 " "Info: Register \"system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|DRsize.101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_TEST.map.smsg " "Info: Generated suppressed messages file D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_TEST.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 54 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 54 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 54 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5275 " "Info: Implemented 5275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Info: Implemented 60 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Info: Implemented 32 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4986 " "Info: Implemented 4986 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "174 " "Info: Implemented 174 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info: Implemented 4 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "308 " "Info: Peak virtual memory: 308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 08:35:44 2019 " "Info: Processing ended: Mon May 27 08:35:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Info: Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Info: Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 08:35:47 2019 " "Info: Processing started: Mon May 27 08:35:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "SRAM_TEST EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"SRAM_TEST\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "SDRAM_PLL:PLL1\|altpll:altpll_component\|pll Cyclone II PLL " "Warning: Implemented PLL \"SDRAM_PLL:PLL1\|altpll:altpll_component\|pll\" as Cyclone II PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 -54.0 degrees -55.0 degrees " "Warning: Can't achieve requested value -54.0 degrees for clock output SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 of parameter phase shift -- achieved value of -55.0 degrees" {  } { { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 1 1 -55 -3056 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -55 degrees (-3056 ps) for SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 6 5 0 0 " "Info: Implementing clock multiplication of 6, clock division of 5, and phase shift of 0 degrees (0 ps) for SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1  " "Info: Automatically promoted node system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system0:u0\|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch\|data_out  " "Info: Automatically promoted node system0:u0\|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|c_state\[0\] " "Info: Destination node system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|c_state\[0\]" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 98 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|c_state\[1\] " "Info: Destination node system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|c_state\[1\]" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 98 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|c_state\[2\] " "Info: Destination node system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|c_state\[2\]" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 98 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|c_state\[3\] " "Info: Destination node system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|c_state\[3\]" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 98 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|c_state\[4\] " "Info: Destination node system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|c_state\[4\]" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 98 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|led_2~2 " "Info: Destination node system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|led_2~2" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 52 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_2~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|led_2~3 " "Info: Destination node system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|led_2~3" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 52 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_2~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|led_3~2 " "Info: Destination node system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|led_3~2" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 52 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_3~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~6 " "Info: Destination node system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~6" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 378 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~3 " "Info: Destination node system0:u0\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~3" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 361 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 305 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch\|data_out" } } } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system0:u0\|system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch\|data_out  " "Info: Automatically promoted node system0:u0\|system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|sdram:the_sdram\|active_addr\[20\]~177 " "Info: Destination node system0:u0\|sdram:the_sdram\|active_addr\[20\]~177" {  } { { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 437 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|sdram:the_sdram|active_addr[20]~177 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|sdram:the_sdram\|active_cs_n~8 " "Info: Destination node system0:u0\|sdram:the_sdram\|active_cs_n~8" {  } { { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 207 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|sdram:the_sdram|active_cs_n~8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|sdram:the_sdram\|i_refs\[0\] " "Info: Destination node system0:u0\|sdram:the_sdram\|i_refs\[0\]" {  } { { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|sdram:the_sdram|i_refs[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|sdram:the_sdram\|i_refs\[2\] " "Info: Destination node system0:u0\|sdram:the_sdram\|i_refs\[2\]" {  } { { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|sdram:the_sdram|i_refs[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system0:u0\|sdram:the_sdram\|i_refs\[1\] " "Info: Destination node system0:u0\|sdram:the_sdram\|i_refs\[1\]" {  } { { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|sdram:the_sdram|i_refs[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 4682 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch\|data_out" } } } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|clr_reg~_wirecell  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|clr_reg~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg~_wirecell } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|clr_reg  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|clr_reg~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|clr_reg~_wirecell" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|clr_reg" } } } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29 " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~29 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3 " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 1019 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system0:u0\|reset_n_sources~1  " "Info: Automatically promoted node system0:u0\|reset_n_sources~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 4922 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|reset_n_sources~1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Info: Ignoring invalid fast I/O register assignments" {  } {  } 0 0 "Ignoring invalid fast I/O register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 EC " "Extra Info: Packed 2 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 I/O " "Extra Info: Packed 68 registers into blocks of type I/O" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Extra Info: Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Extra Info: Created 66 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "SDRAM_PLL:PLL1\|altpll:altpll_component\|pll compensate_clock 0 " "Warning: PLL \"SDRAM_PLL:PLL1\|altpll:altpll_component\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "SDRAM_PLL.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SDRAM_PLL.v" 96 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 113 0 0 } }  } 0 0 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "SDRAM_PLL:PLL1\|altpll:altpll_component\|pll clk\[2\] s_clk " "Warning: PLL \"SDRAM_PLL:PLL1\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"s_clk\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "SDRAM_PLL.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SDRAM_PLL.v" 96 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 113 0 0 } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 56 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:24 " "Info: Fitter preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:59 " "Info: Fitter placement operations ending: elapsed time is 00:00:59" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[31\] register system0:u0\|cpu:the_cpu\|A_slow_inst_result\[31\] -4.7 ns " "Info: Slack time is -4.7 ns between source register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[31\]\" and destination register \"system0:u0\|cpu:the_cpu\|A_slow_inst_result\[31\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-2.201 ns + Largest register register " "Info: + Largest register to register requirement is -2.201 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 2.647 ns   Shortest register " "Info:   Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 1.079 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB Unassigned 4930 " "Info: 2: + IC(1.079 ns) + CELL(0.000 ns) = 1.079 ns; Loc. = Unassigned; Fanout = 4930; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.647 ns system0:u0\|cpu:the_cpu\|A_slow_inst_result\[31\] 3 REG Unassigned 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'system0:u0\|cpu:the_cpu\|A_slow_inst_result\[31\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[31] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 2.647 ns   Longest register " "Info:   Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 1.079 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB Unassigned 4930 " "Info: 2: + IC(1.079 ns) + CELL(0.000 ns) = 1.079 ns; Loc. = Unassigned; Fanout = 4930; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.647 ns system0:u0\|cpu:the_cpu\|A_slow_inst_result\[31\] 3 REG Unassigned 1 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'system0:u0\|cpu:the_cpu\|A_slow_inst_result\[31\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[31] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 7.045 ns   Shortest register " "Info:   Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 7.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 1.079 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB Unassigned 4930 " "Info: 2: + IC(1.079 ns) + CELL(0.000 ns) = 1.079 ns; Loc. = Unassigned; Fanout = 4930; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.787 ns) 2.897 ns system0:u0\|cpu:the_cpu\|d_read 3 REG Unassigned 20 " "Info: 3: + IC(1.031 ns) + CELL(0.787 ns) = 2.897 ns; Loc. = Unassigned; Fanout = 20; REG Node = 'system0:u0\|cpu:the_cpu\|d_read'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|d_read } "NODE_NAME" } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3448 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.185 ns) + CELL(0.437 ns) 3.519 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1 4 COMB Unassigned 1 " "Info: 4: + IC(0.185 ns) + CELL(0.437 ns) = 3.519 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { system0:u0|cpu:the_cpu|d_read system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(0.000 ns) 5.328 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1clkctrl 5 COMB Unassigned 32 " "Info: 5: + IC(1.809 ns) + CELL(0.000 ns) = 5.328 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.567 ns) + CELL(0.150 ns) 7.045 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[31\] 6 REG Unassigned 1 " "Info: 6: + IC(1.567 ns) + CELL(0.150 ns) = 7.045 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[31\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[31] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.374 ns ( 19.50 % ) " "Info: Total cell delay = 1.374 ns ( 19.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.671 ns ( 80.50 % ) " "Info: Total interconnect delay = 5.671 ns ( 80.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 9.884 ns   Longest register " "Info:   Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 9.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.000 ns) 1.079 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB Unassigned 4930 " "Info: 2: + IC(1.079 ns) + CELL(0.000 ns) = 1.079 ns; Loc. = Unassigned; Fanout = 4930; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.787 ns) 2.897 ns system0:u0\|cpu:the_cpu\|A_mem_baddr\[13\] 3 REG Unassigned 2 " "Info: 3: + IC(1.031 ns) + CELL(0.787 ns) = 2.897 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'system0:u0\|cpu:the_cpu\|A_mem_baddr\[13\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[13] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.150 ns) 3.520 ns system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~4 4 COMB Unassigned 1 " "Info: 4: + IC(0.473 ns) + CELL(0.150 ns) = 3.520 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~4'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { system0:u0|cpu:the_cpu|A_mem_baddr[13] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.275 ns) 4.577 ns system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5 5 COMB Unassigned 13 " "Info: 5: + IC(0.782 ns) + CELL(0.275 ns) = 4.577 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.393 ns) 5.602 ns system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 6 COMB Unassigned 36 " "Info: 6: + IC(0.632 ns) + CELL(0.393 ns) = 5.602 ns; Loc. = Unassigned; Fanout = 36; COMB Node = 'system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.420 ns) 6.358 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1 7 COMB Unassigned 1 " "Info: 7: + IC(0.336 ns) + CELL(0.420 ns) = 6.358 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(0.000 ns) 8.167 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1clkctrl 8 COMB Unassigned 32 " "Info: 8: + IC(1.809 ns) + CELL(0.000 ns) = 8.167 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.567 ns) + CELL(0.150 ns) 9.884 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[31\] 9 REG Unassigned 1 " "Info: 9: + IC(1.567 ns) + CELL(0.150 ns) = 9.884 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[31\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[31] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.175 ns ( 22.01 % ) " "Info: Total cell delay = 2.175 ns ( 22.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.709 ns ( 77.99 % ) " "Info: Total interconnect delay = 7.709 ns ( 77.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7970 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.499 ns - Longest register register " "Info: - Longest register to register delay is 2.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[31\] 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[31\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[31] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 0.565 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata~31 2 COMB Unassigned 1 " "Info: 2: + IC(0.127 ns) + CELL(0.438 ns) = 0.565 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata~31'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[31] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~31 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 856 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 1.130 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[31\]~485 3 COMB Unassigned 1 " "Info: 3: + IC(0.127 ns) + CELL(0.438 ns) = 1.130 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[31\]~485'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~31 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~485 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 856 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.420 ns) 1.886 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[31\]~486 4 COMB Unassigned 2 " "Info: 4: + IC(0.336 ns) + CELL(0.420 ns) = 1.886 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[31\]~486'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~485 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~486 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 856 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.366 ns) 2.499 ns system0:u0\|cpu:the_cpu\|A_slow_inst_result\[31\] 5 REG Unassigned 1 " "Info: 5: + IC(0.247 ns) + CELL(0.366 ns) = 2.499 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'system0:u0\|cpu:the_cpu\|A_slow_inst_result\[31\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~486 system0:u0|cpu:the_cpu|A_slow_inst_result[31] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.662 ns ( 66.51 % ) " "Info: Total cell delay = 1.662 ns ( 66.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.837 ns ( 33.49 % ) " "Info: Total interconnect delay = 0.837 ns ( 33.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[31] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~31 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~485 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~486 system0:u0|cpu:the_cpu|A_slow_inst_result[31] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[31] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~31 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~485 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~486 system0:u0|cpu:the_cpu|A_slow_inst_result[31] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.499 ns register register " "Info: Estimated most critical path is register to register delay of 2.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[31\] 1 REG LAB_X35_Y20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X35_Y20; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[31\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[31] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 0.565 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata~31 2 COMB LAB_X35_Y20 1 " "Info: 2: + IC(0.127 ns) + CELL(0.438 ns) = 0.565 ns; Loc. = LAB_X35_Y20; Fanout = 1; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata~31'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[31] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~31 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 856 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 1.130 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[31\]~485 3 COMB LAB_X35_Y20 1 " "Info: 3: + IC(0.127 ns) + CELL(0.438 ns) = 1.130 ns; Loc. = LAB_X35_Y20; Fanout = 1; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[31\]~485'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~31 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~485 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 856 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.420 ns) 1.886 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[31\]~486 4 COMB LAB_X34_Y20 2 " "Info: 4: + IC(0.336 ns) + CELL(0.420 ns) = 1.886 ns; Loc. = LAB_X34_Y20; Fanout = 2; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[31\]~486'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~485 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~486 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 856 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.366 ns) 2.499 ns system0:u0\|cpu:the_cpu\|A_slow_inst_result\[31\] 5 REG LAB_X34_Y20 1 " "Info: 5: + IC(0.247 ns) + CELL(0.366 ns) = 2.499 ns; Loc. = LAB_X34_Y20; Fanout = 1; REG Node = 'system0:u0\|cpu:the_cpu\|A_slow_inst_result\[31\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~486 system0:u0|cpu:the_cpu|A_slow_inst_result[31] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.662 ns ( 66.51 % ) " "Info: Total cell delay = 1.662 ns ( 66.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.837 ns ( 33.49 % ) " "Info: Total interconnect delay = 0.837 ns ( 33.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[31] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~31 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~485 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[31]~486 system0:u0|cpu:the_cpu|A_slow_inst_result[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 31% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:23 " "Info: Fitter routing operations ending: elapsed time is 00:00:23" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "91 " "Warning: Found 91 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[0\] 0 " "Info: Pin \"ENET_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[1\] 0 " "Info: Pin \"ENET_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[2\] 0 " "Info: Pin \"ENET_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[3\] 0 " "Info: Pin \"ENET_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[4\] 0 " "Info: Pin \"ENET_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[5\] 0 " "Info: Pin \"ENET_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[6\] 0 " "Info: Pin \"ENET_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[7\] 0 " "Info: Pin \"ENET_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[8\] 0 " "Info: Pin \"ENET_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[9\] 0 " "Info: Pin \"ENET_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[10\] 0 " "Info: Pin \"ENET_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[11\] 0 " "Info: Pin \"ENET_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[12\] 0 " "Info: Pin \"ENET_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[13\] 0 " "Info: Pin \"ENET_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[14\] 0 " "Info: Pin \"ENET_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[15\] 0 " "Info: Pin \"ENET_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info: Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_clk 0 " "Info: Pin \"s_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_cen 0 " "Info: Pin \"s_cen\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_oen 0 " "Info: Pin \"s_oen\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_wen 0 " "Info: Pin \"s_wen\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_addr\[0\] 0 " "Info: Pin \"s_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_addr\[1\] 0 " "Info: Pin \"s_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_addr\[2\] 0 " "Info: Pin \"s_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_addr\[3\] 0 " "Info: Pin \"s_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_addr\[4\] 0 " "Info: Pin \"s_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_addr\[5\] 0 " "Info: Pin \"s_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_addr\[6\] 0 " "Info: Pin \"s_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_addr\[7\] 0 " "Info: Pin \"s_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_addr\[8\] 0 " "Info: Pin \"s_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_addr\[9\] 0 " "Info: Pin \"s_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_ddata\[0\] 0 " "Info: Pin \"s_ddata\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_ddata\[1\] 0 " "Info: Pin \"s_ddata\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_ddata\[2\] 0 " "Info: Pin \"s_ddata\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_ddata\[3\] 0 " "Info: Pin \"s_ddata\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_ddata\[4\] 0 " "Info: Pin \"s_ddata\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_ddata\[5\] 0 " "Info: Pin \"s_ddata\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_ddata\[6\] 0 " "Info: Pin \"s_ddata\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s_ddata\[7\] 0 " "Info: Pin \"s_ddata\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info: Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info: Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info: Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info: Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info: Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info: Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info: Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info: Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info: Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info: Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info: Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info: Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info: Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info: Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info: Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info: Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info: Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info: Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info: Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info: Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info: Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info: Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CMD 0 " "Info: Pin \"ENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CS_N 0 " "Info: Pin \"ENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_WR_N 0 " "Info: Pin \"ENET_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RD_N 0 " "Info: Pin \"ENET_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RST_N 0 " "Info: Pin \"ENET_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CLK 0 " "Info: Pin \"ENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "8 " "Warning: Following 8 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[0\] VCC " "Info: Pin LEDG\[0\] has VCC driving its datain port" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { LEDG[0] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 66 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[1\] GND " "Info: Pin LEDG\[1\] has GND driving its datain port" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { LEDG[1] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 66 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[4\] GND " "Info: Pin LEDG\[4\] has GND driving its datain port" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { LEDG[4] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 66 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[5\] GND " "Info: Pin LEDG\[5\] has GND driving its datain port" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { LEDG[5] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 66 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[6\] GND " "Info: Pin LEDG\[6\] has GND driving its datain port" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { LEDG[6] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 66 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[7\] GND " "Info: Pin LEDG\[7\] has GND driving its datain port" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { LEDG[7] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 66 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[8\] GND " "Info: Pin LEDG\[8\] has GND driving its datain port" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { LEDG[8] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 66 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE VCC " "Info: Pin DRAM_CKE has VCC driving its datain port" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { DRAM_CKE } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 82 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "system0:u0\|sdram:the_sdram\|always5~0 " "Info: Following pins have the same output enable: system0:u0\|sdram:the_sdram\|always5~0" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 71 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 71 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 71 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 71 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 71 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 71 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 71 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 71 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 71 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 71 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 71 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 71 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 71 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 71 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 71 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DRAM_DQ\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin DRAM_DQ\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 71 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|ENET_WR_N " "Info: Following pins have the same output enable: system0:u0\|dm9000a_0:the_dm9000a_0\|DM9000A_IF:the_DM9000A_IF\|ENET_WR_N" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ENET_DATA[2] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 86 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ENET_DATA[6] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 86 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ENET_DATA[10] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 86 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ENET_DATA[14] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 86 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ENET_DATA[1] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 86 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ENET_DATA[5] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 86 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ENET_DATA[9] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 86 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ENET_DATA[13] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 86 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ENET_DATA[0] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 86 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ENET_DATA[4] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 86 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ENET_DATA[8] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 86 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ENET_DATA[12] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 86 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ENET_DATA[3] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 86 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ENET_DATA[7] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 86 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ENET_DATA[11] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 86 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ENET_DATA\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin ENET_DATA\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "f:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/quartus/quartus/bin/pin_planner.ppl" { ENET_DATA[15] } } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 86 -1 0 } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_TEST.fit.smsg " "Info: Generated suppressed messages file D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_TEST.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Info: Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 08:37:47 2019 " "Info: Processing ended: Mon May 27 08:37:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:02:00 " "Info: Elapsed time: 00:02:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:51 " "Info: Total CPU time (on all processors): 00:02:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 08:37:49 2019 " "Info: Processing started: Mon May 27 08:37:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "295 " "Info: Peak virtual memory: 295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 08:37:57 2019 " "Info: Processing ended: Mon May 27 08:37:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 08:37:59 2019 " "Info: Processing started: Mon May 27 08:37:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[8\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[8\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[9\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[9\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[10\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[10\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[13\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[13\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[14\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[14\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[15\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[15\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[17\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[17\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[18\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[18\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[19\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[19\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[20\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[20\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[21\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[21\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[22\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[22\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[23\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[23\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[25\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[25\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[26\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[26\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[29\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[29\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[3\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[3\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[4\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[4\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[5\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[5\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[6\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[6\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[11\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[11\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[12\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[12\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[16\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[16\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[24\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[24\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[27\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[27\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[28\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[28\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[30\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[30\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[31\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[31\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[0\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[0\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[1\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[1\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[2\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[2\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[7\] " "Warning: Node \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[7\]\" is a latch" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "30 " "Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1 " "Info: Detected gated clock \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1\" as buffer" {  } { { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[17\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[17\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[18\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[18\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[19\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[19\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[16\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[16\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[13\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[13\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[14\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[14\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[22\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[22\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[21\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[21\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[20\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[20\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[23\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[23\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~3 " "Info: Detected gated clock \"system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~3\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~4 " "Info: Detected gated clock \"system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~4\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[15\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[15\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~2 " "Info: Detected gated clock \"system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~2\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[9\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[9\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[11\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[11\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[12\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[12\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[10\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[10\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|d_read " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|d_read\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3448 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|d_read" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[5\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[5\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[8\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[8\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[7\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[7\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|A_mem_baddr\[6\] " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|A_mem_baddr\[6\]\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|A_mem_baddr\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5 " "Info: Detected gated clock \"system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~0 " "Info: Detected gated clock \"system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~0\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 3425 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_granted_sysid_control_slave~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_requests_sysid_control_slave~0 " "Info: Detected gated clock \"system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_requests_sysid_control_slave~0\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 3428 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|sysid_control_slave_arbitrator:the_sysid_control_slave\|cpu_data_master_requests_sysid_control_slave~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0~2 " "Info: Detected gated clock \"system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0~2\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 61 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu:the_cpu\|d_write " "Info: Detected ripple clock \"system0:u0\|cpu:the_cpu\|d_write\" as buffer" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 3449 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu:the_cpu\|d_write" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_waitrequest " "Info: Detected ripple clock \"system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_waitrequest\" as buffer" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 857 -1 0 } } { "f:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_waitrequest" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0 " "Info: No valid register-to-register data paths exist for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[12\] register system0:u0\|cpu:the_cpu\|A_slow_inst_result\[12\] -3.455 ns " "Info: Slack time is -3.455 ns for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" between source register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[12\]\" and destination register \"system0:u0\|cpu:the_cpu\|A_slow_inst_result\[12\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "59.14 MHz 16.91 ns " "Info: Fmax is 59.14 MHz (period= 16.91 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-1.476 ns + Largest register register " "Info: + Largest register to register requirement is -1.476 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.642 ns " "Info: + Latch edge is 7.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.642 ns " "Info: - Launch edge is 2.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns 2.642 ns inverted 50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with inverted offset of 2.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.512 ns + Largest " "Info: + Largest clock skew is -6.512 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 2.642 ns + Shortest register " "Info: + Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.642 ns system0:u0\|cpu:the_cpu\|A_slow_inst_result\[12\] 3 REG LCFF_X34_Y18_N21 1 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X34_Y18_N21; Fanout = 1; REG Node = 'system0:u0\|cpu:the_cpu\|A_slow_inst_result\[12\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[12] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.105 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.105 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[12] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_slow_inst_result[12] {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 9.154 ns - Longest register " "Info: - Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 9.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.787 ns) 2.913 ns system0:u0\|cpu:the_cpu\|A_mem_baddr\[14\] 3 REG LCFF_X28_Y15_N5 2 " "Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X28_Y15_N5; Fanout = 2; REG Node = 'system0:u0\|cpu:the_cpu\|A_mem_baddr\[14\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[14] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.378 ns) 3.601 ns system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~4 4 COMB LCCOMB_X28_Y15_N10 1 " "Info: 4: + IC(0.310 ns) + CELL(0.378 ns) = 3.601 ns; Loc. = LCCOMB_X28_Y15_N10; Fanout = 1; COMB Node = 'system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~4'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { system0:u0|cpu:the_cpu|A_mem_baddr[14] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.275 ns) 4.620 ns system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5 5 COMB LCCOMB_X29_Y18_N10 13 " "Info: 5: + IC(0.744 ns) + CELL(0.275 ns) = 4.620 ns; Loc. = LCCOMB_X29_Y18_N10; Fanout = 13; COMB Node = 'system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.150 ns) 5.518 ns system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 6 COMB LCCOMB_X29_Y20_N14 36 " "Info: 6: + IC(0.748 ns) + CELL(0.150 ns) = 5.518 ns; Loc. = LCCOMB_X29_Y20_N14; Fanout = 36; COMB Node = 'system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.150 ns) 6.080 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1 7 COMB LCCOMB_X30_Y20_N24 1 " "Info: 7: + IC(0.412 ns) + CELL(0.150 ns) = 6.080 ns; Loc. = LCCOMB_X30_Y20_N24; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.000 ns) 7.644 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1clkctrl 8 COMB CLKCTRL_G12 32 " "Info: 8: + IC(1.564 ns) + CELL(0.000 ns) = 7.644 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.150 ns) 9.154 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[12\] 9 REG LCCOMB_X34_Y18_N26 1 " "Info: 9: + IC(1.360 ns) + CELL(0.150 ns) = 9.154 ns; Loc. = LCCOMB_X34_Y18_N26; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[12\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.890 ns ( 20.65 % ) " "Info: Total cell delay = 1.890 ns ( 20.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.264 ns ( 79.35 % ) " "Info: Total interconnect delay = 7.264 ns ( 79.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.154 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[14] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.154 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[14] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] {} } { 0.000ns 1.091ns 1.035ns 0.310ns 0.744ns 0.748ns 0.412ns 1.564ns 1.360ns } { 0.000ns 0.000ns 0.787ns 0.378ns 0.275ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[12] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_slow_inst_result[12] {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.154 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[14] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.154 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[14] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] {} } { 0.000ns 1.091ns 1.035ns 0.310ns 0.744ns 0.748ns 0.412ns 1.564ns 1.360ns } { 0.000ns 0.000ns 0.787ns 0.378ns 0.275ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7970 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[12] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_slow_inst_result[12] {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.154 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[14] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.154 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[14] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] {} } { 0.000ns 1.091ns 1.035ns 0.310ns 0.744ns 0.748ns 0.412ns 1.564ns 1.360ns } { 0.000ns 0.000ns 0.787ns 0.378ns 0.275ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.979 ns - Longest register register " "Info: - Longest register to register delay is 1.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[12\] 1 REG LCCOMB_X34_Y18_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y18_N26; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[12\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 0.404 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[12\]~435 2 COMB LCCOMB_X34_Y18_N18 1 " "Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X34_Y18_N18; Fanout = 1; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[12\]~435'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~435 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 856 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 0.799 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[12\]~436 3 COMB LCCOMB_X34_Y18_N0 1 " "Info: 3: + IC(0.245 ns) + CELL(0.150 ns) = 0.799 ns; Loc. = LCCOMB_X34_Y18_N0; Fanout = 1; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[12\]~436'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~435 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~436 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 856 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 1.203 ns system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[12\]~437 4 COMB LCCOMB_X34_Y18_N30 2 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 1.203 ns; Loc. = LCCOMB_X34_Y18_N30; Fanout = 2; COMB Node = 'system0:u0\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[12\]~437'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~436 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~437 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 856 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.366 ns) 1.979 ns system0:u0\|cpu:the_cpu\|A_slow_inst_result\[12\] 5 REG LCFF_X34_Y18_N21 1 " "Info: 5: + IC(0.410 ns) + CELL(0.366 ns) = 1.979 ns; Loc. = LCFF_X34_Y18_N21; Fanout = 1; REG Node = 'system0:u0\|cpu:the_cpu\|A_slow_inst_result\[12\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.776 ns" { system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~437 system0:u0|cpu:the_cpu|A_slow_inst_result[12] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7970 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.816 ns ( 41.23 % ) " "Info: Total cell delay = 0.816 ns ( 41.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 58.77 % ) " "Info: Total interconnect delay = 1.163 ns ( 58.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.979 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~435 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~436 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~437 system0:u0|cpu:the_cpu|A_slow_inst_result[12] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "1.979 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~435 {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~436 {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~437 {} system0:u0|cpu:the_cpu|A_slow_inst_result[12] {} } { 0.000ns 0.254ns 0.245ns 0.254ns 0.410ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_slow_inst_result[12] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_slow_inst_result[12] {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.154 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[14] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.154 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[14] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] {} } { 0.000ns 1.091ns 1.035ns 0.310ns 0.744ns 0.748ns 0.412ns 1.564ns 1.360ns } { 0.000ns 0.000ns 0.787ns 0.378ns 0.275ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.979 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~435 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~436 system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~437 system0:u0|cpu:the_cpu|A_slow_inst_result[12] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "1.979 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~435 {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~436 {} system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~437 {} system0:u0|cpu:the_cpu|A_slow_inst_result[12] {} } { 0.000ns 0.254ns 0.245ns 0.254ns 0.410ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1' 205 " "Warning: Can't achieve timing requirement Clock Setup: 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1' along 205 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg0\[10\] register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[2\] -3.759 ns " "Info: Slack time is -3.759 ns for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" between source register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg0\[10\]\" and destination register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.126 ns + Largest register register " "Info: + Largest register to register requirement is 3.126 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "3.333 ns + " "Info: + Setup relationship between source and destination is 3.333 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.308 ns " "Info: + Latch edge is 4.308 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 16.666 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" is 16.666 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.975 ns " "Info: - Launch edge is 0.975 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns + Largest " "Info: + Largest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 destination 2.652 ns + Shortest register " "Info: + Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" to destination register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G2 277 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 277; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.652 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[2\] 3 REG LCFF_X41_Y21_N23 3 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X41_Y21_N23; Fanout = 3; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2] } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.25 % ) " "Info: Total cell delay = 0.537 ns ( 20.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.115 ns ( 79.75 % ) " "Info: Total interconnect delay = 2.115 ns ( 79.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 2.645 ns - Longest register " "Info: - Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.645 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg0\[10\] 3 REG LCFF_X44_Y23_N7 5 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X44_Y23_N7; Fanout = 5; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg0\[10\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.30 % ) " "Info: Total cell delay = 0.537 ns ( 20.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.108 ns ( 79.70 % ) " "Info: Total interconnect delay = 2.108 ns ( 79.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] {} } { 0.000ns 1.091ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] {} } { 0.000ns 1.091ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 175 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] {} } { 0.000ns 1.091ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.885 ns - Longest register register " "Info: - Longest register to register delay is 6.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg0\[10\] 1 REG LCFF_X44_Y23_N7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y23_N7; Fanout = 5; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg0\[10\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.414 ns) 0.755 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~1 2 COMB LCCOMB_X44_Y23_N10 2 " "Info: 2: + IC(0.341 ns) + CELL(0.414 ns) = 0.755 ns; Loc. = LCCOMB_X44_Y23_N10; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~1 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.826 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~3 3 COMB LCCOMB_X44_Y23_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.826 ns; Loc. = LCCOMB_X44_Y23_N12; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~3'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~3 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 0.985 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~5 4 COMB LCCOMB_X44_Y23_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 0.985 ns; Loc. = LCCOMB_X44_Y23_N14; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~3 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~5 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.056 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~7 5 COMB LCCOMB_X44_Y23_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.056 ns; Loc. = LCCOMB_X44_Y23_N16; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~7'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~5 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~7 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.127 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~9 6 COMB LCCOMB_X44_Y23_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.127 ns; Loc. = LCCOMB_X44_Y23_N18; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~9'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~7 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~9 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.198 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~11 7 COMB LCCOMB_X44_Y23_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.198 ns; Loc. = LCCOMB_X44_Y23_N20; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~11'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~9 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~11 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.269 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~13 8 COMB LCCOMB_X44_Y23_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.269 ns; Loc. = LCCOMB_X44_Y23_N22; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~13'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~11 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~13 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.340 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~15 9 COMB LCCOMB_X44_Y23_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.340 ns; Loc. = LCCOMB_X44_Y23_N24; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~15'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~13 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~15 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.411 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~17 10 COMB LCCOMB_X44_Y23_N26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.411 ns; Loc. = LCCOMB_X44_Y23_N26; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~17'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~15 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~17 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.821 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~18 11 COMB LCCOMB_X44_Y23_N28 2 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 1.821 ns; Loc. = LCCOMB_X44_Y23_N28; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|Add4~18'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~17 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~18 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.414 ns) 3.221 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~39 12 COMB LCCOMB_X43_Y22_N6 1 " "Info: 12: + IC(0.986 ns) + CELL(0.414 ns) = 3.221 ns; Loc. = LCCOMB_X43_Y22_N6; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~39'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~18 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~39 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.292 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~41 13 COMB LCCOMB_X43_Y22_N8 1 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.292 ns; Loc. = LCCOMB_X43_Y22_N8; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~41'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~39 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~41 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.363 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~43 14 COMB LCCOMB_X43_Y22_N10 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.363 ns; Loc. = LCCOMB_X43_Y22_N10; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~43'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~41 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~43 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.434 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~45 15 COMB LCCOMB_X43_Y22_N12 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.434 ns; Loc. = LCCOMB_X43_Y22_N12; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~45'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~43 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~45 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.593 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~47 16 COMB LCCOMB_X43_Y22_N14 1 " "Info: 16: + IC(0.000 ns) + CELL(0.159 ns) = 3.593 ns; Loc. = LCCOMB_X43_Y22_N14; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~47'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~45 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~47 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.664 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~49 17 COMB LCCOMB_X43_Y22_N16 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.664 ns; Loc. = LCCOMB_X43_Y22_N16; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~49'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~47 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~49 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.735 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~51 18 COMB LCCOMB_X43_Y22_N18 1 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.735 ns; Loc. = LCCOMB_X43_Y22_N18; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~51'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~49 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~51 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.806 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~53 19 COMB LCCOMB_X43_Y22_N20 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.806 ns; Loc. = LCCOMB_X43_Y22_N20; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~53'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~51 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~53 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.877 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~55 20 COMB LCCOMB_X43_Y22_N22 1 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.877 ns; Loc. = LCCOMB_X43_Y22_N22; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~55'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~53 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~55 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.948 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~57 21 COMB LCCOMB_X43_Y22_N24 1 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.948 ns; Loc. = LCCOMB_X43_Y22_N24; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~57'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~55 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~57 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.019 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~59 22 COMB LCCOMB_X43_Y22_N26 1 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.019 ns; Loc. = LCCOMB_X43_Y22_N26; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~59'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~57 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~59 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.090 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~61 23 COMB LCCOMB_X43_Y22_N28 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.090 ns; Loc. = LCCOMB_X43_Y22_N28; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~61'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~59 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~61 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.500 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~62 24 COMB LCCOMB_X43_Y22_N30 1 " "Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 4.500 ns; Loc. = LCCOMB_X43_Y22_N30; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|LessThan4~62'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~61 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~62 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.150 ns) 5.619 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[12\]~161 25 COMB LCCOMB_X42_Y21_N28 2 " "Info: 25: + IC(0.969 ns) + CELL(0.150 ns) = 5.619 ns; Loc. = LCCOMB_X42_Y21_N28; Fanout = 2; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[12\]~161'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~62 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~161 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.016 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[12\]~164 26 COMB LCCOMB_X42_Y21_N14 31 " "Info: 26: + IC(0.247 ns) + CELL(0.150 ns) = 6.016 ns; Loc. = LCCOMB_X42_Y21_N14; Fanout = 31; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[12\]~164'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~161 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~164 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.510 ns) + CELL(0.275 ns) 6.801 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg~220 27 COMB LCCOMB_X41_Y21_N22 1 " "Info: 27: + IC(0.510 ns) + CELL(0.275 ns) = 6.801 ns; Loc. = LCCOMB_X41_Y21_N22; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg~220'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~164 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg~220 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.885 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[2\] 28 REG LCFF_X41_Y21_N23 3 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 6.885 ns; Loc. = LCFF_X41_Y21_N23; Fanout = 3; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|inner_area_cfg\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg~220 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2] } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.832 ns ( 55.66 % ) " "Info: Total cell delay = 3.832 ns ( 55.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.053 ns ( 44.34 % ) " "Info: Total interconnect delay = 3.053 ns ( 44.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.885 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~3 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~5 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~7 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~9 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~11 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~13 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~15 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~17 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~18 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~39 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~41 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~43 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~45 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~47 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~49 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~51 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~53 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~55 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~57 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~59 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~61 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~62 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~161 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~164 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg~220 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "6.885 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~3 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~5 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~7 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~9 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~11 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~13 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~15 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~17 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~18 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~39 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~41 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~43 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~45 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~47 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~49 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~51 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~53 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~55 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~57 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~59 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~61 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~62 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~161 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~164 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg~220 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2] {} } { 0.000ns 0.341ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.986ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.969ns 0.247ns 0.510ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2] {} } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] {} } { 0.000ns 1.091ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.885 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~3 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~5 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~7 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~9 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~11 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~13 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~15 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~17 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~18 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~39 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~41 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~43 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~45 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~47 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~49 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~51 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~53 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~55 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~57 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~59 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~61 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~62 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~161 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~164 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg~220 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "6.885 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~3 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~5 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~7 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~9 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~11 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~13 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~15 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~17 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add4~18 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~39 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~41 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~43 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~45 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~47 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~49 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~51 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~53 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~55 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~57 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~59 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~61 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~62 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~161 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]~164 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg~220 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2] {} } { 0.000ns 0.341ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.986ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.969ns 0.247ns 0.510ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2' 2149 " "Warning: Can't achieve timing requirement Clock Setup: 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2' along 2149 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_slave_FSM:slave_FSM\|slave_read_request register system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1 653 ps " "Info: Slack time is 653 ps for clock \"CLOCK_50\" between source register \"system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_slave_FSM:slave_FSM\|slave_read_request\" and destination register \"system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.169 ns + Largest register register " "Info: + Largest register to register requirement is 2.169 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.358 ns + " "Info: + Setup relationship between source and destination is 2.358 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.642 ns " "Info: - Launch edge is 7.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.025 ns + Largest " "Info: + Largest clock skew is 0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.682 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 471 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 471; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.682 ns system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1 3 REG LCFF_X10_Y14_N25 1 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.682 ns; Loc. = LCFF_X10_Y14_N25; Fanout = 1; REG Node = 'system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { CLOCK_50~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.27 % ) " "Info: Total cell delay = 1.536 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.146 ns ( 42.73 % ) " "Info: Total interconnect delay = 1.146 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 2.657 ns - Longest register " "Info: - Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.657 ns system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_slave_FSM:slave_FSM\|slave_read_request 3 REG LCFF_X18_Y18_N11 2 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X18_Y18_N11; Fanout = 2; REG Node = 'system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_slave_FSM:slave_FSM\|slave_read_request'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "system0_clock_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "system0_clock_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.516 ns - Longest register register " "Info: - Longest register to register delay is 1.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_slave_FSM:slave_FSM\|slave_read_request 1 REG LCFF_X18_Y18_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y18_N11; Fanout = 2; REG Node = 'system0:u0\|system0_clock_0:the_system0_clock_0\|system0_clock_0_slave_FSM:slave_FSM\|slave_read_request'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "system0_clock_0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0_clock_0.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.283 ns) + CELL(0.149 ns) 1.432 ns system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1~feeder 2 COMB LCCOMB_X10_Y14_N24 1 " "Info: 2: + IC(1.283 ns) + CELL(0.149 ns) = 1.432 ns; Loc. = LCCOMB_X10_Y14_N24; Fanout = 1; COMB Node = 'system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1~feeder'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.516 ns system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1 3 REG LCFF_X10_Y14_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.516 ns; Loc. = LCFF_X10_Y14_N25; Fanout = 1; REG Node = 'system0:u0\|system0_clock_0:the_system0_clock_0\|altera_std_synchronizer:the_altera_std_synchronizer2\|din_s1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" "" { Text "f:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 15.37 % ) " "Info: Total cell delay = 0.233 ns ( 15.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.283 ns ( 84.63 % ) " "Info: Total interconnect delay = 1.283 ns ( 84.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "1.516 ns" { system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 1.283ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.682 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 0.000ns 0.118ns 1.028ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "1.516 ns" { system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder {} system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 {} } { 0.000ns 1.283ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|irsr_reg\[2\] register sld_hub:sld_hub_inst\|tdo 158.68 MHz 6.302 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 158.68 MHz between source register \"sld_hub:sld_hub_inst\|irsr_reg\[2\]\" and destination register \"sld_hub:sld_hub_inst\|tdo\" (period= 6.302 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.937 ns + Longest register register " "Info: + Longest register to register delay is 2.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|irsr_reg\[2\] 1 REG LCFF_X30_Y23_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y23_N25; Fanout = 10; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.275 ns) 1.069 ns sld_hub:sld_hub_inst\|Equal3~0 2 COMB LCCOMB_X31_Y23_N14 2 " "Info: 2: + IC(0.794 ns) + CELL(0.275 ns) = 1.069 ns; Loc. = LCCOMB_X31_Y23_N14; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst\|Equal3~0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { sld_hub:sld_hub_inst|irsr_reg[2] sld_hub:sld_hub_inst|Equal3~0 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "f:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 1.608 ns sld_hub:sld_hub_inst\|tdo~4 3 COMB LCCOMB_X31_Y23_N24 1 " "Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 1.608 ns; Loc. = LCCOMB_X31_Y23_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~4'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~4 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.416 ns) 2.461 ns sld_hub:sld_hub_inst\|tdo~6 4 COMB LCCOMB_X30_Y23_N22 1 " "Info: 4: + IC(0.437 ns) + CELL(0.416 ns) = 2.461 ns; Loc. = LCCOMB_X30_Y23_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~6'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~6 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 2.853 ns sld_hub:sld_hub_inst\|tdo~10 5 COMB LCCOMB_X30_Y23_N18 1 " "Info: 5: + IC(0.242 ns) + CELL(0.150 ns) = 2.853 ns; Loc. = LCCOMB_X30_Y23_N18; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|tdo~10'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo~10 } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.937 ns sld_hub:sld_hub_inst\|tdo 6 REG LCFF_X30_Y23_N19 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.937 ns; Loc. = LCFF_X30_Y23_N19; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.200 ns ( 40.86 % ) " "Info: Total cell delay = 1.200 ns ( 40.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.737 ns ( 59.14 % ) " "Info: Total interconnect delay = 1.737 ns ( 59.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { sld_hub:sld_hub_inst|irsr_reg[2] sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.937 ns" { sld_hub:sld_hub_inst|irsr_reg[2] {} sld_hub:sld_hub_inst|Equal3~0 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.794ns 0.264ns 0.437ns 0.242ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.416ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.446 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 4.446 ns sld_hub:sld_hub_inst\|tdo 3 REG LCFF_X30_Y23_N19 2 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 4.446 ns; Loc. = LCFF_X30_Y23_N19; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.08 % ) " "Info: Total cell delay = 0.537 ns ( 12.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.909 ns ( 87.92 % ) " "Info: Total interconnect delay = 3.909 ns ( 87.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.446 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.446 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.446 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 4.446 ns sld_hub:sld_hub_inst\|irsr_reg\[2\] 3 REG LCFF_X30_Y23_N25 10 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 4.446 ns; Loc. = LCFF_X30_Y23_N25; Fanout = 10; REG Node = 'sld_hub:sld_hub_inst\|irsr_reg\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.08 % ) " "Info: Total cell delay = 0.537 ns ( 12.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.909 ns ( 87.92 % ) " "Info: Total interconnect delay = 3.909 ns ( 87.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.446 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.446 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[2] {} } { 0.000ns 2.874ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.446 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.446 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.446 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.446 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[2] {} } { 0.000ns 2.874ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 290 -1 0 } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { sld_hub:sld_hub_inst|irsr_reg[2] sld_hub:sld_hub_inst|Equal3~0 sld_hub:sld_hub_inst|tdo~4 sld_hub:sld_hub_inst|tdo~6 sld_hub:sld_hub_inst|tdo~10 sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.937 ns" { sld_hub:sld_hub_inst|irsr_reg[2] {} sld_hub:sld_hub_inst|Equal3~0 {} sld_hub:sld_hub_inst|tdo~4 {} sld_hub:sld_hub_inst|tdo~6 {} sld_hub:sld_hub_inst|tdo~10 {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 0.794ns 0.264ns 0.437ns 0.242ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.416ns 0.150ns 0.084ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.446 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.446 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|tdo {} } { 0.000ns 2.874ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.446 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|irsr_reg[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.446 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|irsr_reg[2] {} } { 0.000ns 2.874ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg4\[14\] register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[14\] -403 ps " "Info: Minimum slack time is -403 ps for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" between source register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg4\[14\]\" and destination register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[14\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.838 ns + Shortest register register " "Info: + Shortest register to register delay is 0.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg4\[14\] 1 REG LCFF_X33_Y19_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y19_N5; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg4\[14\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|Mux17~2 2 COMB LCCOMB_X33_Y19_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X33_Y19_N4; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|Mux17~2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux17~2 } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.271 ns) 0.838 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[14\] 3 REG LCCOMB_X33_Y19_N6 1 " "Info: 3: + IC(0.244 ns) + CELL(0.271 ns) = 0.838 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[14\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.515 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux17~2 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.594 ns ( 70.88 % ) " "Info: Total cell delay = 0.594 ns ( 70.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.244 ns ( 29.12 % ) " "Info: Total interconnect delay = 0.244 ns ( 29.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux17~2 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "0.838 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14] {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux17~2 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] {} } { 0.000ns 0.000ns 0.244ns } { 0.000ns 0.323ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.241 ns - Smallest register register " "Info: - Smallest register to register requirement is 1.241 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-5.000 ns + " "Info: + Hold relationship between source and destination is -5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -7.358 ns " "Info: + Latch edge is -7.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns 2.642 ns inverted 50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with inverted offset of 2.642 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.491 ns + Smallest " "Info: + Smallest clock skew is 6.491 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 destination 9.133 ns + Longest register " "Info: + Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to destination register is 9.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.787 ns) 2.913 ns system0:u0\|cpu:the_cpu\|A_mem_baddr\[14\] 3 REG LCFF_X28_Y15_N5 2 " "Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X28_Y15_N5; Fanout = 2; REG Node = 'system0:u0\|cpu:the_cpu\|A_mem_baddr\[14\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[14] } "NODE_NAME" } } { "cpu.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/cpu.v" 7935 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.378 ns) 3.601 ns system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~4 4 COMB LCCOMB_X28_Y15_N10 1 " "Info: 4: + IC(0.310 ns) + CELL(0.378 ns) = 3.601 ns; Loc. = LCCOMB_X28_Y15_N10; Fanout = 1; COMB Node = 'system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~4'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { system0:u0|cpu:the_cpu|A_mem_baddr[14] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.275 ns) 4.620 ns system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5 5 COMB LCCOMB_X29_Y18_N10 13 " "Info: 5: + IC(0.744 ns) + CELL(0.275 ns) = 4.620 ns; Loc. = LCCOMB_X29_Y18_N10; Fanout = 13; COMB Node = 'system0:u0\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 383 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.150 ns) 5.518 ns system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 6 COMB LCCOMB_X29_Y20_N14 36 " "Info: 6: + IC(0.748 ns) + CELL(0.150 ns) = 5.518 ns; Loc. = LCCOMB_X29_Y20_N14; Fanout = 36; COMB Node = 'system0:u0\|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0\|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.150 ns) 6.080 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1 7 COMB LCCOMB_X30_Y20_N24 1 " "Info: 7: + IC(0.412 ns) + CELL(0.150 ns) = 6.080 ns; Loc. = LCCOMB_X30_Y20_N24; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.000 ns) 7.644 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1clkctrl 8 COMB CLKCTRL_G12 32 " "Info: 8: + IC(1.564 ns) + CELL(0.000 ns) = 7.644 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|always1~1clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.150 ns) 9.133 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[14\] 9 REG LCCOMB_X33_Y19_N6 1 " "Info: 9: + IC(1.339 ns) + CELL(0.150 ns) = 9.133 ns; Loc. = LCCOMB_X33_Y19_N6; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|readdata\[14\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.890 ns ( 20.69 % ) " "Info: Total cell delay = 1.890 ns ( 20.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.243 ns ( 79.31 % ) " "Info: Total interconnect delay = 7.243 ns ( 79.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.133 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[14] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.133 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[14] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] {} } { 0.000ns 1.091ns 1.035ns 0.310ns 0.744ns 0.748ns 0.412ns 1.564ns 1.339ns } { 0.000ns 0.000ns 0.787ns 0.378ns 0.275ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 2.642 ns - Shortest register " "Info: - Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.642 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg4\[14\] 3 REG LCFF_X33_Y19_N5 1 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X33_Y19_N5; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|slv_reg4\[14\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14] } "NODE_NAME" } } { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.105 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.105 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14] {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.133 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[14] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.133 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[14] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] {} } { 0.000ns 1.091ns 1.035ns 0.310ns 0.744ns 0.748ns 0.412ns 1.564ns 1.339ns } { 0.000ns 0.000ns 0.787ns 0.378ns 0.275ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14] {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "sram_control/src/avalon_wrapper.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/avalon_wrapper.v" 73 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.133 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[14] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.133 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[14] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] {} } { 0.000ns 1.091ns 1.035ns 0.310ns 0.744ns 0.748ns 0.412ns 1.564ns 1.339ns } { 0.000ns 0.000ns 0.787ns 0.378ns 0.275ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14] {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux17~2 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "0.838 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14] {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux17~2 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] {} } { 0.000ns 0.000ns 0.244ns } { 0.000ns 0.323ns 0.271ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.133 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|cpu:the_cpu|A_mem_baddr[14] system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "9.133 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|cpu:the_cpu|A_mem_baddr[14] {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4 {} system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5 {} system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] {} } { 0.000ns 1.091ns 1.035ns 0.310ns 0.744ns 0.748ns 0.412ns 1.564ns 1.339ns } { 0.000ns 0.000ns 0.787ns 0.378ns 0.275ns 0.150ns 0.150ns 0.000ns 0.150ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14] {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 4 " "Warning: Can't achieve minimum setup and hold requirement SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 along 4 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen register system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen 391 ps " "Info: Minimum slack time is 391 ps for clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" between source register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen\" and destination register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen 1 REG LCFF_X43_Y17_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y17_N13; Fanout = 2; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen~5 2 COMB LCCOMB_X43_Y17_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X43_Y17_N12; Fanout = 1; COMB Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen~5'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~5 } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen 3 REG LCFF_X43_Y17_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X43_Y17_N13; Fanout = 2; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~5 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~5 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~5 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 16.666 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" is 16.666 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 16.666 ns -2.358 ns  50 " "Info: Clock period of Source clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" is 16.666 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 destination 2.656 ns + Longest register " "Info: + Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" to destination register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G2 277 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 277; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.656 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen 3 REG LCFF_X43_Y17_N13 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X43_Y17_N13; Fanout = 2; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.22 % ) " "Info: Total cell delay = 0.537 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.119 ns ( 79.78 % ) " "Info: Total interconnect delay = 2.119 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 source 2.656 ns - Shortest register " "Info: - Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" to source register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G2 277 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 277; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.656 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen 3 REG LCFF_X43_Y17_N13 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X43_Y17_N13; Fanout = 2; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|s_wen'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.22 % ) " "Info: Total cell delay = 0.537 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.119 ns ( 79.78 % ) " "Info: Total interconnect delay = 2.119 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 50 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~5 system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~5 {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register system0:u0\|sdram:the_sdram\|i_cmd\[3\] register system0:u0\|sdram:the_sdram\|i_cmd\[3\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"system0:u0\|sdram:the_sdram\|i_cmd\[3\]\" and destination register \"system0:u0\|sdram:the_sdram\|i_cmd\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|sdram:the_sdram\|i_cmd\[3\] 1 REG LCFF_X2_Y8_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y8_N1; Fanout = 2; REG Node = 'system0:u0\|sdram:the_sdram\|i_cmd\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns system0:u0\|sdram:the_sdram\|Selector0~0 2 COMB LCCOMB_X2_Y8_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X2_Y8_N0; Fanout = 1; COMB Node = 'system0:u0\|sdram:the_sdram\|Selector0~0'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { system0:u0|sdram:the_sdram|i_cmd[3] system0:u0|sdram:the_sdram|Selector0~0 } "NODE_NAME" } } { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns system0:u0\|sdram:the_sdram\|i_cmd\[3\] 3 REG LCFF_X2_Y8_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X2_Y8_N1; Fanout = 2; REG Node = 'system0:u0\|sdram:the_sdram\|i_cmd\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { system0:u0|sdram:the_sdram|Selector0~0 system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system0:u0|sdram:the_sdram|i_cmd[3] system0:u0|sdram:the_sdram|Selector0~0 system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { system0:u0|sdram:the_sdram|i_cmd[3] {} system0:u0|sdram:the_sdram|Selector0~0 {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.663 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 471 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 471; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.663 ns system0:u0\|sdram:the_sdram\|i_cmd\[3\] 3 REG LCFF_X2_Y8_N1 2 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X2_Y8_N1; Fanout = 2; REG Node = 'system0:u0\|sdram:the_sdram\|i_cmd\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.68 % ) " "Info: Total cell delay = 1.536 ns ( 57.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 42.32 % ) " "Info: Total interconnect delay = 1.127 ns ( 42.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.663 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G0 471 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 471; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.663 ns system0:u0\|sdram:the_sdram\|i_cmd\[3\] 3 REG LCFF_X2_Y8_N1 2 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X2_Y8_N1; Fanout = 2; REG Node = 'system0:u0\|sdram:the_sdram\|i_cmd\[3\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.68 % ) " "Info: Total cell delay = 1.536 ns ( 57.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 42.32 % ) " "Info: Total interconnect delay = 1.127 ns ( 42.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sdram.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sdram.v" 351 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { system0:u0|sdram:the_sdram|i_cmd[3] system0:u0|sdram:the_sdram|Selector0~0 system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { system0:u0|sdram:the_sdram|i_cmd[3] {} system0:u0|sdram:the_sdram|Selector0~0 {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl system0:u0|sdram:the_sdram|i_cmd[3] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} system0:u0|sdram:the_sdram|i_cmd[3] {} } { 0.000ns 0.000ns 0.118ns 1.009ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|outp_data\[2\] s_qdata\[2\] CLOCK_50 7.114 ns register " "Info: tsu for register \"system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|outp_data\[2\]\" (data pin = \"s_qdata\[2\]\", clock pin = \"CLOCK_50\") is 7.114 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.449 ns + Longest pin register " "Info: + Longest pin to register delay is 7.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns s_qdata\[2\] 1 PIN PIN_V23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_V23; Fanout = 3; PIN Node = 's_qdata\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { s_qdata[2] } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.241 ns) + CELL(0.366 ns) 7.449 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|outp_data\[2\] 2 REG LCFF_X48_Y20_N17 1 " "Info: 2: + IC(6.241 ns) + CELL(0.366 ns) = 7.449 ns; Loc. = LCFF_X48_Y20_N17; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|outp_data\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.607 ns" { s_qdata[2] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[2] } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.208 ns ( 16.22 % ) " "Info: Total cell delay = 1.208 ns ( 16.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.241 ns ( 83.78 % ) " "Info: Total interconnect delay = 6.241 ns ( 83.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.449 ns" { s_qdata[2] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.449 ns" { s_qdata[2] {} s_qdata[2]~combout {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[2] {} } { 0.000ns 0.000ns 6.241ns } { 0.000ns 0.842ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 175 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" is -2.358 ns" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 destination 2.657 ns - Shortest register " "Info: - Shortest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2\" to destination register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G2 277 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 277; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 899 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.657 ns system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|outp_data\[2\] 3 REG LCFF_X48_Y20_N17 1 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X48_Y20_N17; Fanout = 1; REG Node = 'system0:u0\|avalon_wrapper_0:the_avalon_wrapper_0\|avalon_wrapper:avalon_wrapper_0\|sram_ctrl:u_sram_ctrl\|outp_data\[2\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[2] } "NODE_NAME" } } { "sram_control/src/sram_ctrl.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/sram_control/src/sram_ctrl.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[2] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.449 ns" { s_qdata[2] system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "7.449 ns" { s_qdata[2] {} s_qdata[2]~combout {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[2] {} } { 0.000ns 0.000ns 6.241ns } { 0.000ns 0.842ns 0.366ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[2] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl {} system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[2] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 ENET_RST_N system0:u0\|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch\|data_out 6.712 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"ENET_RST_N\" through register \"system0:u0\|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch\|data_out\" is 6.712 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 51 -1 0 } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 source 2.657 ns + Longest register " "Info: + Longest clock path from clock \"SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1\" to source register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 2648 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.657 ns system0:u0\|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch\|data_out 3 REG LCFF_X59_Y16_N1 12 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X59_Y16_N1; Fanout = 12; REG Node = 'system0:u0\|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch\|data_out'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 305 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.163 ns + Longest register pin " "Info: + Longest register to pin delay is 6.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns system0:u0\|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch\|data_out 1 REG LCFF_X59_Y16_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y16_N1; Fanout = 12; REG Node = 'system0:u0\|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch\|data_out'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out } "NODE_NAME" } } { "system0.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/system0.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.345 ns) + CELL(2.818 ns) 6.163 ns ENET_RST_N 2 PIN PIN_B23 0 " "Info: 2: + IC(3.345 ns) + CELL(2.818 ns) = 6.163 ns; Loc. = PIN_B23; Fanout = 0; PIN Node = 'ENET_RST_N'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.163 ns" { system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out ENET_RST_N } "NODE_NAME" } } { "SRAM_SOC.v" "" { Text "D:/sram_test/sram_sip_16/sram_sip_quartus/SRAM_SOC.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 45.72 % ) " "Info: Total cell delay = 2.818 ns ( 45.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.345 ns ( 54.28 % ) " "Info: Total interconnect delay = 3.345 ns ( 54.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.163 ns" { system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out ENET_RST_N } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "6.163 ns" { system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out {} ENET_RST_N {} } { 0.000ns 3.345ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 {} SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl {} system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.163 ns" { system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out ENET_RST_N } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "6.163 ns" { system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out {} ENET_RST_N {} } { 0.000ns 3.345ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.484 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.484 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.441 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 159 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 4.441 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 3 REG LCFF_X32_Y24_N15 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 4.441 ns; Loc. = LCFF_X32_Y24_N15; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.09 % ) " "Info: Total cell delay = 0.537 ns ( 12.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.904 ns ( 87.91 % ) " "Info: Total interconnect delay = 3.904 ns ( 87.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 2.874ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.223 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 16; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.990 ns) + CELL(0.149 ns) 3.139 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]~feeder 2 COMB LCCOMB_X32_Y24_N14 1 " "Info: 2: + IC(2.990 ns) + CELL(0.149 ns) = 3.139 ns; Loc. = LCCOMB_X32_Y24_N14; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]~feeder'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.139 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.223 ns sld_hub:sld_hub_inst\|jtag_ir_reg\[9\] 3 REG LCFF_X32_Y24_N15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.223 ns; Loc. = LCFF_X32_Y24_N15; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_ir_reg\[9\]'" {  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "f:/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 7.23 % ) " "Info: Total cell delay = 0.233 ns ( 7.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.990 ns ( 92.77 % ) " "Info: Total interconnect delay = 2.990 ns ( 92.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.223 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 2.990ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.441 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "4.441 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 2.874ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder sld_hub:sld_hub_inst|jtag_ir_reg[9] } "NODE_NAME" } } { "f:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/bin/Technology_Viewer.qrui" "3.223 ns" { altera_internal_jtag~TDIUTAP {} sld_hub:sld_hub_inst|jtag_ir_reg[9]~feeder {} sld_hub:sld_hub_inst|jtag_ir_reg[9] {} } { 0.000ns 2.990ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 41 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 08:38:06 2019 " "Info: Processing ended: Mon May 27 08:38:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 135 s " "Info: Quartus II Full Compilation was successful. 0 errors, 135 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
