Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Apr 13 18:13:23 2022
| Host         : DESKTOP-B8HCSQT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file alu32_timing_summary_routed.rpt -rpx alu32_timing_summary_routed.rpx -warn_on_violation
| Design       : alu32
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 68 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.932        0.000                      0                   32           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          4.932        0.000                      0                   32                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        4.932ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 AluOp[1]
                            (input port)
  Destination:            Y[31]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.068ns  (logic 5.499ns (36.491%)  route 9.570ns (63.509%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  AluOp[1] (IN)
                         net (fo=0)                   0.000     0.000    AluOp[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 r  AluOp_IBUF[1]_inst/O
                         net (fo=64, routed)          4.359     5.298    f0/f2/AluOp_IBUF[0]
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.124     5.422 r  f0/f2/y_carry_i_4/O
                         net (fo=1, routed)           0.000     5.422    f0/f2/y_carry_i_4_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.954 r  f0/f2/y_carry/CO[3]
                         net (fo=1, routed)           0.000     5.954    f0/f2/y_carry_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.068 r  f0/f2/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.068    f0/f2/y_carry__0_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  f0/f2/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.182    f0/f2/y_carry__1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.296 r  f0/f2/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.296    f0/f2/y_carry__2_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  f0/f2/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.410    f0/f2/y_carry__3_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  f0/f2/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.524    f0/f2/y_carry__4_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.638 r  f0/f2/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.638    f0/f2/y_carry__5_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.951 r  f0/f2/y_carry__6/O[3]
                         net (fo=2, routed)           0.445     7.396    f0/f2/i1[31]
    SLICE_X2Y36          LUT4 (Prop_lut4_I3_O)        0.306     7.702 r  f0/f2/Y_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           4.767    12.469    Y_OBUF[31]
    K2                   OBUF (Prop_obuf_I_O)         2.600    15.068 r  Y_OBUF[31]_inst/O
                         net (fo=0)                   0.000    15.068    Y[31]
    K2                                                                r  Y[31] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.068    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             4.986ns  (required time - arrival time)
  Source:                 AluOp[1]
                            (input port)
  Destination:            Y[28]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.014ns  (logic 5.397ns (35.949%)  route 9.616ns (64.051%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  AluOp[1] (IN)
                         net (fo=0)                   0.000     0.000    AluOp[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 r  AluOp_IBUF[1]_inst/O
                         net (fo=64, routed)          4.359     5.298    f0/f2/AluOp_IBUF[0]
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.124     5.422 r  f0/f2/y_carry_i_4/O
                         net (fo=1, routed)           0.000     5.422    f0/f2/y_carry_i_4_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.954 r  f0/f2/y_carry/CO[3]
                         net (fo=1, routed)           0.000     5.954    f0/f2/y_carry_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.068 r  f0/f2/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.068    f0/f2/y_carry__0_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  f0/f2/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.182    f0/f2/y_carry__1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.296 r  f0/f2/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.296    f0/f2/y_carry__2_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  f0/f2/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.410    f0/f2/y_carry__3_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  f0/f2/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.524    f0/f2/y_carry__4_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.638 r  f0/f2/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.638    f0/f2/y_carry__5_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.860 r  f0/f2/y_carry__6/O[0]
                         net (fo=1, routed)           0.434     7.294    f0/f2/i1[28]
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.299     7.593 r  f0/f2/Y_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           4.824    12.417    Y_OBUF[28]
    J3                   OBUF (Prop_obuf_I_O)         2.596    15.014 r  Y_OBUF[28]_inst/O
                         net (fo=0)                   0.000    15.014    Y[28]
    J3                                                                r  Y[28] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.014    
  -------------------------------------------------------------------
                         slack                                  4.986    

Slack (MET) :             4.991ns  (required time - arrival time)
  Source:                 AluOp[1]
                            (input port)
  Destination:            Y[27]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        15.009ns  (logic 5.388ns (35.901%)  route 9.620ns (64.099%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  AluOp[1] (IN)
                         net (fo=0)                   0.000     0.000    AluOp[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 r  AluOp_IBUF[1]_inst/O
                         net (fo=64, routed)          4.359     5.298    f0/f2/AluOp_IBUF[0]
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.124     5.422 r  f0/f2/y_carry_i_4/O
                         net (fo=1, routed)           0.000     5.422    f0/f2/y_carry_i_4_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.954 r  f0/f2/y_carry/CO[3]
                         net (fo=1, routed)           0.000     5.954    f0/f2/y_carry_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.068 r  f0/f2/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.068    f0/f2/y_carry__0_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  f0/f2/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.182    f0/f2/y_carry__1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.296 r  f0/f2/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.296    f0/f2/y_carry__2_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  f0/f2/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.410    f0/f2/y_carry__3_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  f0/f2/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.524    f0/f2/y_carry__4_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.837 r  f0/f2/y_carry__5/O[3]
                         net (fo=1, routed)           0.297     7.135    f0/f2/i1[27]
    SLICE_X1Y36          LUT4 (Prop_lut4_I3_O)        0.306     7.441 r  f0/f2/Y_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           4.965    12.405    Y_OBUF[27]
    K3                   OBUF (Prop_obuf_I_O)         2.603    15.009 r  Y_OBUF[27]_inst/O
                         net (fo=0)                   0.000    15.009    Y[27]
    K3                                                                r  Y[27] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -15.009    
  -------------------------------------------------------------------
                         slack                                  4.991    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 AluOp[1]
                            (input port)
  Destination:            Y[29]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.990ns  (logic 5.531ns (36.900%)  route 9.459ns (63.100%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  AluOp[1] (IN)
                         net (fo=0)                   0.000     0.000    AluOp[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 r  AluOp_IBUF[1]_inst/O
                         net (fo=64, routed)          4.359     5.298    f0/f2/AluOp_IBUF[0]
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.124     5.422 r  f0/f2/y_carry_i_4/O
                         net (fo=1, routed)           0.000     5.422    f0/f2/y_carry_i_4_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.954 r  f0/f2/y_carry/CO[3]
                         net (fo=1, routed)           0.000     5.954    f0/f2/y_carry_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.068 r  f0/f2/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.068    f0/f2/y_carry__0_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  f0/f2/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.182    f0/f2/y_carry__1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.296 r  f0/f2/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.296    f0/f2/y_carry__2_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  f0/f2/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.410    f0/f2/y_carry__3_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  f0/f2/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.524    f0/f2/y_carry__4_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.638 r  f0/f2/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.638    f0/f2/y_carry__5_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.972 r  f0/f2/y_carry__6/O[1]
                         net (fo=1, routed)           0.414     7.386    f0/f2/i1[29]
    SLICE_X1Y38          LUT4 (Prop_lut4_I3_O)        0.303     7.689 r  f0/f2/Y_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           4.687    12.376    Y_OBUF[29]
    L1                   OBUF (Prop_obuf_I_O)         2.614    14.990 r  Y_OBUF[29]_inst/O
                         net (fo=0)                   0.000    14.990    Y[29]
    L1                                                                r  Y[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -14.990    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 AluOp[1]
                            (input port)
  Destination:            Y[26]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.819ns  (logic 5.303ns (35.787%)  route 9.516ns (64.213%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  AluOp[1] (IN)
                         net (fo=0)                   0.000     0.000    AluOp[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 r  AluOp_IBUF[1]_inst/O
                         net (fo=64, routed)          4.359     5.298    f0/f2/AluOp_IBUF[0]
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.124     5.422 r  f0/f2/y_carry_i_4/O
                         net (fo=1, routed)           0.000     5.422    f0/f2/y_carry_i_4_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.954 r  f0/f2/y_carry/CO[3]
                         net (fo=1, routed)           0.000     5.954    f0/f2/y_carry_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.068 r  f0/f2/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.068    f0/f2/y_carry__0_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  f0/f2/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.182    f0/f2/y_carry__1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.296 r  f0/f2/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.296    f0/f2/y_carry__2_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  f0/f2/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.410    f0/f2/y_carry__3_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  f0/f2/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.524    f0/f2/y_carry__4_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.763 r  f0/f2/y_carry__5/O[2]
                         net (fo=1, routed)           0.407     7.170    f0/f2/i1[26]
    SLICE_X1Y35          LUT4 (Prop_lut4_I3_O)        0.302     7.472 r  f0/f2/Y_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           4.751    12.223    Y_OBUF[26]
    L3                   OBUF (Prop_obuf_I_O)         2.596    14.819 r  Y_OBUF[26]_inst/O
                         net (fo=0)                   0.000    14.819    Y[26]
    L3                                                                r  Y[26] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -14.819    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 AluOp[1]
                            (input port)
  Destination:            Y[30]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.783ns  (logic 5.430ns (36.731%)  route 9.353ns (63.269%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  AluOp[1] (IN)
                         net (fo=0)                   0.000     0.000    AluOp[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 r  AluOp_IBUF[1]_inst/O
                         net (fo=64, routed)          4.359     5.298    f0/f2/AluOp_IBUF[0]
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.124     5.422 r  f0/f2/y_carry_i_4/O
                         net (fo=1, routed)           0.000     5.422    f0/f2/y_carry_i_4_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.954 r  f0/f2/y_carry/CO[3]
                         net (fo=1, routed)           0.000     5.954    f0/f2/y_carry_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.068 r  f0/f2/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.068    f0/f2/y_carry__0_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  f0/f2/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.182    f0/f2/y_carry__1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.296 r  f0/f2/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.296    f0/f2/y_carry__2_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  f0/f2/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.410    f0/f2/y_carry__3_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  f0/f2/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.524    f0/f2/y_carry__4_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.638 r  f0/f2/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.638    f0/f2/y_carry__5_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.877 r  f0/f2/y_carry__6/O[2]
                         net (fo=1, routed)           0.407     7.284    f0/f2/i1[30]
    SLICE_X1Y36          LUT4 (Prop_lut4_I3_O)        0.302     7.586 r  f0/f2/Y_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           4.588    12.174    Y_OBUF[30]
    L2                   OBUF (Prop_obuf_I_O)         2.609    14.783 r  Y_OBUF[30]_inst/O
                         net (fo=0)                   0.000    14.783    Y[30]
    L2                                                                r  Y[30] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -14.783    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 AluOp[1]
                            (input port)
  Destination:            Y[25]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.759ns  (logic 5.408ns (36.642%)  route 9.351ns (63.358%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  AluOp[1] (IN)
                         net (fo=0)                   0.000     0.000    AluOp[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 r  AluOp_IBUF[1]_inst/O
                         net (fo=64, routed)          4.359     5.298    f0/f2/AluOp_IBUF[0]
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.124     5.422 r  f0/f2/y_carry_i_4/O
                         net (fo=1, routed)           0.000     5.422    f0/f2/y_carry_i_4_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.954 r  f0/f2/y_carry/CO[3]
                         net (fo=1, routed)           0.000     5.954    f0/f2/y_carry_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.068 r  f0/f2/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.068    f0/f2/y_carry__0_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  f0/f2/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.182    f0/f2/y_carry__1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.296 r  f0/f2/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.296    f0/f2/y_carry__2_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  f0/f2/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.410    f0/f2/y_carry__3_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  f0/f2/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.524    f0/f2/y_carry__4_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.858 r  f0/f2/y_carry__5/O[1]
                         net (fo=1, routed)           0.303     7.162    f0/f2/i1[25]
    SLICE_X2Y35          LUT4 (Prop_lut4_I3_O)        0.303     7.465 r  f0/f2/Y_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           4.689    12.154    Y_OBUF[25]
    M3                   OBUF (Prop_obuf_I_O)         2.605    14.759 r  Y_OBUF[25]_inst/O
                         net (fo=0)                   0.000    14.759    Y[25]
    M3                                                                r  Y[25] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -14.759    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 AluOp[1]
                            (input port)
  Destination:            Y[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.645ns  (logic 5.489ns (37.483%)  route 9.156ns (62.517%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  AluOp[1] (IN)
                         net (fo=0)                   0.000     0.000    AluOp[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 r  AluOp_IBUF[1]_inst/O
                         net (fo=64, routed)          4.359     5.298    f0/f2/AluOp_IBUF[0]
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.124     5.422 r  f0/f2/y_carry_i_4/O
                         net (fo=1, routed)           0.000     5.422    f0/f2/y_carry_i_4_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.954 r  f0/f2/y_carry/CO[3]
                         net (fo=1, routed)           0.000     5.954    f0/f2/y_carry_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.068 r  f0/f2/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.068    f0/f2/y_carry__0_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  f0/f2/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.182    f0/f2/y_carry__1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.296 r  f0/f2/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.296    f0/f2/y_carry__2_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  f0/f2/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.410    f0/f2/y_carry__3_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  f0/f2/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.524    f0/f2/y_carry__4_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.638 r  f0/f2/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.638    f0/f2/y_carry__5_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.951 r  f0/f2/y_carry__6/O[3]
                         net (fo=2, routed)           0.682     7.634    f0/f2/i1[31]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.306     7.940 r  f0/f2/Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.115    12.055    Y_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         2.591    14.645 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.645    Y[0]
    V7                                                                r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -14.645    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 AluOp[1]
                            (input port)
  Destination:            Y[24]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        14.570ns  (logic 5.291ns (36.317%)  route 9.279ns (63.683%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  AluOp[1] (IN)
                         net (fo=0)                   0.000     0.000    AluOp[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 r  AluOp_IBUF[1]_inst/O
                         net (fo=64, routed)          4.359     5.298    f0/f2/AluOp_IBUF[0]
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.124     5.422 r  f0/f2/y_carry_i_4/O
                         net (fo=1, routed)           0.000     5.422    f0/f2/y_carry_i_4_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.954 r  f0/f2/y_carry/CO[3]
                         net (fo=1, routed)           0.000     5.954    f0/f2/y_carry_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.068 r  f0/f2/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.068    f0/f2/y_carry__0_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  f0/f2/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.182    f0/f2/y_carry__1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.296 r  f0/f2/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.296    f0/f2/y_carry__2_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  f0/f2/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.410    f0/f2/y_carry__3_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.524 r  f0/f2/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.524    f0/f2/y_carry__4_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.746 r  f0/f2/y_carry__5/O[0]
                         net (fo=1, routed)           0.298     7.044    f0/f2/i1[24]
    SLICE_X1Y37          LUT4 (Prop_lut4_I3_O)        0.299     7.343 r  f0/f2/Y_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           4.622    11.965    Y_OBUF[24]
    M2                   OBUF (Prop_obuf_I_O)         2.604    14.570 r  Y_OBUF[24]_inst/O
                         net (fo=0)                   0.000    14.570    Y[24]
    M2                                                                r  Y[24] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -14.570    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             6.052ns  (required time - arrival time)
  Source:                 AluOp[1]
                            (input port)
  Destination:            Y[21]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        13.948ns  (logic 5.300ns (38.003%)  route 8.647ns (61.997%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  AluOp[1] (IN)
                         net (fo=0)                   0.000     0.000    AluOp[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 r  AluOp_IBUF[1]_inst/O
                         net (fo=64, routed)          4.359     5.298    f0/f2/AluOp_IBUF[0]
    SLICE_X0Y29          LUT3 (Prop_lut3_I2_O)        0.124     5.422 r  f0/f2/y_carry_i_4/O
                         net (fo=1, routed)           0.000     5.422    f0/f2/y_carry_i_4_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.954 r  f0/f2/y_carry/CO[3]
                         net (fo=1, routed)           0.000     5.954    f0/f2/y_carry_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.068 r  f0/f2/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.068    f0/f2/y_carry__0_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.182 r  f0/f2/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.182    f0/f2/y_carry__1_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.296 r  f0/f2/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.296    f0/f2/y_carry__2_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  f0/f2/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.410    f0/f2/y_carry__3_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.744 r  f0/f2/y_carry__4/O[1]
                         net (fo=1, routed)           0.412     7.157    f0/f2/i1[21]
    SLICE_X1Y35          LUT4 (Prop_lut4_I3_O)        0.303     7.460 r  f0/f2/Y_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           3.876    11.336    Y_OBUF[21]
    R3                   OBUF (Prop_obuf_I_O)         2.612    13.948 r  Y_OBUF[21]_inst/O
                         net (fo=0)                   0.000    13.948    Y[21]
    R3                                                                r  Y[21] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -13.948    
  -------------------------------------------------------------------
                         slack                                  6.052    





