git clone --depth 1 --no-tags https://github.com/linusboyle/codmips.git f:/verilog_sva_gh_scraper/data/full_repos/223573618
git clone --depth 1 --no-tags https://github.com/Urtii/FPGA-Pinball-game.git f:/verilog_sva_gh_scraper/data/full_repos/224812963
git clone --depth 1 --no-tags https://github.com/Shashwatha-Mitra/verilog-assignment.git f:/verilog_sva_gh_scraper/data/full_repos/224788401
git clone --depth 1 --no-tags https://github.com/koo9ithub/project.git f:/verilog_sva_gh_scraper/data/full_repos/222450040
git clone --depth 1 --no-tags https://github.com/Muhammad-Feili/BoothMultiplication.git f:/verilog_sva_gh_scraper/data/full_repos/223367052
git clone --depth 1 --no-tags https://github.com/Muhammad-Feili/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/223370854
git clone --depth 1 --no-tags https://github.com/chanho096/student-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/223369356
git clone --depth 1 --no-tags https://github.com/mhmohona/Verilog-code-for-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/224104084
git clone --depth 1 --no-tags https://github.com/TenzinCHW/GTARaceEdition.git f:/verilog_sva_gh_scraper/data/full_repos/224211284
git clone --depth 1 --no-tags https://github.com/suhaa99/13_structure.git f:/verilog_sva_gh_scraper/data/full_repos/224117474
git clone --depth 1 --no-tags https://github.com/ZhiyuanGu/scalable-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/224897522
git clone --depth 1 --no-tags https://github.com/eduardobbgf/bancoDeRegistradores.git f:/verilog_sva_gh_scraper/data/full_repos/224450844
git clone --depth 1 --no-tags https://github.com/jnadolski/ECE369Project.git f:/verilog_sva_gh_scraper/data/full_repos/222562233
git clone --depth 1 --no-tags https://github.com/cvetkovic/vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/222808794
git clone --depth 1 --no-tags https://github.com/gannaramu/Digital-System-Design-Fall2019.git f:/verilog_sva_gh_scraper/data/full_repos/222719485
git clone --depth 1 --no-tags https://github.com/mshah0722/Mini-Soccer-On-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/220890838
git clone --depth 1 --no-tags https://github.com/YangZhi1/Electronic-Game-Deisgn.git f:/verilog_sva_gh_scraper/data/full_repos/222956265
git clone --depth 1 --no-tags https://github.com/ptracton/formal.git f:/verilog_sva_gh_scraper/data/full_repos/223641229
git clone --depth 1 --no-tags https://github.com/E-Wawrzynek/Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/223466663
git clone --depth 1 --no-tags https://github.com/careylzh/theSkyIsFalling.git f:/verilog_sva_gh_scraper/data/full_repos/224355622
git clone --depth 1 --no-tags https://github.com/Kowsika-Ponnusamy/32-bit-ALU_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/224208339
git clone --depth 1 --no-tags https://github.com/robert1003/CA2019_project.git f:/verilog_sva_gh_scraper/data/full_repos/224217002
git clone --depth 1 --no-tags https://github.com/TommyPinto/CPE487FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/223233107
git clone --depth 1 --no-tags https://github.com/hyeyeonkang/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/218016368
git clone --depth 1 --no-tags https://github.com/subcriticalia/Github.git f:/verilog_sva_gh_scraper/data/full_repos/221175034
git clone --depth 1 --no-tags https://github.com/YBergerJCT/Files.git f:/verilog_sva_gh_scraper/data/full_repos/221398637
git clone --depth 1 --no-tags https://github.com/Mamoanwar97/Pipeline-processor.git f:/verilog_sva_gh_scraper/data/full_repos/220685900
git clone --depth 1 --no-tags https://github.com/bstassens/verilogLabs.git f:/verilog_sva_gh_scraper/data/full_repos/220127010
git clone --depth 1 --no-tags https://github.com/nguyen-r1/verliog_lesson1.git f:/verilog_sva_gh_scraper/data/full_repos/220127017
git clone --depth 1 --no-tags https://github.com/jiseon0702/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/220937687
git clone --depth 1 --no-tags https://github.com/johnbumgardner/RTL_CPU_Design.git f:/verilog_sva_gh_scraper/data/full_repos/221078117
git clone --depth 1 --no-tags https://github.com/luiscastro8/ALUProject.git f:/verilog_sva_gh_scraper/data/full_repos/221790851
git clone --depth 1 --no-tags https://github.com/larryworm1127/Pong.git f:/verilog_sva_gh_scraper/data/full_repos/221780411
git clone --depth 1 --no-tags https://github.com/xdkxsquirrel/UARTFPGALED.git f:/verilog_sva_gh_scraper/data/full_repos/221561350
git clone --depth 1 --no-tags https://github.com/gnodipac886/Pokemon-SystemVerilog-Edition.git f:/verilog_sva_gh_scraper/data/full_repos/221800807
git clone --depth 1 --no-tags https://github.com/lukemetz1234/224-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/220891675
git clone --depth 1 --no-tags https://github.com/Charlotte2000s/FPGA_ElecDoorBell_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/221880689
git clone --depth 1 --no-tags https://github.com/ioComk/snake_game_box.git f:/verilog_sva_gh_scraper/data/full_repos/221611711
git clone --depth 1 --no-tags https://github.com/xfoxfu/ECOP-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/222887921
git clone --depth 1 --no-tags https://github.com/manitbaser/Signed-Wallace-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/222743922
git clone --depth 1 --no-tags https://github.com/eunjizz97/LogicDesignProject.git f:/verilog_sva_gh_scraper/data/full_repos/223624323
git clone --depth 1 --no-tags https://github.com/Kevin-Gallifrey/FPGA_practice.git f:/verilog_sva_gh_scraper/data/full_repos/223372994
git clone --depth 1 --no-tags https://github.com/Verdvana/CORDIC_Atan.git f:/verilog_sva_gh_scraper/data/full_repos/223587290
git clone --depth 1 --no-tags https://github.com/jiangce734/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/223706988
git clone --depth 1 --no-tags https://github.com/CSMYang/CSC258.git f:/verilog_sva_gh_scraper/data/full_repos/225084960
git clone --depth 1 --no-tags https://github.com/Dinngger/UART_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/219909079
git clone --depth 1 --no-tags https://github.com/Codetector1374/rama2200-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/219827367
git clone --depth 1 --no-tags https://github.com/koo9ithub/practice06.git f:/verilog_sva_gh_scraper/data/full_repos/218037077
git clone --depth 1 --no-tags https://github.com/clh910936/register_file.git f:/verilog_sva_gh_scraper/data/full_repos/219393281
git clone --depth 1 --no-tags https://github.com/ayansky/CNNhardware.git f:/verilog_sva_gh_scraper/data/full_repos/219481575
git clone --depth 1 --no-tags https://github.com/DK-s-imbeded-hardware-projects/Project-02.git f:/verilog_sva_gh_scraper/data/full_repos/219013096
git clone --depth 1 --no-tags https://github.com/blohmeier/otherFPGAprojects.git f:/verilog_sva_gh_scraper/data/full_repos/219202263
git clone --depth 1 --no-tags https://github.com/cinnamon-rolling/16BitALU.git f:/verilog_sva_gh_scraper/data/full_repos/219322238
git clone --depth 1 --no-tags https://github.com/dustinkn/ECE473.git f:/verilog_sva_gh_scraper/data/full_repos/219331616
git clone --depth 1 --no-tags https://github.com/pateldhairya0328/Morse-Code-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/219086325
git clone --depth 1 --no-tags https://github.com/leo-alvarenga/TP1-ISL.git f:/verilog_sva_gh_scraper/data/full_repos/221506283
git clone --depth 1 --no-tags https://github.com/zhuyh128/OFDM_ISE.git f:/verilog_sva_gh_scraper/data/full_repos/218180598
git clone --depth 1 --no-tags https://github.com/NaNaworld00/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/218287711
git clone --depth 1 --no-tags https://github.com/HONOR-HRS/public.git f:/verilog_sva_gh_scraper/data/full_repos/218490762
git clone --depth 1 --no-tags https://github.com/MayankRaj18/Four-Stage-Pipelined-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/223923966
git clone --depth 1 --no-tags https://github.com/JoseCSNeto/PSDi.git f:/verilog_sva_gh_scraper/data/full_repos/224199907
git clone --depth 1 --no-tags https://github.com/tangshi706/test.git f:/verilog_sva_gh_scraper/data/full_repos/221824959
git clone --depth 1 --no-tags https://github.com/negishubham3503/4-bit-wallace-tree-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/221863853
git clone --depth 1 --no-tags https://github.com/TingyiZhang/Single-Cycle-ARM-Data-Path.git f:/verilog_sva_gh_scraper/data/full_repos/222581808
git clone --depth 1 --no-tags https://github.com/tallerdigitales2019s2/proyecto.git f:/verilog_sva_gh_scraper/data/full_repos/222550599
git clone --depth 1 --no-tags https://github.com/samster82/FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/222022637
git clone --depth 1 --no-tags https://github.com/guanjiew/CSC258FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/222022731
git clone --depth 1 --no-tags https://github.com/annagriffin/AESencryption_comparchFinal.git f:/verilog_sva_gh_scraper/data/full_repos/222297646
git clone --depth 1 --no-tags https://github.com/priyavratb/full_adder.git f:/verilog_sva_gh_scraper/data/full_repos/224383452
git clone --depth 1 --no-tags https://github.com/gannaramu/Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/219873894
git clone --depth 1 --no-tags https://github.com/Vithop/MAC_Image_Decompressor.git f:/verilog_sva_gh_scraper/data/full_repos/219930772
git clone --depth 1 --no-tags https://github.com/mohammedBadawi/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/218784128
git clone --depth 1 --no-tags https://github.com/lei1320719647/FPGA_Source.git f:/verilog_sva_gh_scraper/data/full_repos/218710263
git clone --depth 1 --no-tags https://github.com/Jungtion/electronic_circuit_experiment.git f:/verilog_sva_gh_scraper/data/full_repos/217993500
git clone --depth 1 --no-tags https://github.com/kimseowoo/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/217994925
git clone --depth 1 --no-tags https://github.com/baikesun/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/217993149
git clone --depth 1 --no-tags https://github.com/SRKX0A/ECE241-Project.git f:/verilog_sva_gh_scraper/data/full_repos/220870918
git clone --depth 1 --no-tags https://github.com/LengSicong/CS-1D-Game.git f:/verilog_sva_gh_scraper/data/full_repos/220962602
git clone --depth 1 --no-tags https://github.com/tsg3/Pac-ARM.git f:/verilog_sva_gh_scraper/data/full_repos/221385260
git clone --depth 1 --no-tags https://github.com/djcranshaw/firmware-tests.git f:/verilog_sva_gh_scraper/data/full_repos/221268990
git clone --depth 1 --no-tags https://github.com/danielkluzner/ece154a_lab04.git f:/verilog_sva_gh_scraper/data/full_repos/220144446
git clone --depth 1 --no-tags https://github.com/RoyalRaisins/SE345-1.git f:/verilog_sva_gh_scraper/data/full_repos/220395686
git clone --depth 1 --no-tags https://github.com/captaindane/swt16.git f:/verilog_sva_gh_scraper/data/full_repos/220330507
git clone --depth 1 --no-tags https://github.com/mingweisoo/1DALU50.002ComputationStructures.git f:/verilog_sva_gh_scraper/data/full_repos/220156156
git clone --depth 1 --no-tags https://github.com/JonahSpicher/Lab4-ImprovedCPU.git f:/verilog_sva_gh_scraper/data/full_repos/220719031
git clone --depth 1 --no-tags https://github.com/myfortune/assembly.git f:/verilog_sva_gh_scraper/data/full_repos/220739063
git clone --depth 1 --no-tags https://github.com/alizand1992/cmpe_125_lab_8.git f:/verilog_sva_gh_scraper/data/full_repos/221089986
git clone --depth 1 --no-tags https://github.com/yanjiuntw/polar_bp_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/223550882
git clone --depth 1 --no-tags https://github.com/zhenguo624/kobelowkey.git f:/verilog_sva_gh_scraper/data/full_repos/223739134
git clone --depth 1 --no-tags https://github.com/samarth2317/Automatic-Traffic-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/223682815
git clone --depth 1 --no-tags https://github.com/Tiff678/BetaArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/224992793
git clone --depth 1 --no-tags https://github.com/DK-s-imbeded-hardware-projects/Project-01.git f:/verilog_sva_gh_scraper/data/full_repos/219012793
git clone --depth 1 --no-tags https://github.com/infinitelytimelesstech/verilog-labs.git f:/verilog_sva_gh_scraper/data/full_repos/223069387
git clone --depth 1 --no-tags https://github.com/marygem/and_gate.git f:/verilog_sva_gh_scraper/data/full_repos/222796014
git clone --depth 1 --no-tags https://github.com/vogon101/ECAD.git f:/verilog_sva_gh_scraper/data/full_repos/224485238
git clone --depth 1 --no-tags https://github.com/pavankalyan1006/DFT_Project.git f:/verilog_sva_gh_scraper/data/full_repos/224925185
git clone --depth 1 --no-tags https://github.com/rohitkverma1998/Power-Efficient-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/220277996
git clone --depth 1 --no-tags https://github.com/davetropeano/lattice-icestick-blink.git f:/verilog_sva_gh_scraper/data/full_repos/219240456
git clone --depth 1 --no-tags https://github.com/ClariceWen/Tetris_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/223208931
git clone --depth 1 --no-tags https://github.com/568713197/ZhiNengLaJiTong.git f:/verilog_sva_gh_scraper/data/full_repos/223681825
