{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695255241642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695255241642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 20 21:14:01 2023 " "Processing started: Wed Sep 20 21:14:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695255241642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255241642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBLSD -c PBLSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBLSD -c PBLSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255241642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695255241847 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695255241847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/main.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695255247932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255247932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA transmissor.v(14) " "Verilog HDL Declaration information at transmissor.v(14): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "transmissor.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/transmissor.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695255247932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmissor.v 1 1 " "Found 1 design units, including 1 entities, in source file transmissor.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmissor " "Found entity 1: transmissor" {  } { { "transmissor.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/transmissor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695255247932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255247932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA receptor.v(9) " "Verilog HDL Declaration information at receptor.v(9): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "receptor.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/receptor.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695255247932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receptor.v 1 1 " "Found 1 design units, including 1 entities, in source file receptor.v" { { "Info" "ISGN_ENTITY_NAME" "1 receptor " "Found entity 1: receptor" {  } { { "receptor.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/receptor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695255247932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255247932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht11_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file dht11_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht11_receive " "Found entity 1: dht11_receive" {  } { { "dht11_receive.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/dht11_receive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695255247932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255247932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tris.v 1 1 " "Found 1 design units, including 1 entities, in source file tris.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRIS " "Found entity 1: TRIS" {  } { { "TRIS.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/TRIS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695255247932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255247932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file baudrategenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudRateGenerator " "Found entity 1: baudRateGenerator" {  } { { "baudRateGenerator.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/baudRateGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695255247947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255247947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA transmissor_com_wait.v(14) " "Verilog HDL Declaration information at transmissor_com_wait.v(14): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "transmissor_com_wait.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/transmissor_com_wait.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695255247947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmissor_com_wait.v 1 1 " "Found 1 design units, including 1 entities, in source file transmissor_com_wait.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmissor_com_wait " "Found entity 1: transmissor_com_wait" {  } { { "transmissor_com_wait.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/transmissor_com_wait.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695255247947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255247947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695255247947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255247947 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_rx.v(27) " "Verilog HDL information at UART_rx.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "UART_rx.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/UART_rx.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695255247947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx " "Found entity 1: UART_rx" {  } { { "UART_rx.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/UART_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695255247947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255247947 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_tx.v(39) " "Verilog HDL information at UART_tx.v(39): always construct contains both blocking and non-blocking assignments" {  } { { "UART_tx.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/UART_tx.v" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695255247947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA UART_tx.v(14) " "Verilog HDL Declaration information at UART_tx.v(14): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "UART_tx.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/UART_tx.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1695255247947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/UART_tx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695255247947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255247947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht11.v 1 1 " "Found 1 design units, including 1 entities, in source file dht11.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11 " "Found entity 1: DHT11" {  } { { "DHT11.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/DHT11.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695255247947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255247947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BAUD_RATE_GENERATOR " "Found entity 1: BAUD_RATE_GENERATOR" {  } { { "BAUD_RATE_GENERATOR.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/BAUD_RATE_GENERATOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695255247947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255247947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entregador.v 1 1 " "Found 1 design units, including 1 entities, in source file entregador.v" { { "Info" "ISGN_ENTITY_NAME" "1 ENTREGADOR " "Found entity 1: ENTREGADOR" {  } { { "ENTREGADOR.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/ENTREGADOR.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695255247947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255247947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escalonador.v 1 1 " "Found 1 design units, including 1 entities, in source file escalonador.v" { { "Info" "ISGN_ENTITY_NAME" "1 ESCALONADOR " "Found entity 1: ESCALONADOR" {  } { { "ESCALONADOR.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/ESCALONADOR.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695255247947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255247947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_to_1 " "Found entity 1: mux_8_to_1" {  } { { "mux_8_to_1.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/mux_8_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695255247947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255247947 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ESCALONADOR_V3.v(58) " "Verilog HDL information at ESCALONADOR_V3.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "ESCALONADOR_V3.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/ESCALONADOR_V3.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695255247947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escalonador_v3.v 1 1 " "Found 1 design units, including 1 entities, in source file escalonador_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ESCALONADOR_V3 " "Found entity 1: ESCALONADOR_V3" {  } { { "ESCALONADOR_V3.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/ESCALONADOR_V3.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695255247947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255247947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testa_escalonador.v 1 1 " "Found 1 design units, including 1 entities, in source file testa_escalonador.v" { { "Info" "ISGN_ENTITY_NAME" "1 testa_Escalonador " "Found entity 1: testa_Escalonador" {  } { { "testa_Escalonador.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/testa_Escalonador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695255247947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255247947 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testa_Escalonador " "Elaborating entity \"testa_Escalonador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695255247978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx UART_tx:transmissor " "Elaborating entity \"UART_tx\" for hierarchy \"UART_tx:transmissor\"" {  } { { "testa_Escalonador.v" "transmissor" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/testa_Escalonador.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695255247978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ESCALONADOR_V3 ESCALONADOR_V3:escalona " "Elaborating entity \"ESCALONADOR_V3\" for hierarchy \"ESCALONADOR_V3:escalona\"" {  } { { "testa_Escalonador.v" "escalona" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/testa_Escalonador.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695255247978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_to_1 ESCALONADOR_V3:escalona\|mux_8_to_1:m01 " "Elaborating entity \"mux_8_to_1\" for hierarchy \"ESCALONADOR_V3:escalona\|mux_8_to_1:m01\"" {  } { { "ESCALONADOR_V3.v" "m01" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/ESCALONADOR_V3.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695255247978 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695255248356 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695255248638 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/output_files/PBLSD.map.smsg " "Generated suppressed messages file C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/output_files/PBLSD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255248654 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695255248716 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695255248716 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "362 " "Implemented 362 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "137 " "Implemented 137 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695255248732 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695255248732 ""} { "Info" "ICUT_CUT_TM_LCELLS" "211 " "Implemented 211 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695255248732 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695255248732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695255248748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 20 21:14:08 2023 " "Processing ended: Wed Sep 20 21:14:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695255248748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695255248748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695255248748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695255248748 ""}
