{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604718449909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604718449910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 07 00:07:29 2020 " "Processing started: Sat Nov 07 00:07:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604718449910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1604718449910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UNICICLO -c UNICICLO --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off UNICICLO -c UNICICLO --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1604718449910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1604718450409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1604718450409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_tb-sim " "Found design unit 1: processador_tb-sim" {  } { { "processador_tb.vhd" "" { Text "C:/Users/davic/Documents/UnB/OAC/Lab2/processador_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604718459945 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador_tb " "Found entity 1: processador_tb" {  } { { "processador_tb.vhd" "" { Text "C:/Users/davic/Documents/UnB/OAC/Lab2/processador_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604718459945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604718459945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-main " "Found design unit 1: reg-main" {  } { { "reg.vhd" "" { Text "C:/Users/davic/Documents/UnB/OAC/Lab2/reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604718459946 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/davic/Documents/UnB/OAC/Lab2/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604718459946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604718459946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-main " "Found design unit 1: half_adder-main" {  } { { "half_adder.vhd" "" { Text "C:/Users/davic/Documents/UnB/OAC/Lab2/half_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604718459948 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "C:/Users/davic/Documents/UnB/OAC/Lab2/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604718459948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604718459948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-main " "Found design unit 1: full_adder-main" {  } { { "full_adder.vhd" "" { Text "C:/Users/davic/Documents/UnB/OAC/Lab2/full_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604718459949 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/davic/Documents/UnB/OAC/Lab2/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604718459949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604718459949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder32b-main " "Found design unit 1: adder32b-main" {  } { { "adder32b.vhd" "" { Text "C:/Users/davic/Documents/UnB/OAC/Lab2/adder32b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604718459951 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder32b " "Found entity 1: adder32b" {  } { { "adder32b.vhd" "" { Text "C:/Users/davic/Documents/UnB/OAC/Lab2/adder32b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604718459951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604718459951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-PC " "Found design unit 1: processador-PC" {  } { { "processador.vhd" "" { Text "C:/Users/davic/Documents/UnB/OAC/Lab2/processador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604718459952 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/Users/davic/Documents/UnB/OAC/Lab2/processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604718459952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1604718459952 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1604718459984 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CARRY_OUT processador.vhd(20) " "Verilog HDL or VHDL warning at processador.vhd(20): object \"CARRY_OUT\" assigned a value but never read" {  } { { "processador.vhd" "" { Text "C:/Users/davic/Documents/UnB/OAC/Lab2/processador.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1604718459985 "|processador"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CARRY_IN processador.vhd(21) " "VHDL Signal Declaration warning at processador.vhd(21): used explicit default value for signal \"CARRY_IN\" because signal was never assigned a value" {  } { { "processador.vhd" "" { Text "C:/Users/davic/Documents/UnB/OAC/Lab2/processador.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1604718459985 "|processador"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "quatro processador.vhd(22) " "VHDL Signal Declaration warning at processador.vhd(22): used explicit default value for signal \"quatro\" because signal was never assigned a value" {  } { { "processador.vhd" "" { Text "C:/Users/davic/Documents/UnB/OAC/Lab2/processador.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1604718459985 "|processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "reg reg:PC A:main " "Elaborating entity \"reg\" using architecture \"A:main\" for hierarchy \"reg:PC\"" {  } { { "processador.vhd" "PC" { Text "C:/Users/davic/Documents/UnB/OAC/Lab2/processador.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604718459985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "adder32b adder32b:ADD A:main " "Elaborating entity \"adder32b\" using architecture \"A:main\" for hierarchy \"adder32b:ADD\"" {  } { { "processador.vhd" "ADD" { Text "C:/Users/davic/Documents/UnB/OAC/Lab2/processador.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604718460005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "full_adder adder32b:ADD\|full_adder:\\L1:0:FA A:main " "Elaborating entity \"full_adder\" using architecture \"A:main\" for hierarchy \"adder32b:ADD\|full_adder:\\L1:0:FA\"" {  } { { "adder32b.vhd" "\\L1:0:FA" { Text "C:/Users/davic/Documents/UnB/OAC/Lab2/adder32b.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604718460006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "half_adder adder32b:ADD\|full_adder:\\L1:0:FA\|half_adder:ha1 A:main " "Elaborating entity \"half_adder\" using architecture \"A:main\" for hierarchy \"adder32b:ADD\|full_adder:\\L1:0:FA\|half_adder:ha1\"" {  } { { "full_adder.vhd" "ha1" { Text "C:/Users/davic/Documents/UnB/OAC/Lab2/full_adder.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1604718460007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604718460351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 07 00:07:40 2020 " "Processing ended: Sat Nov 07 00:07:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604718460351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604718460351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604718460351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1604718460351 ""}
