$date
	Mon Nov 17 19:40:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_shift_register $end
$var wire 8 ! q [7:0] $end
$var reg 1 " clk $end
$var reg 8 # data_in [7:0] $end
$var reg 1 $ load $end
$var reg 2 % mode [1:0] $end
$var reg 1 & rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 8 ' data_in [7:0] $end
$var wire 1 $ load $end
$var wire 2 ( mode [1:0] $end
$var wire 1 & rst $end
$var reg 8 ) q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
1&
b0 %
0$
b0 #
0"
b0 !
$end
#5000
1"
#10000
0"
#12000
b10110011 #
b10110011 '
1$
0&
#15000
b10110011 !
b10110011 )
1"
#20000
0"
#22000
b1 %
b1 (
0$
#25000
b1100110 !
b1100110 )
1"
#30000
0"
#35000
b11001100 !
b11001100 )
1"
#40000
0"
#45000
b10011000 !
b10011000 )
1"
#50000
0"
#55000
b110000 !
b110000 )
1"
#60000
0"
#65000
b1100000 !
b1100000 )
1"
#70000
0"
#72000
b10 %
b10 (
#75000
b110000 !
b110000 )
1"
#80000
0"
#85000
b11000 !
b11000 )
1"
#90000
0"
#95000
b1100 !
b1100 )
1"
#100000
0"
#105000
b110 !
b110 )
1"
#110000
0"
#115000
b11 !
b11 )
1"
#120000
0"
#122000
b0 %
b0 (
#125000
1"
#130000
0"
#135000
1"
#140000
0"
#142000
