

================================================================
== Vivado HLS Report for 'cholesky_alt4'
================================================================
* Date:           Wed Aug  8 19:07:38 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        csynth
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  35.00|    30.588|        4.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   29|  137|   29|  137|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+-------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- row_loop     |   28|  136|  7 ~ 34  |          -|          -|      4|    no    |
        | + col_loop    |    0|   27|   6 ~ 9  |          -|          -| 0 ~ 3 |    no    |
        |  ++ sum_loop  |    0|    3|         2|          1|          1| 0 ~ 3 |    yes   |
        +---------------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	10  / (exitcond3)
4 --> 
	5  / true
5 --> 
	7  / (exitcond)
	6  / (!exitcond)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	3  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%L_internal = alloca [6 x float], align 16" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:366]   --->   Operation 15 'alloca' 'L_internal' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 16 [1/1] (0.65ns)   --->   "br label %1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 4.35>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%diag_internal_2_s = phi float [ undef, %0 ], [ %diag_internal_2_3, %_ifconv ]"   --->   Operation 17 'phi' 'diag_internal_2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%diag_internal_2_4 = phi float [ undef, %0 ], [ %diag_internal_2_6, %_ifconv ]"   --->   Operation 18 'phi' 'diag_internal_2_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%diag_internal_2_7 = phi float [ undef, %0 ], [ %diag_internal_2_8, %_ifconv ]"   --->   Operation 19 'phi' 'diag_internal_2_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvars_iv1 = phi i3 [ 0, %0 ], [ %i, %_ifconv ]"   --->   Operation 20 'phi' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%return_code = phi i32 [ 0, %0 ], [ %p_0_i, %_ifconv ]" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:432]   --->   Operation 21 'phi' 'return_code' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.58ns)   --->   "%exitcond4 = icmp eq i3 %indvars_iv1, -4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 22 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 23 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.67ns)   --->   "%i = add i3 %indvars_iv1, 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 24 'add' 'i' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %8, label %2" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str10) nounwind" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 26 'specloopname' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str10)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 27 'specregionbegin' 'tmp_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.67ns)   --->   "%i_sub1 = add i3 %indvars_iv1, -1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:386]   --->   Operation 28 'add' 'i_sub1' <Predicate = (!exitcond4)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node i_off)   --->   "%i_sub1_cast1 = sext i3 %i_sub1 to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:386]   --->   Operation 29 'sext' 'i_sub1_cast1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_sub1_cast = sext i3 %i_sub1 to i4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:386]   --->   Operation 30 'sext' 'i_sub1_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.50ns)   --->   "%tmp_cast = mul i4 %i_sub1_cast, %i_sub1_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:387]   --->   Operation 31 'mul' 'tmp_cast' <Predicate = (!exitcond4)> <Delay = 0.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%tmp_s = sub i4 %tmp_cast, %i_sub1_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:387]   --->   Operation 32 'sub' 'tmp_s' <Predicate = (!exitcond4)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node i_off)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %tmp_s, i32 3)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:387]   --->   Operation 33 'bitselect' 'tmp_2' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.79ns)   --->   "%p_neg = sub i4 0, %tmp_s" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:387]   --->   Operation 34 'sub' 'p_neg' <Predicate = (!exitcond4)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_7 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %p_neg, i32 1, i32 3)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:387]   --->   Operation 35 'partselect' 'tmp_7' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_10 = sext i3 %tmp_7 to i4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:387]   --->   Operation 36 'sext' 'tmp_10' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_lshr = zext i4 %tmp_10 to i5" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:387]   --->   Operation 37 'zext' 'p_lshr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.79ns)   --->   "%p_neg_t = sub i5 0, %p_lshr" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:387]   --->   Operation 38 'sub' 'p_neg_t' <Predicate = (!exitcond4)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node i_off)   --->   "%tmp_19 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %tmp_s, i32 1, i32 3)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:387]   --->   Operation 39 'partselect' 'tmp_19' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node i_off)   --->   "%tmp_20 = sext i3 %tmp_19 to i4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:387]   --->   Operation 40 'sext' 'tmp_20' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node i_off)   --->   "%p_lshr_f = zext i4 %tmp_20 to i5" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:387]   --->   Operation 41 'zext' 'p_lshr_f' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node i_off)   --->   "%tmp_4 = select i1 %tmp_2, i5 %p_neg_t, i5 %p_lshr_f" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:387]   --->   Operation 42 'select' 'tmp_4' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node i_off)   --->   "%tmp_1_cast = sext i5 %tmp_4 to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:387]   --->   Operation 43 'sext' 'tmp_1_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.78ns) (out node of the LUT)   --->   "%i_off = add i6 %i_sub1_cast1, %tmp_1_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:387]   --->   Operation 44 'add' 'i_off' <Predicate = (!exitcond4)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_2_cast1 = zext i3 %indvars_iv1 to i5" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 45 'zext' 'tmp_2_cast1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i3 %indvars_iv1 to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 46 'zext' 'tmp_2_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %indvars_iv1, i2 0)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 47 'bitconcatenate' 'tmp' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i5 %tmp to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:430]   --->   Operation 48 'zext' 'tmp_21_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.78ns)   --->   "%tmp_21 = add i6 %tmp_2_cast, %tmp_21_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:430]   --->   Operation 49 'add' 'tmp_21' <Predicate = (!exitcond4)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i6 %tmp_21 to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:430]   --->   Operation 50 'zext' 'tmp_22_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [16 x float]* %A, i64 0, i64 %tmp_22_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:430]   --->   Operation 51 'getelementptr' 'A_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%L_addr = getelementptr [16 x float]* %L, i64 0, i64 %tmp_22_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:448]   --->   Operation 52 'getelementptr' 'L_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.65ns)   --->   "br label %3" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:391]   --->   Operation 53 'br' <Predicate = (!exitcond4)> <Delay = 0.65>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "ret i32 %return_code" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:451]   --->   Operation 54 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.47>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%indvars_iv = phi i2 [ 0, %2 ], [ %j, %branch4 ]"   --->   Operation 55 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%square_sum = phi float [ 0.000000e+00, %2 ], [ %square_sum_1, %branch4 ]"   --->   Operation 56 'phi' 'square_sum' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%indvars_iv_cast_cast = zext i2 %indvars_iv to i3" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:391]   --->   Operation 57 'zext' 'indvars_iv_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.58ns)   --->   "%exitcond3 = icmp eq i3 %indvars_iv_cast_cast, %indvars_iv1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:391]   --->   Operation 58 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.54ns)   --->   "%j = add i2 %indvars_iv, 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:391]   --->   Operation 59 'add' 'j' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %_ifconv, label %4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:391]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_32 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %indvars_iv, i2 0)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:391]   --->   Operation 61 'bitconcatenate' 'tmp_32' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i4 %tmp_32 to i5" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:400]   --->   Operation 62 'zext' 'tmp_34_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.79ns)   --->   "%tmp_33 = add i5 %tmp_2_cast1, %tmp_34_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:400]   --->   Operation 63 'add' 'tmp_33' <Predicate = (!exitcond3)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_35_cast = zext i5 %tmp_33 to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:400]   --->   Operation 64 'zext' 'tmp_35_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [16 x float]* %A, i64 0, i64 %tmp_35_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:400]   --->   Operation 65 'getelementptr' 'A_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%L_addr_1 = getelementptr [16 x float]* %L, i64 0, i64 %tmp_35_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:424]   --->   Operation 66 'getelementptr' 'L_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (0.67ns)   --->   "%product_sum = load float* %A_addr_1, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:400]   --->   Operation 67 'load' 'product_sum' <Predicate = (!exitcond3)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 68 [2/2] (0.67ns)   --->   "%A_cast_to_sum = load float* %A_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:430]   --->   Operation 68 'load' 'A_cast_to_sum' <Predicate = (exitcond3)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 3.47>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%indvars_iv_cast1 = zext i2 %indvars_iv to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:391]   --->   Operation 69 'zext' 'indvars_iv_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str11) nounwind" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:391]   --->   Operation 70 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str11)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:391]   --->   Operation 71 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 3, i32 0, [1 x i8]* @p_str1) nounwind" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:392]   --->   Operation 72 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.54ns)   --->   "%j_sub1 = add i2 %indvars_iv, -1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:394]   --->   Operation 73 'add' 'j_sub1' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%j_sub1_cast20_cast = sext i2 %j_sub1 to i5" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:394]   --->   Operation 74 'sext' 'j_sub1_cast20_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%j_sub1_cast = sext i2 %j_sub1 to i3" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:394]   --->   Operation 75 'sext' 'j_sub1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.52ns)   --->   "%tmp_7_cast = mul i3 %j_sub1_cast, %j_sub1_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:395]   --->   Operation 76 'mul' 'tmp_7_cast' <Predicate = true> <Delay = 0.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.67ns)   --->   "%tmp_8 = sub i3 %tmp_7_cast, %j_sub1_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:395]   --->   Operation 77 'sub' 'tmp_8' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %tmp_8, i32 2)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:395]   --->   Operation 78 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.67ns)   --->   "%p_neg1 = sub i3 0, %tmp_8" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:395]   --->   Operation 79 'sub' 'p_neg1' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_28 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %p_neg1, i32 1, i32 2)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:395]   --->   Operation 80 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_29 = sext i2 %tmp_28 to i3" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:395]   --->   Operation 81 'sext' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%p_lshr1 = zext i3 %tmp_29 to i4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:395]   --->   Operation 82 'zext' 'p_lshr1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.67ns)   --->   "%p_neg_t1 = sub i4 0, %p_lshr1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:395]   --->   Operation 83 'sub' 'p_neg_t1' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_30 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %tmp_8, i32 1, i32 2)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:395]   --->   Operation 84 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_31 = sext i2 %tmp_30 to i3" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:395]   --->   Operation 85 'sext' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%p_lshr_f1 = zext i3 %tmp_31 to i4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:395]   --->   Operation 86 'zext' 'p_lshr_f1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.39ns)   --->   "%tmp_6 = select i1 %tmp_27, i4 %p_neg_t1, i4 %p_lshr_f1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:395]   --->   Operation 87 'select' 'tmp_6' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i4 %tmp_6 to i5" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:400]   --->   Operation 88 'sext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_34 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %indvars_iv1, i2 %indvars_iv)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 89 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_35 = zext i5 %tmp_34 to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:425]   --->   Operation 90 'zext' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%L_addr_2 = getelementptr [16 x float]* %L, i64 0, i64 %tmp_35" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:425]   --->   Operation 91 'getelementptr' 'L_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/2] (0.67ns)   --->   "%product_sum = load float* %A_addr_1, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:400]   --->   Operation 92 'load' 'product_sum' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 93 [1/1] (0.65ns)   --->   "br label %5" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:402]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.65>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%prod_cast_to_off_dia = phi float [ %product_sum, %4 ], [ %product_sum_1, %6 ]"   --->   Operation 94 'phi' 'prod_cast_to_off_dia' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%k = phi i2 [ 0, %4 ], [ %k_1, %6 ]"   --->   Operation 95 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.44ns)   --->   "%exitcond = icmp eq i2 %k, %indvars_iv" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:402]   --->   Operation 96 'icmp' 'exitcond' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.54ns)   --->   "%k_1 = add i2 %k, 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:402]   --->   Operation 97 'add' 'k_1' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %7, label %6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:402]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%k_cast = zext i2 %k to i5" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:402]   --->   Operation 99 'zext' 'k_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%k_cast1 = zext i2 %k to i6" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:402]   --->   Operation 100 'zext' 'k_cast1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.78ns)   --->   "%tmp_14 = add i6 %i_off, %k_cast1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405]   --->   Operation 101 'add' 'tmp_14' <Predicate = (!exitcond)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_15 = sext i6 %tmp_14 to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405]   --->   Operation 102 'sext' 'tmp_15' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%L_internal_addr_1 = getelementptr inbounds [6 x float]* %L_internal, i64 0, i64 %tmp_15" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405]   --->   Operation 103 'getelementptr' 'L_internal_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 104 [2/2] (0.67ns)   --->   "%L_internal_load = load float* %L_internal_addr_1, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405]   --->   Operation 104 'load' 'L_internal_load' <Predicate = (!exitcond)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = add i5 %k_cast, %tmp_9_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405]   --->   Operation 105 'add' 'tmp18' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [1/1] (0.61ns) (root node of TernaryAdder)   --->   "%tmp_17 = add i5 %tmp18, %j_sub1_cast20_cast" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405]   --->   Operation 106 'add' 'tmp_17' <Predicate = (!exitcond)> <Delay = 0.61> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_18 = sext i5 %tmp_17 to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405]   --->   Operation 107 'sext' 'tmp_18' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%L_internal_addr_2 = getelementptr inbounds [6 x float]* %L_internal, i64 0, i64 %tmp_18" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405]   --->   Operation 108 'getelementptr' 'L_internal_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 109 [2/2] (0.67ns)   --->   "%L_internal_load_1 = load float* %L_internal_addr_2, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405]   --->   Operation 109 'load' 'L_internal_load_1' <Predicate = (!exitcond)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 16.4>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str12) nounwind" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:402]   --->   Operation 110 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str12)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:402]   --->   Operation 111 'specregionbegin' 'tmp_11' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 3, i32 0, [1 x i8]* @p_str1) nounwind" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:403]   --->   Operation 112 'speclooptripcount' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:404]   --->   Operation 113 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 114 [1/2] (0.67ns)   --->   "%L_internal_load = load float* %L_internal_addr_1, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405]   --->   Operation 114 'load' 'L_internal_load' <Predicate = (!exitcond)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node product_sum_1)   --->   "%tmp_17_to_int = bitcast float %L_internal_load to i32" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405]   --->   Operation 115 'bitcast' 'tmp_17_to_int' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node product_sum_1)   --->   "%tmp_17_neg = xor i32 %tmp_17_to_int, -2147483648" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405]   --->   Operation 116 'xor' 'tmp_17_neg' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node product_sum_1)   --->   "%tmp_16 = bitcast i32 %tmp_17_neg to float" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405]   --->   Operation 117 'bitcast' 'tmp_16' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 118 [1/2] (0.67ns)   --->   "%L_internal_load_1 = load float* %L_internal_addr_2, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405]   --->   Operation 118 'load' 'L_internal_load_1' <Predicate = (!exitcond)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node product_sum_1)   --->   "%prod = fmul float %L_internal_load_1, %tmp_16" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405]   --->   Operation 119 'fmul' 'prod' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 0> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (15.8ns) (out node of the LUT)   --->   "%product_sum_1 = fadd float %prod_cast_to_off_dia, %prod" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:407]   --->   Operation 120 'fadd' 'product_sum_1' <Predicate = (!exitcond)> <Delay = 15.8> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 15.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str12, i32 %tmp_11)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:408]   --->   Operation 121 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "br label %5" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:402]   --->   Operation 122 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.78>
ST_7 : Operation 123 [1/1] (0.67ns)   --->   "switch i2 %indvars_iv, label %branch6 [
    i2 0, label %branch4
    i2 1, label %branch5
  ]" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:411]   --->   Operation 123 'switch' <Predicate = true> <Delay = 0.67>
ST_7 : Operation 124 [1/1] (0.67ns)   --->   "br label %branch4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:411]   --->   Operation 124 'br' <Predicate = (indvars_iv == 1)> <Delay = 0.67>
ST_7 : Operation 125 [1/1] (0.67ns)   --->   "br label %branch4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:411]   --->   Operation 125 'br' <Predicate = (indvars_iv != 0 & indvars_iv != 1)> <Delay = 0.67>
ST_7 : Operation 126 [1/1] (0.78ns)   --->   "%tmp_12 = add i6 %indvars_iv_cast1, %i_off" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:419]   --->   Operation 126 'add' 'tmp_12' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 26.3>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%L_diag_recip = phi float [ %diag_internal_2_4, %branch5 ], [ %diag_internal_2_s, %branch6 ], [ %diag_internal_2_7, %7 ]"   --->   Operation 127 'phi' 'L_diag_recip' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (10.5ns)   --->   "%new_L_1 = fmul float %prod_cast_to_off_dia, %L_diag_recip" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:214->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:413]   --->   Operation 128 'fmul' 'new_L_1' <Predicate = true> <Delay = 10.5> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 0> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node square_sum_1)   --->   "%tmp_i = fmul float %new_L_1, %new_L_1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_complex.h:260->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:417]   --->   Operation 129 'fmul' 'tmp_i' <Predicate = true> <Delay = 0.00> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 0> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (15.8ns) (out node of the LUT)   --->   "%square_sum_1 = fadd float %square_sum, %tmp_i" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:417]   --->   Operation 130 'fadd' 'square_sum_1' <Predicate = true> <Delay = 15.8> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 15.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_13 = sext i6 %tmp_12 to i64" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:419]   --->   Operation 131 'sext' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%L_internal_addr = getelementptr inbounds [6 x float]* %L_internal, i64 0, i64 %tmp_13" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:419]   --->   Operation 132 'getelementptr' 'L_internal_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.67ns)   --->   "store float %new_L_1, float* %L_internal_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:419]   --->   Operation 133 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 134 [1/1] (0.67ns)   --->   "store float %new_L_1, float* %L_addr_1, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:424]   --->   Operation 134 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 9 <SV = 7> <Delay = 0.67>
ST_9 : Operation 135 [1/1] (0.67ns)   --->   "store float 0.000000e+00, float* %L_addr_2, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:425]   --->   Operation 135 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str11, i32 %tmp_5)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:427]   --->   Operation 136 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "br label %3" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:391]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 20.7>
ST_10 : Operation 138 [1/2] (0.67ns)   --->   "%A_cast_to_sum = load float* %A_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:430]   --->   Operation 138 'load' 'A_cast_to_sum' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 139 [1/1] (15.8ns)   --->   "%A_minus_sum = fsub float %A_cast_to_sum, %square_sum" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:431]   --->   Operation 139 'fsub' 'A_minus_sum' <Predicate = true> <Delay = 15.8> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 15.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%A_minus_sum_to_int = bitcast float %A_minus_sum to i32" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:431]   --->   Operation 140 'bitcast' 'A_minus_sum_to_int' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %A_minus_sum_to_int, i32 23, i32 30)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:431]   --->   Operation 141 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i32 %A_minus_sum_to_int to i23" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:431]   --->   Operation 142 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.84ns)   --->   "%notlhs = icmp ne i8 %tmp_22, -1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:431]   --->   Operation 143 'icmp' 'notlhs' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (1.05ns)   --->   "%notrhs = icmp eq i23 %tmp_9, 0" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:431]   --->   Operation 144 'icmp' 'notrhs' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_23 = or i1 %notrhs, %notlhs" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:431]   --->   Operation 145 'or' 'tmp_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (3.47ns)   --->   "%tmp_24 = fcmp olt float %A_minus_sum, 0.000000e+00" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:161->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:432]   --->   Operation 146 'fcmp' 'tmp_24' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.28ns) (out node of the LUT)   --->   "%tmp_25 = and i1 %tmp_23, %tmp_24" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:161->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:432]   --->   Operation 147 'and' 'tmp_25' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.44ns)   --->   "%p_0_i = select i1 %tmp_25, i32 1, i32 %return_code" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:432]   --->   Operation 148 'select' 'p_0_i' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i3 %indvars_iv1 to i2" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 149 'trunc' 'tmp_26' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 29.4>
ST_11 : Operation 150 [3/3] (29.4ns)   --->   "%tmp_i_i_i = call float @llvm.sqrt.f32(float %A_minus_sum) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:10->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:110->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:165->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:432]   --->   Operation 150 'fsqrt' 'tmp_i_i_i' <Predicate = (!tmp_25)> <Delay = 29.4> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 2> <II = 1> <Delay = 29.4> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 151 [4/4] (18.8ns)   --->   "%diag_internal_2 = call float @_ssdm_op_FRSqrt(float %A_minus_sum) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rsqrtfloat.cpp:26->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:164->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:189->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:442]   --->   Operation 151 'frsqrt' 'diag_internal_2' <Predicate = true> <Delay = 18.8> <Core = "FRSqrt">   --->   Core 103 'FRSqrt' <Latency = 3> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'frsqrt'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 5> <Delay = 29.4>
ST_12 : Operation 152 [2/3] (29.4ns)   --->   "%tmp_i_i_i = call float @llvm.sqrt.f32(float %A_minus_sum) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:10->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:110->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:165->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:432]   --->   Operation 152 'fsqrt' 'tmp_i_i_i' <Predicate = (!tmp_25)> <Delay = 29.4> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 2> <II = 1> <Delay = 29.4> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 153 [3/4] (18.8ns)   --->   "%diag_internal_2 = call float @_ssdm_op_FRSqrt(float %A_minus_sum) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rsqrtfloat.cpp:26->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:164->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:189->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:442]   --->   Operation 153 'frsqrt' 'diag_internal_2' <Predicate = true> <Delay = 18.8> <Core = "FRSqrt">   --->   Core 103 'FRSqrt' <Latency = 3> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'frsqrt'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 6> <Delay = 30.5>
ST_13 : Operation 154 [1/3] (29.4ns)   --->   "%tmp_i_i_i = call float @llvm.sqrt.f32(float %A_minus_sum) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:10->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:110->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:165->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:432]   --->   Operation 154 'fsqrt' 'tmp_i_i_i' <Predicate = (!tmp_25)> <Delay = 29.4> <Core = "FSqrt">   --->   Core 102 'FSqrt' <Latency = 2> <II = 1> <Delay = 29.4> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.44ns)   --->   "%new_L = select i1 %tmp_25, float 0.000000e+00, float %tmp_i_i_i" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_complex.h:268->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:448]   --->   Operation 155 'select' 'new_L' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 156 [2/4] (18.8ns)   --->   "%diag_internal_2 = call float @_ssdm_op_FRSqrt(float %A_minus_sum) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rsqrtfloat.cpp:26->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:164->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:189->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:442]   --->   Operation 156 'frsqrt' 'diag_internal_2' <Predicate = true> <Delay = 18.8> <Core = "FRSqrt">   --->   Core 103 'FRSqrt' <Latency = 3> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'frsqrt'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.67ns)   --->   "store float %new_L, float* %L_addr, align 4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:448]   --->   Operation 157 'store' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 14 <SV = 7> <Delay = 19.7>
ST_14 : Operation 158 [1/4] (18.8ns)   --->   "%diag_internal_2 = call float @_ssdm_op_FRSqrt(float %A_minus_sum) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rsqrtfloat.cpp:26->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:164->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:189->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:442]   --->   Operation 158 'frsqrt' 'diag_internal_2' <Predicate = true> <Delay = 18.8> <Core = "FRSqrt">   --->   Core 103 'FRSqrt' <Latency = 3> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'frsqrt'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.44ns)   --->   "%sel_tmp = icmp eq i2 %tmp_26, -2" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 159 'icmp' 'sel_tmp' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node diag_internal_2_2)   --->   "%diag_internal_2_1 = select i1 %sel_tmp, float %diag_internal_2, float %diag_internal_2_s" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 160 'select' 'diag_internal_2_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.44ns)   --->   "%sel_tmp2 = icmp eq i2 %tmp_26, 1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 161 'icmp' 'sel_tmp2' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (0.44ns) (out node of the LUT)   --->   "%diag_internal_2_2 = select i1 %sel_tmp2, float %diag_internal_2_s, float %diag_internal_2_1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 162 'select' 'diag_internal_2_2' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 163 [1/1] (0.44ns)   --->   "%sel_tmp4 = icmp eq i2 %tmp_26, 0" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 163 'icmp' 'sel_tmp4' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [1/1] (0.44ns) (out node of the LUT)   --->   "%diag_internal_2_3 = select i1 %sel_tmp4, float %diag_internal_2_s, float %diag_internal_2_2" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 164 'select' 'diag_internal_2_3' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node diag_internal_2_6)   --->   "%diag_internal_2_5 = select i1 %sel_tmp2, float %diag_internal_2, float %diag_internal_2_4" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 165 'select' 'diag_internal_2_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.44ns) (out node of the LUT)   --->   "%diag_internal_2_6 = select i1 %sel_tmp4, float %diag_internal_2_4, float %diag_internal_2_5" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 166 'select' 'diag_internal_2_6' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 167 [1/1] (0.44ns)   --->   "%diag_internal_2_8 = select i1 %sel_tmp4, float %diag_internal_2, float %diag_internal_2_7" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 167 'select' 'diag_internal_2_8' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str10, i32 %tmp_3)" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:450]   --->   Operation 168 'specregionend' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "br label %1" [/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 35ns, clock uncertainty: 4.38ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('diag_internal[2]') with incoming values : ('diag_internal[2]', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384) [6]  (0.656 ns)

 <State 2>: 4.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384) [9]  (0 ns)
	'add' operation ('i_sub1', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:386) [18]  (0.673 ns)
	'mul' operation ('tmp_cast', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:387) [21]  (0.5 ns)
	'sub' operation ('tmp_s', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:387) [22]  (0.797 ns)
	'sub' operation ('p_neg', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:387) [24]  (0.797 ns)
	'sub' operation ('p_neg_t', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:387) [28]  (0.797 ns)
	'select' operation ('tmp_4', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:387) [32]  (0 ns)
	'add' operation ('i_off', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:387) [34]  (0.789 ns)

 <State 3>: 1.47ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:391) [45]  (0 ns)
	'add' operation ('tmp_33', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:400) [74]  (0.797 ns)
	'getelementptr' operation ('A_addr_1', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:400) [76]  (0 ns)
	'load' operation ('din', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:400) on array 'A' [81]  (0.677 ns)

 <State 4>: 3.48ns
The critical path consists of the following:
	'add' operation ('j_sub1', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:394) [56]  (0.548 ns)
	'mul' operation ('tmp_7_cast', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:395) [59]  (0.52 ns)
	'sub' operation ('tmp_8', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:395) [60]  (0.673 ns)
	'sub' operation ('p_neg1', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:395) [62]  (0.673 ns)
	'sub' operation ('p_neg_t1', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:395) [66]  (0.673 ns)
	'select' operation ('tmp_6', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:395) [70]  (0.391 ns)

 <State 5>: 1.46ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:402) [85]  (0 ns)
	'add' operation ('tmp_14', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405) [96]  (0.781 ns)
	'getelementptr' operation ('L_internal_addr_1', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405) [98]  (0 ns)
	'load' operation ('L_internal_load', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405) on array 'L_internal', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:366 [99]  (0.677 ns)

 <State 6>: 16.5ns
The critical path consists of the following:
	'load' operation ('L_internal_load', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405) on array 'L_internal', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:366 [99]  (0.677 ns)
	'xor' operation ('tmp_17_neg', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405) [101]  (0 ns)
	'fmul' operation ('prod', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:405) [108]  (0 ns)
	'fadd' operation ('product_sum', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:407) [109]  (15.8 ns)

 <State 7>: 0.781ns
The critical path consists of the following:
	'add' operation ('tmp_12', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:419) [123]  (0.781 ns)

 <State 8>: 26.3ns
The critical path consists of the following:
	'phi' operation ('diag_internal[2]') with incoming values : ('diag_internal[2]', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384) [119]  (0 ns)
	'fmul' operation ('C', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:214->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:413) [120]  (10.5 ns)
	'fmul' operation ('tmp_i', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_complex.h:260->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:417) [121]  (0 ns)
	'fadd' operation ('square_sum', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:417) [122]  (15.8 ns)

 <State 9>: 0.677ns
The critical path consists of the following:
	'store' operation (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:425) of constant 0 on array 'L' [128]  (0.677 ns)

 <State 10>: 20.7ns
The critical path consists of the following:
	'load' operation ('A_cast_to_sum', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:430) on array 'A' [132]  (0.677 ns)
	'fsub' operation ('A_minus_sum', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:431) [133]  (15.8 ns)
	'fcmp' operation ('tmp_24', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:161->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:432) [140]  (3.48 ns)
	'and' operation ('tmp_25', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:161->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:432) [141]  (0.287 ns)
	'select' operation ('p_0_i', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:432) [144]  (0.449 ns)

 <State 11>: 29.5ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i_i_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:10->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:110->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:165->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:432) [142]  (29.5 ns)

 <State 12>: 29.5ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i_i_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:10->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:110->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:165->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:432) [142]  (29.5 ns)

 <State 13>: 30.6ns
The critical path consists of the following:
	'fsqrt' operation ('tmp_i_i_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:10->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:110->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:165->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:432) [142]  (29.5 ns)
	'select' operation ('b', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_complex.h:268->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:448) [143]  (0.449 ns)
	'store' operation (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:448) of variable 'b', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_complex.h:268->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:448 on array 'L' [156]  (0.677 ns)

 <State 14>: 19.8ns
The critical path consists of the following:
	'frsqrt' operation ('res', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/rsqrtfloat.cpp:26->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:164->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:189->/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:442) [145]  (18.9 ns)
	'select' operation ('diag_internal[2]', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384) [148]  (0 ns)
	'select' operation ('diag_internal[2]', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384) [150]  (0.449 ns)
	'select' operation ('diag_internal[2]', /opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:384) [152]  (0.449 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
