
vvvf.elf:     file format elf32-littlearm


Disassembly of section .program_ptr:

00000000 <prog_ptr>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .init_fun:

00000004 <init>:
   4:	4b1b      	ldr	r3, [pc, #108]	; (74 <init+0x70>)
   6:	491c      	ldr	r1, [pc, #112]	; (78 <init+0x74>)
   8:	447b      	add	r3, pc
   a:	b570      	push	{r4, r5, r6, lr}
   c:	681b      	ldr	r3, [r3, #0]
   e:	4b1b      	ldr	r3, [pc, #108]	; (7c <init+0x78>)
  10:	4c17      	ldr	r4, [pc, #92]	; (70 <init+0x6c>)
  12:	447b      	add	r3, pc
  14:	2600      	movs	r6, #0
  16:	711e      	strb	r6, [r3, #4]
  18:	4b19      	ldr	r3, [pc, #100]	; (80 <init+0x7c>)
  1a:	4605      	mov	r5, r0
  1c:	447b      	add	r3, pc
  1e:	4819      	ldr	r0, [pc, #100]	; (84 <init+0x80>)
  20:	711e      	strb	r6, [r3, #4]
  22:	4479      	add	r1, pc
  24:	6823      	ldr	r3, [r4, #0]
  26:	4478      	add	r0, pc
  28:	4798      	blx	r3
  2a:	4917      	ldr	r1, [pc, #92]	; (88 <init+0x84>)
  2c:	4817      	ldr	r0, [pc, #92]	; (8c <init+0x88>)
  2e:	6823      	ldr	r3, [r4, #0]
  30:	4479      	add	r1, pc
  32:	4478      	add	r0, pc
  34:	4798      	blx	r3
  36:	4916      	ldr	r1, [pc, #88]	; (90 <init+0x8c>)
  38:	4816      	ldr	r0, [pc, #88]	; (94 <init+0x90>)
  3a:	6823      	ldr	r3, [r4, #0]
  3c:	4479      	add	r1, pc
  3e:	4478      	add	r0, pc
  40:	4798      	blx	r3
  42:	4915      	ldr	r1, [pc, #84]	; (98 <init+0x94>)
  44:	4815      	ldr	r0, [pc, #84]	; (9c <init+0x98>)
  46:	6823      	ldr	r3, [r4, #0]
  48:	4479      	add	r1, pc
  4a:	4478      	add	r0, pc
  4c:	4798      	blx	r3
  4e:	4914      	ldr	r1, [pc, #80]	; (a0 <init+0x9c>)
  50:	4814      	ldr	r0, [pc, #80]	; (a4 <init+0xa0>)
  52:	6823      	ldr	r3, [r4, #0]
  54:	4479      	add	r1, pc
  56:	4478      	add	r0, pc
  58:	4798      	blx	r3
  5a:	4b13      	ldr	r3, [pc, #76]	; (a8 <init+0xa4>)
  5c:	4813      	ldr	r0, [pc, #76]	; (ac <init+0xa8>)
  5e:	447b      	add	r3, pc
  60:	e9c5 3600 	strd	r3, r6, [r5]
  64:	4478      	add	r0, pc
  66:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
  6a:	4798      	blx	r3
  6c:	2001      	movs	r0, #1
  6e:	bd70      	pop	{r4, r5, r6, pc}
  70:	1000f800 	andne	pc, r0, r0, lsl #16
  74:	fffffff4 			; <UNDEFINED> instruction: 0xfffffff4
  78:	00000a0f 	andeq	r0, r0, pc, lsl #20
  7c:	00000116 	andeq	r0, r0, r6, lsl r1
  80:	00000120 	andeq	r0, r0, r0, lsr #2
  84:	00000736 	andeq	r0, r0, r6, lsr r7
  88:	00000ae1 	andeq	r0, r0, r1, ror #21
  8c:	0000073f 	andeq	r0, r0, pc, lsr r7
  90:	00000c29 	andeq	r0, r0, r9, lsr #24
  94:	00000747 	andeq	r0, r0, r7, asr #14
  98:	00000be5 	andeq	r0, r0, r5, ror #23
  9c:	0000074d 	andeq	r0, r0, sp, asr #14
  a0:	00000ba1 	andeq	r0, r0, r1, lsr #23
  a4:	0000075b 	andeq	r0, r0, fp, asr r7
  a8:	00000b2b 	andeq	r0, r0, fp, lsr #22
  ac:	00000767 	andeq	r0, r0, r7, ror #14

Disassembly of section .data.carrier_frequency:

000000b0 <carrier_frequency>:
  b0:	44fa0000 	ldrbtmi	r0, [sl], #0

Disassembly of section .data.command_frequency:

000000b4 <command_frequency>:
  b4:	3f800000 	svccc	0x00800000

Disassembly of section .bss.amplitude:

000000b8 <amplitude>:
  b8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.amplitudes:

000000bc <amplitudes>:
	...

Disassembly of section .bss.buffer_ready_for_consumption:

0000010c <buffer_ready_for_consumption>:
 10c:	Address 0x000000000000010c is out of bounds.


Disassembly of section .bss.buffers:

00000110 <buffers>:
	...

Disassembly of section .bss.carrier_phase:

0000011c <carrier_phase>:
 11c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.command_phase:

00000120 <command_phase>:
 120:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.consumer_index:

00000124 <consumer_index>:
 124:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.current_amplitude_index:

00000128 <current_amplitude_index>:
 128:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.generator_thread_data:

0000012c <generator_thread_data>:
	...

Disassembly of section .bss.last_samples_comsumed:

00000134 <last_samples_comsumed>:
 134:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.last_samples_generated:

00000138 <last_samples_generated>:
 138:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.last_time:

0000013c <last_time>:
 13c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.playback_thread_data:

00000140 <playback_thread_data>:
	...

Disassembly of section .bss.producer_index:

00000148 <producer_index>:
 148:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.samples_consumed:

0000014c <samples_consumed>:
 14c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.samples_generated:

00000150 <samples_generated>:
 150:	00000000 	andeq	r0, r0, r0

Disassembly of section .text:

00000160 <__aeabi_drsub>:
 160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 164:	e002      	b.n	16c <__adddf3>
 166:	bf00      	nop

00000168 <__aeabi_dsub>:
 168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000016c <__adddf3>:
 16c:	b530      	push	{r4, r5, lr}
 16e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 176:	ea94 0f05 	teq	r4, r5
 17a:	bf08      	it	eq
 17c:	ea90 0f02 	teqeq	r0, r2
 180:	bf1f      	itttt	ne
 182:	ea54 0c00 	orrsne.w	ip, r4, r0
 186:	ea55 0c02 	orrsne.w	ip, r5, r2
 18a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 18e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 192:	f000 80e2 	beq.w	35a <__adddf3+0x1ee>
 196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 19a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 19e:	bfb8      	it	lt
 1a0:	426d      	neglt	r5, r5
 1a2:	dd0c      	ble.n	1be <__adddf3+0x52>
 1a4:	442c      	add	r4, r5
 1a6:	ea80 0202 	eor.w	r2, r0, r2
 1aa:	ea81 0303 	eor.w	r3, r1, r3
 1ae:	ea82 0000 	eor.w	r0, r2, r0
 1b2:	ea83 0101 	eor.w	r1, r3, r1
 1b6:	ea80 0202 	eor.w	r2, r0, r2
 1ba:	ea81 0303 	eor.w	r3, r1, r3
 1be:	2d36      	cmp	r5, #54	; 0x36
 1c0:	bf88      	it	hi
 1c2:	bd30      	pophi	{r4, r5, pc}
 1c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 1c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 1cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 1d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 1d4:	d002      	beq.n	1dc <__adddf3+0x70>
 1d6:	4240      	negs	r0, r0
 1d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 1dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 1e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 1e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 1e8:	d002      	beq.n	1f0 <__adddf3+0x84>
 1ea:	4252      	negs	r2, r2
 1ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 1f0:	ea94 0f05 	teq	r4, r5
 1f4:	f000 80a7 	beq.w	346 <__adddf3+0x1da>
 1f8:	f1a4 0401 	sub.w	r4, r4, #1
 1fc:	f1d5 0e20 	rsbs	lr, r5, #32
 200:	db0d      	blt.n	21e <__adddf3+0xb2>
 202:	fa02 fc0e 	lsl.w	ip, r2, lr
 206:	fa22 f205 	lsr.w	r2, r2, r5
 20a:	1880      	adds	r0, r0, r2
 20c:	f141 0100 	adc.w	r1, r1, #0
 210:	fa03 f20e 	lsl.w	r2, r3, lr
 214:	1880      	adds	r0, r0, r2
 216:	fa43 f305 	asr.w	r3, r3, r5
 21a:	4159      	adcs	r1, r3
 21c:	e00e      	b.n	23c <__adddf3+0xd0>
 21e:	f1a5 0520 	sub.w	r5, r5, #32
 222:	f10e 0e20 	add.w	lr, lr, #32
 226:	2a01      	cmp	r2, #1
 228:	fa03 fc0e 	lsl.w	ip, r3, lr
 22c:	bf28      	it	cs
 22e:	f04c 0c02 	orrcs.w	ip, ip, #2
 232:	fa43 f305 	asr.w	r3, r3, r5
 236:	18c0      	adds	r0, r0, r3
 238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 23c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 240:	d507      	bpl.n	252 <__adddf3+0xe6>
 242:	f04f 0e00 	mov.w	lr, #0
 246:	f1dc 0c00 	rsbs	ip, ip, #0
 24a:	eb7e 0000 	sbcs.w	r0, lr, r0
 24e:	eb6e 0101 	sbc.w	r1, lr, r1
 252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 256:	d31b      	bcc.n	290 <__adddf3+0x124>
 258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 25c:	d30c      	bcc.n	278 <__adddf3+0x10c>
 25e:	0849      	lsrs	r1, r1, #1
 260:	ea5f 0030 	movs.w	r0, r0, rrx
 264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 268:	f104 0401 	add.w	r4, r4, #1
 26c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 274:	f080 809a 	bcs.w	3ac <__adddf3+0x240>
 278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 27c:	bf08      	it	eq
 27e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 282:	f150 0000 	adcs.w	r0, r0, #0
 286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 28a:	ea41 0105 	orr.w	r1, r1, r5
 28e:	bd30      	pop	{r4, r5, pc}
 290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 294:	4140      	adcs	r0, r0
 296:	eb41 0101 	adc.w	r1, r1, r1
 29a:	3c01      	subs	r4, #1
 29c:	bf28      	it	cs
 29e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 2a2:	d2e9      	bcs.n	278 <__adddf3+0x10c>
 2a4:	f091 0f00 	teq	r1, #0
 2a8:	bf04      	itt	eq
 2aa:	4601      	moveq	r1, r0
 2ac:	2000      	moveq	r0, #0
 2ae:	fab1 f381 	clz	r3, r1
 2b2:	bf08      	it	eq
 2b4:	3320      	addeq	r3, #32
 2b6:	f1a3 030b 	sub.w	r3, r3, #11
 2ba:	f1b3 0220 	subs.w	r2, r3, #32
 2be:	da0c      	bge.n	2da <__adddf3+0x16e>
 2c0:	320c      	adds	r2, #12
 2c2:	dd08      	ble.n	2d6 <__adddf3+0x16a>
 2c4:	f102 0c14 	add.w	ip, r2, #20
 2c8:	f1c2 020c 	rsb	r2, r2, #12
 2cc:	fa01 f00c 	lsl.w	r0, r1, ip
 2d0:	fa21 f102 	lsr.w	r1, r1, r2
 2d4:	e00c      	b.n	2f0 <__adddf3+0x184>
 2d6:	f102 0214 	add.w	r2, r2, #20
 2da:	bfd8      	it	le
 2dc:	f1c2 0c20 	rsble	ip, r2, #32
 2e0:	fa01 f102 	lsl.w	r1, r1, r2
 2e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 2e8:	bfdc      	itt	le
 2ea:	ea41 010c 	orrle.w	r1, r1, ip
 2ee:	4090      	lslle	r0, r2
 2f0:	1ae4      	subs	r4, r4, r3
 2f2:	bfa2      	ittt	ge
 2f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 2f8:	4329      	orrge	r1, r5
 2fa:	bd30      	popge	{r4, r5, pc}
 2fc:	ea6f 0404 	mvn.w	r4, r4
 300:	3c1f      	subs	r4, #31
 302:	da1c      	bge.n	33e <__adddf3+0x1d2>
 304:	340c      	adds	r4, #12
 306:	dc0e      	bgt.n	326 <__adddf3+0x1ba>
 308:	f104 0414 	add.w	r4, r4, #20
 30c:	f1c4 0220 	rsb	r2, r4, #32
 310:	fa20 f004 	lsr.w	r0, r0, r4
 314:	fa01 f302 	lsl.w	r3, r1, r2
 318:	ea40 0003 	orr.w	r0, r0, r3
 31c:	fa21 f304 	lsr.w	r3, r1, r4
 320:	ea45 0103 	orr.w	r1, r5, r3
 324:	bd30      	pop	{r4, r5, pc}
 326:	f1c4 040c 	rsb	r4, r4, #12
 32a:	f1c4 0220 	rsb	r2, r4, #32
 32e:	fa20 f002 	lsr.w	r0, r0, r2
 332:	fa01 f304 	lsl.w	r3, r1, r4
 336:	ea40 0003 	orr.w	r0, r0, r3
 33a:	4629      	mov	r1, r5
 33c:	bd30      	pop	{r4, r5, pc}
 33e:	fa21 f004 	lsr.w	r0, r1, r4
 342:	4629      	mov	r1, r5
 344:	bd30      	pop	{r4, r5, pc}
 346:	f094 0f00 	teq	r4, #0
 34a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 34e:	bf06      	itte	eq
 350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 354:	3401      	addeq	r4, #1
 356:	3d01      	subne	r5, #1
 358:	e74e      	b.n	1f8 <__adddf3+0x8c>
 35a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 35e:	bf18      	it	ne
 360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 364:	d029      	beq.n	3ba <__adddf3+0x24e>
 366:	ea94 0f05 	teq	r4, r5
 36a:	bf08      	it	eq
 36c:	ea90 0f02 	teqeq	r0, r2
 370:	d005      	beq.n	37e <__adddf3+0x212>
 372:	ea54 0c00 	orrs.w	ip, r4, r0
 376:	bf04      	itt	eq
 378:	4619      	moveq	r1, r3
 37a:	4610      	moveq	r0, r2
 37c:	bd30      	pop	{r4, r5, pc}
 37e:	ea91 0f03 	teq	r1, r3
 382:	bf1e      	ittt	ne
 384:	2100      	movne	r1, #0
 386:	2000      	movne	r0, #0
 388:	bd30      	popne	{r4, r5, pc}
 38a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 38e:	d105      	bne.n	39c <__adddf3+0x230>
 390:	0040      	lsls	r0, r0, #1
 392:	4149      	adcs	r1, r1
 394:	bf28      	it	cs
 396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 39a:	bd30      	pop	{r4, r5, pc}
 39c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 3a0:	bf3c      	itt	cc
 3a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 3a6:	bd30      	popcc	{r4, r5, pc}
 3a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 3ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 3b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 3b4:	f04f 0000 	mov.w	r0, #0
 3b8:	bd30      	pop	{r4, r5, pc}
 3ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 3be:	bf1a      	itte	ne
 3c0:	4619      	movne	r1, r3
 3c2:	4610      	movne	r0, r2
 3c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 3c8:	bf1c      	itt	ne
 3ca:	460b      	movne	r3, r1
 3cc:	4602      	movne	r2, r0
 3ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 3d2:	bf06      	itte	eq
 3d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 3d8:	ea91 0f03 	teqeq	r1, r3
 3dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 3e0:	bd30      	pop	{r4, r5, pc}
 3e2:	bf00      	nop

000003e4 <__aeabi_ui2d>:
 3e4:	f090 0f00 	teq	r0, #0
 3e8:	bf04      	itt	eq
 3ea:	2100      	moveq	r1, #0
 3ec:	4770      	bxeq	lr
 3ee:	b530      	push	{r4, r5, lr}
 3f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 3f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 3f8:	f04f 0500 	mov.w	r5, #0
 3fc:	f04f 0100 	mov.w	r1, #0
 400:	e750      	b.n	2a4 <__adddf3+0x138>
 402:	bf00      	nop

00000404 <__aeabi_i2d>:
 404:	f090 0f00 	teq	r0, #0
 408:	bf04      	itt	eq
 40a:	2100      	moveq	r1, #0
 40c:	4770      	bxeq	lr
 40e:	b530      	push	{r4, r5, lr}
 410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 41c:	bf48      	it	mi
 41e:	4240      	negmi	r0, r0
 420:	f04f 0100 	mov.w	r1, #0
 424:	e73e      	b.n	2a4 <__adddf3+0x138>
 426:	bf00      	nop

00000428 <__aeabi_f2d>:
 428:	0042      	lsls	r2, r0, #1
 42a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 42e:	ea4f 0131 	mov.w	r1, r1, rrx
 432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 436:	bf1f      	itttt	ne
 438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 43c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 444:	4770      	bxne	lr
 446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 44a:	bf08      	it	eq
 44c:	4770      	bxeq	lr
 44e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 452:	bf04      	itt	eq
 454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 458:	4770      	bxeq	lr
 45a:	b530      	push	{r4, r5, lr}
 45c:	f44f 7460 	mov.w	r4, #896	; 0x380
 460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 468:	e71c      	b.n	2a4 <__adddf3+0x138>
 46a:	bf00      	nop

0000046c <__aeabi_ul2d>:
 46c:	ea50 0201 	orrs.w	r2, r0, r1
 470:	bf08      	it	eq
 472:	4770      	bxeq	lr
 474:	b530      	push	{r4, r5, lr}
 476:	f04f 0500 	mov.w	r5, #0
 47a:	e00a      	b.n	492 <__aeabi_l2d+0x16>

0000047c <__aeabi_l2d>:
 47c:	ea50 0201 	orrs.w	r2, r0, r1
 480:	bf08      	it	eq
 482:	4770      	bxeq	lr
 484:	b530      	push	{r4, r5, lr}
 486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 48a:	d502      	bpl.n	492 <__aeabi_l2d+0x16>
 48c:	4240      	negs	r0, r0
 48e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 49a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 49e:	f43f aed8 	beq.w	252 <__adddf3+0xe6>
 4a2:	f04f 0203 	mov.w	r2, #3
 4a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 4aa:	bf18      	it	ne
 4ac:	3203      	addne	r2, #3
 4ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 4b2:	bf18      	it	ne
 4b4:	3203      	addne	r2, #3
 4b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 4ba:	f1c2 0320 	rsb	r3, r2, #32
 4be:	fa00 fc03 	lsl.w	ip, r0, r3
 4c2:	fa20 f002 	lsr.w	r0, r0, r2
 4c6:	fa01 fe03 	lsl.w	lr, r1, r3
 4ca:	ea40 000e 	orr.w	r0, r0, lr
 4ce:	fa21 f102 	lsr.w	r1, r1, r2
 4d2:	4414      	add	r4, r2
 4d4:	e6bd      	b.n	252 <__adddf3+0xe6>
 4d6:	bf00      	nop
	...
 4e0:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 4e4:	6f746172 	svcvs	0x00746172
 4e8:	6f6c2072 	svcvs	0x006c2072
 4ec:	7420706f 	strtvc	r7, [r0], #-111	; 0xffffff91
 4f0:	61657268 	cmnvs	r5, r8, ror #4
 4f4:	65742064 	ldrbvs	r2, [r4, #-100]!	; 0xffffff9c
 4f8:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
 4fc:	64657461 	strbtvs	r7, [r5], #-1121	; 0xfffffb9f
 500:	00000a2e 	andeq	r0, r0, lr, lsr #20
	...
 510:	5252455b 	subspl	r4, r2, #381681664	; 0x16c00000
 514:	205d524f 	subscs	r5, sp, pc, asr #4
 518:	79616c50 	stmdbvc	r1!, {r4, r6, sl, fp, sp, lr}^
 51c:	6b636162 	blvs	18d8aac <ext_set_amplitude+0x18d7e44>
 520:	72685420 	rsbvc	r5, r8, #32, 8	; 0x20000000
 524:	20646165 	rsbcs	r6, r4, r5, ror #2
 528:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
 52c:	20646576 	rsbcs	r6, r4, r6, ror r5
 530:	20726f46 	rsbscs	r6, r2, r6, asr #30
 534:	706d6153 	rsbvc	r6, sp, r3, asr r1
 538:	4220656c 	eormi	r6, r0, #108, 10	; 0x1b000000
 53c:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
 540:	0a217372 	beq	85d310 <ext_set_amplitude+0x85c6a8>
 544:	616c5000 	cmnvs	ip, r0
 548:	63616279 	cmnvs	r1, #-1879048185	; 0x90000007
 54c:	6f6c206b 	svcvs	0x006c206b
 550:	7420706f 	strtvc	r7, [r0], #-111	; 0xffffff91
 554:	61657268 	cmnvs	r5, r8, ror #4
 558:	65742064 	ldrbvs	r2, [r4, #-100]!	; 0xffffff9c
 55c:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
 560:	64657461 	strbtvs	r7, [r5], #-1121	; 0xfffffb9f
 564:	00000a2e 	andeq	r0, r0, lr, lsr #20
	...
 570:	6c696146 	stfvse	f6, [r9], #-280	; 0xfffffee8
 574:	74206465 	strtvc	r6, [r0], #-1125	; 0xfffffb9b
 578:	6c61206f 	stclvs	0, cr2, [r1], #-444	; 0xfffffe44
 57c:	61636f6c 	cmnvs	r3, ip, ror #30
 580:	62206574 	eorvs	r6, r0, #116, 10	; 0x1d000000
 584:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
 588:	64252072 	strtvs	r2, [r5], #-114	; 0xffffff8e
 58c:	6567000a 	strbvs	r0, [r7, #-10]!
 590:	6172656e 	cmnvs	r2, lr, ror #10
 594:	5f726f74 	svcpl	0x00726f74
 598:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
 59c:	616c7000 	cmnvs	ip, r0
 5a0:	63616279 	cmnvs	r1, #-1879048185	; 0x90000007
 5a4:	6f6c5f6b 	svcvs	0x006c5f6b
 5a8:	4700706f 	strmi	r7, [r0, -pc, rrx]
 5ac:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
 5b0:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
 5b4:	646e6120 	strbtvs	r6, [lr], #-288	; 0xfffffee0
 5b8:	616c7020 	cmnvs	ip, r0, lsr #32
 5bc:	63616279 	cmnvs	r1, #-1879048185	; 0x90000007
 5c0:	6874206b 	ldmdavs	r4!, {r0, r1, r3, r5, r6, sp}^
 5c4:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 5c8:	74732073 	ldrbtvc	r2, [r3], #-115	; 0xffffff8d
 5cc:	65747261 	ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f
 5d0:	000a2e64 	andeq	r2, sl, r4, ror #28
 5d4:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 5d8:	6f746172 	svcvs	0x00746172
 5dc:	6e612072 	mcrvs	0, 3, r2, cr1, cr2, {3}
 5e0:	6c702064 	ldclvs	0, cr2, [r0], #-400	; 0xfffffe70
 5e4:	61627961 	cmnvs	r2, r1, ror #18
 5e8:	74206b63 	strtvc	r6, [r0], #-2915	; 0xfffff49d
 5ec:	61657268 	cmnvs	r5, r8, ror #4
 5f0:	61207364 			; <UNDEFINED> instruction: 0x61207364
 5f4:	61206572 			; <UNDEFINED> instruction: 0x61206572
 5f8:	6165726c 	cmnvs	r5, ip, ror #4
 5fc:	72207964 	eorvc	r7, r0, #100, 18	; 0x190000
 600:	696e6e75 	stmdbvs	lr!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 604:	0a2e676e 	beq	b9a3c4 <ext_set_amplitude+0xb9975c>
	...
 610:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 614:	6f746172 	svcvs	0x00746172
 618:	6e612072 	mcrvs	0, 3, r2, cr1, cr2, {3}
 61c:	6c702064 	ldclvs	0, cr2, [r0], #-400	; 0xfffffe70
 620:	61627961 	cmnvs	r2, r1, ror #18
 624:	74206b63 	strtvc	r6, [r0], #-2915	; 0xfffff49d
 628:	61657268 	cmnvs	r5, r8, ror #4
 62c:	73207364 			; <UNDEFINED> instruction: 0x73207364
 630:	70706f74 	rsbsvc	r6, r0, r4, ror pc
 634:	0a2e6465 	beq	b997d0 <ext_set_amplitude+0xb98b68>
 638:	6e654700 	cdpvs	7, 6, cr4, cr5, cr0, {0}
 63c:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
 640:	6120726f 			; <UNDEFINED> instruction: 0x6120726f
 644:	7020646e 	eorvc	r6, r0, lr, ror #8
 648:	6279616c 	rsbsvs	r6, r9, #108, 2
 64c:	206b6361 	rsbcs	r6, fp, r1, ror #6
 650:	65726874 	ldrbvs	r6, [r2, #-2164]!	; 0xfffff78c
 654:	20736461 	rsbscs	r6, r3, r1, ror #8
 658:	20657261 	rsbcs	r7, r5, r1, ror #4
 65c:	20746f6e 	rsbscs	r6, r4, lr, ror #30
 660:	6e6e7572 	mcrvs	5, 3, r7, cr14, cr2, {3}
 664:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
 668:	0000000a 	andeq	r0, r0, sl
 66c:	00000000 	andeq	r0, r0, r0
 670:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
 674:	6f746172 	svcvs	0x00746172
 678:	6e612072 	mcrvs	0, 3, r2, cr1, cr2, {3}
 67c:	6c702064 	ldclvs	0, cr2, [r0], #-400	; 0xfffffe70
 680:	61627961 	cmnvs	r2, r1, ror #18
 684:	74206b63 	strtvc	r6, [r0], #-2915	; 0xfffff49d
 688:	61657268 	cmnvs	r5, r8, ror #4
 68c:	74207364 	strtvc	r7, [r0], #-868	; 0xfffffc9c
 690:	696d7265 	stmdbvs	sp!, {r0, r2, r5, r6, r9, ip, sp, lr}^
 694:	6574616e 	ldrbvs	r6, [r4, #-366]!	; 0xfffffe92
 698:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 69c:	6f747320 	svcvs	0x00747320
 6a0:	75662070 	strbvc	r2, [r6, #-112]!	; 0xffffff90
 6a4:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 6a8:	0a2e6e6f 	beq	b9c06c <ext_set_amplitude+0xb9b404>
 6ac:	00000000 	andeq	r0, r0, r0
 6b0:	4e524157 	mrcmi	1, 2, r4, cr2, cr7, {2}
 6b4:	3a474e49 	bcc	11d3fe0 <ext_set_amplitude+0x11d3378>
 6b8:	6d615320 	stclvs	3, cr5, [r1, #-128]!	; 0xffffff80
 6bc:	20656c70 	rsbcs	r6, r5, r0, ror ip
 6c0:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0xfffffe8e
 6c4:	6f6f7420 	svcvs	0x006f7420
 6c8:	67696820 	strbvs	r6, [r9, -r0, lsr #16]!
 6cc:	41202168 			; <UNDEFINED> instruction: 0x41202168
 6d0:	61757463 	cmnvs	r5, r3, ror #8
 6d4:	25203a6c 	strcs	r3, [r0, #-2668]!	; 0xfffff594
 6d8:	2c66312e 	stfcse	f3, [r6], #-184	; 0xffffff48
 6dc:	70784520 	rsbsvc	r4, r8, r0, lsr #10
 6e0:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0xfffffc9b
 6e4:	25203a64 	strcs	r3, [r0, #-2660]!	; 0xfffff59c
 6e8:	0a66312e 	beq	198cba8 <ext_set_amplitude+0x198bf40>
 6ec:	65472800 	strbvs	r2, [r7, #-2048]	; 0xfffff800
 6f0:	6172656e 	cmnvs	r2, lr, ror #10
 6f4:	20646574 	rsbcs	r6, r4, r4, ror r5
 6f8:	706d6173 	rsbvc	r6, sp, r3, ror r1
 6fc:	2f73656c 	svccs	0x0073656c
 700:	25203a73 	strcs	r3, [r0, #-2675]!	; 0xfffff58d
 704:	2966312e 	stmdbcs	r6!, {r1, r2, r3, r5, r8, ip, sp}^
 708:	6f432820 	svcvs	0x00432820
 70c:	6d75736e 	ldclvs	3, cr7, [r5, #-440]!	; 0xfffffe48
 710:	73206465 			; <UNDEFINED> instruction: 0x73206465
 714:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
 718:	732f7365 			; <UNDEFINED> instruction: 0x732f7365
 71c:	2e25203a 	mcrcs	0, 1, r2, cr5, cr10, {1}
 720:	0a296631 	beq	a59fec <ext_set_amplitude+0xa59384>
 724:	6d6f4300 	stclvs	3, cr4, [pc, #-0]	; 72c <__aeabi_l2d+0x2b0>
 728:	646e616d 	strbtvs	r6, [lr], #-365	; 0xfffffe93
 72c:	65724620 	ldrbvs	r4, [r2, #-1568]!	; 0xfffff9e0
 730:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
 734:	203a7963 	eorscs	r7, sl, r3, ror #18
 738:	66312e25 	ldrtvs	r2, [r1], -r5, lsr #28
 73c:	6143202c 	cmpvs	r3, ip, lsr #32
 740:	65697272 	strbvs	r7, [r9, #-626]!	; 0xfffffd8e
 744:	72462072 	subvc	r2, r6, #114	; 0x72
 748:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0xfffffe9b
 74c:	3a79636e 	bcc	1e5950c <ext_set_amplitude+0x1e588a4>
 750:	312e2520 			; <UNDEFINED> instruction: 0x312e2520
 754:	00000066 	andeq	r0, r0, r6, rrx
	...
 760:	2d747865 	ldclcs	8, cr7, [r4, #-404]!	; 0xfffffe6c
 764:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 768:	75612d74 	strbvc	r2, [r1, #-3444]!	; 0xfffff28c
 76c:	2d6f6964 			; <UNDEFINED> instruction: 0x2d6f6964
 770:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
 774:	74786500 	ldrbtvc	r6, [r8], #-1280	; 0xfffffb00
 778:	6f74732d 	svcvs	0x0074732d
 77c:	75612d70 	strbvc	r2, [r1, #-3440]!	; 0xfffff290
 780:	2d6f6964 			; <UNDEFINED> instruction: 0x2d6f6964
 784:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
 788:	74786500 	ldrbtvc	r6, [r8], #-1280	; 0xfffffb00
 78c:	7465732d 	strbtvc	r7, [r5], #-813	; 0xfffffcd3
 790:	706d612d 	rsbvc	r6, sp, sp, lsr #2
 794:	7574696c 	ldrbvc	r6, [r4, #-2412]!	; 0xfffff694
 798:	65006564 	strvs	r6, [r0, #-1380]	; 0xfffffa9c
 79c:	732d7478 			; <UNDEFINED> instruction: 0x732d7478
 7a0:	632d7465 			; <UNDEFINED> instruction: 0x632d7465
 7a4:	616d6d6f 	cmnvs	sp, pc, ror #26
 7a8:	662d646e 	strtvs	r6, [sp], -lr, ror #8
 7ac:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0xfffffa8e
 7b0:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 7b4:	74786500 	ldrbtvc	r6, [r8], #-1280	; 0xfffffb00
 7b8:	7465732d 	strbtvc	r7, [r5], #-813	; 0xfffffcd3
 7bc:	7261632d 	rsbvc	r6, r1, #-1275068416	; 0xb4000000
 7c0:	72656972 	rsbvc	r6, r5, #1867776	; 0x1c8000
 7c4:	6572662d 	ldrbvs	r6, [r2, #-1581]!	; 0xfffff9d3
 7c8:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
 7cc:	41007963 	tstmi	r0, r3, ror #18
 7d0:	6f696475 	svcvs	0x00696475
 7d4:	646f6d20 	strbtvs	r6, [pc], #-3360	; 7dc <__aeabi_l2d+0x360>
 7d8:	20656c75 	rsbcs	r6, r5, r5, ror ip
 7dc:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
 7e0:	696c6169 	stmdbvs	ip!, {r0, r3, r5, r6, r8, sp, lr}^
 7e4:	2e64657a 	mcrcs	5, 3, r6, cr4, cr10, {3}
 7e8:	Address 0x00000000000007e8 is out of bounds.


Disassembly of section .text.generator_loop:

000007ec <generator_loop>:
 7ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 7f0:	4c49      	ldr	r4, [pc, #292]	; (918 <generator_loop+0x12c>)
 7f2:	ed2d 8b02 	vpush	{d8}
 7f6:	ed9f 8a44 	vldr	s16, [pc, #272]	; 908 <generator_loop+0x11c>
 7fa:	447c      	add	r4, pc
 7fc:	7923      	ldrb	r3, [r4, #4]
 7fe:	b18b      	cbz	r3, 824 <generator_loop+0x38>
 800:	4f46      	ldr	r7, [pc, #280]	; (91c <generator_loop+0x130>)
 802:	4e47      	ldr	r6, [pc, #284]	; (920 <generator_loop+0x134>)
 804:	4d47      	ldr	r5, [pc, #284]	; (924 <generator_loop+0x138>)
 806:	447f      	add	r7, pc
 808:	447e      	add	r6, pc
 80a:	447d      	add	r5, pc
 80c:	e004      	b.n	818 <generator_loop+0x2c>
 80e:	4b3f      	ldr	r3, [pc, #252]	; (90c <generator_loop+0x120>)
 810:	2001      	movs	r0, #1
 812:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 816:	4798      	blx	r3
 818:	683b      	ldr	r3, [r7, #0]
 81a:	7932      	ldrb	r2, [r6, #4]
 81c:	5ce9      	ldrb	r1, [r5, r3]
 81e:	b159      	cbz	r1, 838 <generator_loop+0x4c>
 820:	2a00      	cmp	r2, #0
 822:	d1f4      	bne.n	80e <generator_loop+0x22>
 824:	ecbd 8b02 	vpop	{d8}
 828:	4b38      	ldr	r3, [pc, #224]	; (90c <generator_loop+0x120>)
 82a:	483f      	ldr	r0, [pc, #252]	; (928 <generator_loop+0x13c>)
 82c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 830:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 834:	4478      	add	r0, pc
 836:	4718      	bx	r3
 838:	2a00      	cmp	r2, #0
 83a:	d0f3      	beq.n	824 <generator_loop+0x38>
 83c:	493b      	ldr	r1, [pc, #236]	; (92c <generator_loop+0x140>)
 83e:	ed9f 7a34 	vldr	s14, [pc, #208]	; 910 <generator_loop+0x124>
 842:	4a3b      	ldr	r2, [pc, #236]	; (930 <generator_loop+0x144>)
 844:	ed9f 6a33 	vldr	s12, [pc, #204]	; 914 <generator_loop+0x128>
 848:	4479      	add	r1, pc
 84a:	edd1 7a00 	vldr	s15, [r1]
 84e:	4939      	ldr	r1, [pc, #228]	; (934 <generator_loop+0x148>)
 850:	4479      	add	r1, pc
 852:	edd1 6a00 	vldr	s13, [r1]
 856:	4938      	ldr	r1, [pc, #224]	; (938 <generator_loop+0x14c>)
 858:	ee67 7a88 	vmul.f32	s15, s15, s16
 85c:	4479      	add	r1, pc
 85e:	eec7 5a87 	vdiv.f32	s11, s15, s14
 862:	447a      	add	r2, pc
 864:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 868:	1e50      	subs	r0, r2, #1
 86a:	edd1 7a00 	vldr	s15, [r1]
 86e:	4933      	ldr	r1, [pc, #204]	; (93c <generator_loop+0x150>)
 870:	ee67 7a88 	vmul.f32	s15, s15, s16
 874:	4479      	add	r1, pc
 876:	ee87 5a87 	vdiv.f32	s10, s15, s14
 87a:	ed91 7a00 	vldr	s14, [r1]
 87e:	f202 118f 	addw	r1, r2, #399	; 0x18f
 882:	ee37 7a05 	vadd.f32	s14, s14, s10
 886:	ee76 6aa5 	vadd.f32	s13, s13, s11
 88a:	eec7 7a08 	vdiv.f32	s15, s14, s16
 88e:	ee67 7a86 	vmul.f32	s15, s15, s12
 892:	eef4 7a46 	vcmp.f32	s15, s12
 896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 89a:	bfc8      	it	gt
 89c:	eef0 7a46 	vmovgt.f32	s15, s12
 8a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8a4:	eef4 6ac8 	vcmpe.f32	s13, s16
 8a8:	ee17 2a90 	vmov	r2, s15
 8ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8b0:	f800 2f01 	strb.w	r2, [r0, #1]!
 8b4:	eeb4 7ac8 	vcmpe.f32	s14, s16
 8b8:	bfa8      	it	ge
 8ba:	ee76 6ac8 	vsubge.f32	s13, s13, s16
 8be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8c2:	bfa8      	it	ge
 8c4:	ee37 7a48 	vsubge.f32	s14, s14, s16
 8c8:	4281      	cmp	r1, r0
 8ca:	d1da      	bne.n	882 <generator_loop+0x96>
 8cc:	4a1c      	ldr	r2, [pc, #112]	; (940 <generator_loop+0x154>)
 8ce:	447a      	add	r2, pc
 8d0:	edc2 6a00 	vstr	s13, [r2]
 8d4:	4a1b      	ldr	r2, [pc, #108]	; (944 <generator_loop+0x158>)
 8d6:	447a      	add	r2, pc
 8d8:	ed82 7a00 	vstr	s14, [r2]
 8dc:	4a1a      	ldr	r2, [pc, #104]	; (948 <generator_loop+0x15c>)
 8de:	447a      	add	r2, pc
 8e0:	2101      	movs	r1, #1
 8e2:	54d1      	strb	r1, [r2, r3]
 8e4:	4919      	ldr	r1, [pc, #100]	; (94c <generator_loop+0x160>)
 8e6:	4479      	add	r1, pc
 8e8:	3301      	adds	r3, #1
 8ea:	680a      	ldr	r2, [r1, #0]
 8ec:	f502 72c8 	add.w	r2, r2, #400	; 0x190
 8f0:	600a      	str	r2, [r1, #0]
 8f2:	2203      	movs	r2, #3
 8f4:	fb93 f2f2 	sdiv	r2, r3, r2
 8f8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8fc:	1a9b      	subs	r3, r3, r2
 8fe:	4a14      	ldr	r2, [pc, #80]	; (950 <generator_loop+0x164>)
 900:	447a      	add	r2, pc
 902:	6013      	str	r3, [r2, #0]
 904:	e77a      	b.n	7fc <generator_loop+0x10>
 906:	bf00      	nop
 908:	40c90fdb 	ldrdmi	r0, [r9], #251	; 0xfb
 90c:	1000f800 	andne	pc, r0, r0, lsl #16
 910:	46c35000 	strbmi	r5, [r3], r0
 914:	42fe0000 	rscsmi	r0, lr, #0
 918:	fffff92e 			; <UNDEFINED> instruction: 0xfffff92e
 91c:	fffff93e 			; <UNDEFINED> instruction: 0xfffff93e
 920:	fffff920 			; <UNDEFINED> instruction: 0xfffff920
 924:	fffff8fe 			; <UNDEFINED> instruction: 0xfffff8fe
 928:	fffffca8 			; <UNDEFINED> instruction: 0xfffffca8
 92c:	fffff868 			; <UNDEFINED> instruction: 0xfffff868
 930:	fffff8aa 			; <UNDEFINED> instruction: 0xfffff8aa
 934:	fffff8cc 			; <UNDEFINED> instruction: 0xfffff8cc
 938:	fffff850 			; <UNDEFINED> instruction: 0xfffff850
 93c:	fffff8a4 			; <UNDEFINED> instruction: 0xfffff8a4
 940:	fffff84e 			; <UNDEFINED> instruction: 0xfffff84e
 944:	fffff842 			; <UNDEFINED> instruction: 0xfffff842
 948:	fffff82a 			; <UNDEFINED> instruction: 0xfffff82a
 94c:	fffff866 			; <UNDEFINED> instruction: 0xfffff866
 950:	fffff844 			; <UNDEFINED> instruction: 0xfffff844

Disassembly of section .text.playback_loop:

00000954 <playback_loop>:
 954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 958:	4d2d      	ldr	r5, [pc, #180]	; (a10 <playback_loop+0xbc>)
 95a:	4c2e      	ldr	r4, [pc, #184]	; (a14 <playback_loop+0xc0>)
 95c:	4e2e      	ldr	r6, [pc, #184]	; (a18 <playback_loop+0xc4>)
 95e:	447d      	add	r5, pc
 960:	447c      	add	r4, pc
 962:	447e      	add	r6, pc
 964:	792b      	ldrb	r3, [r5, #4]
 966:	b1f3      	cbz	r3, 9a6 <playback_loop+0x52>
 968:	f8df 80b0 	ldr.w	r8, [pc, #176]	; a1c <playback_loop+0xc8>
 96c:	44f8      	add	r8, pc
 96e:	e012      	b.n	996 <playback_loop+0x42>
 970:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 974:	2001      	movs	r0, #1
 976:	4798      	blx	r3
 978:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 97c:	4798      	blx	r3
 97e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 982:	eeb4 0ae7 	vcmpe.f32	s0, s15
 986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 98a:	dd04      	ble.n	996 <playback_loop+0x42>
 98c:	4824      	ldr	r0, [pc, #144]	; (a20 <playback_loop+0xcc>)
 98e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 992:	4478      	add	r0, pc
 994:	4798      	blx	r3
 996:	6822      	ldr	r2, [r4, #0]
 998:	7933      	ldrb	r3, [r6, #4]
 99a:	f818 1002 	ldrb.w	r1, [r8, r2]
 99e:	4f1a      	ldr	r7, [pc, #104]	; (a08 <playback_loop+0xb4>)
 9a0:	b949      	cbnz	r1, 9b6 <playback_loop+0x62>
 9a2:	2b00      	cmp	r3, #0
 9a4:	d1e4      	bne.n	970 <playback_loop+0x1c>
 9a6:	4b18      	ldr	r3, [pc, #96]	; (a08 <playback_loop+0xb4>)
 9a8:	481e      	ldr	r0, [pc, #120]	; (a24 <playback_loop+0xd0>)
 9aa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 9ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 9b2:	4478      	add	r0, pc
 9b4:	4718      	bx	r3
 9b6:	2b00      	cmp	r3, #0
 9b8:	d0f5      	beq.n	9a6 <playback_loop+0x52>
 9ba:	481b      	ldr	r0, [pc, #108]	; (a28 <playback_loop+0xd4>)
 9bc:	491b      	ldr	r1, [pc, #108]	; (a2c <playback_loop+0xd8>)
 9be:	f8d7 33d4 	ldr.w	r3, [r7, #980]	; 0x3d4
 9c2:	ed9f 0a12 	vldr	s0, [pc, #72]	; a0c <playback_loop+0xb8>
 9c6:	4478      	add	r0, pc
 9c8:	4479      	add	r1, pc
 9ca:	edd1 0a00 	vldr	s1, [r1]
 9ce:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 9d2:	f44f 71c8 	mov.w	r1, #400	; 0x190
 9d6:	4798      	blx	r3
 9d8:	4a15      	ldr	r2, [pc, #84]	; (a30 <playback_loop+0xdc>)
 9da:	447a      	add	r2, pc
 9dc:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 9e0:	6813      	ldr	r3, [r2, #0]
 9e2:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 9e6:	6013      	str	r3, [r2, #0]
 9e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 9ec:	4798      	blx	r3
 9ee:	6823      	ldr	r3, [r4, #0]
 9f0:	2200      	movs	r2, #0
 9f2:	f808 2003 	strb.w	r2, [r8, r3]
 9f6:	3301      	adds	r3, #1
 9f8:	2203      	movs	r2, #3
 9fa:	fb93 f2f2 	sdiv	r2, r3, r2
 9fe:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 a02:	1a9b      	subs	r3, r3, r2
 a04:	6023      	str	r3, [r4, #0]
 a06:	e7ad      	b.n	964 <playback_loop+0x10>
 a08:	1000f800 	andne	pc, r0, r0, lsl #16
 a0c:	46c35000 	strbmi	r5, [r3], r0
 a10:	fffff7de 			; <UNDEFINED> instruction: 0xfffff7de
 a14:	fffff7c0 			; <UNDEFINED> instruction: 0xfffff7c0
 a18:	fffff7da 			; <UNDEFINED> instruction: 0xfffff7da
 a1c:	fffff79c 			; <UNDEFINED> instruction: 0xfffff79c
 a20:	fffffb7a 			; <UNDEFINED> instruction: 0xfffffb7a
 a24:	fffffb8f 			; <UNDEFINED> instruction: 0xfffffb8f
 a28:	fffff746 			; <UNDEFINED> instruction: 0xfffff746
 a2c:	fffff6ec 			; <UNDEFINED> instruction: 0xfffff6ec
 a30:	fffff76e 			; <UNDEFINED> instruction: 0xfffff76e

Disassembly of section .text.ext_start_audio_loop:

00000a34 <ext_start_audio_loop>:
 a34:	4b2a      	ldr	r3, [pc, #168]	; (ae0 <ext_start_audio_loop+0xac>)
 a36:	447b      	add	r3, pc
 a38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 a3c:	791b      	ldrb	r3, [r3, #4]
 a3e:	4c27      	ldr	r4, [pc, #156]	; (adc <ext_start_audio_loop+0xa8>)
 a40:	2b00      	cmp	r3, #0
 a42:	d145      	bne.n	ad0 <ext_start_audio_loop+0x9c>
 a44:	4b27      	ldr	r3, [pc, #156]	; (ae4 <ext_start_audio_loop+0xb0>)
 a46:	447b      	add	r3, pc
 a48:	791d      	ldrb	r5, [r3, #4]
 a4a:	2d00      	cmp	r5, #0
 a4c:	d140      	bne.n	ad0 <ext_start_audio_loop+0x9c>
 a4e:	4f26      	ldr	r7, [pc, #152]	; (ae8 <ext_start_audio_loop+0xb4>)
 a50:	4e26      	ldr	r6, [pc, #152]	; (aec <ext_start_audio_loop+0xb8>)
 a52:	447f      	add	r7, pc
 a54:	447e      	add	r6, pc
 a56:	46a8      	mov	r8, r5
 a58:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
 a5c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 a60:	4798      	blx	r3
 a62:	f847 0b04 	str.w	r0, [r7], #4
 a66:	b948      	cbnz	r0, a7c <ext_start_audio_loop+0x48>
 a68:	4821      	ldr	r0, [pc, #132]	; (af0 <ext_start_audio_loop+0xbc>)
 a6a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 a6e:	4629      	mov	r1, r5
 a70:	4478      	add	r0, pc
 a72:	4798      	blx	r3
 a74:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 a78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 a7c:	3501      	adds	r5, #1
 a7e:	2d03      	cmp	r5, #3
 a80:	f806 8b01 	strb.w	r8, [r6], #1
 a84:	d1e8      	bne.n	a58 <ext_start_audio_loop+0x24>
 a86:	4e1b      	ldr	r6, [pc, #108]	; (af4 <ext_start_audio_loop+0xc0>)
 a88:	4d1b      	ldr	r5, [pc, #108]	; (af8 <ext_start_audio_loop+0xc4>)
 a8a:	4a1c      	ldr	r2, [pc, #112]	; (afc <ext_start_audio_loop+0xc8>)
 a8c:	481c      	ldr	r0, [pc, #112]	; (b00 <ext_start_audio_loop+0xcc>)
 a8e:	f8d4 70c0 	ldr.w	r7, [r4, #192]	; 0xc0
 a92:	447e      	add	r6, pc
 a94:	447d      	add	r5, pc
 a96:	2301      	movs	r3, #1
 a98:	7133      	strb	r3, [r6, #4]
 a9a:	712b      	strb	r3, [r5, #4]
 a9c:	447a      	add	r2, pc
 a9e:	2300      	movs	r3, #0
 aa0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 aa4:	4478      	add	r0, pc
 aa6:	47b8      	blx	r7
 aa8:	4a16      	ldr	r2, [pc, #88]	; (b04 <ext_start_audio_loop+0xd0>)
 aaa:	6030      	str	r0, [r6, #0]
 aac:	4816      	ldr	r0, [pc, #88]	; (b08 <ext_start_audio_loop+0xd4>)
 aae:	f8d4 60c0 	ldr.w	r6, [r4, #192]	; 0xc0
 ab2:	2300      	movs	r3, #0
 ab4:	447a      	add	r2, pc
 ab6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 aba:	4478      	add	r0, pc
 abc:	47b0      	blx	r6
 abe:	6028      	str	r0, [r5, #0]
 ac0:	4812      	ldr	r0, [pc, #72]	; (b0c <ext_start_audio_loop+0xd8>)
 ac2:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 ac6:	4478      	add	r0, pc
 ac8:	4798      	blx	r3
 aca:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 ace:	e7d3      	b.n	a78 <ext_start_audio_loop+0x44>
 ad0:	480f      	ldr	r0, [pc, #60]	; (b10 <ext_start_audio_loop+0xdc>)
 ad2:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 ad6:	4478      	add	r0, pc
 ad8:	e7f6      	b.n	ac8 <ext_start_audio_loop+0x94>
 ada:	bf00      	nop
 adc:	1000f800 	andne	pc, r0, r0, lsl #16
 ae0:	fffff6f2 			; <UNDEFINED> instruction: 0xfffff6f2
 ae4:	fffff6f6 			; <UNDEFINED> instruction: 0xfffff6f6
 ae8:	fffff6ba 			; <UNDEFINED> instruction: 0xfffff6ba
 aec:	fffff6b4 			; <UNDEFINED> instruction: 0xfffff6b4
 af0:	fffffafc 			; <UNDEFINED> instruction: 0xfffffafc
 af4:	fffff696 			; <UNDEFINED> instruction: 0xfffff696
 af8:	fffff6a8 			; <UNDEFINED> instruction: 0xfffff6a8
 afc:	fffffaee 			; <UNDEFINED> instruction: 0xfffffaee
 b00:	fffffd45 			; <UNDEFINED> instruction: 0xfffffd45
 b04:	fffffae5 			; <UNDEFINED> instruction: 0xfffffae5
 b08:	fffffe97 			; <UNDEFINED> instruction: 0xfffffe97
 b0c:	fffffae1 			; <UNDEFINED> instruction: 0xfffffae1
 b10:	fffffafa 			; <UNDEFINED> instruction: 0xfffffafa

Disassembly of section .text.ext_stop_audio_loop:

00000b14 <ext_stop_audio_loop>:
 b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 b16:	4b18      	ldr	r3, [pc, #96]	; (b78 <ext_stop_audio_loop+0x64>)
 b18:	4c16      	ldr	r4, [pc, #88]	; (b74 <ext_stop_audio_loop+0x60>)
 b1a:	447b      	add	r3, pc
 b1c:	791a      	ldrb	r2, [r3, #4]
 b1e:	b31a      	cbz	r2, b68 <ext_stop_audio_loop+0x54>
 b20:	4d16      	ldr	r5, [pc, #88]	; (b7c <ext_stop_audio_loop+0x68>)
 b22:	447d      	add	r5, pc
 b24:	792a      	ldrb	r2, [r5, #4]
 b26:	b1fa      	cbz	r2, b68 <ext_stop_audio_loop+0x54>
 b28:	6818      	ldr	r0, [r3, #0]
 b2a:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 b2e:	4e14      	ldr	r6, [pc, #80]	; (b80 <ext_stop_audio_loop+0x6c>)
 b30:	2700      	movs	r7, #0
 b32:	711f      	strb	r7, [r3, #4]
 b34:	712f      	strb	r7, [r5, #4]
 b36:	4790      	blx	r2
 b38:	6828      	ldr	r0, [r5, #0]
 b3a:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
 b3e:	4798      	blx	r3
 b40:	447e      	add	r6, pc
 b42:	2503      	movs	r5, #3
 b44:	f856 0b04 	ldr.w	r0, [r6], #4
 b48:	b120      	cbz	r0, b54 <ext_stop_audio_loop+0x40>
 b4a:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 b4e:	4798      	blx	r3
 b50:	f846 7c04 	str.w	r7, [r6, #-4]
 b54:	3d01      	subs	r5, #1
 b56:	d1f5      	bne.n	b44 <ext_stop_audio_loop+0x30>
 b58:	480a      	ldr	r0, [pc, #40]	; (b84 <ext_stop_audio_loop+0x70>)
 b5a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 b5e:	4478      	add	r0, pc
 b60:	4798      	blx	r3
 b62:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 b66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 b68:	4807      	ldr	r0, [pc, #28]	; (b88 <ext_stop_audio_loop+0x74>)
 b6a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 b6e:	4478      	add	r0, pc
 b70:	e7f6      	b.n	b60 <ext_stop_audio_loop+0x4c>
 b72:	bf00      	nop
 b74:	1000f800 	andne	pc, r0, r0, lsl #16
 b78:	fffff60e 			; <UNDEFINED> instruction: 0xfffff60e
 b7c:	fffff61a 			; <UNDEFINED> instruction: 0xfffff61a
 b80:	fffff5cc 			; <UNDEFINED> instruction: 0xfffff5cc
 b84:	fffffaae 			; <UNDEFINED> instruction: 0xfffffaae
 b88:	fffffac7 			; <UNDEFINED> instruction: 0xfffffac7

Disassembly of section .text.stop:

00000b8c <stop>:
 b8c:	4b16      	ldr	r3, [pc, #88]	; (be8 <stop+0x5c>)
 b8e:	447b      	add	r3, pc
 b90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 b94:	791a      	ldrb	r2, [r3, #4]
 b96:	b31a      	cbz	r2, be0 <stop+0x54>
 b98:	4d14      	ldr	r5, [pc, #80]	; (bec <stop+0x60>)
 b9a:	447d      	add	r5, pc
 b9c:	792a      	ldrb	r2, [r5, #4]
 b9e:	b1fa      	cbz	r2, be0 <stop+0x54>
 ba0:	4c10      	ldr	r4, [pc, #64]	; (be4 <stop+0x58>)
 ba2:	6818      	ldr	r0, [r3, #0]
 ba4:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 ba8:	4e11      	ldr	r6, [pc, #68]	; (bf0 <stop+0x64>)
 baa:	2700      	movs	r7, #0
 bac:	711f      	strb	r7, [r3, #4]
 bae:	712f      	strb	r7, [r5, #4]
 bb0:	4790      	blx	r2
 bb2:	6828      	ldr	r0, [r5, #0]
 bb4:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
 bb8:	4798      	blx	r3
 bba:	447e      	add	r6, pc
 bbc:	2503      	movs	r5, #3
 bbe:	f856 0b04 	ldr.w	r0, [r6], #4
 bc2:	b120      	cbz	r0, bce <stop+0x42>
 bc4:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 bc8:	4798      	blx	r3
 bca:	f846 7c04 	str.w	r7, [r6, #-4]
 bce:	3d01      	subs	r5, #1
 bd0:	d1f5      	bne.n	bbe <stop+0x32>
 bd2:	4808      	ldr	r0, [pc, #32]	; (bf4 <stop+0x68>)
 bd4:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 bd8:	4478      	add	r0, pc
 bda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 bde:	4718      	bx	r3
 be0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 be4:	1000f800 	andne	pc, r0, r0, lsl #16
 be8:	fffff59a 			; <UNDEFINED> instruction: 0xfffff59a
 bec:	fffff5a2 			; <UNDEFINED> instruction: 0xfffff5a2
 bf0:	fffff552 			; <UNDEFINED> instruction: 0xfffff552
 bf4:	fffffa94 			; <UNDEFINED> instruction: 0xfffffa94

Disassembly of section .text.ext_set_carrier_frequency:

00000bf8 <ext_set_carrier_frequency>:
 bf8:	2901      	cmp	r1, #1
 bfa:	b538      	push	{r3, r4, r5, lr}
 bfc:	4c0a      	ldr	r4, [pc, #40]	; (c28 <ext_set_carrier_frequency+0x30>)
 bfe:	4605      	mov	r5, r0
 c00:	d002      	beq.n	c08 <ext_set_carrier_frequency+0x10>
 c02:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 c06:	bd38      	pop	{r3, r4, r5, pc}
 c08:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 c0a:	6800      	ldr	r0, [r0, #0]
 c0c:	4798      	blx	r3
 c0e:	2800      	cmp	r0, #0
 c10:	d0f7      	beq.n	c02 <ext_set_carrier_frequency+0xa>
 c12:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 c14:	6828      	ldr	r0, [r5, #0]
 c16:	4798      	blx	r3
 c18:	4b04      	ldr	r3, [pc, #16]	; (c2c <ext_set_carrier_frequency+0x34>)
 c1a:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 c1e:	447b      	add	r3, pc
 c20:	ed83 0a00 	vstr	s0, [r3]
 c24:	e7ef      	b.n	c06 <ext_set_carrier_frequency+0xe>
 c26:	bf00      	nop
 c28:	1000f800 	andne	pc, r0, r0, lsl #16
 c2c:	fffff48e 			; <UNDEFINED> instruction: 0xfffff48e

Disassembly of section .text.ext_set_command_frequency:

00000c30 <ext_set_command_frequency>:
 c30:	2901      	cmp	r1, #1
 c32:	b538      	push	{r3, r4, r5, lr}
 c34:	4c0a      	ldr	r4, [pc, #40]	; (c60 <ext_set_command_frequency+0x30>)
 c36:	4605      	mov	r5, r0
 c38:	d002      	beq.n	c40 <ext_set_command_frequency+0x10>
 c3a:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 c3e:	bd38      	pop	{r3, r4, r5, pc}
 c40:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 c42:	6800      	ldr	r0, [r0, #0]
 c44:	4798      	blx	r3
 c46:	2800      	cmp	r0, #0
 c48:	d0f7      	beq.n	c3a <ext_set_command_frequency+0xa>
 c4a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 c4c:	6828      	ldr	r0, [r5, #0]
 c4e:	4798      	blx	r3
 c50:	4b04      	ldr	r3, [pc, #16]	; (c64 <ext_set_command_frequency+0x34>)
 c52:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 c56:	447b      	add	r3, pc
 c58:	ed83 0a00 	vstr	s0, [r3]
 c5c:	e7ef      	b.n	c3e <ext_set_command_frequency+0xe>
 c5e:	bf00      	nop
 c60:	1000f800 	andne	pc, r0, r0, lsl #16
 c64:	fffff45a 			; <UNDEFINED> instruction: 0xfffff45a

Disassembly of section .text.ext_set_amplitude:

00000c68 <ext_set_amplitude>:
 c68:	b5f0      	push	{r4, r5, r6, r7, lr}
 c6a:	ed2d 8b02 	vpush	{d8}
 c6e:	2901      	cmp	r1, #1
 c70:	4c51      	ldr	r4, [pc, #324]	; (db8 <ext_set_amplitude+0x150>)
 c72:	b085      	sub	sp, #20
 c74:	4605      	mov	r5, r0
 c76:	d005      	beq.n	c84 <ext_set_amplitude+0x1c>
 c78:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 c7c:	b005      	add	sp, #20
 c7e:	ecbd 8b02 	vpop	{d8}
 c82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 c84:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 c86:	6800      	ldr	r0, [r0, #0]
 c88:	4798      	blx	r3
 c8a:	2800      	cmp	r0, #0
 c8c:	d0f4      	beq.n	c78 <ext_set_amplitude+0x10>
 c8e:	6828      	ldr	r0, [r5, #0]
 c90:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 c92:	4798      	blx	r3
 c94:	484b      	ldr	r0, [pc, #300]	; (dc4 <ext_set_amplitude+0x15c>)
 c96:	494c      	ldr	r1, [pc, #304]	; (dc8 <ext_set_amplitude+0x160>)
 c98:	eddf 7a48 	vldr	s15, [pc, #288]	; dbc <ext_set_amplitude+0x154>
 c9c:	4478      	add	r0, pc
 c9e:	4479      	add	r1, pc
 ca0:	6802      	ldr	r2, [r0, #0]
 ca2:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 ca6:	ed83 0a00 	vstr	s0, [r3]
 caa:	3201      	adds	r2, #1
 cac:	2314      	movs	r3, #20
 cae:	fb92 f5f3 	sdiv	r5, r2, r3
 cb2:	fb03 2215 	mls	r2, r3, r5, r2
 cb6:	6002      	str	r2, [r0, #0]
 cb8:	460a      	mov	r2, r1
 cba:	ecb2 7a01 	vldmia	r2!, {s14}
 cbe:	3b01      	subs	r3, #1
 cc0:	ee77 7a87 	vadd.f32	s15, s15, s14
 cc4:	d1f9      	bne.n	cba <ext_set_amplitude+0x52>
 cc6:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 cca:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 cce:	4b3f      	ldr	r3, [pc, #252]	; (dcc <ext_set_amplitude+0x164>)
 cd0:	447b      	add	r3, pc
 cd2:	ed83 7a00 	vstr	s14, [r3]
 cd6:	f8d4 30ac 	ldr.w	r3, [r4, #172]	; 0xac
 cda:	4798      	blx	r3
 cdc:	4a3c      	ldr	r2, [pc, #240]	; (dd0 <ext_set_amplitude+0x168>)
 cde:	447a      	add	r2, pc
 ce0:	edd2 7a00 	vldr	s15, [r2]
 ce4:	ee70 7a67 	vsub.f32	s15, s0, s15
 ce8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 cec:	eef4 7ac7 	vcmpe.f32	s15, s14
 cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 cf4:	db56      	blt.n	da4 <ext_set_amplitude+0x13c>
 cf6:	4937      	ldr	r1, [pc, #220]	; (dd4 <ext_set_amplitude+0x16c>)
 cf8:	4b37      	ldr	r3, [pc, #220]	; (dd8 <ext_set_amplitude+0x170>)
 cfa:	4e38      	ldr	r6, [pc, #224]	; (ddc <ext_set_amplitude+0x174>)
 cfc:	ed82 0a00 	vstr	s0, [r2]
 d00:	4479      	add	r1, pc
 d02:	447e      	add	r6, pc
 d04:	447b      	add	r3, pc
 d06:	680d      	ldr	r5, [r1, #0]
 d08:	4935      	ldr	r1, [pc, #212]	; (de0 <ext_set_amplitude+0x178>)
 d0a:	681f      	ldr	r7, [r3, #0]
 d0c:	6833      	ldr	r3, [r6, #0]
 d0e:	6037      	str	r7, [r6, #0]
 d10:	4479      	add	r1, pc
 d12:	1afb      	subs	r3, r7, r3
 d14:	6808      	ldr	r0, [r1, #0]
 d16:	600d      	str	r5, [r1, #0]
 d18:	ee07 3a90 	vmov	s15, r3
 d1c:	1a28      	subs	r0, r5, r0
 d1e:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 d22:	ee07 0a90 	vmov	s15, r0
 d26:	ee18 0a10 	vmov	r0, s16
 d2a:	eef8 8a67 	vcvt.f32.u32	s17, s15
 d2e:	f7ff fb7b 	bl	428 <__aeabi_f2d>
 d32:	eddf 7a23 	vldr	s15, [pc, #140]	; dc0 <ext_set_amplitude+0x158>
 d36:	eeb4 8ae7 	vcmpe.f32	s16, s15
 d3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 d3e:	4606      	mov	r6, r0
 d40:	460f      	mov	r7, r1
 d42:	dd0b      	ble.n	d5c <ext_set_amplitude+0xf4>
 d44:	a31a      	add	r3, pc, #104	; (adr r3, db0 <ext_set_amplitude+0x148>)
 d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 d4a:	e9cd 2300 	strd	r2, r3, [sp]
 d4e:	4825      	ldr	r0, [pc, #148]	; (de4 <ext_set_amplitude+0x17c>)
 d50:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
 d54:	4632      	mov	r2, r6
 d56:	463b      	mov	r3, r7
 d58:	4478      	add	r0, pc
 d5a:	4788      	blx	r1
 d5c:	ee18 0a90 	vmov	r0, s17
 d60:	f7ff fb62 	bl	428 <__aeabi_f2d>
 d64:	e9cd 0100 	strd	r0, r1, [sp]
 d68:	481f      	ldr	r0, [pc, #124]	; (de8 <ext_set_amplitude+0x180>)
 d6a:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
 d6e:	4632      	mov	r2, r6
 d70:	463b      	mov	r3, r7
 d72:	4478      	add	r0, pc
 d74:	4788      	blx	r1
 d76:	4b1d      	ldr	r3, [pc, #116]	; (dec <ext_set_amplitude+0x184>)
 d78:	447b      	add	r3, pc
 d7a:	6818      	ldr	r0, [r3, #0]
 d7c:	f7ff fb54 	bl	428 <__aeabi_f2d>
 d80:	460b      	mov	r3, r1
 d82:	491b      	ldr	r1, [pc, #108]	; (df0 <ext_set_amplitude+0x188>)
 d84:	4479      	add	r1, pc
 d86:	4602      	mov	r2, r0
 d88:	6808      	ldr	r0, [r1, #0]
 d8a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 d8e:	f7ff fb4b 	bl	428 <__aeabi_f2d>
 d92:	e9cd 0100 	strd	r0, r1, [sp]
 d96:	4817      	ldr	r0, [pc, #92]	; (df4 <ext_set_amplitude+0x18c>)
 d98:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
 d9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 da0:	4478      	add	r0, pc
 da2:	4788      	blx	r1
 da4:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 da8:	e768      	b.n	c7c <ext_set_amplitude+0x14>
 daa:	bf00      	nop
 dac:	f3af 8000 	nop.w
 db0:	00000000 	andeq	r0, r0, r0
 db4:	40d86a00 	sbcsmi	r6, r8, r0, lsl #20
 db8:	1000f800 	andne	pc, r0, r0, lsl #16
 dbc:	00000000 	andeq	r0, r0, r0
 dc0:	46ea6001 	strbtmi	r6, [sl], r1
 dc4:	fffff488 			; <UNDEFINED> instruction: 0xfffff488
 dc8:	fffff41a 			; <UNDEFINED> instruction: 0xfffff41a
 dcc:	fffff3e4 			; <UNDEFINED> instruction: 0xfffff3e4
 dd0:	fffff45a 			; <UNDEFINED> instruction: 0xfffff45a
 dd4:	fffff448 			; <UNDEFINED> instruction: 0xfffff448
 dd8:	fffff448 			; <UNDEFINED> instruction: 0xfffff448
 ddc:	fffff432 			; <UNDEFINED> instruction: 0xfffff432
 de0:	fffff420 			; <UNDEFINED> instruction: 0xfffff420
 de4:	fffff954 			; <UNDEFINED> instruction: 0xfffff954
 de8:	fffff977 			; <UNDEFINED> instruction: 0xfffff977
 dec:	fffff338 			; <UNDEFINED> instruction: 0xfffff338
 df0:	fffff328 			; <UNDEFINED> instruction: 0xfffff328
 df4:	fffff981 			; <UNDEFINED> instruction: 0xfffff981

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <ext_set_amplitude+0x10d00bc>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	2e30313a 	mrccs	1, 1, r3, cr0, cr10, {1}
   c:	30322d33 	eorscc	r2, r2, r3, lsr sp
  10:	302e3132 	eorcc	r3, lr, r2, lsr r1
  14:	29342d37 	ldmdbcs	r4!, {r0, r1, r2, r4, r5, r8, sl, fp, sp}
  18:	2e303120 	rsfcssp	f3, f0, f0
  1c:	20312e33 	eorscs	r2, r1, r3, lsr lr
  20:	31323032 	teqcc	r2, r2, lsr r0
  24:	31323630 	teqcc	r2, r0, lsr r6
  28:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  2c:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003141 	andeq	r3, r0, r1, asr #2
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000027 	andeq	r0, r0, r7, lsr #32
  10:	2d453705 	stclcs	7, cr3, [r5, #-20]	; 0xffffffec
  14:	0d06004d 	stceq	0, cr0, [r6, #-308]	; 0xfffffecc
  18:	02094d07 	andeq	r4, r9, #448	; 0x1c0
  1c:	0412060a 	ldreq	r0, [r2], #-1546	; 0xfffff9f6
  20:	01150114 	tsteq	r5, r4, lsl r1
  24:	01180317 	tsteq	r8, r7, lsl r3
  28:	011b011a 	tsteq	fp, sl, lsl r1
  2c:	041e011c 	ldreq	r0, [lr], #-284	; 0xfffffee4
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000182 	andeq	r0, r0, r2, lsl #3
   4:	00470003 	subeq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  20:	2f2e2e2f 	svccs	0x002e2e2f
  24:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
  28:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
  2c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  30:	2f636367 	svccs	0x00636367
  34:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
  38:	612f6769 			; <UNDEFINED> instruction: 0x612f6769
  3c:	00006d72 	andeq	r6, r0, r2, ror sp
  40:	65656569 	strbvs	r6, [r5, #-1385]!	; 0xfffffa97
  44:	2d343537 	cfldr32cs	mvfx3, [r4, #-220]!	; 0xffffff24
  48:	532e6664 			; <UNDEFINED> instruction: 0x532e6664
  4c:	00000100 	andeq	r0, r0, r0, lsl #2
  50:	02050000 	andeq	r0, r5, #0
  54:	00000160 	andeq	r0, r0, r0, ror #2
  58:	0100cc03 	tsteq	r0, r3, lsl #24
  5c:	2736332f 	ldrcs	r3, [r6, -pc, lsr #6]!
  60:	212f2f2f 			; <UNDEFINED> instruction: 0x212f2f2f
  64:	2f2f212f 	svccs	0x002f212f
  68:	2f322f2f 	svccs	0x00322f2f
  6c:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
  70:	2f2f2f21 	svccs	0x002f2f21
  74:	21332f2f 	teqcs	r3, pc, lsr #30
  78:	2f2f2321 	svccs	0x002f2321
  7c:	21222f2f 			; <UNDEFINED> instruction: 0x21222f2f
  80:	2f2f2f34 	svccs	0x002f2f34
  84:	2f362122 	svccs	0x00362122
  88:	312e0903 			; <UNDEFINED> instruction: 0x312e0903
  8c:	3d2f212f 	stfccs	f2, [pc, #-188]!	; ffffffd8 <ext_set_amplitude+0xfffff370>
  90:	213d3d2f 	teqcs	sp, pc, lsr #26
  94:	2f212f2f 	svccs	0x00212f2f
  98:	323d2f21 	eorscc	r2, sp, #33, 30	; 0x84
  9c:	2f2f222f 	svccs	0x002f222f
  a0:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
  a4:	232f212f 			; <UNDEFINED> instruction: 0x232f212f
  a8:	312f2f21 			; <UNDEFINED> instruction: 0x312f2f21
  ac:	2f352f2f 	svccs	0x00352f2f
  b0:	2f2f2f21 	svccs	0x002f2f21
  b4:	212f242f 			; <UNDEFINED> instruction: 0x212f242f
  b8:	2f21212f 	svccs	0x0021212f
  bc:	2f201d03 	svccs	0x00201d03
  c0:	2f212121 	svccs	0x00212121
  c4:	2f332121 	svccs	0x00332121
  c8:	2f242121 	svccs	0x00242121
  cc:	242f2f2f 	strtcs	r2, [pc], #-3887	; d4 <amplitudes+0x18>
  d0:	302f212f 	eorcc	r2, pc, pc, lsr #2
  d4:	272f212f 	strcs	r2, [pc, -pc, lsr #2]!
  d8:	212f2121 			; <UNDEFINED> instruction: 0x212f2121
  dc:	21212f24 			; <UNDEFINED> instruction: 0x21212f24
  e0:	2f2f2321 	svccs	0x002f2321
  e4:	244b4b2f 	strbcs	r4, [fp], #-2863	; 0xfffff4d1
  e8:	4b2f2f2f 	blmi	bcbdac <ext_set_amplitude+0xbcb144>
  ec:	212f2421 			; <UNDEFINED> instruction: 0x212f2421
  f0:	212f2f25 			; <UNDEFINED> instruction: 0x212f2f25
  f4:	2421212f 	strtcs	r2, [r1], #-303	; 0xfffffed1
  f8:	222f212f 	eorcs	r2, pc, #-1073741813	; 0xc000000b
  fc:	232f212f 			; <UNDEFINED> instruction: 0x232f212f
 100:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 104:	21213122 			; <UNDEFINED> instruction: 0x21213122
 108:	212f2321 			; <UNDEFINED> instruction: 0x212f2321
 10c:	2f212121 	svccs	0x00212121
 110:	2f212f21 	svccs	0x00212f21
 114:	2f2f3221 	svccs	0x002f3221
 118:	2009032f 	andcs	r0, r9, pc, lsr #6
 11c:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 120:	2121212f 			; <UNDEFINED> instruction: 0x2121212f
 124:	2f2f212f 	svccs	0x002f212f
 128:	2e0c032f 	cdpcs	3, 0, cr0, cr12, cr15, {1}
 12c:	2221212f 	eorcs	r2, r1, #-1073741813	; 0xc000000b
 130:	322f2f26 	eorcc	r2, pc, #38, 30	; 0x98
 134:	2e0a032f 	cdpcs	3, 0, cr0, cr10, cr15, {1}
 138:	2221212f 	eorcs	r2, r1, #-1073741813	; 0xc000000b
 13c:	2f2f2f26 	svccs	0x002f2f26
 140:	032f2421 			; <UNDEFINED> instruction: 0x032f2421
 144:	2f212e0a 	svccs	0x00212e0a
 148:	2f212f2f 	svccs	0x00212f2f
 14c:	2f222f2f 	svccs	0x00222f2f
 150:	212f2221 			; <UNDEFINED> instruction: 0x212f2221
 154:	2f26232f 	svccs	0x0026232f
 158:	0b032f2f 	bleq	cbe1c <ext_set_amplitude+0xcb1b4>
 15c:	22212f2e 	eorcs	r2, r1, #46, 30	; 0xb8
 160:	09032f26 	stmdbeq	r3, {r1, r2, r5, r8, r9, sl, fp, sp}
 164:	22212f20 	eorcs	r2, r1, #32, 30	; 0x80
 168:	21222f26 			; <UNDEFINED> instruction: 0x21222f26
 16c:	09032f34 	stmdbeq	r3, {r2, r4, r5, r8, r9, sl, fp, sp}
 170:	2f312f2e 	svccs	0x00312f2e
 174:	2f21212f 	svccs	0x0021212f
 178:	2f302121 	svccs	0x00302121
 17c:	2f4b2f2f 	svccs	0x004b2f2f
 180:	00010221 	andeq	r0, r1, r1, lsr #4
 184:	Address 0x0000000000000184 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000022 	andeq	r0, r0, r2, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	00000160 	andeq	r0, r0, r0, ror #2
  14:	000004d6 	ldrdeq	r0, [r0], -r6
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000031 	andeq	r0, r0, r1, lsr r0
  20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  24:	Address 0x0000000000000024 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b0e0301 	blne	380c14 <ext_set_amplitude+0x37ffac>
   c:	130e250e 	movwne	r2, #58638	; 0xe50e
  10:	00000005 	andeq	r0, r0, r5

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	00000160 	andeq	r0, r0, r0, ror #2
  14:	00000376 	andeq	r0, r0, r6, ror r3
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
   4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
   8:	2f2e2e2f 	svccs	0x002e2e2f
   c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
  10:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  14:	63636762 	cmnvs	r3, #25690112	; 0x1880000
  18:	6e6f632f 	cdpvs	3, 6, cr6, cr15, cr15, {1}
  1c:	2f676966 	svccs	0x00676966
  20:	2f6d7261 	svccs	0x006d7261
  24:	65656569 	strbvs	r6, [r5, #-1385]!	; 0xfffffa97
  28:	2d343537 	cfldr32cs	mvfx3, [r4, #-220]!	; 0xffffff24
  2c:	532e6664 			; <UNDEFINED> instruction: 0x532e6664
  30:	75622f00 	strbvc	r2, [r2, #-3840]!	; 0xfffff100
  34:	2f646c69 	svccs	0x00646c69
  38:	2d636367 	stclcs	3, cr6, [r3, #-412]!	; 0xfffffe64
  3c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  40:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  44:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  48:	59682d69 	stmdbpl	r8!, {r0, r3, r5, r6, r8, sl, fp, sp}^
  4c:	344b6766 	strbcc	r6, [fp], #-1894	; 0xfffff89a
  50:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  54:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  58:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  5c:	61652d65 	cmnvs	r5, r5, ror #26
  60:	312d6962 			; <UNDEFINED> instruction: 0x312d6962
  64:	2d332e30 	ldccs	14, cr2, [r3, #-192]!	; 0xffffff40
  68:	31323032 	teqcc	r2, r2, lsr r0
  6c:	2f37302e 	svccs	0x0037302e
  70:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  74:	72612f64 	rsbvc	r2, r1, #100, 30	; 0x190
  78:	6f6e2d6d 	svcvs	0x006e2d6d
  7c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  80:	2f696261 	svccs	0x00696261
  84:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
  88:	37762f62 	ldrbcc	r2, [r6, -r2, ror #30]!
  8c:	2b6d2d65 	blcs	1b4b628 <ext_set_amplitude+0x1b4a9c0>
  90:	682f7066 	stmdavs	pc!, {r1, r2, r5, r6, ip, sp, lr}	; <UNPREDICTABLE>
  94:	2f647261 	svccs	0x00647261
  98:	6762696c 	strbvs	r6, [r2, -ip, ror #18]!
  9c:	47006363 	strmi	r6, [r0, -r3, ror #6]
  a0:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
  a4:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
  a8:	Address 0x00000000000000a8 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	00000160 	andeq	r0, r0, r0, ror #2
  1c:	00000282 	andeq	r0, r0, r2, lsl #5
  20:	0c0e470a 	stceq	7, cr4, [lr], {10}
  24:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  28:	3a03018e 	bcc	c0668 <ext_set_amplitude+0xbfa00>
  2c:	00000b01 	andeq	r0, r0, r1, lsl #22
  30:	00000018 	andeq	r0, r0, r8, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	000003e4 	andeq	r0, r0, r4, ror #7
  3c:	0000001e 	andeq	r0, r0, lr, lsl r0
  40:	0c0e460a 	stceq	6, cr4, [lr], {10}
  44:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  48:	0b49018e 	bleq	1240688 <ext_set_amplitude+0x123fa20>
  4c:	00000018 	andeq	r0, r0, r8, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000404 	andeq	r0, r0, r4, lsl #8
  58:	00000022 	andeq	r0, r0, r2, lsr #32
  5c:	0c0e460a 	stceq	6, cr4, [lr], {10}
  60:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  64:	0b4b018e 	bleq	12c06a4 <ext_set_amplitude+0x12bfa3c>
  68:	00000018 	andeq	r0, r0, r8, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000428 	andeq	r0, r0, r8, lsr #8
  74:	00000042 	andeq	r0, r0, r2, asr #32
  78:	0c0e5a0a 			; <UNDEFINED> instruction: 0x0c0e5a0a
  7c:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  80:	0b47018e 	bleq	11c06c0 <ext_set_amplitude+0x11bfa58>
  84:	00000024 	andeq	r0, r0, r4, lsr #32
  88:	00000000 	andeq	r0, r0, r0
  8c:	0000046c 	andeq	r0, r0, ip, ror #8
  90:	0000006a 	andeq	r0, r0, sl, rrx
  94:	0e450a0a 	vmlaeq.f32	s1, s10, s20
  98:	8503840c 	strhi	r8, [r3, #-1036]	; 0xfffffbf4
  9c:	43018e02 	movwmi	r8, #7682	; 0x1e02
  a0:	0c0e450b 	cfstr32eq	mvfx4, [lr], {11}
  a4:	02850384 	addeq	r0, r5, #132, 6	; 0x10000002
  a8:	0b68018e 	bleq	1a006e8 <ext_set_amplitude+0x19ffa80>
