Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 15:00:43 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 101 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 153 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.579        0.000                      0                 5870        0.036        0.000                      0                 5870        2.927        0.000                       0                  2741  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.579        0.000                      0                 5870        0.036        0.000                      0                 5870        2.927        0.000                       0                  2741  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.953ns (21.644%)  route 3.450ns (78.356%))
  Logic Levels:           8  (LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.035     0.035    done_reg3/clk
    SLICE_X33Y2          FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg3/out_reg[0]/Q
                         net (fo=2, routed)           0.165     0.296    fsm8/done_reg3_out
    SLICE_X32Y2          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.444 f  fsm8/tmp_int0_write_en_INST_0_i_2/O
                         net (fo=9, routed)           0.283     0.727    fsm4/out_reg[0]_5
    SLICE_X34Y4          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.827 f  fsm4/out[2]_i_4/O
                         net (fo=8, routed)           0.244     1.071    fsm2/out_reg[1]_2
    SLICE_X34Y8          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     1.187 r  fsm2/out[31]_i_2__0/O
                         net (fo=47, routed)          0.461     1.648    fsm5/mem_reg[7][1][0]
    SLICE_X31Y7          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     1.825 r  fsm5/mem[7][3][31]_i_4/O
                         net (fo=144, routed)         0.951     2.776    A0_0/out_reg[0]_i_10_0
    SLICE_X27Y46         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     2.890 r  A0_0/out[30]_i_23/O
                         net (fo=1, routed)           0.009     2.899    A0_0/out[30]_i_23_n_0
    SLICE_X27Y46         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.075     2.974 r  A0_0/out_reg[30]_i_10/O
                         net (fo=1, routed)           0.000     2.974    A0_0/out_reg[30]_i_10_n_0
    SLICE_X27Y46         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.027     3.001 r  A0_0/out_reg[30]_i_4/O
                         net (fo=1, routed)           0.339     3.340    A0_0/out_reg[30]_i_4_n_0
    SLICE_X29Y43         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     3.440 r  A0_0/out[30]_i_1/O
                         net (fo=3, routed)           0.998     4.438    A_read0_0/A0_0_read_data[30]
    SLICE_X38Y21         FDRE                                         r  A_read0_0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2772, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X38Y21         FDRE                                         r  A_read0_0/out_reg[30]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X38Y21         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.438    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 0.902ns (20.987%)  route 3.396ns (79.013%))
  Logic Levels:           8  (LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.035     0.035    done_reg3/clk
    SLICE_X33Y2          FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg3/out_reg[0]/Q
                         net (fo=2, routed)           0.165     0.296    fsm8/done_reg3_out
    SLICE_X32Y2          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.444 f  fsm8/tmp_int0_write_en_INST_0_i_2/O
                         net (fo=9, routed)           0.283     0.727    fsm4/out_reg[0]_5
    SLICE_X34Y4          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.827 f  fsm4/out[2]_i_4/O
                         net (fo=8, routed)           0.244     1.071    fsm2/out_reg[1]_2
    SLICE_X34Y8          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     1.187 r  fsm2/out[31]_i_2__0/O
                         net (fo=47, routed)          0.451     1.638    fsm5/mem_reg[7][1][0]
    SLICE_X31Y7          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     1.789 r  fsm5/mem[7][1][31]_i_4/O
                         net (fo=144, routed)         1.015     2.804    A0_0/A0_0_addr0[1]
    SLICE_X27Y52         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.148     2.952 r  A0_0/out[23]_i_27/O
                         net (fo=1, routed)           0.011     2.963    A0_0/out[23]_i_27_n_0
    SLICE_X27Y52         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.039 r  A0_0/out_reg[23]_i_12/O
                         net (fo=1, routed)           0.000     3.039    A0_0/out_reg[23]_i_12_n_0
    SLICE_X27Y52         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     3.066 r  A0_0/out_reg[23]_i_5/O
                         net (fo=1, routed)           0.350     3.416    A0_0/out_reg[23]_i_5_n_0
    SLICE_X27Y43         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.456 r  A0_0/out[23]_i_1/O
                         net (fo=3, routed)           0.877     4.333    A_read0_0/A0_0_read_data[23]
    SLICE_X34Y21         FDRE                                         r  A_read0_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2772, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X34Y21         FDRE                                         r  A_read0_0/out_reg[23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y21         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.733ns  (required time - arrival time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.926ns (21.788%)  route 3.324ns (78.212%))
  Logic Levels:           8  (LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.035     0.035    done_reg3/clk
    SLICE_X33Y2          FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg3/out_reg[0]/Q
                         net (fo=2, routed)           0.165     0.296    fsm8/done_reg3_out
    SLICE_X32Y2          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.444 f  fsm8/tmp_int0_write_en_INST_0_i_2/O
                         net (fo=9, routed)           0.283     0.727    fsm4/out_reg[0]_5
    SLICE_X34Y4          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.827 f  fsm4/out[2]_i_4/O
                         net (fo=8, routed)           0.244     1.071    fsm2/out_reg[1]_2
    SLICE_X34Y8          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     1.187 r  fsm2/out[31]_i_2__0/O
                         net (fo=47, routed)          0.461     1.648    fsm5/mem_reg[7][1][0]
    SLICE_X31Y7          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     1.825 r  fsm5/mem[7][3][31]_i_4/O
                         net (fo=144, routed)         1.008     2.833    A0_0/out_reg[0]_i_10_0
    SLICE_X25Y46         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     2.982 r  A0_0/out[22]_i_24/O
                         net (fo=1, routed)           0.010     2.992    A0_0/out[22]_i_24_n_0
    SLICE_X25Y46         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     3.067 r  A0_0/out_reg[22]_i_11/O
                         net (fo=1, routed)           0.000     3.067    A0_0/out_reg[22]_i_11_n_0
    SLICE_X25Y46         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.094 r  A0_0/out_reg[22]_i_4/O
                         net (fo=1, routed)           0.270     3.364    A0_0/out_reg[22]_i_4_n_0
    SLICE_X23Y43         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     3.402 r  A0_0/out[22]_i_1/O
                         net (fo=3, routed)           0.883     4.285    A_read0_0/A0_0_read_data[22]
    SLICE_X34Y21         FDRE                                         r  A_read0_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2772, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X34Y21         FDRE                                         r  A_read0_0/out_reg[22]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y21         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                  2.733    

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.938ns (22.641%)  route 3.205ns (77.359%))
  Logic Levels:           8  (LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.035     0.035    done_reg3/clk
    SLICE_X33Y2          FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg3/out_reg[0]/Q
                         net (fo=2, routed)           0.165     0.296    fsm8/done_reg3_out
    SLICE_X32Y2          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.444 f  fsm8/tmp_int0_write_en_INST_0_i_2/O
                         net (fo=9, routed)           0.283     0.727    fsm4/out_reg[0]_5
    SLICE_X34Y4          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.827 f  fsm4/out[2]_i_4/O
                         net (fo=8, routed)           0.244     1.071    fsm2/out_reg[1]_2
    SLICE_X34Y8          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     1.187 r  fsm2/out[31]_i_2__0/O
                         net (fo=47, routed)          0.451     1.638    fsm5/mem_reg[7][1][0]
    SLICE_X31Y7          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     1.789 r  fsm5/mem[7][1][31]_i_4/O
                         net (fo=144, routed)         0.994     2.783    A0_0/A0_0_addr0[1]
    SLICE_X24Y52         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.174     2.957 r  A0_0/out[19]_i_27/O
                         net (fo=1, routed)           0.023     2.980    A0_0/out[19]_i_27_n_0
    SLICE_X24Y52         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     3.062 r  A0_0/out_reg[19]_i_12/O
                         net (fo=1, routed)           0.000     3.062    A0_0/out_reg[19]_i_12_n_0
    SLICE_X24Y52         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.092 r  A0_0/out_reg[19]_i_5/O
                         net (fo=1, routed)           0.359     3.451    A0_0/out_reg[19]_i_5_n_0
    SLICE_X24Y43         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     3.492 r  A0_0/out[19]_i_1/O
                         net (fo=3, routed)           0.686     4.178    A_read0_0/A0_0_read_data[19]
    SLICE_X35Y18         FDRE                                         r  A_read0_0/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2772, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X35Y18         FDRE                                         r  A_read0_0/out_reg[19]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X35Y18         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[19]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.178    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.987ns (23.823%)  route 3.156ns (76.177%))
  Logic Levels:           8  (LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.035     0.035    done_reg3/clk
    SLICE_X33Y2          FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg3/out_reg[0]/Q
                         net (fo=2, routed)           0.165     0.296    fsm8/done_reg3_out
    SLICE_X32Y2          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.444 f  fsm8/tmp_int0_write_en_INST_0_i_2/O
                         net (fo=9, routed)           0.283     0.727    fsm4/out_reg[0]_5
    SLICE_X34Y4          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.827 f  fsm4/out[2]_i_4/O
                         net (fo=8, routed)           0.244     1.071    fsm2/out_reg[1]_2
    SLICE_X34Y8          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     1.187 r  fsm2/out[31]_i_2__0/O
                         net (fo=47, routed)          0.461     1.648    fsm5/mem_reg[7][1][0]
    SLICE_X31Y7          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     1.825 r  fsm5/mem[7][3][31]_i_4/O
                         net (fo=144, routed)         1.093     2.918    A0_0/out_reg[0]_i_10_0
    SLICE_X24Y46         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.174     3.092 r  A0_0/out[21]_i_23/O
                         net (fo=1, routed)           0.023     3.115    A0_0/out[21]_i_23_n_0
    SLICE_X24Y46         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     3.197 r  A0_0/out_reg[21]_i_10/O
                         net (fo=1, routed)           0.000     3.197    A0_0/out_reg[21]_i_10_n_0
    SLICE_X24Y46         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.227 r  A0_0/out_reg[21]_i_4/O
                         net (fo=1, routed)           0.220     3.447    A0_0/out_reg[21]_i_4_n_0
    SLICE_X24Y43         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     3.511 r  A0_0/out[21]_i_1/O
                         net (fo=3, routed)           0.667     4.178    A_read0_0/A0_0_read_data[21]
    SLICE_X35Y19         FDRE                                         r  A_read0_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2772, unset)         0.025     7.025    A_read0_0/clk
    SLICE_X35Y19         FDRE                                         r  A_read0_0/out_reg[21]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X35Y19         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read0_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.178    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[3][7][26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.903ns (22.225%)  route 3.160ns (77.775%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.035     0.035    done_reg3/clk
    SLICE_X33Y2          FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg3/out_reg[0]/Q
                         net (fo=2, routed)           0.165     0.296    fsm8/done_reg3_out
    SLICE_X32Y2          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.444 f  fsm8/tmp_int0_write_en_INST_0_i_2/O
                         net (fo=9, routed)           0.283     0.727    fsm4/out_reg[0]_5
    SLICE_X34Y4          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.827 f  fsm4/out[2]_i_4/O
                         net (fo=8, routed)           0.244     1.071    fsm2/out_reg[1]_2
    SLICE_X34Y8          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     1.187 r  fsm2/out[31]_i_2__0/O
                         net (fo=47, routed)          0.378     1.565    j1/out_reg[0]_3
    SLICE_X32Y5          LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.148     1.713 r  j1/out[31]_i_6/O
                         net (fo=40, routed)          0.601     2.314    j1/out_reg[2]_0
    SLICE_X26Y14         LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.195     2.509 r  j1/mem[7][7][31]_i_3/O
                         net (fo=8, routed)           0.144     2.653    fsm5/mem_reg[0][7]_0
    SLICE_X27Y14         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     2.753 r  fsm5/mem[3][7][31]_i_1/O
                         net (fo=32, routed)          1.345     4.098    A0_0/mem_reg[3][7][0]_0
    SLICE_X34Y41         FDRE                                         r  A0_0/mem_reg[3][7][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2772, unset)         0.026     7.026    A0_0/clk
    SLICE_X34Y41         FDRE                                         r  A0_0/mem_reg[3][7][26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y41         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043     6.948    A0_0/mem_reg[3][7][26]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -4.098    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.926ns (22.547%)  route 3.181ns (77.453%))
  Logic Levels:           8  (LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.035     0.035    done_reg3/clk
    SLICE_X33Y2          FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg3/out_reg[0]/Q
                         net (fo=2, routed)           0.165     0.296    fsm8/done_reg3_out
    SLICE_X32Y2          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.444 f  fsm8/tmp_int0_write_en_INST_0_i_2/O
                         net (fo=9, routed)           0.283     0.727    fsm4/out_reg[0]_5
    SLICE_X34Y4          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.827 f  fsm4/out[2]_i_4/O
                         net (fo=8, routed)           0.244     1.071    fsm2/out_reg[1]_2
    SLICE_X34Y8          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     1.187 r  fsm2/out[31]_i_2__0/O
                         net (fo=47, routed)          0.461     1.648    fsm5/mem_reg[7][1][0]
    SLICE_X31Y7          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     1.825 r  fsm5/mem[7][3][31]_i_4/O
                         net (fo=144, routed)         1.008     2.833    A0_0/out_reg[0]_i_10_0
    SLICE_X25Y46         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.149     2.982 r  A0_0/out[22]_i_24/O
                         net (fo=1, routed)           0.010     2.992    A0_0/out[22]_i_24_n_0
    SLICE_X25Y46         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.075     3.067 r  A0_0/out_reg[22]_i_11/O
                         net (fo=1, routed)           0.000     3.067    A0_0/out_reg[22]_i_11_n_0
    SLICE_X25Y46         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.094 r  A0_0/out_reg[22]_i_4/O
                         net (fo=1, routed)           0.270     3.364    A0_0/out_reg[22]_i_4_n_0
    SLICE_X23Y43         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.038     3.402 r  A0_0/out[22]_i_1/O
                         net (fo=3, routed)           0.740     4.142    A_sh_read0_0/A0_0_read_data[22]
    SLICE_X30Y21         FDRE                                         r  A_sh_read0_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2772, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X30Y21         FDRE                                         r  A_sh_read0_0/out_reg[22]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X30Y21         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.142    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 0.824ns (20.137%)  route 3.268ns (79.863%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.035     0.035    done_reg3/clk
    SLICE_X33Y2          FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg3/out_reg[0]/Q
                         net (fo=2, routed)           0.165     0.296    fsm8/done_reg3_out
    SLICE_X32Y2          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.444 f  fsm8/tmp_int0_write_en_INST_0_i_2/O
                         net (fo=9, routed)           0.283     0.727    fsm4/out_reg[0]_5
    SLICE_X34Y4          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.827 f  fsm4/out[2]_i_4/O
                         net (fo=8, routed)           0.244     1.071    fsm2/out_reg[1]_2
    SLICE_X34Y8          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     1.187 r  fsm2/out[31]_i_2__0/O
                         net (fo=47, routed)          0.347     1.534    fsm5/mem_reg[7][1][0]
    SLICE_X31Y5          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     1.685 r  fsm5/mem[7][7][31]_i_2/O
                         net (fo=320, routed)         1.052     2.737    A0_0/A0_0_addr0[2]
    SLICE_X30Y52         MUXF7 (Prop_F7MUX_AB_SLICEL_S_O)
                                                      0.086     2.823 r  A0_0/out_reg[24]_i_13/O
                         net (fo=1, routed)           0.000     2.823    A0_0/out_reg[24]_i_13_n_0
    SLICE_X30Y52         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.850 r  A0_0/out_reg[24]_i_5/O
                         net (fo=1, routed)           0.434     3.284    A0_0/out_reg[24]_i_5_n_0
    SLICE_X28Y43         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.100     3.384 r  A0_0/out[24]_i_1/O
                         net (fo=3, routed)           0.743     4.127    A_read0_0/A0_0_read_data[24]
    SLICE_X34Y21         FDRE                                         r  A_read0_0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2772, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X34Y21         FDRE                                         r  A_read0_0/out_reg[24]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y21         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                  2.891    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.787ns (19.270%)  route 3.297ns (80.730%))
  Logic Levels:           8  (LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.036     0.036    fsm8/clk
    SLICE_X32Y2          FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm8/out_reg[2]/Q
                         net (fo=14, routed)          0.322     0.454    fsm8/fsm8_out[2]
    SLICE_X33Y1          LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.135     0.589 f  fsm8/x_int0_addr0[3]_INST_0_i_2/O
                         net (fo=9, routed)           0.184     0.773    fsm1/out_reg[0]_6
    SLICE_X34Y1          LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     0.924 f  fsm1/out[0]_i_2__7/O
                         net (fo=2, routed)           0.170     1.094    fsm/out_reg[0]_2
    SLICE_X34Y2          LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     1.160 r  fsm/mem[7][7][31]_i_7/O
                         net (fo=79, routed)          0.407     1.567    fsm5/mem_reg[7][7][0]
    SLICE_X31Y7          LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.098     1.665 r  fsm5/mem[7][1][31]_i_3/O
                         net (fo=144, routed)         1.071     2.736    A0_0/A0_0_addr0[0]
    SLICE_X23Y52         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     2.835 r  A0_0/out[20]_i_26/O
                         net (fo=1, routed)           0.010     2.845    A0_0/out[20]_i_26_n_0
    SLICE_X23Y52         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     2.920 r  A0_0/out_reg[20]_i_12/O
                         net (fo=1, routed)           0.000     2.920    A0_0/out_reg[20]_i_12_n_0
    SLICE_X23Y52         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     2.947 r  A0_0/out_reg[20]_i_5/O
                         net (fo=1, routed)           0.350     3.297    A0_0/out_reg[20]_i_5_n_0
    SLICE_X23Y43         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.337 r  A0_0/out[20]_i_1/O
                         net (fo=3, routed)           0.783     4.120    A_read0_0/A0_0_read_data[20]
    SLICE_X34Y21         FDRE                                         r  A_read0_0/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2772, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X34Y21         FDRE                                         r  A_read0_0/out_reg[20]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y21         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.987ns (24.179%)  route 3.095ns (75.821%))
  Logic Levels:           8  (LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.035     0.035    done_reg3/clk
    SLICE_X33Y2          FDRE                                         r  done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg3/out_reg[0]/Q
                         net (fo=2, routed)           0.165     0.296    fsm8/done_reg3_out
    SLICE_X32Y2          LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     0.444 f  fsm8/tmp_int0_write_en_INST_0_i_2/O
                         net (fo=9, routed)           0.283     0.727    fsm4/out_reg[0]_5
    SLICE_X34Y4          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     0.827 f  fsm4/out[2]_i_4/O
                         net (fo=8, routed)           0.244     1.071    fsm2/out_reg[1]_2
    SLICE_X34Y8          LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     1.187 r  fsm2/out[31]_i_2__0/O
                         net (fo=47, routed)          0.461     1.648    fsm5/mem_reg[7][1][0]
    SLICE_X31Y7          LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.177     1.825 r  fsm5/mem[7][3][31]_i_4/O
                         net (fo=144, routed)         1.093     2.918    A0_0/out_reg[0]_i_10_0
    SLICE_X24Y46         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.174     3.092 r  A0_0/out[21]_i_23/O
                         net (fo=1, routed)           0.023     3.115    A0_0/out[21]_i_23_n_0
    SLICE_X24Y46         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.082     3.197 r  A0_0/out_reg[21]_i_10/O
                         net (fo=1, routed)           0.000     3.197    A0_0/out_reg[21]_i_10_n_0
    SLICE_X24Y46         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.030     3.227 r  A0_0/out_reg[21]_i_4/O
                         net (fo=1, routed)           0.220     3.447    A0_0/out_reg[21]_i_4_n_0
    SLICE_X24Y43         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     3.511 r  A0_0/out[21]_i_1/O
                         net (fo=3, routed)           0.606     4.117    A_read1_0/A0_0_read_data[21]
    SLICE_X29Y18         FDRE                                         r  A_read1_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2772, unset)         0.026     7.026    A_read1_0/clk
    SLICE_X29Y18         FDRE                                         r  A_read1_0/out_reg[21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y18         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read1_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  2.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.037ns (42.045%)  route 0.051ns (57.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X40Y15         FDRE                                         r  mult_pipe0/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe0/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.051     0.101    mult_pipe0/p_1_in[0]
    SLICE_X40Y15         FDRE                                         r  mult_pipe0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.019     0.019    mult_pipe0/clk
    SLICE_X40Y15         FDRE                                         r  mult_pipe0/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y15         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.065    mult_pipe0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X40Y16         FDRE                                         r  mult_pipe0/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.052     0.104    mult_pipe0/p_1_in[1]
    SLICE_X40Y16         FDRE                                         r  mult_pipe0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.019     0.019    mult_pipe0/clk
    SLICE_X40Y16         FDRE                                         r  mult_pipe0/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y16         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.065    mult_pipe0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X40Y18         FDRE                                         r  mult_pipe0/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_reg[9]/Q
                         net (fo=1, routed)           0.054     0.106    bin_read0_0/Q[9]
    SLICE_X41Y18         FDRE                                         r  bin_read0_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.018     0.018    bin_read0_0/clk
    SLICE_X41Y18         FDRE                                         r  bin_read0_0/out_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y18         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read0_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.012     0.012    par_done_reg0/clk
    SLICE_X32Y1          FDRE                                         r  par_done_reg0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg0/out_reg[0]/Q
                         net (fo=7, routed)           0.027     0.078    par_reset/par_done_reg0_out
    SLICE_X32Y1          LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset/out[0]_i_1__14/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg0/out_reg[0]_0
    SLICE_X32Y1          FDRE                                         r  par_done_reg0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.018     0.018    par_done_reg0/clk
    SLICE_X32Y1          FDRE                                         r  par_done_reg0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y1          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.012     0.012    mult_pipe0/clk
    SLICE_X41Y15         FDRE                                         r  mult_pipe0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe0/out_reg[4]/Q
                         net (fo=1, routed)           0.059     0.111    bin_read0_0/Q[4]
    SLICE_X41Y13         FDRE                                         r  bin_read0_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X41Y13         FDRE                                         r  bin_read0_0/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y13         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read0_0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.012     0.012    mult_pipe0/clk
    SLICE_X41Y16         FDRE                                         r  mult_pipe0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe0/out_reg[5]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read0_0/Q[5]
    SLICE_X41Y15         FDRE                                         r  bin_read0_0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.019     0.019    bin_read0_0/clk
    SLICE_X41Y15         FDRE                                         r  bin_read0_0/out_reg[5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y15         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read0_0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.012     0.012    cond_stored1/clk
    SLICE_X33Y4          FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored1/out_reg[0]/Q
                         net (fo=6, routed)           0.028     0.079    j0/cond_stored1_out
    SLICE_X33Y4          LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.093 r  j0/out[0]_i_1__25/O
                         net (fo=1, routed)           0.017     0.110    cond_stored1/out_reg[0]_0
    SLICE_X33Y4          FDRE                                         r  cond_stored1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.018     0.018    cond_stored1/clk
    SLICE_X33Y4          FDRE                                         r  cond_stored1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y4          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cond_stored4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.012     0.012    cond_stored4/clk
    SLICE_X32Y0          FDRE                                         r  cond_stored4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored4/out_reg[0]/Q
                         net (fo=7, routed)           0.030     0.081    i0/cond_stored4_out
    SLICE_X32Y0          LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.095 r  i0/out[0]_i_1__35/O
                         net (fo=1, routed)           0.017     0.112    cond_stored4/out_reg[0]_0
    SLICE_X32Y0          FDRE                                         r  cond_stored4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.018     0.018    cond_stored4/clk
    SLICE_X32Y0          FDRE                                         r  cond_stored4/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y0          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 par_done_reg9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg9/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.000%)  route 0.046ns (46.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.013     0.013    par_done_reg9/clk
    SLICE_X32Y0          FDRE                                         r  par_done_reg9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  par_done_reg9/out_reg[0]/Q
                         net (fo=3, routed)           0.029     0.081    par_reset4/par_done_reg9_out
    SLICE_X32Y0          LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     0.096 r  par_reset4/out[0]_i_1__37/O
                         net (fo=1, routed)           0.017     0.113    par_done_reg9/out_reg[0]_0
    SLICE_X32Y0          FDRE                                         r  par_done_reg9/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.019     0.019    par_done_reg9/clk
    SLICE_X32Y0          FDRE                                         r  par_done_reg9/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y0          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    par_done_reg9/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[1][4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.255%)  route 0.064ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X29Y34         FDRE                                         r  A_int_read0_0/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  A_int_read0_0/out_reg[4]/Q
                         net (fo=64, routed)          0.064     0.115    A0_0/mem_reg[7][7][4]_0
    SLICE_X30Y34         FDRE                                         r  A0_0/mem_reg[1][4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2772, unset)         0.018     0.018    A0_0/clk
    SLICE_X30Y34         FDRE                                         r  A0_0/mem_reg[1][4][4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y34         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    A0_0/mem_reg[1][4][4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y16  x0/mem_reg_0_7_6_6/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y16  x0/mem_reg_0_7_7_7/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y16  x0/mem_reg_0_7_8_8/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X37Y16  x0/mem_reg_0_7_9_9/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y1   y0/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y1   y0/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y1   y0/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y1   y0/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y1   y0/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y1   y0/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y16  x0/mem_reg_0_7_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y16  x0/mem_reg_0_7_7_7/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y16  x0/mem_reg_0_7_8_8/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y16  x0/mem_reg_0_7_9_9/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1   y0/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1   y0/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1   y0/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1   y0/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1   y0/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1   y0/mem_reg_0_7_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y16  x0/mem_reg_0_7_6_6/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y16  x0/mem_reg_0_7_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y16  x0/mem_reg_0_7_7_7/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y16  x0/mem_reg_0_7_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y16  x0/mem_reg_0_7_8_8/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y16  x0/mem_reg_0_7_8_8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y16  x0/mem_reg_0_7_9_9/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X37Y16  x0/mem_reg_0_7_9_9/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1   y0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y1   y0/mem_reg_0_7_0_0/SP/CLK



