<stg><name>matmul</name>


<trans_list>

<trans id="181" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="10" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl1:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %in_stream_V_data_V), !map !77

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl1:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_stream_V_keep_V), !map !81

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl1:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_stream_V_strb_V), !map !85

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl1:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_last_V), !map !89

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl1:4  call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_stream_V_data_V), !map !93

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl1:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_V_keep_V), !map !97

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl1:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_V_strb_V), !map !101

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl1:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_V_last_V), !map !105

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl1:8  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @matmul_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl1:9  call void (...)* @_ssdm_op_SpecInterface(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i1* %out_stream_V_last_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln25"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl1:10  call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_last_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln26"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln27"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
codeRepl1:12  br label %arrayctor.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayctor.loop:0  %phi_ln36 = phi i8 [ 0, %codeRepl1 ], [ %add_ln36, %arrayctor.loop ]

]]></Node>
<StgValue><ssdm name="phi_ln36"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop:1  %add_ln36 = add i8 %phi_ln36, 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayctor.loop:2  %icmp_ln36 = icmp eq i8 %phi_ln36, -1

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop:4  br i1 %icmp_ln36, label %.preheader71.preheader, label %arrayctor.loop

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.preheader71.preheader:0  br label %.preheader71

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader71:0  %i_0 = phi i9 [ %i, %loop_input_A1_end ], [ 0, %.preheader71.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader71:1  %icmp_ln45 = icmp eq i9 %i_0, -256

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader71:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader71:3  %i = add i9 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader71:4  br i1 %icmp_ln45, label %.preheader.preheader, label %loop_input_A1_begin

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_input_A1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_input_A1_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
loop_input_A1_begin:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i7 [ 0, %loop_input_A1_begin ], [ %j, %2 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln46 = icmp eq i7 %j_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %j = add i7 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln46, label %loop_input_A1_end, label %1

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln46"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1">
<![CDATA[
:1  %empty_10 = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="81">
<![CDATA[
:2  %tmp_data_V_2 = extractvalue { i64, i8, i8, i1 } %empty_10, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_data_V_2, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %trunc_ln49_1 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %j_0, i32 4, i32 6)

]]></Node>
<StgValue><ssdm name="trunc_ln49_1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="7">
<![CDATA[
:5  %trunc_ln49 = trunc i7 %j_0 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
:6  %tmp_7 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %i_0, i4 %trunc_ln49)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="13">
<![CDATA[
:7  %zext_ln49 = zext i13 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %rxmat_M_imag_0_addr = getelementptr [4096 x float]* @rxmat_M_imag_0, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_0_addr"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %rxmat_M_imag_1_addr = getelementptr [4096 x float]* @rxmat_M_imag_1, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_1_addr"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %rxmat_M_imag_2_addr = getelementptr [4096 x float]* @rxmat_M_imag_2, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_2_addr"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %rxmat_M_imag_3_addr = getelementptr [4096 x float]* @rxmat_M_imag_3, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="rxmat_M_imag_3_addr"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %rxmat_M_real_0_addr = getelementptr [4096 x float]* @rxmat_M_real_0, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="rxmat_M_real_0_addr"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %rxmat_M_real_1_addr = getelementptr [4096 x float]* @rxmat_M_real_1, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="rxmat_M_real_1_addr"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %rxmat_M_real_2_addr = getelementptr [4096 x float]* @rxmat_M_real_2, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="rxmat_M_real_2_addr"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %rxmat_M_real_3_addr = getelementptr [4096 x float]* @rxmat_M_real_3, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="rxmat_M_real_3_addr"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
:16  %bitcast_ln49 = bitcast i32 %p_Result_s to float

]]></Node>
<StgValue><ssdm name="bitcast_ln49"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="64">
<![CDATA[
:17  %trunc_ln681 = trunc i64 %tmp_data_V_2 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln681"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
:18  %bitcast_ln52 = bitcast i32 %trunc_ln681 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln52"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:19  switch i3 %trunc_ln49_1, label %branch7 [
    i3 0, label %branch4
    i3 1, label %branch5
    i3 2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln49"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch6:0  store float %bitcast_ln49, float* %rxmat_M_imag_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch6:1  store float %bitcast_ln52, float* %rxmat_M_real_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
branch6:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch5:0  store float %bitcast_ln49, float* %rxmat_M_imag_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch5:1  store float %bitcast_ln52, float* %rxmat_M_real_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
branch5:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch4:0  store float %bitcast_ln49, float* %rxmat_M_imag_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch4:1  store float %bitcast_ln52, float* %rxmat_M_real_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
branch4:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch7:0  store float %bitcast_ln49, float* %rxmat_M_imag_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch7:1  store float %bitcast_ln52, float* %rxmat_M_real_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="trunc_ln49_1" val="!0"/>
<literal name="trunc_ln49_1" val="!1"/>
<literal name="trunc_ln49_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
branch7:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %0

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loop_input_A1_end:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str10, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
loop_input_A1_end:1  br label %.preheader71

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i7 [ %i_4, %loop_input_B1_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln56 = icmp eq i7 %i_1, -64

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %i_4 = add i7 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln56, label %6, label %loop_input_B1_begin

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_input_B1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln56"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_input_B1_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="7">
<![CDATA[
loop_input_B1_begin:2  %trunc_ln60 = trunc i7 %i_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_input_B1_begin:3  %lshr_ln = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %i_1, i32 2, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
loop_input_B1_begin:4  %tmp_6 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %lshr_ln, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="13">
<![CDATA[
loop_input_B1_begin:5  %zext_ln57 = zext i13 %tmp_6 to i14

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
loop_input_B1_begin:6  br label %3

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32">
<![CDATA[
:0  call fastcc void @DiagMatMul([4096 x float]* @rxmat_M_real_0, [4096 x float]* @rxmat_M_real_1, [4096 x float]* @rxmat_M_real_2, [4096 x float]* @rxmat_M_real_3, [4096 x float]* @rxmat_M_imag_0, [4096 x float]* @rxmat_M_imag_1, [4096 x float]* @rxmat_M_imag_2, [4096 x float]* @rxmat_M_imag_3, [4096 x float]* @xmat_M_real_0, [4096 x float]* @xmat_M_real_1, [4096 x float]* @xmat_M_real_2, [4096 x float]* @xmat_M_real_3, [4096 x float]* @xmat_M_imag_0, [4096 x float]* @xmat_M_imag_1, [4096 x float]* @xmat_M_imag_2, [4096 x float]* @xmat_M_imag_3, [64 x float]* @mulOut_M_real_0, [64 x float]* @mulOut_M_real_1, [64 x float]* @mulOut_M_real_2, [64 x float]* @mulOut_M_real_3, [64 x float]* @mulOut_M_imag_0, [64 x float]* @mulOut_M_imag_1, [64 x float]* @mulOut_M_imag_2, [64 x float]* @mulOut_M_imag_3)

]]></Node>
<StgValue><ssdm name="call_ln69"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j_1 = phi i9 [ 0, %loop_input_B1_begin ], [ %j_2, %5 ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln57 = icmp eq i9 %j_1, -256

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %j_2 = add i9 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln57, label %loop_input_B1_end, label %4

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln57"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1">
<![CDATA[
:1  %empty_14 = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="81">
<![CDATA[
:2  %tmp_data_V_3 = extractvalue { i64, i8, i8, i1 } %empty_14, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %p_Result_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_data_V_3, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="9">
<![CDATA[
:4  %zext_ln60 = zext i9 %j_1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %add_ln60 = add i14 %zext_ln60, %zext_ln57

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="14">
<![CDATA[
:6  %zext_ln60_1 = zext i14 %add_ln60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %xmat_M_imag_0_addr = getelementptr [4096 x float]* @xmat_M_imag_0, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_0_addr"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %xmat_M_imag_1_addr = getelementptr [4096 x float]* @xmat_M_imag_1, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_1_addr"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %xmat_M_imag_2_addr = getelementptr [4096 x float]* @xmat_M_imag_2, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_2_addr"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %xmat_M_imag_3_addr = getelementptr [4096 x float]* @xmat_M_imag_3, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="xmat_M_imag_3_addr"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %xmat_M_real_0_addr = getelementptr [4096 x float]* @xmat_M_real_0, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_0_addr"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %xmat_M_real_1_addr = getelementptr [4096 x float]* @xmat_M_real_1, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_1_addr"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %xmat_M_real_2_addr = getelementptr [4096 x float]* @xmat_M_real_2, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_2_addr"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %xmat_M_real_3_addr = getelementptr [4096 x float]* @xmat_M_real_3, i64 0, i64 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="xmat_M_real_3_addr"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
:15  %bitcast_ln60 = bitcast i32 %p_Result_4 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln60"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="64">
<![CDATA[
:16  %trunc_ln681_1 = trunc i64 %tmp_data_V_3 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln681_1"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
:17  %bitcast_ln63 = bitcast i32 %trunc_ln681_1 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln63"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:18  switch i2 %trunc_ln60, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln60"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="trunc_ln60" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch14:0  store float %bitcast_ln60, float* %xmat_M_imag_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="trunc_ln60" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch14:1  store float %bitcast_ln63, float* %xmat_M_real_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="trunc_ln60" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch14:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="trunc_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch13:0  store float %bitcast_ln60, float* %xmat_M_imag_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="trunc_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch13:1  store float %bitcast_ln63, float* %xmat_M_real_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="trunc_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
branch13:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="trunc_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch12:0  store float %bitcast_ln60, float* %xmat_M_imag_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="trunc_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch12:1  store float %bitcast_ln63, float* %xmat_M_real_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="trunc_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
branch12:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="trunc_ln60" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch15:0  store float %bitcast_ln60, float* %xmat_M_imag_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="trunc_ln60" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
branch15:1  store float %bitcast_ln63, float* %xmat_M_real_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
<literal name="trunc_ln60" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch15:2  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %3

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loop_input_B1_end:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str12, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
loop_input_B1_end:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="132" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32">
<![CDATA[
:0  call fastcc void @DiagMatMul([4096 x float]* @rxmat_M_real_0, [4096 x float]* @rxmat_M_real_1, [4096 x float]* @rxmat_M_real_2, [4096 x float]* @rxmat_M_real_3, [4096 x float]* @rxmat_M_imag_0, [4096 x float]* @rxmat_M_imag_1, [4096 x float]* @rxmat_M_imag_2, [4096 x float]* @rxmat_M_imag_3, [4096 x float]* @xmat_M_real_0, [4096 x float]* @xmat_M_real_1, [4096 x float]* @xmat_M_real_2, [4096 x float]* @xmat_M_real_3, [4096 x float]* @xmat_M_imag_0, [4096 x float]* @xmat_M_imag_1, [4096 x float]* @xmat_M_imag_2, [4096 x float]* @xmat_M_imag_3, [64 x float]* @mulOut_M_real_0, [64 x float]* @mulOut_M_real_1, [64 x float]* @mulOut_M_real_2, [64 x float]* @mulOut_M_real_3, [64 x float]* @mulOut_M_imag_0, [64 x float]* @mulOut_M_imag_1, [64 x float]* @mulOut_M_imag_2, [64 x float]* @mulOut_M_imag_3)

]]></Node>
<StgValue><ssdm name="call_ln69"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %i_2 = phi i9 [ 0, %6 ], [ %i_3, %loop_out1 ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %icmp_ln71 = icmp eq i9 %i_2, -256

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_3 = add i9 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln71, label %8, label %loop_out1

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_out1:3  %lshr_ln1 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %i_2, i32 6, i32 8)

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="9">
<![CDATA[
loop_out1:5  %trunc_ln1079 = trunc i9 %i_2 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln1079"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="6">
<![CDATA[
loop_out1:6  %zext_ln1079 = zext i6 %trunc_ln1079 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1079"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_out1:7  %mulOut_M_imag_0_add = getelementptr [64 x float]* @mulOut_M_imag_0, i64 0, i64 %zext_ln1079

]]></Node>
<StgValue><ssdm name="mulOut_M_imag_0_add"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="6">
<![CDATA[
loop_out1:8  %mulOut_M_imag_0_loa = load float* %mulOut_M_imag_0_add, align 4

]]></Node>
<StgValue><ssdm name="mulOut_M_imag_0_loa"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_out1:9  %mulOut_M_imag_1_add = getelementptr [64 x float]* @mulOut_M_imag_1, i64 0, i64 %zext_ln1079

]]></Node>
<StgValue><ssdm name="mulOut_M_imag_1_add"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="6">
<![CDATA[
loop_out1:10  %mulOut_M_imag_1_loa = load float* %mulOut_M_imag_1_add, align 4

]]></Node>
<StgValue><ssdm name="mulOut_M_imag_1_loa"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_out1:11  %mulOut_M_imag_2_add = getelementptr [64 x float]* @mulOut_M_imag_2, i64 0, i64 %zext_ln1079

]]></Node>
<StgValue><ssdm name="mulOut_M_imag_2_add"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="6">
<![CDATA[
loop_out1:12  %mulOut_M_imag_2_loa = load float* %mulOut_M_imag_2_add, align 4

]]></Node>
<StgValue><ssdm name="mulOut_M_imag_2_loa"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_out1:13  %mulOut_M_imag_3_add = getelementptr [64 x float]* @mulOut_M_imag_3, i64 0, i64 %zext_ln1079

]]></Node>
<StgValue><ssdm name="mulOut_M_imag_3_add"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="6">
<![CDATA[
loop_out1:14  %mulOut_M_imag_3_loa = load float* %mulOut_M_imag_3_add, align 4

]]></Node>
<StgValue><ssdm name="mulOut_M_imag_3_loa"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_out1:17  %mulOut_M_real_0_add = getelementptr [64 x float]* @mulOut_M_real_0, i64 0, i64 %zext_ln1079

]]></Node>
<StgValue><ssdm name="mulOut_M_real_0_add"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="6">
<![CDATA[
loop_out1:18  %mulOut_M_real_0_loa = load float* %mulOut_M_real_0_add, align 4

]]></Node>
<StgValue><ssdm name="mulOut_M_real_0_loa"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_out1:19  %mulOut_M_real_1_add = getelementptr [64 x float]* @mulOut_M_real_1, i64 0, i64 %zext_ln1079

]]></Node>
<StgValue><ssdm name="mulOut_M_real_1_add"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="6">
<![CDATA[
loop_out1:20  %mulOut_M_real_1_loa = load float* %mulOut_M_real_1_add, align 4

]]></Node>
<StgValue><ssdm name="mulOut_M_real_1_loa"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_out1:21  %mulOut_M_real_2_add = getelementptr [64 x float]* @mulOut_M_real_2, i64 0, i64 %zext_ln1079

]]></Node>
<StgValue><ssdm name="mulOut_M_real_2_add"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="6">
<![CDATA[
loop_out1:22  %mulOut_M_real_2_loa = load float* %mulOut_M_real_2_add, align 4

]]></Node>
<StgValue><ssdm name="mulOut_M_real_2_loa"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_out1:23  %mulOut_M_real_3_add = getelementptr [64 x float]* @mulOut_M_real_3, i64 0, i64 %zext_ln1079

]]></Node>
<StgValue><ssdm name="mulOut_M_real_3_add"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="6">
<![CDATA[
loop_out1:24  %mulOut_M_real_3_loa = load float* %mulOut_M_real_3_add, align 4

]]></Node>
<StgValue><ssdm name="mulOut_M_real_3_loa"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_out1:28  %valOut_last_V = icmp eq i9 %i_2, 255

]]></Node>
<StgValue><ssdm name="valOut_last_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="3">
<![CDATA[
loop_out1:4  %zext_ln1079_1 = zext i3 %lshr_ln1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln1079_1"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="6">
<![CDATA[
loop_out1:8  %mulOut_M_imag_0_loa = load float* %mulOut_M_imag_0_add, align 4

]]></Node>
<StgValue><ssdm name="mulOut_M_imag_0_loa"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="6">
<![CDATA[
loop_out1:10  %mulOut_M_imag_1_loa = load float* %mulOut_M_imag_1_add, align 4

]]></Node>
<StgValue><ssdm name="mulOut_M_imag_1_loa"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="6">
<![CDATA[
loop_out1:12  %mulOut_M_imag_2_loa = load float* %mulOut_M_imag_2_add, align 4

]]></Node>
<StgValue><ssdm name="mulOut_M_imag_2_loa"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="6">
<![CDATA[
loop_out1:14  %mulOut_M_imag_3_loa = load float* %mulOut_M_imag_3_add, align 4

]]></Node>
<StgValue><ssdm name="mulOut_M_imag_3_loa"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
loop_out1:15  %tmp_3 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %mulOut_M_imag_0_loa, float %mulOut_M_imag_1_loa, float %mulOut_M_imag_2_loa, float %mulOut_M_imag_3_loa, i32 %zext_ln1079_1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
loop_out1:16  %bitcast_ln74 = bitcast float %tmp_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln74"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="6">
<![CDATA[
loop_out1:18  %mulOut_M_real_0_loa = load float* %mulOut_M_real_0_add, align 4

]]></Node>
<StgValue><ssdm name="mulOut_M_real_0_loa"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="6">
<![CDATA[
loop_out1:20  %mulOut_M_real_1_loa = load float* %mulOut_M_real_1_add, align 4

]]></Node>
<StgValue><ssdm name="mulOut_M_real_1_loa"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="6">
<![CDATA[
loop_out1:22  %mulOut_M_real_2_loa = load float* %mulOut_M_real_2_add, align 4

]]></Node>
<StgValue><ssdm name="mulOut_M_real_2_loa"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="6">
<![CDATA[
loop_out1:24  %mulOut_M_real_3_loa = load float* %mulOut_M_real_3_add, align 4

]]></Node>
<StgValue><ssdm name="mulOut_M_real_3_loa"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
loop_out1:25  %tmp_4 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %mulOut_M_real_0_loa, float %mulOut_M_real_1_loa, float %mulOut_M_real_2_loa, float %mulOut_M_real_3_loa, i32 %zext_ln1079_1)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
loop_out1:26  %bitcast_ln77 = bitcast float %tmp_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln77"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
loop_out1:27  %p_Result_2 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %bitcast_ln74, i32 %bitcast_ln77)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
loop_out1:29  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i1* %out_stream_V_last_V, i64 %p_Result_2, i8 -1, i8 -1, i1 %valOut_last_V)

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_out1:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_out1:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop_out1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
loop_out1:29  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i1* %out_stream_V_last_V, i64 %p_Result_2, i8 -1, i8 -1, i1 %valOut_last_V)

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loop_out1:30  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str14, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
loop_out1:31  br label %7

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln86"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
