<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p399" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_399{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_399{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_399{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_399{left:125px;bottom:1051px;letter-spacing:0.24px;word-spacing:0.62px;}
#t5_399{left:712px;bottom:1027px;letter-spacing:0.25px;}
#t6_399{left:69px;bottom:954px;letter-spacing:0.16px;}
#t7_399{left:150px;bottom:954px;letter-spacing:0.23px;}
#t8_399{left:69px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#t9_399{left:551px;bottom:937px;}
#ta_399{left:566px;bottom:930px;letter-spacing:-0.19px;word-spacing:-0.88px;}
#tb_399{left:69px;bottom:914px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#tc_399{left:69px;bottom:891px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#td_399{left:69px;bottom:874px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_399{left:69px;bottom:857px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#tf_399{left:69px;bottom:840px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_399{left:69px;bottom:823px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#th_399{left:69px;bottom:807px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_399{left:69px;bottom:790px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#tj_399{left:69px;bottom:773px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_399{left:69px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#tl_399{left:69px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_399{left:69px;bottom:723px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_399{left:69px;bottom:700px;letter-spacing:-0.16px;word-spacing:-1.26px;}
#to_399{left:69px;bottom:683px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tp_399{left:69px;bottom:615px;letter-spacing:0.16px;}
#tq_399{left:150px;bottom:615px;letter-spacing:0.21px;}
#tr_399{left:69px;bottom:591px;letter-spacing:-0.13px;}
#ts_399{left:101px;bottom:598px;}
#tt_399{left:116px;bottom:591px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tu_399{left:442px;bottom:598px;}
#tv_399{left:457px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_399{left:69px;bottom:574px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tx_399{left:69px;bottom:558px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#ty_399{left:69px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_399{left:69px;bottom:518px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_399{left:69px;bottom:501px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#t11_399{left:69px;bottom:484px;letter-spacing:-0.13px;word-spacing:-1.19px;}
#t12_399{left:69px;bottom:467px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t13_399{left:69px;bottom:444px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t14_399{left:69px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t15_399{left:69px;bottom:411px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t16_399{left:388px;bottom:411px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t17_399{left:502px;bottom:411px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t18_399{left:69px;bottom:394px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t19_399{left:69px;bottom:371px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#t1a_399{left:69px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_399{left:69px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1c_399{left:69px;bottom:313px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1d_399{left:69px;bottom:296px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t1e_399{left:603px;bottom:296px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#t1f_399{left:750px;bottom:296px;letter-spacing:-0.16px;word-spacing:-0.58px;}
#t1g_399{left:69px;bottom:279px;letter-spacing:-0.13px;word-spacing:-0.84px;}
#t1h_399{left:69px;bottom:263px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1i_399{left:69px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1j_399{left:69px;bottom:223px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1k_399{left:69px;bottom:197px;}
#t1l_399{left:95px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t1m_399{left:95px;bottom:183px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t1n_399{left:69px;bottom:157px;}
#t1o_399{left:95px;bottom:160px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1p_399{left:95px;bottom:144px;letter-spacing:-0.13px;}

.s1_399{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_399{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_399{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_399{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_399{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_399{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_399{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts399" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg399Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg399" style="-webkit-user-select: none;"><object width="935" height="1210" data="399/399.svg" type="image/svg+xml" id="pdf399" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_399" class="t s1_399">Vol. 1 </span><span id="t2_399" class="t s1_399">16-1 </span>
<span id="t3_399" class="t s2_399">CHAPTER 16 </span>
<span id="t4_399" class="t s2_399">PROGRAMMING WITH INTEL® TRANSACTIONAL SYNCHRONIZATION </span>
<span id="t5_399" class="t s2_399">EXTENSIONS </span>
<span id="t6_399" class="t s3_399">16.1 </span><span id="t7_399" class="t s3_399">OVERVIEW </span>
<span id="t8_399" class="t s4_399">This chapter describes the software programming interface to the Intel </span>
<span id="t9_399" class="t s5_399">® </span>
<span id="ta_399" class="t s4_399">Transactional Synchronization Extensions </span>
<span id="tb_399" class="t s4_399">of the Intel 64 architecture. </span>
<span id="tc_399" class="t s4_399">Multi-threaded applications take advantage of increasing number of cores to achieve high performance. However, </span>
<span id="td_399" class="t s4_399">writing multi-threaded applications requires programmers to reason about data sharing among multiple threads. </span>
<span id="te_399" class="t s4_399">Access to shared data typically requires synchronization mechanisms. These mechanisms ensure multiple threads </span>
<span id="tf_399" class="t s4_399">update shared data by serializing operations on the shared data, often through the use of a critical section </span>
<span id="tg_399" class="t s4_399">protected by a lock. Since serialization limits concurrency, programmers try to limit synchronization overheads. </span>
<span id="th_399" class="t s4_399">They do this either through minimizing the use of synchronization or through the use of fine-grain locks; where </span>
<span id="ti_399" class="t s4_399">multiple locks each protect different shared data. Unfortunately, this process is difficult and error prone; a missed </span>
<span id="tj_399" class="t s4_399">or incorrect synchronization can cause an application to fail. Conservatively adding synchronization and using </span>
<span id="tk_399" class="t s4_399">coarser granularity locks, where a few locks each protect many items of shared data, helps avoid correctness prob- </span>
<span id="tl_399" class="t s4_399">lems but limits performance due to excessive serialization. While programmers must use static information to </span>
<span id="tm_399" class="t s4_399">determine when to serialize, the determination as to whether actually to serialize is best done dynamically. </span>
<span id="tn_399" class="t s4_399">Intel® Transactional Synchronization Extensions aim to improve the performance of lock-protected critical sections </span>
<span id="to_399" class="t s4_399">while maintaining the lock-based programming model. </span>
<span id="tp_399" class="t s3_399">16.2 </span><span id="tq_399" class="t s3_399">INTEL® TRANSACTIONAL SYNCHRONIZATION EXTENSIONS </span>
<span id="tr_399" class="t s4_399">Intel </span>
<span id="ts_399" class="t s5_399">® </span>
<span id="tt_399" class="t s4_399">Transactional Synchronization Extensions (Intel </span>
<span id="tu_399" class="t s5_399">® </span>
<span id="tv_399" class="t s4_399">TSX) allow the processor to determine dynamically </span>
<span id="tw_399" class="t s4_399">whether threads need to serialize through lock-protected critical sections, and to perform serialization only when </span>
<span id="tx_399" class="t s4_399">required. This lets the hardware expose and exploit concurrency hidden in an application due to dynamically unnec- </span>
<span id="ty_399" class="t s4_399">essary synchronization through a technique known as lock elision. </span>
<span id="tz_399" class="t s4_399">With lock elision, the hardware executes the programmer-specified critical sections (also referred to as transac- </span>
<span id="t10_399" class="t s4_399">tional regions) transactionally. In such an execution, the lock variable is only read within the transactional region; </span>
<span id="t11_399" class="t s4_399">it is not written to (and therefore not acquired) with the expectation that the lock variable remains unchanged after </span>
<span id="t12_399" class="t s4_399">the transactional region, thus exposing concurrency. </span>
<span id="t13_399" class="t s4_399">If the transactional execution completes successfully, then the hardware ensures that all memory operations </span>
<span id="t14_399" class="t s4_399">performed within the transactional region will appear to have occurred instantaneously when viewed from other </span>
<span id="t15_399" class="t s4_399">logical processors, a process referred to as an </span><span id="t16_399" class="t s6_399">atomic commit</span><span id="t17_399" class="t s4_399">. Any updates performed within the transactional </span>
<span id="t18_399" class="t s4_399">region are made visible to other processors only on an atomic commit. </span>
<span id="t19_399" class="t s4_399">Since a successful transactional execution ensures an atomic commit, the processor can execute the programmer- </span>
<span id="t1a_399" class="t s4_399">specified code section optimistically without synchronization. If synchronization was unnecessary for that specific </span>
<span id="t1b_399" class="t s4_399">execution, execution can commit without any cross-thread serialization. </span>
<span id="t1c_399" class="t s4_399">If the transactional execution is unsuccessful, the processor cannot commit the updates atomically. When this </span>
<span id="t1d_399" class="t s4_399">happens, the processor will roll back the execution, a process referred to as a </span><span id="t1e_399" class="t s6_399">transactional abort</span><span id="t1f_399" class="t s4_399">. On a transac- </span>
<span id="t1g_399" class="t s4_399">tional abort, the processor will discard all updates performed in the region, restore architectural state to appear as </span>
<span id="t1h_399" class="t s4_399">if the optimistic execution never occurred, and resume execution non-transactionally. Depending on the policy in </span>
<span id="t1i_399" class="t s4_399">place, lock elision may be retried or the lock may be explicitly acquired to ensure forward progress. </span>
<span id="t1j_399" class="t s4_399">Intel TSX provides two software interfaces for programmers. </span>
<span id="t1k_399" class="t s7_399">• </span><span id="t1l_399" class="t s4_399">Hardware Lock Elision (HLE) is a legacy compatible instruction set extension comprising the XACQUIRE and </span>
<span id="t1m_399" class="t s4_399">XRELEASE prefixes. </span>
<span id="t1n_399" class="t s7_399">• </span><span id="t1o_399" class="t s4_399">Restricted Transactional Memory (RTM) is an instruction set interface comprising the XBEGIN and XEND </span>
<span id="t1p_399" class="t s4_399">instructions. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
