{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718644504216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718644504216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 11:15:04 2024 " "Processing started: Mon Jun 17 11:15:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718644504216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644504216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c_leds -c i2c_leds " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c_leds -c i2c_leds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644504216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718644504625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718644504625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_leds-RTL " "Found design unit 1: i2c_leds-RTL" {  } { { "i2c_leds.vhd" "" { Text "C:/Users/Francisco Roc/OneDrive - Instituto Politecnico Nacional/Circuitos/i2c_leds/i2c_leds.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644512382 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_leds " "Found entity 1: i2c_leds" {  } { { "i2c_leds.vhd" "" { Text "C:/Users/Francisco Roc/OneDrive - Instituto Politecnico Nacional/Circuitos/i2c_leds/i2c_leds.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644512382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644512382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-arch " "Found design unit 1: debounce-arch" {  } { { "debounce.vhd" "" { Text "C:/Users/Francisco Roc/OneDrive - Instituto Politecnico Nacional/Circuitos/i2c_leds/debounce.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644512385 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/Francisco Roc/OneDrive - Instituto Politecnico Nacional/Circuitos/i2c_leds/debounce.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644512385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644512385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_slave-arch " "Found design unit 1: I2C_slave-arch" {  } { { "I2C_slave.vhd" "" { Text "C:/Users/Francisco Roc/OneDrive - Instituto Politecnico Nacional/Circuitos/i2c_leds/I2C_slave.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644512388 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_slave " "Found entity 1: I2C_slave" {  } { { "I2C_slave.vhd" "" { Text "C:/Users/Francisco Roc/OneDrive - Instituto Politecnico Nacional/Circuitos/i2c_leds/I2C_slave.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718644512388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644512388 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c_leds " "Elaborating entity \"i2c_leds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718644512443 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_req i2c_leds.vhd(19) " "Verilog HDL or VHDL warning at i2c_leds.vhd(19): object \"read_req\" assigned a value but never read" {  } { { "i2c_leds.vhd" "" { Text "C:/Users/Francisco Roc/OneDrive - Instituto Politecnico Nacional/Circuitos/i2c_leds/i2c_leds.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718644512447 "|i2c_leds"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mostrar i2c_leds.vhd(80) " "VHDL Process Statement warning at i2c_leds.vhd(80): signal \"Mostrar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_leds.vhd" "" { Text "C:/Users/Francisco Roc/OneDrive - Instituto Politecnico Nacional/Circuitos/i2c_leds/i2c_leds.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718644512447 "|i2c_leds"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Num4 i2c_leds.vhd(81) " "VHDL Process Statement warning at i2c_leds.vhd(81): signal \"Num4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_leds.vhd" "" { Text "C:/Users/Francisco Roc/OneDrive - Instituto Politecnico Nacional/Circuitos/i2c_leds/i2c_leds.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718644512447 "|i2c_leds"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Num3 i2c_leds.vhd(82) " "VHDL Process Statement warning at i2c_leds.vhd(82): signal \"Num3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_leds.vhd" "" { Text "C:/Users/Francisco Roc/OneDrive - Instituto Politecnico Nacional/Circuitos/i2c_leds/i2c_leds.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718644512447 "|i2c_leds"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Num2 i2c_leds.vhd(83) " "VHDL Process Statement warning at i2c_leds.vhd(83): signal \"Num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_leds.vhd" "" { Text "C:/Users/Francisco Roc/OneDrive - Instituto Politecnico Nacional/Circuitos/i2c_leds/i2c_leds.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718644512447 "|i2c_leds"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Num1 i2c_leds.vhd(84) " "VHDL Process Statement warning at i2c_leds.vhd(84): signal \"Num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_leds.vhd" "" { Text "C:/Users/Francisco Roc/OneDrive - Instituto Politecnico Nacional/Circuitos/i2c_leds/i2c_leds.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718644512447 "|i2c_leds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "I2C_slave I2C_slave:i2c_slave0 A:arch " "Elaborating entity \"I2C_slave\" using architecture \"A:arch\" for hierarchy \"I2C_slave:i2c_slave0\"" {  } { { "i2c_leds.vhd" "i2c_slave0" { Text "C:/Users/Francisco Roc/OneDrive - Instituto Politecnico Nacional/Circuitos/i2c_leds/i2c_leds.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718644512448 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "scl_wen_reg I2C_slave.vhd(84) " "VHDL Signal Declaration warning at I2C_slave.vhd(84): used explicit default value for signal \"scl_wen_reg\" because signal was never assigned a value" {  } { { "I2C_slave.vhd" "" { Text "C:/Users/Francisco Roc/OneDrive - Instituto Politecnico Nacional/Circuitos/i2c_leds/I2C_slave.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1718644512451 "|i2c_leds|I2C_slave:i2c_slave0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "scl_o_reg I2C_slave.vhd(85) " "VHDL Signal Declaration warning at I2C_slave.vhd(85): used explicit default value for signal \"scl_o_reg\" because signal was never assigned a value" {  } { { "I2C_slave.vhd" "" { Text "C:/Users/Francisco Roc/OneDrive - Instituto Politecnico Nacional/Circuitos/i2c_leds/I2C_slave.vhd" 85 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1718644512451 "|i2c_leds|I2C_slave:i2c_slave0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce I2C_slave:i2c_slave0\|debounce:SCL_debounce " "Elaborating entity \"debounce\" for hierarchy \"I2C_slave:i2c_slave0\|debounce:SCL_debounce\"" {  } { { "I2C_slave.vhd" "SCL_debounce" { Text "C:/Users/Francisco Roc/OneDrive - Instituto Politecnico Nacional/Circuitos/i2c_leds/I2C_slave.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718644512452 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718644513099 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718644513630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718644513630 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718644513677 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718644513677 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1718644513677 ""} { "Info" "ICUT_CUT_TM_LCELLS" "190 " "Implemented 190 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718644513677 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718644513677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718644513701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 11:15:13 2024 " "Processing ended: Mon Jun 17 11:15:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718644513701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718644513701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718644513701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718644513701 ""}
