proc main(uint64 a0_0, uint64 a1_0, int32 a14_0, uint64 a2_0, uint64 a3_0, uint64 a4_0) =
{ true && and [a0_0 <u 9007199254740992@64, a1_0 <u 9007199254740992@64, a2_0 <u 9007199254740992@64, a3_0 <u 9007199254740992@64, a4_0 <u 562949953421312@64, a14_0 <u 9@32] }
vpc v2_1@uint64 a14_0;
mul v3_1 a0_0 v2_1;
mul v5_1 v2_1 a1_0;
mul v7_1 v2_1 a2_0;
mul v9_1 v2_1 a3_0;
mul v11_1 v2_1 a4_0;
{ v3_1 + (v5_1 * 4503599627370496) + (v7_1 * 20282409603651670423947251286016) + (v9_1 * 91343852333181432387730302044767688728495783936) + (v11_1 * 411376139330301510538742295639337626245683966408394965837152256) = (a0_0 + (a1_0 * 4503599627370496) + (a2_0 * 20282409603651670423947251286016) + (a3_0 * 91343852333181432387730302044767688728495783936) + (a4_0 * 411376139330301510538742295639337626245683966408394965837152256)) * a14_0 (mod 115792089237316195423570985008687907853269984665640564039457584007908834671663) && true }