Determining the location of the ModelSim executable...

Using: D:\Quartus_Prime\ModelSim\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off triscCPU -c triscCPU --vector_source="D:/School/UTA/Fall_2021/CSE_2441/trisc/CPU/triscCPU/Waveform.vwf" --testbench_file="D:/School/UTA/Fall_2021/CSE_2441/trisc/CPU/triscCPU/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Dec 05 18:50:21 2021
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off triscCPU -c triscCPU --vector_source=D:/School/UTA/Fall_2021/CSE_2441/trisc/CPU/triscCPU/Waveform.vwf --testbench_file=D:/School/UTA/Fall_2021/CSE_2441/trisc/CPU/triscCPU/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

A/Fall_2021/CSE_2441/trisc/CPU/triscCPU/simulation/qsim/Waveform.vwf.vt for simulation
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 4636 megabytes
    Info: Processing ended: Sun Dec 05 18:50:21 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/School/UTA/Fall_2021/CSE_2441/trisc/CPU/triscCPU/simulation/qsim/" triscCPU -c triscCPU

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Dec 05 18:50:21 2021
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/School/UTA/Fall_2021/CSE_2441/trisc/CPU/triscCPU/simulation/qsim/ triscCPU -c triscCPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file triscCPU.vo in folder "D:/School/UTA/Fall_2021/CSE_2441/trisc/CPU/triscCPU/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4655 megabytes
    Info: Processing ended: Sun Dec 05 18:50:22 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/School/UTA/Fall_2021/CSE_2441/trisc/CPU/triscCPU/simulation/qsim/triscCPU.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

D:/Quartus_Prime/ModelSim/modelsim_ase/win32aloem/vsim -c -do triscCPU.do

Reading pref.tcl

# 2020.1


# do triscCPU.do

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:25 on Dec 05,2021
# vlog -work work triscCPU.vo 

# -- Compiling module triscCPU
# -- Compiling module hard_block
# 
# Top level modules:
# 	triscCPU
# End time: 18:50:25 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:25 on Dec 05,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module triscCPU_vlg_vec_tst
# 
# Top level modules:
# 	triscCPU_vlg_vec_tst
# End time: 18:50:25 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.triscCPU_vlg_vec_tst 
# Start time: 18:50:26 on Dec 05,2021
# Loading work.triscCPU_vlg_vec_tst
# Loading work.triscCPU
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_clkctrl
# Loading fiftyfivenm_ver.fiftyfivenm_mux41
# Loading fiftyfivenm_ver.fiftyfivenm_ena_reg
# Loading altera_ver.dffeas
# Loading fiftyfivenm_ver.fiftyfivenm_ram_block
# Loading fiftyfivenm_ver.fiftyfivenm_ram_register
# Loading fiftyfivenm_ver.fiftyfivenm_ram_pulse_generator
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC1~ '.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /triscCPU_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: triscCPU.vo Line: 4498
# ** Warning: (vsim-3722) triscCPU.vo(4498): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC2~ '.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /triscCPU_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC2~  File: triscCPU.vo Line: 4521
# ** Warning: (vsim-3722) triscCPU.vo(4521): [TFMPC] - Missing connection for port 'clk_dft'.
# after#24
# ** Note: $finish    : Waveform.vwf.vt(65)
#    Time: 1 us  Iteration: 0  Instance: /triscCPU_vlg_vec_tst

# End time: 18:50:27 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/School/UTA/Fall_2021/CSE_2441/trisc/CPU/triscCPU/Waveform.vwf...

Reading D:/School/UTA/Fall_2021/CSE_2441/trisc/CPU/triscCPU/simulation/qsim/triscCPU.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/School/UTA/Fall_2021/CSE_2441/trisc/CPU/triscCPU/simulation/qsim/triscCPU_20211205185027.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.