
Final_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000074f8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b8  08007698  08007698  00008698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a50  08007a50  0000905c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007a50  08007a50  00008a50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a58  08007a58  0000905c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a58  08007a58  00008a58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007a5c  08007a5c  00008a5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08007a60  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000044c  2000005c  08007abc  0000905c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004a8  08007abc  000094a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000905c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ec74  00000000  00000000  0000908c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f7d  00000000  00000000  00017d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc8  00000000  00000000  00019c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ad6  00000000  00000000  0001aa48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017c36  00000000  00000000  0001b51e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001004a  00000000  00000000  00033154  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099ce1  00000000  00000000  0004319e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dce7f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004140  00000000  00000000  000dcec4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000e1004  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007680 	.word	0x08007680

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	08007680 	.word	0x08007680

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2f>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a34:	bf24      	itt	cs
 8000a36:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a3a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a3e:	d90d      	bls.n	8000a5c <__aeabi_d2f+0x30>
 8000a40:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a44:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a48:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a4c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a50:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a54:	bf08      	it	eq
 8000a56:	f020 0001 	biceq.w	r0, r0, #1
 8000a5a:	4770      	bx	lr
 8000a5c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a60:	d121      	bne.n	8000aa6 <__aeabi_d2f+0x7a>
 8000a62:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a66:	bfbc      	itt	lt
 8000a68:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a6c:	4770      	bxlt	lr
 8000a6e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a72:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a76:	f1c2 0218 	rsb	r2, r2, #24
 8000a7a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a82:	fa20 f002 	lsr.w	r0, r0, r2
 8000a86:	bf18      	it	ne
 8000a88:	f040 0001 	orrne.w	r0, r0, #1
 8000a8c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a90:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a94:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a98:	ea40 000c 	orr.w	r0, r0, ip
 8000a9c:	fa23 f302 	lsr.w	r3, r3, r2
 8000aa0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa4:	e7cc      	b.n	8000a40 <__aeabi_d2f+0x14>
 8000aa6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aaa:	d107      	bne.n	8000abc <__aeabi_d2f+0x90>
 8000aac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ab0:	bf1e      	ittt	ne
 8000ab2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ab6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aba:	4770      	bxne	lr
 8000abc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ac0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ac4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_uldivmod>:
 8000acc:	b953      	cbnz	r3, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ace:	b94a      	cbnz	r2, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ad0:	2900      	cmp	r1, #0
 8000ad2:	bf08      	it	eq
 8000ad4:	2800      	cmpeq	r0, #0
 8000ad6:	bf1c      	itt	ne
 8000ad8:	f04f 31ff 	movne.w	r1, #4294967295
 8000adc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ae0:	f000 b988 	b.w	8000df4 <__aeabi_idiv0>
 8000ae4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aec:	f000 f806 	bl	8000afc <__udivmoddi4>
 8000af0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000af4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af8:	b004      	add	sp, #16
 8000afa:	4770      	bx	lr

08000afc <__udivmoddi4>:
 8000afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b00:	9d08      	ldr	r5, [sp, #32]
 8000b02:	468e      	mov	lr, r1
 8000b04:	4604      	mov	r4, r0
 8000b06:	4688      	mov	r8, r1
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d14a      	bne.n	8000ba2 <__udivmoddi4+0xa6>
 8000b0c:	428a      	cmp	r2, r1
 8000b0e:	4617      	mov	r7, r2
 8000b10:	d962      	bls.n	8000bd8 <__udivmoddi4+0xdc>
 8000b12:	fab2 f682 	clz	r6, r2
 8000b16:	b14e      	cbz	r6, 8000b2c <__udivmoddi4+0x30>
 8000b18:	f1c6 0320 	rsb	r3, r6, #32
 8000b1c:	fa01 f806 	lsl.w	r8, r1, r6
 8000b20:	fa20 f303 	lsr.w	r3, r0, r3
 8000b24:	40b7      	lsls	r7, r6
 8000b26:	ea43 0808 	orr.w	r8, r3, r8
 8000b2a:	40b4      	lsls	r4, r6
 8000b2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b30:	fa1f fc87 	uxth.w	ip, r7
 8000b34:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b38:	0c23      	lsrs	r3, r4, #16
 8000b3a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b3e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b42:	fb01 f20c 	mul.w	r2, r1, ip
 8000b46:	429a      	cmp	r2, r3
 8000b48:	d909      	bls.n	8000b5e <__udivmoddi4+0x62>
 8000b4a:	18fb      	adds	r3, r7, r3
 8000b4c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b50:	f080 80ea 	bcs.w	8000d28 <__udivmoddi4+0x22c>
 8000b54:	429a      	cmp	r2, r3
 8000b56:	f240 80e7 	bls.w	8000d28 <__udivmoddi4+0x22c>
 8000b5a:	3902      	subs	r1, #2
 8000b5c:	443b      	add	r3, r7
 8000b5e:	1a9a      	subs	r2, r3, r2
 8000b60:	b2a3      	uxth	r3, r4
 8000b62:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b66:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b6e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b72:	459c      	cmp	ip, r3
 8000b74:	d909      	bls.n	8000b8a <__udivmoddi4+0x8e>
 8000b76:	18fb      	adds	r3, r7, r3
 8000b78:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b7c:	f080 80d6 	bcs.w	8000d2c <__udivmoddi4+0x230>
 8000b80:	459c      	cmp	ip, r3
 8000b82:	f240 80d3 	bls.w	8000d2c <__udivmoddi4+0x230>
 8000b86:	443b      	add	r3, r7
 8000b88:	3802      	subs	r0, #2
 8000b8a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b8e:	eba3 030c 	sub.w	r3, r3, ip
 8000b92:	2100      	movs	r1, #0
 8000b94:	b11d      	cbz	r5, 8000b9e <__udivmoddi4+0xa2>
 8000b96:	40f3      	lsrs	r3, r6
 8000b98:	2200      	movs	r2, #0
 8000b9a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba2:	428b      	cmp	r3, r1
 8000ba4:	d905      	bls.n	8000bb2 <__udivmoddi4+0xb6>
 8000ba6:	b10d      	cbz	r5, 8000bac <__udivmoddi4+0xb0>
 8000ba8:	e9c5 0100 	strd	r0, r1, [r5]
 8000bac:	2100      	movs	r1, #0
 8000bae:	4608      	mov	r0, r1
 8000bb0:	e7f5      	b.n	8000b9e <__udivmoddi4+0xa2>
 8000bb2:	fab3 f183 	clz	r1, r3
 8000bb6:	2900      	cmp	r1, #0
 8000bb8:	d146      	bne.n	8000c48 <__udivmoddi4+0x14c>
 8000bba:	4573      	cmp	r3, lr
 8000bbc:	d302      	bcc.n	8000bc4 <__udivmoddi4+0xc8>
 8000bbe:	4282      	cmp	r2, r0
 8000bc0:	f200 8105 	bhi.w	8000dce <__udivmoddi4+0x2d2>
 8000bc4:	1a84      	subs	r4, r0, r2
 8000bc6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bca:	2001      	movs	r0, #1
 8000bcc:	4690      	mov	r8, r2
 8000bce:	2d00      	cmp	r5, #0
 8000bd0:	d0e5      	beq.n	8000b9e <__udivmoddi4+0xa2>
 8000bd2:	e9c5 4800 	strd	r4, r8, [r5]
 8000bd6:	e7e2      	b.n	8000b9e <__udivmoddi4+0xa2>
 8000bd8:	2a00      	cmp	r2, #0
 8000bda:	f000 8090 	beq.w	8000cfe <__udivmoddi4+0x202>
 8000bde:	fab2 f682 	clz	r6, r2
 8000be2:	2e00      	cmp	r6, #0
 8000be4:	f040 80a4 	bne.w	8000d30 <__udivmoddi4+0x234>
 8000be8:	1a8a      	subs	r2, r1, r2
 8000bea:	0c03      	lsrs	r3, r0, #16
 8000bec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bf0:	b280      	uxth	r0, r0
 8000bf2:	b2bc      	uxth	r4, r7
 8000bf4:	2101      	movs	r1, #1
 8000bf6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bfa:	fb0e 221c 	mls	r2, lr, ip, r2
 8000bfe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c02:	fb04 f20c 	mul.w	r2, r4, ip
 8000c06:	429a      	cmp	r2, r3
 8000c08:	d907      	bls.n	8000c1a <__udivmoddi4+0x11e>
 8000c0a:	18fb      	adds	r3, r7, r3
 8000c0c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c10:	d202      	bcs.n	8000c18 <__udivmoddi4+0x11c>
 8000c12:	429a      	cmp	r2, r3
 8000c14:	f200 80e0 	bhi.w	8000dd8 <__udivmoddi4+0x2dc>
 8000c18:	46c4      	mov	ip, r8
 8000c1a:	1a9b      	subs	r3, r3, r2
 8000c1c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c20:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c24:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c28:	fb02 f404 	mul.w	r4, r2, r4
 8000c2c:	429c      	cmp	r4, r3
 8000c2e:	d907      	bls.n	8000c40 <__udivmoddi4+0x144>
 8000c30:	18fb      	adds	r3, r7, r3
 8000c32:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c36:	d202      	bcs.n	8000c3e <__udivmoddi4+0x142>
 8000c38:	429c      	cmp	r4, r3
 8000c3a:	f200 80ca 	bhi.w	8000dd2 <__udivmoddi4+0x2d6>
 8000c3e:	4602      	mov	r2, r0
 8000c40:	1b1b      	subs	r3, r3, r4
 8000c42:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c46:	e7a5      	b.n	8000b94 <__udivmoddi4+0x98>
 8000c48:	f1c1 0620 	rsb	r6, r1, #32
 8000c4c:	408b      	lsls	r3, r1
 8000c4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c52:	431f      	orrs	r7, r3
 8000c54:	fa0e f401 	lsl.w	r4, lr, r1
 8000c58:	fa20 f306 	lsr.w	r3, r0, r6
 8000c5c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c60:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c64:	4323      	orrs	r3, r4
 8000c66:	fa00 f801 	lsl.w	r8, r0, r1
 8000c6a:	fa1f fc87 	uxth.w	ip, r7
 8000c6e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c72:	0c1c      	lsrs	r4, r3, #16
 8000c74:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c78:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c7c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c80:	45a6      	cmp	lr, r4
 8000c82:	fa02 f201 	lsl.w	r2, r2, r1
 8000c86:	d909      	bls.n	8000c9c <__udivmoddi4+0x1a0>
 8000c88:	193c      	adds	r4, r7, r4
 8000c8a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c8e:	f080 809c 	bcs.w	8000dca <__udivmoddi4+0x2ce>
 8000c92:	45a6      	cmp	lr, r4
 8000c94:	f240 8099 	bls.w	8000dca <__udivmoddi4+0x2ce>
 8000c98:	3802      	subs	r0, #2
 8000c9a:	443c      	add	r4, r7
 8000c9c:	eba4 040e 	sub.w	r4, r4, lr
 8000ca0:	fa1f fe83 	uxth.w	lr, r3
 8000ca4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ca8:	fb09 4413 	mls	r4, r9, r3, r4
 8000cac:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cb0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cb4:	45a4      	cmp	ip, r4
 8000cb6:	d908      	bls.n	8000cca <__udivmoddi4+0x1ce>
 8000cb8:	193c      	adds	r4, r7, r4
 8000cba:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cbe:	f080 8082 	bcs.w	8000dc6 <__udivmoddi4+0x2ca>
 8000cc2:	45a4      	cmp	ip, r4
 8000cc4:	d97f      	bls.n	8000dc6 <__udivmoddi4+0x2ca>
 8000cc6:	3b02      	subs	r3, #2
 8000cc8:	443c      	add	r4, r7
 8000cca:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cce:	eba4 040c 	sub.w	r4, r4, ip
 8000cd2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cd6:	4564      	cmp	r4, ip
 8000cd8:	4673      	mov	r3, lr
 8000cda:	46e1      	mov	r9, ip
 8000cdc:	d362      	bcc.n	8000da4 <__udivmoddi4+0x2a8>
 8000cde:	d05f      	beq.n	8000da0 <__udivmoddi4+0x2a4>
 8000ce0:	b15d      	cbz	r5, 8000cfa <__udivmoddi4+0x1fe>
 8000ce2:	ebb8 0203 	subs.w	r2, r8, r3
 8000ce6:	eb64 0409 	sbc.w	r4, r4, r9
 8000cea:	fa04 f606 	lsl.w	r6, r4, r6
 8000cee:	fa22 f301 	lsr.w	r3, r2, r1
 8000cf2:	431e      	orrs	r6, r3
 8000cf4:	40cc      	lsrs	r4, r1
 8000cf6:	e9c5 6400 	strd	r6, r4, [r5]
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	e74f      	b.n	8000b9e <__udivmoddi4+0xa2>
 8000cfe:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d02:	0c01      	lsrs	r1, r0, #16
 8000d04:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d08:	b280      	uxth	r0, r0
 8000d0a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d0e:	463b      	mov	r3, r7
 8000d10:	4638      	mov	r0, r7
 8000d12:	463c      	mov	r4, r7
 8000d14:	46b8      	mov	r8, r7
 8000d16:	46be      	mov	lr, r7
 8000d18:	2620      	movs	r6, #32
 8000d1a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d1e:	eba2 0208 	sub.w	r2, r2, r8
 8000d22:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d26:	e766      	b.n	8000bf6 <__udivmoddi4+0xfa>
 8000d28:	4601      	mov	r1, r0
 8000d2a:	e718      	b.n	8000b5e <__udivmoddi4+0x62>
 8000d2c:	4610      	mov	r0, r2
 8000d2e:	e72c      	b.n	8000b8a <__udivmoddi4+0x8e>
 8000d30:	f1c6 0220 	rsb	r2, r6, #32
 8000d34:	fa2e f302 	lsr.w	r3, lr, r2
 8000d38:	40b7      	lsls	r7, r6
 8000d3a:	40b1      	lsls	r1, r6
 8000d3c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d44:	430a      	orrs	r2, r1
 8000d46:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d4a:	b2bc      	uxth	r4, r7
 8000d4c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d50:	0c11      	lsrs	r1, r2, #16
 8000d52:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d56:	fb08 f904 	mul.w	r9, r8, r4
 8000d5a:	40b0      	lsls	r0, r6
 8000d5c:	4589      	cmp	r9, r1
 8000d5e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d62:	b280      	uxth	r0, r0
 8000d64:	d93e      	bls.n	8000de4 <__udivmoddi4+0x2e8>
 8000d66:	1879      	adds	r1, r7, r1
 8000d68:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d6c:	d201      	bcs.n	8000d72 <__udivmoddi4+0x276>
 8000d6e:	4589      	cmp	r9, r1
 8000d70:	d81f      	bhi.n	8000db2 <__udivmoddi4+0x2b6>
 8000d72:	eba1 0109 	sub.w	r1, r1, r9
 8000d76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d7a:	fb09 f804 	mul.w	r8, r9, r4
 8000d7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d82:	b292      	uxth	r2, r2
 8000d84:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d88:	4542      	cmp	r2, r8
 8000d8a:	d229      	bcs.n	8000de0 <__udivmoddi4+0x2e4>
 8000d8c:	18ba      	adds	r2, r7, r2
 8000d8e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d92:	d2c4      	bcs.n	8000d1e <__udivmoddi4+0x222>
 8000d94:	4542      	cmp	r2, r8
 8000d96:	d2c2      	bcs.n	8000d1e <__udivmoddi4+0x222>
 8000d98:	f1a9 0102 	sub.w	r1, r9, #2
 8000d9c:	443a      	add	r2, r7
 8000d9e:	e7be      	b.n	8000d1e <__udivmoddi4+0x222>
 8000da0:	45f0      	cmp	r8, lr
 8000da2:	d29d      	bcs.n	8000ce0 <__udivmoddi4+0x1e4>
 8000da4:	ebbe 0302 	subs.w	r3, lr, r2
 8000da8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000dac:	3801      	subs	r0, #1
 8000dae:	46e1      	mov	r9, ip
 8000db0:	e796      	b.n	8000ce0 <__udivmoddi4+0x1e4>
 8000db2:	eba7 0909 	sub.w	r9, r7, r9
 8000db6:	4449      	add	r1, r9
 8000db8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dbc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dc0:	fb09 f804 	mul.w	r8, r9, r4
 8000dc4:	e7db      	b.n	8000d7e <__udivmoddi4+0x282>
 8000dc6:	4673      	mov	r3, lr
 8000dc8:	e77f      	b.n	8000cca <__udivmoddi4+0x1ce>
 8000dca:	4650      	mov	r0, sl
 8000dcc:	e766      	b.n	8000c9c <__udivmoddi4+0x1a0>
 8000dce:	4608      	mov	r0, r1
 8000dd0:	e6fd      	b.n	8000bce <__udivmoddi4+0xd2>
 8000dd2:	443b      	add	r3, r7
 8000dd4:	3a02      	subs	r2, #2
 8000dd6:	e733      	b.n	8000c40 <__udivmoddi4+0x144>
 8000dd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ddc:	443b      	add	r3, r7
 8000dde:	e71c      	b.n	8000c1a <__udivmoddi4+0x11e>
 8000de0:	4649      	mov	r1, r9
 8000de2:	e79c      	b.n	8000d1e <__udivmoddi4+0x222>
 8000de4:	eba1 0109 	sub.w	r1, r1, r9
 8000de8:	46c4      	mov	ip, r8
 8000dea:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dee:	fb09 f804 	mul.w	r8, r9, r4
 8000df2:	e7c4      	b.n	8000d7e <__udivmoddi4+0x282>

08000df4 <__aeabi_idiv0>:
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop

08000df8 <HCSR04_TRIG_PULSE.0>:

	uint16_t time_diff = 0;
	uint16_t distance = 0;


	void HCSR04_TRIG_PULSE(void) {
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	f8c7 c004 	str.w	ip, [r7, #4]
		HAL_GPIO_WritePin(HCSR04_TRIG_GPIO_Port, HCSR04_TRIG_Pin, GPIO_PIN_SET);
 8000e02:	2201      	movs	r2, #1
 8000e04:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e08:	480a      	ldr	r0, [pc, #40]	@ (8000e34 <HCSR04_TRIG_PULSE.0+0x3c>)
 8000e0a:	f002 fe51 	bl	8003ab0 <HAL_GPIO_WritePin>
		for (int i = 0; i != 15; i = i + 1) {};
 8000e0e:	2300      	movs	r3, #0
 8000e10:	60fb      	str	r3, [r7, #12]
 8000e12:	e002      	b.n	8000e1a <HCSR04_TRIG_PULSE.0+0x22>
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	3301      	adds	r3, #1
 8000e18:	60fb      	str	r3, [r7, #12]
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	2b0f      	cmp	r3, #15
 8000e1e:	d1f9      	bne.n	8000e14 <HCSR04_TRIG_PULSE.0+0x1c>
		HAL_GPIO_WritePin(HCSR04_TRIG_GPIO_Port, HCSR04_TRIG_Pin, GPIO_PIN_RESET);
 8000e20:	2200      	movs	r2, #0
 8000e22:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e26:	4803      	ldr	r0, [pc, #12]	@ (8000e34 <HCSR04_TRIG_PULSE.0+0x3c>)
 8000e28:	f002 fe42 	bl	8003ab0 <HAL_GPIO_WritePin>
	}
 8000e2c:	bf00      	nop
 8000e2e:	3710      	adds	r7, #16
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	40020400 	.word	0x40020400

08000e38 <main>:
{
 8000e38:	b5b0      	push	{r4, r5, r7, lr}
 8000e3a:	b0ce      	sub	sp, #312	@ 0x138
 8000e3c:	af04      	add	r7, sp, #16
int main(void)
 8000e3e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000e42:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
	char clk_label[128] = {0};
 8000e46:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8000e4a:	2280      	movs	r2, #128	@ 0x80
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f005 ff98 	bl	8006d84 <memset>
	char clk_msg_buffer[64] = {0};
 8000e54:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000e58:	2240      	movs	r2, #64	@ 0x40
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f005 ff91 	bl	8006d84 <memset>
	char irrigation_done_msg[64] = {0};
 8000e62:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000e66:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	2340      	movs	r3, #64	@ 0x40
 8000e6e:	461a      	mov	r2, r3
 8000e70:	2100      	movs	r1, #0
 8000e72:	f005 ff87 	bl	8006d84 <memset>
	uint16_t time_diff = 0;
 8000e76:	2300      	movs	r3, #0
 8000e78:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
	uint16_t distance = 0;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e82:	f001 fe4f 	bl	8002b24 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e86:	f000 fbcb 	bl	8001620 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e8a:	f000 fe97 	bl	8001bbc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000e8e:	f000 fe6b 	bl	8001b68 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000e92:	f000 fc25 	bl	80016e0 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000e96:	f000 fc75 	bl	8001784 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000e9a:	f000 fcf7 	bl	800188c <MX_TIM3_Init>
  MX_TIM4_Init();
 8000e9e:	f000 fd65 	bl	800196c <MX_TIM4_Init>
  MX_TIM5_Init();
 8000ea2:	f000 fdd9 	bl	8001a58 <MX_TIM5_Init>
  MX_TIM9_Init();
 8000ea6:	f000 fe25 	bl	8001af4 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Init(&htim2);
 8000eaa:	48a8      	ldr	r0, [pc, #672]	@ (800114c <main+0x314>)
 8000eac:	f003 fab2 	bl	8004414 <HAL_TIM_Base_Init>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	48a6      	ldr	r0, [pc, #664]	@ (800114c <main+0x314>)
 8000eb4:	f003 fc42 	bl	800473c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000eb8:	2104      	movs	r1, #4
 8000eba:	48a4      	ldr	r0, [pc, #656]	@ (800114c <main+0x314>)
 8000ebc:	f003 fc3e 	bl	800473c <HAL_TIM_PWM_Start>

  TIM2 -> PSC = 16 - 1;
 8000ec0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ec4:	220f      	movs	r2, #15
 8000ec6:	629a      	str	r2, [r3, #40]	@ 0x28
  TIM2 -> ARR = 2000 - 1;
 8000ec8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ecc:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8000ed0:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIM2 -> CCR1 = 0;
 8000ed2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	635a      	str	r2, [r3, #52]	@ 0x34
  TIM2 -> CCR2 = 0;
 8000eda:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ede:	2200      	movs	r2, #0
 8000ee0:	639a      	str	r2, [r3, #56]	@ 0x38

  HAL_TIM_Base_Start(&htim4);
 8000ee2:	489b      	ldr	r0, [pc, #620]	@ (8001150 <main+0x318>)
 8000ee4:	f003 fae6 	bl	80044b4 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8000ee8:	2104      	movs	r1, #4
 8000eea:	4899      	ldr	r0, [pc, #612]	@ (8001150 <main+0x318>)
 8000eec:	f003 fc26 	bl	800473c <HAL_TIM_PWM_Start>

  TIM4->PSC = 16-1;
 8000ef0:	4b98      	ldr	r3, [pc, #608]	@ (8001154 <main+0x31c>)
 8000ef2:	220f      	movs	r2, #15
 8000ef4:	629a      	str	r2, [r3, #40]	@ 0x28
  TIM4->ARR = 20000-1;
 8000ef6:	4b97      	ldr	r3, [pc, #604]	@ (8001154 <main+0x31c>)
 8000ef8:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000efc:	62da      	str	r2, [r3, #44]	@ 0x2c

  HAL_TIM_Base_Start_IT(&htim5);
 8000efe:	4896      	ldr	r0, [pc, #600]	@ (8001158 <main+0x320>)
 8000f00:	f003 fb32 	bl	8004568 <HAL_TIM_Base_Start_IT>

  HAL_TIM_Base_Init(&htim3);
 8000f04:	4895      	ldr	r0, [pc, #596]	@ (800115c <main+0x324>)
 8000f06:	f003 fa85 	bl	8004414 <HAL_TIM_Base_Init>
  HAL_TIM_Base_Start(&htim3);
 8000f0a:	4894      	ldr	r0, [pc, #592]	@ (800115c <main+0x324>)
 8000f0c:	f003 fad2 	bl	80044b4 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8000f10:	2100      	movs	r1, #0
 8000f12:	4892      	ldr	r0, [pc, #584]	@ (800115c <main+0x324>)
 8000f14:	f003 fd1c 	bl	8004950 <HAL_TIM_IC_Start_IT>

  HAL_TIM_Base_Init(&htim9);
 8000f18:	4891      	ldr	r0, [pc, #580]	@ (8001160 <main+0x328>)
 8000f1a:	f003 fa7b 	bl	8004414 <HAL_TIM_Base_Init>
  HAL_TIM_Base_Start(&htim9);
 8000f1e:	4890      	ldr	r0, [pc, #576]	@ (8001160 <main+0x328>)
 8000f20:	f003 fac8 	bl	80044b4 <HAL_TIM_Base_Start>

//  HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
//  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);


  clock_hours = 0;
 8000f24:	4b8f      	ldr	r3, [pc, #572]	@ (8001164 <main+0x32c>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	701a      	strb	r2, [r3, #0]
  clock_mins = 0;
 8000f2a:	4b8f      	ldr	r3, [pc, #572]	@ (8001168 <main+0x330>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // START SYSTEM MODE HERE
	  sprintf((char*)txd_msg_buffer, "\r\n Enter SETUP Parameters:");
 8000f30:	498e      	ldr	r1, [pc, #568]	@ (800116c <main+0x334>)
 8000f32:	488f      	ldr	r0, [pc, #572]	@ (8001170 <main+0x338>)
 8000f34:	f005 ff04 	bl	8006d40 <siprintf>
	  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000f38:	488d      	ldr	r0, [pc, #564]	@ (8001170 <main+0x338>)
 8000f3a:	f7ff f951 	bl	80001e0 <strlen>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	b29a      	uxth	r2, r3
 8000f42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f46:	498a      	ldr	r1, [pc, #552]	@ (8001170 <main+0x338>)
 8000f48:	488a      	ldr	r0, [pc, #552]	@ (8001174 <main+0x33c>)
 8000f4a:	f004 fe55 	bl	8005bf8 <HAL_UART_Transmit>


	  for (int i = 0; i < PIPELINE_NUM; i++) {
 8000f4e:	2300      	movs	r3, #0
 8000f50:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8000f54:	e070      	b.n	8001038 <main+0x200>
		  rcv_intpt_flag = 00; // usd to see if receiver interrupt has occured
 8000f56:	4b88      	ldr	r3, [pc, #544]	@ (8001178 <main+0x340>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Receive_IT(&huart2, &byte, 1); // enables receiver to create interrupt when character arrives. it's placed in "byte"
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	4987      	ldr	r1, [pc, #540]	@ (800117c <main+0x344>)
 8000f60:	4884      	ldr	r0, [pc, #528]	@ (8001174 <main+0x33c>)
 8000f62:	f004 fed4 	bl	8005d0e <HAL_UART_Receive_IT>

		  sprintf((char*)txd_msg_buffer, "\r\n PIPELINE (options: 0 to 3): ");
 8000f66:	4986      	ldr	r1, [pc, #536]	@ (8001180 <main+0x348>)
 8000f68:	4881      	ldr	r0, [pc, #516]	@ (8001170 <main+0x338>)
 8000f6a:	f005 fee9 	bl	8006d40 <siprintf>
		  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000f6e:	4880      	ldr	r0, [pc, #512]	@ (8001170 <main+0x338>)
 8000f70:	f7ff f936 	bl	80001e0 <strlen>
 8000f74:	4603      	mov	r3, r0
 8000f76:	b29a      	uxth	r2, r3
 8000f78:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f7c:	497c      	ldr	r1, [pc, #496]	@ (8001170 <main+0x338>)
 8000f7e:	487d      	ldr	r0, [pc, #500]	@ (8001174 <main+0x33c>)
 8000f80:	f004 fe3a 	bl	8005bf8 <HAL_UART_Transmit>
		  while( rcv_intpt_flag == (00) ) {}
 8000f84:	bf00      	nop
 8000f86:	4b7c      	ldr	r3, [pc, #496]	@ (8001178 <main+0x340>)
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d0fb      	beq.n	8000f86 <main+0x14e>

		  pipeline[i].value = value;
 8000f8e:	4b7d      	ldr	r3, [pc, #500]	@ (8001184 <main+0x34c>)
 8000f90:	881b      	ldrh	r3, [r3, #0]
 8000f92:	b2d8      	uxtb	r0, r3
 8000f94:	497c      	ldr	r1, [pc, #496]	@ (8001188 <main+0x350>)
 8000f96:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	005b      	lsls	r3, r3, #1
 8000f9e:	4413      	add	r3, r2
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	440b      	add	r3, r1
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	701a      	strb	r2, [r3, #0]

		  sprintf((char*)txd_msg_buffer, "\r\n value: %d", pipeline[i].value);
 8000fa8:	4977      	ldr	r1, [pc, #476]	@ (8001188 <main+0x350>)
 8000faa:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8000fae:	4613      	mov	r3, r2
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	4413      	add	r3, r2
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	440b      	add	r3, r1
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	461a      	mov	r2, r3
 8000fbc:	4973      	ldr	r1, [pc, #460]	@ (800118c <main+0x354>)
 8000fbe:	486c      	ldr	r0, [pc, #432]	@ (8001170 <main+0x338>)
 8000fc0:	f005 febe 	bl	8006d40 <siprintf>
		  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000fc4:	486a      	ldr	r0, [pc, #424]	@ (8001170 <main+0x338>)
 8000fc6:	f7ff f90b 	bl	80001e0 <strlen>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	b29a      	uxth	r2, r3
 8000fce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fd2:	4967      	ldr	r1, [pc, #412]	@ (8001170 <main+0x338>)
 8000fd4:	4867      	ldr	r0, [pc, #412]	@ (8001174 <main+0x33c>)
 8000fd6:	f004 fe0f 	bl	8005bf8 <HAL_UART_Transmit>

		  rcv_intpt_flag = 00; // usd to see if receiver interrupt has occured
 8000fda:	4b67      	ldr	r3, [pc, #412]	@ (8001178 <main+0x340>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Receive_IT(&huart2, &byte, 1); // enables receiver to create interrupt when character arrives. it's placed in "byte"
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	4966      	ldr	r1, [pc, #408]	@ (800117c <main+0x344>)
 8000fe4:	4863      	ldr	r0, [pc, #396]	@ (8001174 <main+0x33c>)
 8000fe6:	f004 fe92 	bl	8005d0e <HAL_UART_Receive_IT>

		  sprintf((char*)txd_msg_buffer, "\r\n Pump PWM (options: 0 to 3): ");
 8000fea:	4969      	ldr	r1, [pc, #420]	@ (8001190 <main+0x358>)
 8000fec:	4860      	ldr	r0, [pc, #384]	@ (8001170 <main+0x338>)
 8000fee:	f005 fea7 	bl	8006d40 <siprintf>
		  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8000ff2:	485f      	ldr	r0, [pc, #380]	@ (8001170 <main+0x338>)
 8000ff4:	f7ff f8f4 	bl	80001e0 <strlen>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	b29a      	uxth	r2, r3
 8000ffc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001000:	495b      	ldr	r1, [pc, #364]	@ (8001170 <main+0x338>)
 8001002:	485c      	ldr	r0, [pc, #368]	@ (8001174 <main+0x33c>)
 8001004:	f004 fdf8 	bl	8005bf8 <HAL_UART_Transmit>
		  while( rcv_intpt_flag == (00) ) {}
 8001008:	bf00      	nop
 800100a:	4b5b      	ldr	r3, [pc, #364]	@ (8001178 <main+0x340>)
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d0fb      	beq.n	800100a <main+0x1d2>

		  pipeline[i].pwm = value;
 8001012:	4b5c      	ldr	r3, [pc, #368]	@ (8001184 <main+0x34c>)
 8001014:	881b      	ldrh	r3, [r3, #0]
 8001016:	b2d8      	uxtb	r0, r3
 8001018:	495b      	ldr	r1, [pc, #364]	@ (8001188 <main+0x350>)
 800101a:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 800101e:	4613      	mov	r3, r2
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	4413      	add	r3, r2
 8001024:	005b      	lsls	r3, r3, #1
 8001026:	440b      	add	r3, r1
 8001028:	3301      	adds	r3, #1
 800102a:	4602      	mov	r2, r0
 800102c:	701a      	strb	r2, [r3, #0]
	  for (int i = 0; i < PIPELINE_NUM; i++) {
 800102e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001032:	3301      	adds	r3, #1
 8001034:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001038:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800103c:	2b03      	cmp	r3, #3
 800103e:	dd8a      	ble.n	8000f56 <main+0x11e>
	  }

	  for (int i = 0; i < PIPELINE_NUM; i++) {
 8001040:	2300      	movs	r3, #0
 8001042:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001046:	e05a      	b.n	80010fe <main+0x2c6>
		  rcv_intpt_flag = 00; // usd to see if receiver interrupt has occured
 8001048:	4b4b      	ldr	r3, [pc, #300]	@ (8001178 <main+0x340>)
 800104a:	2200      	movs	r2, #0
 800104c:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Receive_IT(&huart2, &byte, 1); // enables receiver to create interrupt when character arrives. it's placed in "byte"
 800104e:	2201      	movs	r2, #1
 8001050:	494a      	ldr	r1, [pc, #296]	@ (800117c <main+0x344>)
 8001052:	4848      	ldr	r0, [pc, #288]	@ (8001174 <main+0x33c>)
 8001054:	f004 fe5b 	bl	8005d0e <HAL_UART_Receive_IT>

		  sprintf((char*)txd_msg_buffer, "\r\n Pipeline %d	Pump FIRST HOUR (options: 00 to 23): ", i);
 8001058:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800105c:	494d      	ldr	r1, [pc, #308]	@ (8001194 <main+0x35c>)
 800105e:	4844      	ldr	r0, [pc, #272]	@ (8001170 <main+0x338>)
 8001060:	f005 fe6e 	bl	8006d40 <siprintf>
		  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8001064:	4842      	ldr	r0, [pc, #264]	@ (8001170 <main+0x338>)
 8001066:	f7ff f8bb 	bl	80001e0 <strlen>
 800106a:	4603      	mov	r3, r0
 800106c:	b29a      	uxth	r2, r3
 800106e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001072:	493f      	ldr	r1, [pc, #252]	@ (8001170 <main+0x338>)
 8001074:	483f      	ldr	r0, [pc, #252]	@ (8001174 <main+0x33c>)
 8001076:	f004 fdbf 	bl	8005bf8 <HAL_UART_Transmit>
		  while( rcv_intpt_flag == (00) ) {}
 800107a:	bf00      	nop
 800107c:	4b3e      	ldr	r3, [pc, #248]	@ (8001178 <main+0x340>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d0fb      	beq.n	800107c <main+0x244>

		  pipeline[i].first_time = value;
 8001084:	4b3f      	ldr	r3, [pc, #252]	@ (8001184 <main+0x34c>)
 8001086:	8818      	ldrh	r0, [r3, #0]
 8001088:	493f      	ldr	r1, [pc, #252]	@ (8001188 <main+0x350>)
 800108a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800108e:	4613      	mov	r3, r2
 8001090:	005b      	lsls	r3, r3, #1
 8001092:	4413      	add	r3, r2
 8001094:	005b      	lsls	r3, r3, #1
 8001096:	440b      	add	r3, r1
 8001098:	3302      	adds	r3, #2
 800109a:	4602      	mov	r2, r0
 800109c:	801a      	strh	r2, [r3, #0]

		  rcv_intpt_flag = 00; // usd to see if receiver interrupt has occured
 800109e:	4b36      	ldr	r3, [pc, #216]	@ (8001178 <main+0x340>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Receive_IT(&huart2, &byte, 1); // enables receiver to create interrupt when character arrives. it's placed in "byte"
 80010a4:	2201      	movs	r2, #1
 80010a6:	4935      	ldr	r1, [pc, #212]	@ (800117c <main+0x344>)
 80010a8:	4832      	ldr	r0, [pc, #200]	@ (8001174 <main+0x33c>)
 80010aa:	f004 fe30 	bl	8005d0e <HAL_UART_Receive_IT>

		  sprintf((char*)txd_msg_buffer, "\r\n Pipeline %d	Pump LAST HOUR (options: 00 to 23): ", i);
 80010ae:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80010b2:	4939      	ldr	r1, [pc, #228]	@ (8001198 <main+0x360>)
 80010b4:	482e      	ldr	r0, [pc, #184]	@ (8001170 <main+0x338>)
 80010b6:	f005 fe43 	bl	8006d40 <siprintf>
		  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 80010ba:	482d      	ldr	r0, [pc, #180]	@ (8001170 <main+0x338>)
 80010bc:	f7ff f890 	bl	80001e0 <strlen>
 80010c0:	4603      	mov	r3, r0
 80010c2:	b29a      	uxth	r2, r3
 80010c4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010c8:	4929      	ldr	r1, [pc, #164]	@ (8001170 <main+0x338>)
 80010ca:	482a      	ldr	r0, [pc, #168]	@ (8001174 <main+0x33c>)
 80010cc:	f004 fd94 	bl	8005bf8 <HAL_UART_Transmit>
		  while( rcv_intpt_flag == (00) ) {}
 80010d0:	bf00      	nop
 80010d2:	4b29      	ldr	r3, [pc, #164]	@ (8001178 <main+0x340>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d0fb      	beq.n	80010d2 <main+0x29a>

		  pipeline[i].last_time = value;
 80010da:	4b2a      	ldr	r3, [pc, #168]	@ (8001184 <main+0x34c>)
 80010dc:	8818      	ldrh	r0, [r3, #0]
 80010de:	492a      	ldr	r1, [pc, #168]	@ (8001188 <main+0x350>)
 80010e0:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80010e4:	4613      	mov	r3, r2
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	4413      	add	r3, r2
 80010ea:	005b      	lsls	r3, r3, #1
 80010ec:	440b      	add	r3, r1
 80010ee:	3304      	adds	r3, #4
 80010f0:	4602      	mov	r2, r0
 80010f2:	801a      	strh	r2, [r3, #0]
	  for (int i = 0; i < PIPELINE_NUM; i++) {
 80010f4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80010f8:	3301      	adds	r3, #1
 80010fa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80010fe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001102:	2b03      	cmp	r3, #3
 8001104:	dda0      	ble.n	8001048 <main+0x210>
	  }

	  sprintf((char*)txd_msg_buffer, "\r\n Printing SETUP Parameters");
 8001106:	4925      	ldr	r1, [pc, #148]	@ (800119c <main+0x364>)
 8001108:	4819      	ldr	r0, [pc, #100]	@ (8001170 <main+0x338>)
 800110a:	f005 fe19 	bl	8006d40 <siprintf>
	  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 800110e:	4818      	ldr	r0, [pc, #96]	@ (8001170 <main+0x338>)
 8001110:	f7ff f866 	bl	80001e0 <strlen>
 8001114:	4603      	mov	r3, r0
 8001116:	b29a      	uxth	r2, r3
 8001118:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800111c:	4914      	ldr	r1, [pc, #80]	@ (8001170 <main+0x338>)
 800111e:	4815      	ldr	r0, [pc, #84]	@ (8001174 <main+0x33c>)
 8001120:	f004 fd6a 	bl	8005bf8 <HAL_UART_Transmit>
	  sprintf((char*)txd_msg_buffer, "\r\n CURRENT WALL CLOCK HOUR 0");
 8001124:	491e      	ldr	r1, [pc, #120]	@ (80011a0 <main+0x368>)
 8001126:	4812      	ldr	r0, [pc, #72]	@ (8001170 <main+0x338>)
 8001128:	f005 fe0a 	bl	8006d40 <siprintf>
	  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 800112c:	4810      	ldr	r0, [pc, #64]	@ (8001170 <main+0x338>)
 800112e:	f7ff f857 	bl	80001e0 <strlen>
 8001132:	4603      	mov	r3, r0
 8001134:	b29a      	uxth	r2, r3
 8001136:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800113a:	490d      	ldr	r1, [pc, #52]	@ (8001170 <main+0x338>)
 800113c:	480d      	ldr	r0, [pc, #52]	@ (8001174 <main+0x33c>)
 800113e:	f004 fd5b 	bl	8005bf8 <HAL_UART_Transmit>

	  for (int i = 0; i < PIPELINE_NUM; i++) {
 8001142:	2300      	movs	r3, #0
 8001144:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8001148:	e06e      	b.n	8001228 <main+0x3f0>
 800114a:	bf00      	nop
 800114c:	200000c0 	.word	0x200000c0
 8001150:	20000150 	.word	0x20000150
 8001154:	40000800 	.word	0x40000800
 8001158:	20000198 	.word	0x20000198
 800115c:	20000108 	.word	0x20000108
 8001160:	200001e0 	.word	0x200001e0
 8001164:	20000270 	.word	0x20000270
 8001168:	20000271 	.word	0x20000271
 800116c:	08007698 	.word	0x08007698
 8001170:	200002cc 	.word	0x200002cc
 8001174:	20000228 	.word	0x20000228
 8001178:	20000280 	.word	0x20000280
 800117c:	2000027c 	.word	0x2000027c
 8001180:	080076b4 	.word	0x080076b4
 8001184:	2000027e 	.word	0x2000027e
 8001188:	20000284 	.word	0x20000284
 800118c:	080076d4 	.word	0x080076d4
 8001190:	080076e4 	.word	0x080076e4
 8001194:	08007704 	.word	0x08007704
 8001198:	0800773c 	.word	0x0800773c
 800119c:	08007770 	.word	0x08007770
 80011a0:	08007790 	.word	0x08007790
		  sprintf((char*)txd_msg_buffer, "\r\n PIPELINE: %d	 Pump PWM: %d  Pump FIRST HOUR: %d  Pump LAST HOUR: %d\n", pipeline[i].value, pipeline[i].pwm, pipeline[i].first_time, pipeline[i].last_time);
 80011a4:	499d      	ldr	r1, [pc, #628]	@ (800141c <main+0x5e4>)
 80011a6:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80011aa:	4613      	mov	r3, r2
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	4413      	add	r3, r2
 80011b0:	005b      	lsls	r3, r3, #1
 80011b2:	440b      	add	r3, r1
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	461c      	mov	r4, r3
 80011b8:	4998      	ldr	r1, [pc, #608]	@ (800141c <main+0x5e4>)
 80011ba:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80011be:	4613      	mov	r3, r2
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	4413      	add	r3, r2
 80011c4:	005b      	lsls	r3, r3, #1
 80011c6:	440b      	add	r3, r1
 80011c8:	3301      	adds	r3, #1
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	461d      	mov	r5, r3
 80011ce:	4993      	ldr	r1, [pc, #588]	@ (800141c <main+0x5e4>)
 80011d0:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80011d4:	4613      	mov	r3, r2
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	4413      	add	r3, r2
 80011da:	005b      	lsls	r3, r3, #1
 80011dc:	440b      	add	r3, r1
 80011de:	3302      	adds	r3, #2
 80011e0:	881b      	ldrh	r3, [r3, #0]
 80011e2:	4618      	mov	r0, r3
 80011e4:	498d      	ldr	r1, [pc, #564]	@ (800141c <main+0x5e4>)
 80011e6:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80011ea:	4613      	mov	r3, r2
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	4413      	add	r3, r2
 80011f0:	005b      	lsls	r3, r3, #1
 80011f2:	440b      	add	r3, r1
 80011f4:	3304      	adds	r3, #4
 80011f6:	881b      	ldrh	r3, [r3, #0]
 80011f8:	9301      	str	r3, [sp, #4]
 80011fa:	9000      	str	r0, [sp, #0]
 80011fc:	462b      	mov	r3, r5
 80011fe:	4622      	mov	r2, r4
 8001200:	4987      	ldr	r1, [pc, #540]	@ (8001420 <main+0x5e8>)
 8001202:	4888      	ldr	r0, [pc, #544]	@ (8001424 <main+0x5ec>)
 8001204:	f005 fd9c 	bl	8006d40 <siprintf>
		  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8001208:	4886      	ldr	r0, [pc, #536]	@ (8001424 <main+0x5ec>)
 800120a:	f7fe ffe9 	bl	80001e0 <strlen>
 800120e:	4603      	mov	r3, r0
 8001210:	b29a      	uxth	r2, r3
 8001212:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001216:	4983      	ldr	r1, [pc, #524]	@ (8001424 <main+0x5ec>)
 8001218:	4883      	ldr	r0, [pc, #524]	@ (8001428 <main+0x5f0>)
 800121a:	f004 fced 	bl	8005bf8 <HAL_UART_Transmit>
	  for (int i = 0; i < PIPELINE_NUM; i++) {
 800121e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001222:	3301      	adds	r3, #1
 8001224:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8001228:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800122c:	2b03      	cmp	r3, #3
 800122e:	ddb9      	ble.n	80011a4 <main+0x36c>
	  }


	  sprintf((char*)txd_msg_buffer, "\r\n SETUP is done. Press Blue Button for RUN MODE");
 8001230:	497e      	ldr	r1, [pc, #504]	@ (800142c <main+0x5f4>)
 8001232:	487c      	ldr	r0, [pc, #496]	@ (8001424 <main+0x5ec>)
 8001234:	f005 fd84 	bl	8006d40 <siprintf>
	  HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), 1000);
 8001238:	487a      	ldr	r0, [pc, #488]	@ (8001424 <main+0x5ec>)
 800123a:	f7fe ffd1 	bl	80001e0 <strlen>
 800123e:	4603      	mov	r3, r0
 8001240:	b29a      	uxth	r2, r3
 8001242:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001246:	4977      	ldr	r1, [pc, #476]	@ (8001424 <main+0x5ec>)
 8001248:	4877      	ldr	r0, [pc, #476]	@ (8001428 <main+0x5f0>)
 800124a:	f004 fcd5 	bl	8005bf8 <HAL_UART_Transmit>

	  while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)) {}
 800124e:	bf00      	nop
 8001250:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001254:	4876      	ldr	r0, [pc, #472]	@ (8001430 <main+0x5f8>)
 8001256:	f002 fc13 	bl	8003a80 <HAL_GPIO_ReadPin>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d1f7      	bne.n	8001250 <main+0x418>

	  clock_mins = 0; clock_hours = 0;
 8001260:	4b74      	ldr	r3, [pc, #464]	@ (8001434 <main+0x5fc>)
 8001262:	2200      	movs	r2, #0
 8001264:	701a      	strb	r2, [r3, #0]
 8001266:	4b74      	ldr	r3, [pc, #464]	@ (8001438 <main+0x600>)
 8001268:	2200      	movs	r2, #0
 800126a:	701a      	strb	r2, [r3, #0]
	  sprintf( clk_label, "\r\n Wall Clk | Zone/Inlet | Motor Speed PWM | Motor RPM | Reservoir Water Depth ");
 800126c:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8001270:	4972      	ldr	r1, [pc, #456]	@ (800143c <main+0x604>)
 8001272:	4618      	mov	r0, r3
 8001274:	f005 fd64 	bl	8006d40 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t *)clk_label, strlen(clk_label), HAL_MAX_DELAY);
 8001278:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 800127c:	4618      	mov	r0, r3
 800127e:	f7fe ffaf 	bl	80001e0 <strlen>
 8001282:	4603      	mov	r3, r0
 8001284:	b29a      	uxth	r2, r3
 8001286:	f107 0180 	add.w	r1, r7, #128	@ 0x80
 800128a:	f04f 33ff 	mov.w	r3, #4294967295
 800128e:	4866      	ldr	r0, [pc, #408]	@ (8001428 <main+0x5f0>)
 8001290:	f004 fcb2 	bl	8005bf8 <HAL_UART_Transmit>

	  //set all values to ' '
	  for (int i = 0; i < 24; i++) {
 8001294:	2300      	movs	r3, #0
 8001296:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800129a:	e00a      	b.n	80012b2 <main+0x47a>
		  OutputData[i].value = ' ';
 800129c:	4a68      	ldr	r2, [pc, #416]	@ (8001440 <main+0x608>)
 800129e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80012a2:	2120      	movs	r1, #32
 80012a4:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
	  for (int i = 0; i < 24; i++) {
 80012a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80012ac:	3301      	adds	r3, #1
 80012ae:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80012b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80012b6:	2b17      	cmp	r3, #23
 80012b8:	ddf0      	ble.n	800129c <main+0x464>
	  }

	  format_time(OutputData, pipeline);
 80012ba:	4958      	ldr	r1, [pc, #352]	@ (800141c <main+0x5e4>)
 80012bc:	4860      	ldr	r0, [pc, #384]	@ (8001440 <main+0x608>)
 80012be:	f000 fe25 	bl	8001f0c <format_time>
	  wall_clock_hr_update_flag = 1;
 80012c2:	4b60      	ldr	r3, [pc, #384]	@ (8001444 <main+0x60c>)
 80012c4:	2201      	movs	r2, #1
 80012c6:	701a      	strb	r2, [r3, #0]

	  uint8_t counter = 0;
 80012c8:	2300      	movs	r3, #0
 80012ca:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
	  while (1) {
		  // Continuously print

		  if (wall_clock_hr_update_flag) {
 80012ce:	4b5d      	ldr	r3, [pc, #372]	@ (8001444 <main+0x60c>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d0fa      	beq.n	80012ce <main+0x496>
		  	  wall_clock_hr_update_flag = 0;
 80012d8:	4b5a      	ldr	r3, [pc, #360]	@ (8001444 <main+0x60c>)
 80012da:	2200      	movs	r2, #0
 80012dc:	701a      	strb	r2, [r3, #0]

		  	  //adc start
		  	  if (OutputData[counter].pwm == 0 && OutputData[counter].value != ' ') {	//only capture adc value if pipe is specified
 80012de:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 80012e2:	4a57      	ldr	r2, [pc, #348]	@ (8001440 <main+0x608>)
 80012e4:	005b      	lsls	r3, r3, #1
 80012e6:	4413      	add	r3, r2
 80012e8:	785b      	ldrb	r3, [r3, #1]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d12e      	bne.n	800134c <main+0x514>
 80012ee:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 80012f2:	4a53      	ldr	r2, [pc, #332]	@ (8001440 <main+0x608>)
 80012f4:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80012f8:	2b20      	cmp	r3, #32
 80012fa:	d027      	beq.n	800134c <main+0x514>
		  		  ADC_Select_CH(9);
 80012fc:	2009      	movs	r0, #9
 80012fe:	f000 fe79 	bl	8001ff4 <ADC_Select_CH>
				  HAL_ADC_Start(&hadc1);
 8001302:	4851      	ldr	r0, [pc, #324]	@ (8001448 <main+0x610>)
 8001304:	f001 fcc4 	bl	8002c90 <HAL_ADC_Start>
				  HAL_ADC_PollForConversion(&hadc1, 1000);
 8001308:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800130c:	484e      	ldr	r0, [pc, #312]	@ (8001448 <main+0x610>)
 800130e:	f001 fda6 	bl	8002e5e <HAL_ADC_PollForConversion>
				  uint8_t ADC_CH9 = HAL_ADC_GetValue(&hadc1);
 8001312:	484d      	ldr	r0, [pc, #308]	@ (8001448 <main+0x610>)
 8001314:	f001 fe2e 	bl	8002f74 <HAL_ADC_GetValue>
 8001318:	4603      	mov	r3, r0
 800131a:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
				  HAL_ADC_Stop(&hadc1);
 800131e:	484a      	ldr	r0, [pc, #296]	@ (8001448 <main+0x610>)
 8001320:	f001 fd6a 	bl	8002df8 <HAL_ADC_Stop>

				  OutputData[counter].pwm = (ADC_CH9 * 100)/255;
 8001324:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001328:	2264      	movs	r2, #100	@ 0x64
 800132a:	fb02 f303 	mul.w	r3, r2, r3
 800132e:	4a47      	ldr	r2, [pc, #284]	@ (800144c <main+0x614>)
 8001330:	fb82 1203 	smull	r1, r2, r2, r3
 8001334:	441a      	add	r2, r3
 8001336:	11d2      	asrs	r2, r2, #7
 8001338:	17db      	asrs	r3, r3, #31
 800133a:	1ad2      	subs	r2, r2, r3
 800133c:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8001340:	b2d1      	uxtb	r1, r2
 8001342:	4a3f      	ldr	r2, [pc, #252]	@ (8001440 <main+0x608>)
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	4413      	add	r3, r2
 8001348:	460a      	mov	r2, r1
 800134a:	705a      	strb	r2, [r3, #1]
		  	  }
		  	  //adc end

		  	  // set motor PWM and LED color
		  	  HAL_GPIO_WritePin(GPIOA, BLU_Pin|GRN_Pin|RED_Pin, GPIO_PIN_RESET);
 800134c:	2200      	movs	r2, #0
 800134e:	f44f 51c8 	mov.w	r1, #6400	@ 0x1900
 8001352:	483f      	ldr	r0, [pc, #252]	@ (8001450 <main+0x618>)
 8001354:	f002 fbac 	bl	8003ab0 <HAL_GPIO_WritePin>

		  	  if (OutputData[counter].value == 0 + '0') {
 8001358:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 800135c:	4a38      	ldr	r2, [pc, #224]	@ (8001440 <main+0x608>)
 800135e:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8001362:	2b30      	cmp	r3, #48	@ 0x30
 8001364:	d120      	bne.n	80013a8 <main+0x570>
		  		  TIM2 -> CCR2 = 0;
 8001366:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800136a:	2200      	movs	r2, #0
 800136c:	639a      	str	r2, [r3, #56]	@ 0x38
			  	  TIM2 -> CCR1 = (TIM2 -> ARR + 1) * OutputData[counter].pwm / 100;
 800136e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001374:	1c5a      	adds	r2, r3, #1
 8001376:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 800137a:	4931      	ldr	r1, [pc, #196]	@ (8001440 <main+0x608>)
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	440b      	add	r3, r1
 8001380:	785b      	ldrb	r3, [r3, #1]
 8001382:	fb02 f303 	mul.w	r3, r2, r3
 8001386:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800138a:	4932      	ldr	r1, [pc, #200]	@ (8001454 <main+0x61c>)
 800138c:	fba1 1303 	umull	r1, r3, r1, r3
 8001390:	095b      	lsrs	r3, r3, #5
 8001392:	6353      	str	r3, [r2, #52]	@ 0x34
			  	  // set LED to purple
			  	  HAL_GPIO_WritePin(GPIOA, BLU_Pin|RED_Pin, GPIO_PIN_SET);
 8001394:	2201      	movs	r2, #1
 8001396:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800139a:	482d      	ldr	r0, [pc, #180]	@ (8001450 <main+0x618>)
 800139c:	f002 fb88 	bl	8003ab0 <HAL_GPIO_WritePin>
			  	  servo_write_angle(0);
 80013a0:	2000      	movs	r0, #0
 80013a2:	f001 f8f7 	bl	8002594 <servo_write_angle>
 80013a6:	e061      	b.n	800146c <main+0x634>
		  	  }
		  	  else {
		  		  TIM2 -> CCR1 = 0;
 80013a8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80013ac:	2200      	movs	r2, #0
 80013ae:	635a      	str	r2, [r3, #52]	@ 0x34
		  		  TIM2 -> CCR2 = (TIM2 -> ARR + 1) * OutputData[counter].pwm / 100;
 80013b0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80013b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013b6:	1c5a      	adds	r2, r3, #1
 80013b8:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 80013bc:	4920      	ldr	r1, [pc, #128]	@ (8001440 <main+0x608>)
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	440b      	add	r3, r1
 80013c2:	785b      	ldrb	r3, [r3, #1]
 80013c4:	fb02 f303 	mul.w	r3, r2, r3
 80013c8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013cc:	4921      	ldr	r1, [pc, #132]	@ (8001454 <main+0x61c>)
 80013ce:	fba1 1303 	umull	r1, r3, r1, r3
 80013d2:	095b      	lsrs	r3, r3, #5
 80013d4:	6393      	str	r3, [r2, #56]	@ 0x38
		  		  switch (OutputData[counter].value) {
 80013d6:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 80013da:	4a19      	ldr	r2, [pc, #100]	@ (8001440 <main+0x608>)
 80013dc:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80013e0:	2b33      	cmp	r3, #51	@ 0x33
 80013e2:	d039      	beq.n	8001458 <main+0x620>
 80013e4:	2b33      	cmp	r3, #51	@ 0x33
 80013e6:	dc41      	bgt.n	800146c <main+0x634>
 80013e8:	2b31      	cmp	r3, #49	@ 0x31
 80013ea:	d002      	beq.n	80013f2 <main+0x5ba>
 80013ec:	2b32      	cmp	r3, #50	@ 0x32
 80013ee:	d00a      	beq.n	8001406 <main+0x5ce>
 80013f0:	e03c      	b.n	800146c <main+0x634>
		  		  	  case(1 + '0'):
						HAL_GPIO_WritePin(GPIOA, RED_Pin, GPIO_PIN_SET);
 80013f2:	2201      	movs	r2, #1
 80013f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013f8:	4815      	ldr	r0, [pc, #84]	@ (8001450 <main+0x618>)
 80013fa:	f002 fb59 	bl	8003ab0 <HAL_GPIO_WritePin>
		  		  	  	servo_write_angle(55);
 80013fe:	2037      	movs	r0, #55	@ 0x37
 8001400:	f001 f8c8 	bl	8002594 <servo_write_angle>
		  		  	  	break;
 8001404:	e032      	b.n	800146c <main+0x634>
		  		  	  case(2 + '0'):
						HAL_GPIO_WritePin(GPIOA, GRN_Pin, GPIO_PIN_SET);
 8001406:	2201      	movs	r2, #1
 8001408:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800140c:	4810      	ldr	r0, [pc, #64]	@ (8001450 <main+0x618>)
 800140e:	f002 fb4f 	bl	8003ab0 <HAL_GPIO_WritePin>
		  		  	  	servo_write_angle(110);
 8001412:	206e      	movs	r0, #110	@ 0x6e
 8001414:	f001 f8be 	bl	8002594 <servo_write_angle>
		  		  	  	break;
 8001418:	e028      	b.n	800146c <main+0x634>
 800141a:	bf00      	nop
 800141c:	20000284 	.word	0x20000284
 8001420:	080077b0 	.word	0x080077b0
 8001424:	200002cc 	.word	0x200002cc
 8001428:	20000228 	.word	0x20000228
 800142c:	080077f8 	.word	0x080077f8
 8001430:	40020800 	.word	0x40020800
 8001434:	20000271 	.word	0x20000271
 8001438:	20000270 	.word	0x20000270
 800143c:	0800782c 	.word	0x0800782c
 8001440:	2000029c 	.word	0x2000029c
 8001444:	20000272 	.word	0x20000272
 8001448:	20000078 	.word	0x20000078
 800144c:	80808081 	.word	0x80808081
 8001450:	40020000 	.word	0x40020000
 8001454:	51eb851f 	.word	0x51eb851f
		  		  	  case(3 + '0'):
						HAL_GPIO_WritePin(GPIOA, BLU_Pin, GPIO_PIN_SET);
 8001458:	2201      	movs	r2, #1
 800145a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800145e:	4863      	ldr	r0, [pc, #396]	@ (80015ec <main+0x7b4>)
 8001460:	f002 fb26 	bl	8003ab0 <HAL_GPIO_WritePin>
		  		  	  	servo_write_angle(165);
 8001464:	20a5      	movs	r0, #165	@ 0xa5
 8001466:	f001 f895 	bl	8002594 <servo_write_angle>
		  		  	  	break;
 800146a:	bf00      	nop
		  		  }
		  	  }

		  	  // Distance sensor start
		  	  hcsr04_Rx_flag = 0;
 800146c:	4b60      	ldr	r3, [pc, #384]	@ (80015f0 <main+0x7b8>)
 800146e:	2200      	movs	r2, #0
 8001470:	701a      	strb	r2, [r3, #0]
		  	  first_edge = 0;
 8001472:	4b60      	ldr	r3, [pc, #384]	@ (80015f4 <main+0x7bc>)
 8001474:	2200      	movs	r2, #0
 8001476:	701a      	strb	r2, [r3, #0]
		  	  time_edge1 = 0;
 8001478:	4b5f      	ldr	r3, [pc, #380]	@ (80015f8 <main+0x7c0>)
 800147a:	2200      	movs	r2, #0
 800147c:	801a      	strh	r2, [r3, #0]
		  	  time_edge2 = 0;
 800147e:	4b5f      	ldr	r3, [pc, #380]	@ (80015fc <main+0x7c4>)
 8001480:	2200      	movs	r2, #0
 8001482:	801a      	strh	r2, [r3, #0]
		  	  time_diff = 0;
 8001484:	2300      	movs	r3, #0
 8001486:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

		  	  HCSR04_TRIG_PULSE();
 800148a:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800148e:	469c      	mov	ip, r3
 8001490:	f7ff fcb2 	bl	8000df8 <HCSR04_TRIG_PULSE.0>

		  	  while (hcsr04_Rx_flag == 0) {};
 8001494:	bf00      	nop
 8001496:	4b56      	ldr	r3, [pc, #344]	@ (80015f0 <main+0x7b8>)
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	b2db      	uxtb	r3, r3
 800149c:	2b00      	cmp	r3, #0
 800149e:	d0fa      	beq.n	8001496 <main+0x65e>

//			time_diff = time_edge2 - time_edge1;
//			distance = time_diff/29;
//			distance = 100*((30-distance)/25);

		  	  time_diff = time_edge2 - time_edge1;
 80014a0:	4b56      	ldr	r3, [pc, #344]	@ (80015fc <main+0x7c4>)
 80014a2:	881b      	ldrh	r3, [r3, #0]
 80014a4:	b29a      	uxth	r2, r3
 80014a6:	4b54      	ldr	r3, [pc, #336]	@ (80015f8 <main+0x7c0>)
 80014a8:	881b      	ldrh	r3, [r3, #0]
 80014aa:	b29b      	uxth	r3, r3
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
		  	  float temp = time_diff/58.0;
 80014b2:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff f83c 	bl	8000534 <__aeabi_i2d>
 80014bc:	f04f 0200 	mov.w	r2, #0
 80014c0:	4b4f      	ldr	r3, [pc, #316]	@ (8001600 <main+0x7c8>)
 80014c2:	f7ff f9cb 	bl	800085c <__aeabi_ddiv>
 80014c6:	4602      	mov	r2, r0
 80014c8:	460b      	mov	r3, r1
 80014ca:	4610      	mov	r0, r2
 80014cc:	4619      	mov	r1, r3
 80014ce:	f7ff faad 	bl	8000a2c <__aeabi_d2f>
 80014d2:	4603      	mov	r3, r0
 80014d4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
		  	  distance = 120-(temp * 10);
 80014d8:	edd7 7a42 	vldr	s15, [r7, #264]	@ 0x108
 80014dc:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80014e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014e4:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8001604 <main+0x7cc>
 80014e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014f0:	ee17 3a90 	vmov	r3, s15
 80014f4:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

		  	  if (distance > 99) {
 80014f8:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80014fc:	2b63      	cmp	r3, #99	@ 0x63
 80014fe:	d902      	bls.n	8001506 <main+0x6ce>
		  		  distance = 99;
 8001500:	2363      	movs	r3, #99	@ 0x63
 8001502:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
		  	  }

		  	  uint8_t tens = distance / 10;
 8001506:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 800150a:	4a3f      	ldr	r2, [pc, #252]	@ (8001608 <main+0x7d0>)
 800150c:	fba2 2303 	umull	r2, r3, r2, r3
 8001510:	08db      	lsrs	r3, r3, #3
 8001512:	b29b      	uxth	r3, r3
 8001514:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
		  	  uint8_t ones = distance % 10;
 8001518:	f8b7 2126 	ldrh.w	r2, [r7, #294]	@ 0x126
 800151c:	4b3a      	ldr	r3, [pc, #232]	@ (8001608 <main+0x7d0>)
 800151e:	fba3 1302 	umull	r1, r3, r3, r2
 8001522:	08d9      	lsrs	r1, r3, #3
 8001524:	460b      	mov	r3, r1
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	440b      	add	r3, r1
 800152a:	005b      	lsls	r3, r3, #1
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	b29b      	uxth	r3, r3
 8001530:	f887 3106 	strb.w	r3, [r7, #262]	@ 0x106

		  	  DIGITS_Display(tens, ones);
 8001534:	f897 2106 	ldrb.w	r2, [r7, #262]	@ 0x106
 8001538:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800153c:	4611      	mov	r1, r2
 800153e:	4618      	mov	r0, r3
 8001540:	f000 ff64 	bl	800240c <DIGITS_Display>

		  	  if (distance == 0) {
 8001544:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8001548:	2b00      	cmp	r3, #0
 800154a:	d102      	bne.n	8001552 <main+0x71a>
		  		  print_empty_error();
 800154c:	f000 ff24 	bl	8002398 <print_empty_error>
		  		  break;
 8001550:	e04b      	b.n	80015ea <main+0x7b2>
		  	  }
		  	  // Distance sensor end
		  	  // read current rpm
		  	  uint16_t rpm = get_rpm();
 8001552:	f000 feaf 	bl	80022b4 <get_rpm>
 8001556:	4603      	mov	r3, r0
 8001558:	f8a7 3104 	strh.w	r3, [r7, #260]	@ 0x104

			  sprintf(clk_msg_buffer, "\r\n %d | %c | %d | %d | %d",  counter, OutputData[counter].value, OutputData[counter].pwm, 0, distance);
 800155c:	f897 2113 	ldrb.w	r2, [r7, #275]	@ 0x113
 8001560:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8001564:	4929      	ldr	r1, [pc, #164]	@ (800160c <main+0x7d4>)
 8001566:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 800156a:	461c      	mov	r4, r3
 800156c:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8001570:	4926      	ldr	r1, [pc, #152]	@ (800160c <main+0x7d4>)
 8001572:	005b      	lsls	r3, r3, #1
 8001574:	440b      	add	r3, r1
 8001576:	785b      	ldrb	r3, [r3, #1]
 8001578:	4619      	mov	r1, r3
 800157a:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 800157e:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8001582:	9302      	str	r3, [sp, #8]
 8001584:	2300      	movs	r3, #0
 8001586:	9301      	str	r3, [sp, #4]
 8001588:	9100      	str	r1, [sp, #0]
 800158a:	4623      	mov	r3, r4
 800158c:	4920      	ldr	r1, [pc, #128]	@ (8001610 <main+0x7d8>)
 800158e:	f005 fbd7 	bl	8006d40 <siprintf>
			  HAL_UART_Transmit(&huart2, (uint8_t *)clk_msg_buffer, strlen(clk_msg_buffer), HAL_MAX_DELAY);
 8001592:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001596:	4618      	mov	r0, r3
 8001598:	f7fe fe22 	bl	80001e0 <strlen>
 800159c:	4603      	mov	r3, r0
 800159e:	b29a      	uxth	r2, r3
 80015a0:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80015a4:	f04f 33ff 	mov.w	r3, #4294967295
 80015a8:	481a      	ldr	r0, [pc, #104]	@ (8001614 <main+0x7dc>)
 80015aa:	f004 fb25 	bl	8005bf8 <HAL_UART_Transmit>
			  counter++;
 80015ae:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 80015b2:	3301      	adds	r3, #1
 80015b4:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

			  if (clock_hours == 24) {
 80015b8:	4b17      	ldr	r3, [pc, #92]	@ (8001618 <main+0x7e0>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	2b18      	cmp	r3, #24
 80015c0:	f47f ae85 	bne.w	80012ce <main+0x496>
				  sprintf(irrigation_done_msg, "\r\n Irrigation completed. " );
 80015c4:	463b      	mov	r3, r7
 80015c6:	4915      	ldr	r1, [pc, #84]	@ (800161c <main+0x7e4>)
 80015c8:	4618      	mov	r0, r3
 80015ca:	f005 fbb9 	bl	8006d40 <siprintf>
				  HAL_UART_Transmit(&huart2, (uint8_t *)irrigation_done_msg, strlen(irrigation_done_msg), HAL_MAX_DELAY);
 80015ce:	463b      	mov	r3, r7
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7fe fe05 	bl	80001e0 <strlen>
 80015d6:	4603      	mov	r3, r0
 80015d8:	b29a      	uxth	r2, r3
 80015da:	4639      	mov	r1, r7
 80015dc:	f04f 33ff 	mov.w	r3, #4294967295
 80015e0:	480c      	ldr	r0, [pc, #48]	@ (8001614 <main+0x7dc>)
 80015e2:	f004 fb09 	bl	8005bf8 <HAL_UART_Transmit>
				  break;
 80015e6:	bf00      	nop
 80015e8:	e7ff      	b.n	80015ea <main+0x7b2>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  }

	  while (1) {}
 80015ea:	e7fe      	b.n	80015ea <main+0x7b2>
 80015ec:	40020000 	.word	0x40020000
 80015f0:	2000034c 	.word	0x2000034c
 80015f4:	2000034d 	.word	0x2000034d
 80015f8:	2000034e 	.word	0x2000034e
 80015fc:	20000350 	.word	0x20000350
 8001600:	404d0000 	.word	0x404d0000
 8001604:	42f00000 	.word	0x42f00000
 8001608:	cccccccd 	.word	0xcccccccd
 800160c:	2000029c 	.word	0x2000029c
 8001610:	0800787c 	.word	0x0800787c
 8001614:	20000228 	.word	0x20000228
 8001618:	20000270 	.word	0x20000270
 800161c:	08007898 	.word	0x08007898

08001620 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b094      	sub	sp, #80	@ 0x50
 8001624:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001626:	f107 0320 	add.w	r3, r7, #32
 800162a:	2230      	movs	r2, #48	@ 0x30
 800162c:	2100      	movs	r1, #0
 800162e:	4618      	mov	r0, r3
 8001630:	f005 fba8 	bl	8006d84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001634:	f107 030c 	add.w	r3, r7, #12
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]
 800163e:	609a      	str	r2, [r3, #8]
 8001640:	60da      	str	r2, [r3, #12]
 8001642:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001644:	2300      	movs	r3, #0
 8001646:	60bb      	str	r3, [r7, #8]
 8001648:	4b23      	ldr	r3, [pc, #140]	@ (80016d8 <SystemClock_Config+0xb8>)
 800164a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800164c:	4a22      	ldr	r2, [pc, #136]	@ (80016d8 <SystemClock_Config+0xb8>)
 800164e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001652:	6413      	str	r3, [r2, #64]	@ 0x40
 8001654:	4b20      	ldr	r3, [pc, #128]	@ (80016d8 <SystemClock_Config+0xb8>)
 8001656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001658:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800165c:	60bb      	str	r3, [r7, #8]
 800165e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001660:	2300      	movs	r3, #0
 8001662:	607b      	str	r3, [r7, #4]
 8001664:	4b1d      	ldr	r3, [pc, #116]	@ (80016dc <SystemClock_Config+0xbc>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800166c:	4a1b      	ldr	r2, [pc, #108]	@ (80016dc <SystemClock_Config+0xbc>)
 800166e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001672:	6013      	str	r3, [r2, #0]
 8001674:	4b19      	ldr	r3, [pc, #100]	@ (80016dc <SystemClock_Config+0xbc>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800167c:	607b      	str	r3, [r7, #4]
 800167e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001680:	2302      	movs	r3, #2
 8001682:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001684:	2301      	movs	r3, #1
 8001686:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001688:	2310      	movs	r3, #16
 800168a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800168c:	2300      	movs	r3, #0
 800168e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001690:	f107 0320 	add.w	r3, r7, #32
 8001694:	4618      	mov	r0, r3
 8001696:	f002 fa25 	bl	8003ae4 <HAL_RCC_OscConfig>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80016a0:	f000 ff9e 	bl	80025e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016a4:	230f      	movs	r3, #15
 80016a6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80016a8:	2300      	movs	r3, #0
 80016aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016ac:	2300      	movs	r3, #0
 80016ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016b0:	2300      	movs	r3, #0
 80016b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016b4:	2300      	movs	r3, #0
 80016b6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80016b8:	f107 030c 	add.w	r3, r7, #12
 80016bc:	2100      	movs	r1, #0
 80016be:	4618      	mov	r0, r3
 80016c0:	f002 fc88 	bl	8003fd4 <HAL_RCC_ClockConfig>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <SystemClock_Config+0xae>
  {
    Error_Handler();
 80016ca:	f000 ff89 	bl	80025e0 <Error_Handler>
  }
}
 80016ce:	bf00      	nop
 80016d0:	3750      	adds	r7, #80	@ 0x50
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40023800 	.word	0x40023800
 80016dc:	40007000 	.word	0x40007000

080016e0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80016e6:	463b      	mov	r3, r7
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80016f2:	4b21      	ldr	r3, [pc, #132]	@ (8001778 <MX_ADC1_Init+0x98>)
 80016f4:	4a21      	ldr	r2, [pc, #132]	@ (800177c <MX_ADC1_Init+0x9c>)
 80016f6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80016f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001778 <MX_ADC1_Init+0x98>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80016fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001778 <MX_ADC1_Init+0x98>)
 8001700:	2200      	movs	r2, #0
 8001702:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001704:	4b1c      	ldr	r3, [pc, #112]	@ (8001778 <MX_ADC1_Init+0x98>)
 8001706:	2201      	movs	r2, #1
 8001708:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800170a:	4b1b      	ldr	r3, [pc, #108]	@ (8001778 <MX_ADC1_Init+0x98>)
 800170c:	2200      	movs	r2, #0
 800170e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001710:	4b19      	ldr	r3, [pc, #100]	@ (8001778 <MX_ADC1_Init+0x98>)
 8001712:	2200      	movs	r2, #0
 8001714:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001718:	4b17      	ldr	r3, [pc, #92]	@ (8001778 <MX_ADC1_Init+0x98>)
 800171a:	2200      	movs	r2, #0
 800171c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800171e:	4b16      	ldr	r3, [pc, #88]	@ (8001778 <MX_ADC1_Init+0x98>)
 8001720:	4a17      	ldr	r2, [pc, #92]	@ (8001780 <MX_ADC1_Init+0xa0>)
 8001722:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001724:	4b14      	ldr	r3, [pc, #80]	@ (8001778 <MX_ADC1_Init+0x98>)
 8001726:	2200      	movs	r2, #0
 8001728:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800172a:	4b13      	ldr	r3, [pc, #76]	@ (8001778 <MX_ADC1_Init+0x98>)
 800172c:	2201      	movs	r2, #1
 800172e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001730:	4b11      	ldr	r3, [pc, #68]	@ (8001778 <MX_ADC1_Init+0x98>)
 8001732:	2200      	movs	r2, #0
 8001734:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001738:	4b0f      	ldr	r3, [pc, #60]	@ (8001778 <MX_ADC1_Init+0x98>)
 800173a:	2201      	movs	r2, #1
 800173c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800173e:	480e      	ldr	r0, [pc, #56]	@ (8001778 <MX_ADC1_Init+0x98>)
 8001740:	f001 fa62 	bl	8002c08 <HAL_ADC_Init>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800174a:	f000 ff49 	bl	80025e0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800174e:	2309      	movs	r3, #9
 8001750:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001752:	2301      	movs	r3, #1
 8001754:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001756:	2300      	movs	r3, #0
 8001758:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800175a:	463b      	mov	r3, r7
 800175c:	4619      	mov	r1, r3
 800175e:	4806      	ldr	r0, [pc, #24]	@ (8001778 <MX_ADC1_Init+0x98>)
 8001760:	f001 fc16 	bl	8002f90 <HAL_ADC_ConfigChannel>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800176a:	f000 ff39 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800176e:	bf00      	nop
 8001770:	3710      	adds	r7, #16
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	20000078 	.word	0x20000078
 800177c:	40012000 	.word	0x40012000
 8001780:	0f000001 	.word	0x0f000001

08001784 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b08e      	sub	sp, #56	@ 0x38
 8001788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800178a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	605a      	str	r2, [r3, #4]
 8001794:	609a      	str	r2, [r3, #8]
 8001796:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001798:	f107 0320 	add.w	r3, r7, #32
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017a2:	1d3b      	adds	r3, r7, #4
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]
 80017ae:	611a      	str	r2, [r3, #16]
 80017b0:	615a      	str	r2, [r3, #20]
 80017b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017b4:	4b34      	ldr	r3, [pc, #208]	@ (8001888 <MX_TIM2_Init+0x104>)
 80017b6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80017ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16-1;
 80017bc:	4b32      	ldr	r3, [pc, #200]	@ (8001888 <MX_TIM2_Init+0x104>)
 80017be:	220f      	movs	r2, #15
 80017c0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017c2:	4b31      	ldr	r3, [pc, #196]	@ (8001888 <MX_TIM2_Init+0x104>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000-1;
 80017c8:	4b2f      	ldr	r3, [pc, #188]	@ (8001888 <MX_TIM2_Init+0x104>)
 80017ca:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80017ce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017d0:	4b2d      	ldr	r3, [pc, #180]	@ (8001888 <MX_TIM2_Init+0x104>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80017d6:	4b2c      	ldr	r3, [pc, #176]	@ (8001888 <MX_TIM2_Init+0x104>)
 80017d8:	2280      	movs	r2, #128	@ 0x80
 80017da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017dc:	482a      	ldr	r0, [pc, #168]	@ (8001888 <MX_TIM2_Init+0x104>)
 80017de:	f002 fe19 	bl	8004414 <HAL_TIM_Base_Init>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80017e8:	f000 fefa 	bl	80025e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017f6:	4619      	mov	r1, r3
 80017f8:	4823      	ldr	r0, [pc, #140]	@ (8001888 <MX_TIM2_Init+0x104>)
 80017fa:	f003 fc11 	bl	8005020 <HAL_TIM_ConfigClockSource>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001804:	f000 feec 	bl	80025e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001808:	481f      	ldr	r0, [pc, #124]	@ (8001888 <MX_TIM2_Init+0x104>)
 800180a:	f002 ff3e 	bl	800468a <HAL_TIM_PWM_Init>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001814:	f000 fee4 	bl	80025e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001818:	2300      	movs	r3, #0
 800181a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800181c:	2300      	movs	r3, #0
 800181e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001820:	f107 0320 	add.w	r3, r7, #32
 8001824:	4619      	mov	r1, r3
 8001826:	4818      	ldr	r0, [pc, #96]	@ (8001888 <MX_TIM2_Init+0x104>)
 8001828:	f004 f914 	bl	8005a54 <HAL_TIMEx_MasterConfigSynchronization>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001832:	f000 fed5 	bl	80025e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001836:	2360      	movs	r3, #96	@ 0x60
 8001838:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1200-1;
 800183a:	f240 43af 	movw	r3, #1199	@ 0x4af
 800183e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001840:	2300      	movs	r3, #0
 8001842:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001844:	2300      	movs	r3, #0
 8001846:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001848:	1d3b      	adds	r3, r7, #4
 800184a:	2200      	movs	r2, #0
 800184c:	4619      	mov	r1, r3
 800184e:	480e      	ldr	r0, [pc, #56]	@ (8001888 <MX_TIM2_Init+0x104>)
 8001850:	f003 fb24 	bl	8004e9c <HAL_TIM_PWM_ConfigChannel>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800185a:	f000 fec1 	bl	80025e0 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 800185e:	2300      	movs	r3, #0
 8001860:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001862:	1d3b      	adds	r3, r7, #4
 8001864:	2204      	movs	r2, #4
 8001866:	4619      	mov	r1, r3
 8001868:	4807      	ldr	r0, [pc, #28]	@ (8001888 <MX_TIM2_Init+0x104>)
 800186a:	f003 fb17 	bl	8004e9c <HAL_TIM_PWM_ConfigChannel>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <MX_TIM2_Init+0xf4>
  {
    Error_Handler();
 8001874:	f000 feb4 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001878:	4803      	ldr	r0, [pc, #12]	@ (8001888 <MX_TIM2_Init+0x104>)
 800187a:	f000 ffd9 	bl	8002830 <HAL_TIM_MspPostInit>

}
 800187e:	bf00      	nop
 8001880:	3738      	adds	r7, #56	@ 0x38
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	200000c0 	.word	0x200000c0

0800188c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b08a      	sub	sp, #40	@ 0x28
 8001890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001892:	f107 0318 	add.w	r3, r7, #24
 8001896:	2200      	movs	r2, #0
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	605a      	str	r2, [r3, #4]
 800189c:	609a      	str	r2, [r3, #8]
 800189e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a0:	f107 0310 	add.w	r3, r7, #16
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80018aa:	463b      	mov	r3, r7
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	605a      	str	r2, [r3, #4]
 80018b2:	609a      	str	r2, [r3, #8]
 80018b4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80018b6:	4b2b      	ldr	r3, [pc, #172]	@ (8001964 <MX_TIM3_Init+0xd8>)
 80018b8:	4a2b      	ldr	r2, [pc, #172]	@ (8001968 <MX_TIM3_Init+0xdc>)
 80018ba:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16-1;
 80018bc:	4b29      	ldr	r3, [pc, #164]	@ (8001964 <MX_TIM3_Init+0xd8>)
 80018be:	220f      	movs	r2, #15
 80018c0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018c2:	4b28      	ldr	r3, [pc, #160]	@ (8001964 <MX_TIM3_Init+0xd8>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80018c8:	4b26      	ldr	r3, [pc, #152]	@ (8001964 <MX_TIM3_Init+0xd8>)
 80018ca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018ce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018d0:	4b24      	ldr	r3, [pc, #144]	@ (8001964 <MX_TIM3_Init+0xd8>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018d6:	4b23      	ldr	r3, [pc, #140]	@ (8001964 <MX_TIM3_Init+0xd8>)
 80018d8:	2200      	movs	r2, #0
 80018da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80018dc:	4821      	ldr	r0, [pc, #132]	@ (8001964 <MX_TIM3_Init+0xd8>)
 80018de:	f002 fd99 	bl	8004414 <HAL_TIM_Base_Init>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d001      	beq.n	80018ec <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 80018e8:	f000 fe7a 	bl	80025e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018f0:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80018f2:	f107 0318 	add.w	r3, r7, #24
 80018f6:	4619      	mov	r1, r3
 80018f8:	481a      	ldr	r0, [pc, #104]	@ (8001964 <MX_TIM3_Init+0xd8>)
 80018fa:	f003 fb91 	bl	8005020 <HAL_TIM_ConfigClockSource>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001904:	f000 fe6c 	bl	80025e0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001908:	4816      	ldr	r0, [pc, #88]	@ (8001964 <MX_TIM3_Init+0xd8>)
 800190a:	f002 ffc7 	bl	800489c <HAL_TIM_IC_Init>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001914:	f000 fe64 	bl	80025e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001918:	2300      	movs	r3, #0
 800191a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800191c:	2300      	movs	r3, #0
 800191e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001920:	f107 0310 	add.w	r3, r7, #16
 8001924:	4619      	mov	r1, r3
 8001926:	480f      	ldr	r0, [pc, #60]	@ (8001964 <MX_TIM3_Init+0xd8>)
 8001928:	f004 f894 	bl	8005a54 <HAL_TIMEx_MasterConfigSynchronization>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8001932:	f000 fe55 	bl	80025e0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001936:	230a      	movs	r3, #10
 8001938:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800193a:	2301      	movs	r3, #1
 800193c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800193e:	2300      	movs	r3, #0
 8001940:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001942:	2300      	movs	r3, #0
 8001944:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001946:	463b      	mov	r3, r7
 8001948:	2200      	movs	r2, #0
 800194a:	4619      	mov	r1, r3
 800194c:	4805      	ldr	r0, [pc, #20]	@ (8001964 <MX_TIM3_Init+0xd8>)
 800194e:	f003 fa09 	bl	8004d64 <HAL_TIM_IC_ConfigChannel>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8001958:	f000 fe42 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800195c:	bf00      	nop
 800195e:	3728      	adds	r7, #40	@ 0x28
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	20000108 	.word	0x20000108
 8001968:	40000400 	.word	0x40000400

0800196c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b08e      	sub	sp, #56	@ 0x38
 8001970:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001972:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001976:	2200      	movs	r2, #0
 8001978:	601a      	str	r2, [r3, #0]
 800197a:	605a      	str	r2, [r3, #4]
 800197c:	609a      	str	r2, [r3, #8]
 800197e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001980:	f107 0320 	add.w	r3, r7, #32
 8001984:	2200      	movs	r2, #0
 8001986:	601a      	str	r2, [r3, #0]
 8001988:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800198a:	1d3b      	adds	r3, r7, #4
 800198c:	2200      	movs	r2, #0
 800198e:	601a      	str	r2, [r3, #0]
 8001990:	605a      	str	r2, [r3, #4]
 8001992:	609a      	str	r2, [r3, #8]
 8001994:	60da      	str	r2, [r3, #12]
 8001996:	611a      	str	r2, [r3, #16]
 8001998:	615a      	str	r2, [r3, #20]
 800199a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800199c:	4b2c      	ldr	r3, [pc, #176]	@ (8001a50 <MX_TIM4_Init+0xe4>)
 800199e:	4a2d      	ldr	r2, [pc, #180]	@ (8001a54 <MX_TIM4_Init+0xe8>)
 80019a0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16-1;
 80019a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001a50 <MX_TIM4_Init+0xe4>)
 80019a4:	220f      	movs	r2, #15
 80019a6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019a8:	4b29      	ldr	r3, [pc, #164]	@ (8001a50 <MX_TIM4_Init+0xe4>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20000;
 80019ae:	4b28      	ldr	r3, [pc, #160]	@ (8001a50 <MX_TIM4_Init+0xe4>)
 80019b0:	f644 6220 	movw	r2, #20000	@ 0x4e20
 80019b4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019b6:	4b26      	ldr	r3, [pc, #152]	@ (8001a50 <MX_TIM4_Init+0xe4>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019bc:	4b24      	ldr	r3, [pc, #144]	@ (8001a50 <MX_TIM4_Init+0xe4>)
 80019be:	2280      	movs	r2, #128	@ 0x80
 80019c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80019c2:	4823      	ldr	r0, [pc, #140]	@ (8001a50 <MX_TIM4_Init+0xe4>)
 80019c4:	f002 fd26 	bl	8004414 <HAL_TIM_Base_Init>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80019ce:	f000 fe07 	bl	80025e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80019d8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019dc:	4619      	mov	r1, r3
 80019de:	481c      	ldr	r0, [pc, #112]	@ (8001a50 <MX_TIM4_Init+0xe4>)
 80019e0:	f003 fb1e 	bl	8005020 <HAL_TIM_ConfigClockSource>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80019ea:	f000 fdf9 	bl	80025e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80019ee:	4818      	ldr	r0, [pc, #96]	@ (8001a50 <MX_TIM4_Init+0xe4>)
 80019f0:	f002 fe4b 	bl	800468a <HAL_TIM_PWM_Init>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80019fa:	f000 fdf1 	bl	80025e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019fe:	2300      	movs	r3, #0
 8001a00:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a02:	2300      	movs	r3, #0
 8001a04:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a06:	f107 0320 	add.w	r3, r7, #32
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4810      	ldr	r0, [pc, #64]	@ (8001a50 <MX_TIM4_Init+0xe4>)
 8001a0e:	f004 f821 	bl	8005a54 <HAL_TIMEx_MasterConfigSynchronization>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001a18:	f000 fde2 	bl	80025e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a1c:	2360      	movs	r3, #96	@ 0x60
 8001a1e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a20:	2300      	movs	r3, #0
 8001a22:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a24:	2300      	movs	r3, #0
 8001a26:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a2c:	1d3b      	adds	r3, r7, #4
 8001a2e:	2204      	movs	r2, #4
 8001a30:	4619      	mov	r1, r3
 8001a32:	4807      	ldr	r0, [pc, #28]	@ (8001a50 <MX_TIM4_Init+0xe4>)
 8001a34:	f003 fa32 	bl	8004e9c <HAL_TIM_PWM_ConfigChannel>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001a3e:	f000 fdcf 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001a42:	4803      	ldr	r0, [pc, #12]	@ (8001a50 <MX_TIM4_Init+0xe4>)
 8001a44:	f000 fef4 	bl	8002830 <HAL_TIM_MspPostInit>

}
 8001a48:	bf00      	nop
 8001a4a:	3738      	adds	r7, #56	@ 0x38
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	20000150 	.word	0x20000150
 8001a54:	40000800 	.word	0x40000800

08001a58 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b086      	sub	sp, #24
 8001a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a5e:	f107 0308 	add.w	r3, r7, #8
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	605a      	str	r2, [r3, #4]
 8001a68:	609a      	str	r2, [r3, #8]
 8001a6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a6c:	463b      	mov	r3, r7
 8001a6e:	2200      	movs	r2, #0
 8001a70:	601a      	str	r2, [r3, #0]
 8001a72:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001a74:	4b1d      	ldr	r3, [pc, #116]	@ (8001aec <MX_TIM5_Init+0x94>)
 8001a76:	4a1e      	ldr	r2, [pc, #120]	@ (8001af0 <MX_TIM5_Init+0x98>)
 8001a78:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 5333-1;
 8001a7a:	4b1c      	ldr	r3, [pc, #112]	@ (8001aec <MX_TIM5_Init+0x94>)
 8001a7c:	f241 42d4 	movw	r2, #5332	@ 0x14d4
 8001a80:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a82:	4b1a      	ldr	r3, [pc, #104]	@ (8001aec <MX_TIM5_Init+0x94>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 8001a88:	4b18      	ldr	r3, [pc, #96]	@ (8001aec <MX_TIM5_Init+0x94>)
 8001a8a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a8e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a90:	4b16      	ldr	r3, [pc, #88]	@ (8001aec <MX_TIM5_Init+0x94>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a96:	4b15      	ldr	r3, [pc, #84]	@ (8001aec <MX_TIM5_Init+0x94>)
 8001a98:	2280      	movs	r2, #128	@ 0x80
 8001a9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001a9c:	4813      	ldr	r0, [pc, #76]	@ (8001aec <MX_TIM5_Init+0x94>)
 8001a9e:	f002 fcb9 	bl	8004414 <HAL_TIM_Base_Init>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001aa8:	f000 fd9a 	bl	80025e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ab0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001ab2:	f107 0308 	add.w	r3, r7, #8
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	480c      	ldr	r0, [pc, #48]	@ (8001aec <MX_TIM5_Init+0x94>)
 8001aba:	f003 fab1 	bl	8005020 <HAL_TIM_ConfigClockSource>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001ac4:	f000 fd8c 	bl	80025e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001acc:	2300      	movs	r3, #0
 8001ace:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001ad0:	463b      	mov	r3, r7
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4805      	ldr	r0, [pc, #20]	@ (8001aec <MX_TIM5_Init+0x94>)
 8001ad6:	f003 ffbd 	bl	8005a54 <HAL_TIMEx_MasterConfigSynchronization>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d001      	beq.n	8001ae4 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001ae0:	f000 fd7e 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001ae4:	bf00      	nop
 8001ae6:	3718      	adds	r7, #24
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	20000198 	.word	0x20000198
 8001af0:	40000c00 	.word	0x40000c00

08001af4 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b084      	sub	sp, #16
 8001af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001afa:	463b      	mov	r3, r7
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	605a      	str	r2, [r3, #4]
 8001b02:	609a      	str	r2, [r3, #8]
 8001b04:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001b06:	4b16      	ldr	r3, [pc, #88]	@ (8001b60 <MX_TIM9_Init+0x6c>)
 8001b08:	4a16      	ldr	r2, [pc, #88]	@ (8001b64 <MX_TIM9_Init+0x70>)
 8001b0a:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 16000-1;
 8001b0c:	4b14      	ldr	r3, [pc, #80]	@ (8001b60 <MX_TIM9_Init+0x6c>)
 8001b0e:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8001b12:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b14:	4b12      	ldr	r3, [pc, #72]	@ (8001b60 <MX_TIM9_Init+0x6c>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 5000-1;
 8001b1a:	4b11      	ldr	r3, [pc, #68]	@ (8001b60 <MX_TIM9_Init+0x6c>)
 8001b1c:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001b20:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b22:	4b0f      	ldr	r3, [pc, #60]	@ (8001b60 <MX_TIM9_Init+0x6c>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b28:	4b0d      	ldr	r3, [pc, #52]	@ (8001b60 <MX_TIM9_Init+0x6c>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001b2e:	480c      	ldr	r0, [pc, #48]	@ (8001b60 <MX_TIM9_Init+0x6c>)
 8001b30:	f002 fc70 	bl	8004414 <HAL_TIM_Base_Init>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 8001b3a:	f000 fd51 	bl	80025e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b42:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001b44:	463b      	mov	r3, r7
 8001b46:	4619      	mov	r1, r3
 8001b48:	4805      	ldr	r0, [pc, #20]	@ (8001b60 <MX_TIM9_Init+0x6c>)
 8001b4a:	f003 fa69 	bl	8005020 <HAL_TIM_ConfigClockSource>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d001      	beq.n	8001b58 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 8001b54:	f000 fd44 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8001b58:	bf00      	nop
 8001b5a:	3710      	adds	r7, #16
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	200001e0 	.word	0x200001e0
 8001b64:	40014000 	.word	0x40014000

08001b68 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b6c:	4b11      	ldr	r3, [pc, #68]	@ (8001bb4 <MX_USART2_UART_Init+0x4c>)
 8001b6e:	4a12      	ldr	r2, [pc, #72]	@ (8001bb8 <MX_USART2_UART_Init+0x50>)
 8001b70:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b72:	4b10      	ldr	r3, [pc, #64]	@ (8001bb4 <MX_USART2_UART_Init+0x4c>)
 8001b74:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b78:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001bb4 <MX_USART2_UART_Init+0x4c>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b80:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb4 <MX_USART2_UART_Init+0x4c>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b86:	4b0b      	ldr	r3, [pc, #44]	@ (8001bb4 <MX_USART2_UART_Init+0x4c>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b8c:	4b09      	ldr	r3, [pc, #36]	@ (8001bb4 <MX_USART2_UART_Init+0x4c>)
 8001b8e:	220c      	movs	r2, #12
 8001b90:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b92:	4b08      	ldr	r3, [pc, #32]	@ (8001bb4 <MX_USART2_UART_Init+0x4c>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b98:	4b06      	ldr	r3, [pc, #24]	@ (8001bb4 <MX_USART2_UART_Init+0x4c>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b9e:	4805      	ldr	r0, [pc, #20]	@ (8001bb4 <MX_USART2_UART_Init+0x4c>)
 8001ba0:	f003 ffda 	bl	8005b58 <HAL_UART_Init>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001baa:	f000 fd19 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001bae:	bf00      	nop
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	20000228 	.word	0x20000228
 8001bb8:	40004400 	.word	0x40004400

08001bbc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b08a      	sub	sp, #40	@ 0x28
 8001bc0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc2:	f107 0314 	add.w	r3, r7, #20
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	601a      	str	r2, [r3, #0]
 8001bca:	605a      	str	r2, [r3, #4]
 8001bcc:	609a      	str	r2, [r3, #8]
 8001bce:	60da      	str	r2, [r3, #12]
 8001bd0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	613b      	str	r3, [r7, #16]
 8001bd6:	4b5a      	ldr	r3, [pc, #360]	@ (8001d40 <MX_GPIO_Init+0x184>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bda:	4a59      	ldr	r2, [pc, #356]	@ (8001d40 <MX_GPIO_Init+0x184>)
 8001bdc:	f043 0304 	orr.w	r3, r3, #4
 8001be0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001be2:	4b57      	ldr	r3, [pc, #348]	@ (8001d40 <MX_GPIO_Init+0x184>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be6:	f003 0304 	and.w	r3, r3, #4
 8001bea:	613b      	str	r3, [r7, #16]
 8001bec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60fb      	str	r3, [r7, #12]
 8001bf2:	4b53      	ldr	r3, [pc, #332]	@ (8001d40 <MX_GPIO_Init+0x184>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf6:	4a52      	ldr	r2, [pc, #328]	@ (8001d40 <MX_GPIO_Init+0x184>)
 8001bf8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bfe:	4b50      	ldr	r3, [pc, #320]	@ (8001d40 <MX_GPIO_Init+0x184>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c06:	60fb      	str	r3, [r7, #12]
 8001c08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60bb      	str	r3, [r7, #8]
 8001c0e:	4b4c      	ldr	r3, [pc, #304]	@ (8001d40 <MX_GPIO_Init+0x184>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c12:	4a4b      	ldr	r2, [pc, #300]	@ (8001d40 <MX_GPIO_Init+0x184>)
 8001c14:	f043 0301 	orr.w	r3, r3, #1
 8001c18:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c1a:	4b49      	ldr	r3, [pc, #292]	@ (8001d40 <MX_GPIO_Init+0x184>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	60bb      	str	r3, [r7, #8]
 8001c24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c26:	2300      	movs	r3, #0
 8001c28:	607b      	str	r3, [r7, #4]
 8001c2a:	4b45      	ldr	r3, [pc, #276]	@ (8001d40 <MX_GPIO_Init+0x184>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2e:	4a44      	ldr	r2, [pc, #272]	@ (8001d40 <MX_GPIO_Init+0x184>)
 8001c30:	f043 0302 	orr.w	r3, r3, #2
 8001c34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c36:	4b42      	ldr	r3, [pc, #264]	@ (8001d40 <MX_GPIO_Init+0x184>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3a:	f003 0302 	and.w	r3, r3, #2
 8001c3e:	607b      	str	r3, [r7, #4]
 8001c40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c42:	2300      	movs	r3, #0
 8001c44:	603b      	str	r3, [r7, #0]
 8001c46:	4b3e      	ldr	r3, [pc, #248]	@ (8001d40 <MX_GPIO_Init+0x184>)
 8001c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4a:	4a3d      	ldr	r2, [pc, #244]	@ (8001d40 <MX_GPIO_Init+0x184>)
 8001c4c:	f043 0308 	orr.w	r3, r3, #8
 8001c50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c52:	4b3b      	ldr	r3, [pc, #236]	@ (8001d40 <MX_GPIO_Init+0x184>)
 8001c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c56:	f003 0308 	and.w	r3, r3, #8
 8001c5a:	603b      	str	r3, [r7, #0]
 8001c5c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GRN_Pin|BLU_Pin|RED_Pin, GPIO_PIN_RESET);
 8001c5e:	2200      	movs	r2, #0
 8001c60:	f44f 51c9 	mov.w	r1, #6432	@ 0x1920
 8001c64:	4837      	ldr	r0, [pc, #220]	@ (8001d44 <MX_GPIO_Init+0x188>)
 8001c66:	f001 ff23 	bl	8003ab0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DIGIT_A2_Pin|DIGIT_B0_Pin|DIGIT_B1_Pin|DIGIT_B2_Pin, GPIO_PIN_RESET);
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	f44f 51e8 	mov.w	r1, #7424	@ 0x1d00
 8001c70:	4835      	ldr	r0, [pc, #212]	@ (8001d48 <MX_GPIO_Init+0x18c>)
 8001c72:	f001 ff1d 	bl	8003ab0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIGIT_B3_GPIO_Port, DIGIT_B3_Pin, GPIO_PIN_RESET);
 8001c76:	2200      	movs	r2, #0
 8001c78:	2104      	movs	r1, #4
 8001c7a:	4834      	ldr	r0, [pc, #208]	@ (8001d4c <MX_GPIO_Init+0x190>)
 8001c7c:	f001 ff18 	bl	8003ab0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIGIT_A0_Pin|DIGIT_A1_Pin|HCSR04_TRIG_Pin|DIGIT_A3_Pin, GPIO_PIN_RESET);
 8001c80:	2200      	movs	r2, #0
 8001c82:	f44f 7158 	mov.w	r1, #864	@ 0x360
 8001c86:	4832      	ldr	r0, [pc, #200]	@ (8001d50 <MX_GPIO_Init+0x194>)
 8001c88:	f001 ff12 	bl	8003ab0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001c8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c92:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001c96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001c9c:	f107 0314 	add.w	r3, r7, #20
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	4829      	ldr	r0, [pc, #164]	@ (8001d48 <MX_GPIO_Init+0x18c>)
 8001ca4:	f001 fd68 	bl	8003778 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin GRN_Pin BLU_Pin RED_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|GRN_Pin|BLU_Pin|RED_Pin;
 8001ca8:	f44f 53c9 	mov.w	r3, #6432	@ 0x1920
 8001cac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cba:	f107 0314 	add.w	r3, r7, #20
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	4820      	ldr	r0, [pc, #128]	@ (8001d44 <MX_GPIO_Init+0x188>)
 8001cc2:	f001 fd59 	bl	8003778 <HAL_GPIO_Init>

  /*Configure GPIO pin : RPM_Tick_Pin */
  GPIO_InitStruct.Pin = RPM_Tick_Pin;
 8001cc6:	2304      	movs	r3, #4
 8001cc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001cca:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001cce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RPM_Tick_GPIO_Port, &GPIO_InitStruct);
 8001cd4:	f107 0314 	add.w	r3, r7, #20
 8001cd8:	4619      	mov	r1, r3
 8001cda:	481d      	ldr	r0, [pc, #116]	@ (8001d50 <MX_GPIO_Init+0x194>)
 8001cdc:	f001 fd4c 	bl	8003778 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIGIT_A2_Pin DIGIT_B0_Pin DIGIT_B1_Pin DIGIT_B2_Pin */
  GPIO_InitStruct.Pin = DIGIT_A2_Pin|DIGIT_B0_Pin|DIGIT_B1_Pin|DIGIT_B2_Pin;
 8001ce0:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001ce4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cea:	2300      	movs	r3, #0
 8001cec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cf2:	f107 0314 	add.w	r3, r7, #20
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4813      	ldr	r0, [pc, #76]	@ (8001d48 <MX_GPIO_Init+0x18c>)
 8001cfa:	f001 fd3d 	bl	8003778 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIGIT_B3_Pin */
  GPIO_InitStruct.Pin = DIGIT_B3_Pin;
 8001cfe:	2304      	movs	r3, #4
 8001d00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d02:	2301      	movs	r3, #1
 8001d04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d06:	2300      	movs	r3, #0
 8001d08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DIGIT_B3_GPIO_Port, &GPIO_InitStruct);
 8001d0e:	f107 0314 	add.w	r3, r7, #20
 8001d12:	4619      	mov	r1, r3
 8001d14:	480d      	ldr	r0, [pc, #52]	@ (8001d4c <MX_GPIO_Init+0x190>)
 8001d16:	f001 fd2f 	bl	8003778 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIGIT_A0_Pin DIGIT_A1_Pin HCSR04_TRIG_Pin DIGIT_A3_Pin */
  GPIO_InitStruct.Pin = DIGIT_A0_Pin|DIGIT_A1_Pin|HCSR04_TRIG_Pin|DIGIT_A3_Pin;
 8001d1a:	f44f 7358 	mov.w	r3, #864	@ 0x360
 8001d1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d20:	2301      	movs	r3, #1
 8001d22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d24:	2300      	movs	r3, #0
 8001d26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d2c:	f107 0314 	add.w	r3, r7, #20
 8001d30:	4619      	mov	r1, r3
 8001d32:	4807      	ldr	r0, [pc, #28]	@ (8001d50 <MX_GPIO_Init+0x194>)
 8001d34:	f001 fd20 	bl	8003778 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d38:	bf00      	nop
 8001d3a:	3728      	adds	r7, #40	@ 0x28
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	40023800 	.word	0x40023800
 8001d44:	40020000 	.word	0x40020000
 8001d48:	40020800 	.word	0x40020800
 8001d4c:	40020c00 	.word	0x40020c00
 8001d50:	40020400 	.word	0x40020400

08001d54 <HAL_UART_RxCpltCallback>:

volatile char uart_buf[3];  // max 2 digits + null terminator
volatile uint8_t uart_index = 0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a25      	ldr	r2, [pc, #148]	@ (8001df8 <HAL_UART_RxCpltCallback+0xa4>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d13e      	bne.n	8001de4 <HAL_UART_RxCpltCallback+0x90>
	{
		HAL_UART_Transmit(&huart2, &byte, 1, 100);
 8001d66:	2364      	movs	r3, #100	@ 0x64
 8001d68:	2201      	movs	r2, #1
 8001d6a:	4924      	ldr	r1, [pc, #144]	@ (8001dfc <HAL_UART_RxCpltCallback+0xa8>)
 8001d6c:	4824      	ldr	r0, [pc, #144]	@ (8001e00 <HAL_UART_RxCpltCallback+0xac>)
 8001d6e:	f003 ff43 	bl	8005bf8 <HAL_UART_Transmit>

		if (byte >= '0' && byte <= '9') {
 8001d72:	4b22      	ldr	r3, [pc, #136]	@ (8001dfc <HAL_UART_RxCpltCallback+0xa8>)
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	2b2f      	cmp	r3, #47	@ 0x2f
 8001d78:	d918      	bls.n	8001dac <HAL_UART_RxCpltCallback+0x58>
 8001d7a:	4b20      	ldr	r3, [pc, #128]	@ (8001dfc <HAL_UART_RxCpltCallback+0xa8>)
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	2b39      	cmp	r3, #57	@ 0x39
 8001d80:	d814      	bhi.n	8001dac <HAL_UART_RxCpltCallback+0x58>
			if (uart_index < 2) {
 8001d82:	4b20      	ldr	r3, [pc, #128]	@ (8001e04 <HAL_UART_RxCpltCallback+0xb0>)
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	b2db      	uxtb	r3, r3
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d82b      	bhi.n	8001de4 <HAL_UART_RxCpltCallback+0x90>
				uart_buf[uart_index] = byte;
 8001d8c:	4b1d      	ldr	r3, [pc, #116]	@ (8001e04 <HAL_UART_RxCpltCallback+0xb0>)
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	461a      	mov	r2, r3
 8001d94:	4b19      	ldr	r3, [pc, #100]	@ (8001dfc <HAL_UART_RxCpltCallback+0xa8>)
 8001d96:	7819      	ldrb	r1, [r3, #0]
 8001d98:	4b1b      	ldr	r3, [pc, #108]	@ (8001e08 <HAL_UART_RxCpltCallback+0xb4>)
 8001d9a:	5499      	strb	r1, [r3, r2]
				uart_index++;
 8001d9c:	4b19      	ldr	r3, [pc, #100]	@ (8001e04 <HAL_UART_RxCpltCallback+0xb0>)
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	3301      	adds	r3, #1
 8001da4:	b2da      	uxtb	r2, r3
 8001da6:	4b17      	ldr	r3, [pc, #92]	@ (8001e04 <HAL_UART_RxCpltCallback+0xb0>)
 8001da8:	701a      	strb	r2, [r3, #0]
			if (uart_index < 2) {
 8001daa:	e01b      	b.n	8001de4 <HAL_UART_RxCpltCallback+0x90>
			}
		}
		else if (byte == '\r' || byte == '\n')
 8001dac:	4b13      	ldr	r3, [pc, #76]	@ (8001dfc <HAL_UART_RxCpltCallback+0xa8>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	2b0d      	cmp	r3, #13
 8001db2:	d003      	beq.n	8001dbc <HAL_UART_RxCpltCallback+0x68>
 8001db4:	4b11      	ldr	r3, [pc, #68]	@ (8001dfc <HAL_UART_RxCpltCallback+0xa8>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2b0a      	cmp	r3, #10
 8001dba:	d113      	bne.n	8001de4 <HAL_UART_RxCpltCallback+0x90>
		{
			// end of input, convert to integer
			uart_buf[uart_index] = '\0';  // null-terminate
 8001dbc:	4b11      	ldr	r3, [pc, #68]	@ (8001e04 <HAL_UART_RxCpltCallback+0xb0>)
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	4b10      	ldr	r3, [pc, #64]	@ (8001e08 <HAL_UART_RxCpltCallback+0xb4>)
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	5499      	strb	r1, [r3, r2]
			value = atoi((char*)uart_buf);  // convert to number
 8001dca:	480f      	ldr	r0, [pc, #60]	@ (8001e08 <HAL_UART_RxCpltCallback+0xb4>)
 8001dcc:	f004 ff30 	bl	8006c30 <atoi>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	b29a      	uxth	r2, r3
 8001dd4:	4b0d      	ldr	r3, [pc, #52]	@ (8001e0c <HAL_UART_RxCpltCallback+0xb8>)
 8001dd6:	801a      	strh	r2, [r3, #0]
			uart_index = 0;                 // reset for next input
 8001dd8:	4b0a      	ldr	r3, [pc, #40]	@ (8001e04 <HAL_UART_RxCpltCallback+0xb0>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	701a      	strb	r2, [r3, #0]
			rcv_intpt_flag = 1;             // signal that value is ready
 8001dde:	4b0c      	ldr	r3, [pc, #48]	@ (8001e10 <HAL_UART_RxCpltCallback+0xbc>)
 8001de0:	2201      	movs	r2, #1
 8001de2:	701a      	strb	r2, [r3, #0]
		}
	}
	// continue receiving
	HAL_UART_Receive_IT(&huart2, &byte, 1);
 8001de4:	2201      	movs	r2, #1
 8001de6:	4905      	ldr	r1, [pc, #20]	@ (8001dfc <HAL_UART_RxCpltCallback+0xa8>)
 8001de8:	4805      	ldr	r0, [pc, #20]	@ (8001e00 <HAL_UART_RxCpltCallback+0xac>)
 8001dea:	f003 ff90 	bl	8005d0e <HAL_UART_Receive_IT>
}
 8001dee:	bf00      	nop
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40004400 	.word	0x40004400
 8001dfc:	2000027c 	.word	0x2000027c
 8001e00:	20000228 	.word	0x20000228
 8001e04:	20000357 	.word	0x20000357
 8001e08:	20000354 	.word	0x20000354
 8001e0c:	2000027e 	.word	0x2000027e
 8001e10:	20000280 	.word	0x20000280

08001e14 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
	if ((htim->Instance == TIM5))
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a16      	ldr	r2, [pc, #88]	@ (8001e7c <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d11c      	bne.n	8001e60 <HAL_TIM_PeriodElapsedCallback+0x4c>
	{
		wall_clock_hr_update_flag = 0;
 8001e26:	4b16      	ldr	r3, [pc, #88]	@ (8001e80 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	701a      	strb	r2, [r3, #0]
		clock_mins += 1;
 8001e2c:	4b15      	ldr	r3, [pc, #84]	@ (8001e84 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	3301      	adds	r3, #1
 8001e34:	b2da      	uxtb	r2, r3
 8001e36:	4b13      	ldr	r3, [pc, #76]	@ (8001e84 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001e38:	701a      	strb	r2, [r3, #0]
		if (clock_mins == 60) {
 8001e3a:	4b12      	ldr	r3, [pc, #72]	@ (8001e84 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	2b3c      	cmp	r3, #60	@ 0x3c
 8001e42:	d115      	bne.n	8001e70 <HAL_TIM_PeriodElapsedCallback+0x5c>
			clock_hours += 1;
 8001e44:	4b10      	ldr	r3, [pc, #64]	@ (8001e88 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	b2da      	uxtb	r2, r3
 8001e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e88 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001e50:	701a      	strb	r2, [r3, #0]
			clock_mins = 0;
 8001e52:	4b0c      	ldr	r3, [pc, #48]	@ (8001e84 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	701a      	strb	r2, [r3, #0]
			wall_clock_hr_update_flag = 1;
 8001e58:	4b09      	ldr	r3, [pc, #36]	@ (8001e80 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	701a      	strb	r2, [r3, #0]
		}
	}
	else if ((htim -> Instance == TIM9)) {
		rpm_time_out = 1;
	}
}
 8001e5e:	e007      	b.n	8001e70 <HAL_TIM_PeriodElapsedCallback+0x5c>
	else if ((htim -> Instance == TIM9)) {
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a09      	ldr	r2, [pc, #36]	@ (8001e8c <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d102      	bne.n	8001e70 <HAL_TIM_PeriodElapsedCallback+0x5c>
		rpm_time_out = 1;
 8001e6a:	4b09      	ldr	r3, [pc, #36]	@ (8001e90 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	701a      	strb	r2, [r3, #0]
}
 8001e70:	bf00      	nop
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr
 8001e7c:	40000c00 	.word	0x40000c00
 8001e80:	20000272 	.word	0x20000272
 8001e84:	20000271 	.word	0x20000271
 8001e88:	20000270 	.word	0x20000270
 8001e8c:	40014000 	.word	0x40014000
 8001e90:	20000281 	.word	0x20000281

08001e94 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
	if (htim -> Instance == TIM3) {
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a15      	ldr	r2, [pc, #84]	@ (8001ef8 <HAL_TIM_IC_CaptureCallback+0x64>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d123      	bne.n	8001eee <HAL_TIM_IC_CaptureCallback+0x5a>
		if (htim -> Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	7f1b      	ldrb	r3, [r3, #28]
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d11f      	bne.n	8001eee <HAL_TIM_IC_CaptureCallback+0x5a>
			if (first_edge == 0) {
 8001eae:	4b13      	ldr	r3, [pc, #76]	@ (8001efc <HAL_TIM_IC_CaptureCallback+0x68>)
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d10b      	bne.n	8001ed0 <HAL_TIM_IC_CaptureCallback+0x3c>
				time_edge1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001eb8:	2100      	movs	r1, #0
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f003 f978 	bl	80051b0 <HAL_TIM_ReadCapturedValue>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	b29a      	uxth	r2, r3
 8001ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8001f00 <HAL_TIM_IC_CaptureCallback+0x6c>)
 8001ec6:	801a      	strh	r2, [r3, #0]
				first_edge = 1;
 8001ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8001efc <HAL_TIM_IC_CaptureCallback+0x68>)
 8001eca:	2201      	movs	r2, #1
 8001ecc:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_COUNTER(htim, 0);
				hcsr04_Rx_flag = 1;
			}
		}
	}
}
 8001ece:	e00e      	b.n	8001eee <HAL_TIM_IC_CaptureCallback+0x5a>
				time_edge2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f003 f96c 	bl	80051b0 <HAL_TIM_ReadCapturedValue>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	b29a      	uxth	r2, r3
 8001edc:	4b09      	ldr	r3, [pc, #36]	@ (8001f04 <HAL_TIM_IC_CaptureCallback+0x70>)
 8001ede:	801a      	strh	r2, [r3, #0]
				__HAL_TIM_SET_COUNTER(htim, 0);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	625a      	str	r2, [r3, #36]	@ 0x24
				hcsr04_Rx_flag = 1;
 8001ee8:	4b07      	ldr	r3, [pc, #28]	@ (8001f08 <HAL_TIM_IC_CaptureCallback+0x74>)
 8001eea:	2201      	movs	r2, #1
 8001eec:	701a      	strb	r2, [r3, #0]
}
 8001eee:	bf00      	nop
 8001ef0:	3708      	adds	r7, #8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	40000400 	.word	0x40000400
 8001efc:	2000034d 	.word	0x2000034d
 8001f00:	2000034e 	.word	0x2000034e
 8001f04:	20000350 	.word	0x20000350
 8001f08:	2000034c 	.word	0x2000034c

08001f0c <format_time>:

void format_time(output output_data[24], Pipeline pipeline[4]) {
 8001f0c:	b480      	push	{r7}
 8001f0e:	b085      	sub	sp, #20
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < PIPELINE_NUM; i++) {
 8001f16:	2300      	movs	r3, #0
 8001f18:	60fb      	str	r3, [r7, #12]
 8001f1a:	e060      	b.n	8001fde <format_time+0xd2>
		for (int j = pipeline[i].first_time; j <= pipeline[i].last_time; j++) {
 8001f1c:	68fa      	ldr	r2, [r7, #12]
 8001f1e:	4613      	mov	r3, r2
 8001f20:	005b      	lsls	r3, r3, #1
 8001f22:	4413      	add	r3, r2
 8001f24:	005b      	lsls	r3, r3, #1
 8001f26:	461a      	mov	r2, r3
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	4413      	add	r3, r2
 8001f2c:	885b      	ldrh	r3, [r3, #2]
 8001f2e:	60bb      	str	r3, [r7, #8]
 8001f30:	e045      	b.n	8001fbe <format_time+0xb2>
			output_data[j].value = '0' + pipeline[i].value;
 8001f32:	68fa      	ldr	r2, [r7, #12]
 8001f34:	4613      	mov	r3, r2
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	4413      	add	r3, r2
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	4413      	add	r3, r2
 8001f42:	781a      	ldrb	r2, [r3, #0]
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	005b      	lsls	r3, r3, #1
 8001f48:	6879      	ldr	r1, [r7, #4]
 8001f4a:	440b      	add	r3, r1
 8001f4c:	3230      	adds	r2, #48	@ 0x30
 8001f4e:	b2d2      	uxtb	r2, r2
 8001f50:	701a      	strb	r2, [r3, #0]

			switch(pipeline[i].pwm) {
 8001f52:	68fa      	ldr	r2, [r7, #12]
 8001f54:	4613      	mov	r3, r2
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	4413      	add	r3, r2
 8001f5a:	005b      	lsls	r3, r3, #1
 8001f5c:	461a      	mov	r2, r3
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	4413      	add	r3, r2
 8001f62:	785b      	ldrb	r3, [r3, #1]
 8001f64:	2b03      	cmp	r3, #3
 8001f66:	d827      	bhi.n	8001fb8 <format_time+0xac>
 8001f68:	a201      	add	r2, pc, #4	@ (adr r2, 8001f70 <format_time+0x64>)
 8001f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f6e:	bf00      	nop
 8001f70:	08001f81 	.word	0x08001f81
 8001f74:	08001f8f 	.word	0x08001f8f
 8001f78:	08001f9d 	.word	0x08001f9d
 8001f7c:	08001fab 	.word	0x08001fab
				case 0:
					output_data[j].pwm = 0;
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	005b      	lsls	r3, r3, #1
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	4413      	add	r3, r2
 8001f88:	2200      	movs	r2, #0
 8001f8a:	705a      	strb	r2, [r3, #1]
					break;
 8001f8c:	e014      	b.n	8001fb8 <format_time+0xac>
				case 1:
					output_data[j].pwm = 70;
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	687a      	ldr	r2, [r7, #4]
 8001f94:	4413      	add	r3, r2
 8001f96:	2246      	movs	r2, #70	@ 0x46
 8001f98:	705a      	strb	r2, [r3, #1]
					break;
 8001f9a:	e00d      	b.n	8001fb8 <format_time+0xac>
				case 2:
					output_data[j].pwm = 85;
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	005b      	lsls	r3, r3, #1
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	4413      	add	r3, r2
 8001fa4:	2255      	movs	r2, #85	@ 0x55
 8001fa6:	705a      	strb	r2, [r3, #1]
					break;
 8001fa8:	e006      	b.n	8001fb8 <format_time+0xac>
				case 3:
					output_data[j].pwm = 99;
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	005b      	lsls	r3, r3, #1
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	2263      	movs	r2, #99	@ 0x63
 8001fb4:	705a      	strb	r2, [r3, #1]
					break;
 8001fb6:	bf00      	nop
		for (int j = pipeline[i].first_time; j <= pipeline[i].last_time; j++) {
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	3301      	adds	r3, #1
 8001fbc:	60bb      	str	r3, [r7, #8]
 8001fbe:	68fa      	ldr	r2, [r7, #12]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	4413      	add	r3, r2
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	461a      	mov	r2, r3
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	4413      	add	r3, r2
 8001fce:	889b      	ldrh	r3, [r3, #4]
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	ddac      	ble.n	8001f32 <format_time+0x26>
	for (int i = 0; i < PIPELINE_NUM; i++) {
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	3301      	adds	r3, #1
 8001fdc:	60fb      	str	r3, [r7, #12]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2b03      	cmp	r3, #3
 8001fe2:	dd9b      	ble.n	8001f1c <format_time+0x10>
			}
		}
	}
}
 8001fe4:	bf00      	nop
 8001fe6:	bf00      	nop
 8001fe8:	3714      	adds	r7, #20
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop

08001ff4 <ADC_Select_CH>:


void ADC_Select_CH(int CH)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b086      	sub	sp, #24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8001ffc:	f107 0308 	add.w	r3, r7, #8
 8002000:	2200      	movs	r2, #0
 8002002:	601a      	str	r2, [r3, #0]
 8002004:	605a      	str	r2, [r3, #4]
 8002006:	609a      	str	r2, [r3, #8]
 8002008:	60da      	str	r2, [r3, #12]
	switch(CH)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2b0f      	cmp	r3, #15
 800200e:	f200 814b 	bhi.w	80022a8 <ADC_Select_CH+0x2b4>
 8002012:	a201      	add	r2, pc, #4	@ (adr r2, 8002018 <ADC_Select_CH+0x24>)
 8002014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002018:	08002059 	.word	0x08002059
 800201c:	0800207b 	.word	0x0800207b
 8002020:	0800209d 	.word	0x0800209d
 8002024:	080020bf 	.word	0x080020bf
 8002028:	080020e1 	.word	0x080020e1
 800202c:	08002103 	.word	0x08002103
 8002030:	08002125 	.word	0x08002125
 8002034:	08002147 	.word	0x08002147
 8002038:	08002169 	.word	0x08002169
 800203c:	0800218b 	.word	0x0800218b
 8002040:	080021ab 	.word	0x080021ab
 8002044:	080021cb 	.word	0x080021cb
 8002048:	080021eb 	.word	0x080021eb
 800204c:	0800220b 	.word	0x0800220b
 8002050:	0800222b 	.word	0x0800222b
 8002054:	0800224b 	.word	0x0800224b
	{
	case 0:
	sConfig.Channel = ADC_CHANNEL_0;
 8002058:	2300      	movs	r3, #0
 800205a:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 800205c:	2301      	movs	r3, #1
 800205e:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002060:	f107 0308 	add.w	r3, r7, #8
 8002064:	4619      	mov	r1, r3
 8002066:	4892      	ldr	r0, [pc, #584]	@ (80022b0 <ADC_Select_CH+0x2bc>)
 8002068:	f000 ff92 	bl	8002f90 <HAL_ADC_ConfigChannel>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	f000 80fb 	beq.w	800226a <ADC_Select_CH+0x276>
	{
		Error_Handler();
 8002074:	f000 fab4 	bl	80025e0 <Error_Handler>
	}
	break;
 8002078:	e0f7      	b.n	800226a <ADC_Select_CH+0x276>

	case 1:
	sConfig.Channel = ADC_CHANNEL_1;
 800207a:	2301      	movs	r3, #1
 800207c:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 800207e:	2301      	movs	r3, #1
 8002080:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002082:	f107 0308 	add.w	r3, r7, #8
 8002086:	4619      	mov	r1, r3
 8002088:	4889      	ldr	r0, [pc, #548]	@ (80022b0 <ADC_Select_CH+0x2bc>)
 800208a:	f000 ff81 	bl	8002f90 <HAL_ADC_ConfigChannel>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	f000 80ec 	beq.w	800226e <ADC_Select_CH+0x27a>
	{
		Error_Handler();
 8002096:	f000 faa3 	bl	80025e0 <Error_Handler>
	}
	break;
 800209a:	e0e8      	b.n	800226e <ADC_Select_CH+0x27a>
	case 2:
	sConfig.Channel = ADC_CHANNEL_2;
 800209c:	2302      	movs	r3, #2
 800209e:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 80020a0:	2301      	movs	r3, #1
 80020a2:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020a4:	f107 0308 	add.w	r3, r7, #8
 80020a8:	4619      	mov	r1, r3
 80020aa:	4881      	ldr	r0, [pc, #516]	@ (80022b0 <ADC_Select_CH+0x2bc>)
 80020ac:	f000 ff70 	bl	8002f90 <HAL_ADC_ConfigChannel>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	f000 80dd 	beq.w	8002272 <ADC_Select_CH+0x27e>
	{
		Error_Handler();
 80020b8:	f000 fa92 	bl	80025e0 <Error_Handler>
	}
	break;
 80020bc:	e0d9      	b.n	8002272 <ADC_Select_CH+0x27e>
	case 3:
	sConfig.Channel = ADC_CHANNEL_3;
 80020be:	2303      	movs	r3, #3
 80020c0:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 80020c2:	2301      	movs	r3, #1
 80020c4:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020c6:	f107 0308 	add.w	r3, r7, #8
 80020ca:	4619      	mov	r1, r3
 80020cc:	4878      	ldr	r0, [pc, #480]	@ (80022b0 <ADC_Select_CH+0x2bc>)
 80020ce:	f000 ff5f 	bl	8002f90 <HAL_ADC_ConfigChannel>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	f000 80ce 	beq.w	8002276 <ADC_Select_CH+0x282>
	{
		Error_Handler();
 80020da:	f000 fa81 	bl	80025e0 <Error_Handler>
	}
	break;
 80020de:	e0ca      	b.n	8002276 <ADC_Select_CH+0x282>
	case 4:
	sConfig.Channel = ADC_CHANNEL_4;
 80020e0:	2304      	movs	r3, #4
 80020e2:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 80020e4:	2301      	movs	r3, #1
 80020e6:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020e8:	f107 0308 	add.w	r3, r7, #8
 80020ec:	4619      	mov	r1, r3
 80020ee:	4870      	ldr	r0, [pc, #448]	@ (80022b0 <ADC_Select_CH+0x2bc>)
 80020f0:	f000 ff4e 	bl	8002f90 <HAL_ADC_ConfigChannel>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	f000 80bf 	beq.w	800227a <ADC_Select_CH+0x286>
	{
		Error_Handler();
 80020fc:	f000 fa70 	bl	80025e0 <Error_Handler>
	}
	break;
 8002100:	e0bb      	b.n	800227a <ADC_Select_CH+0x286>
	case 5:
	sConfig.Channel = ADC_CHANNEL_5;
 8002102:	2305      	movs	r3, #5
 8002104:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8002106:	2301      	movs	r3, #1
 8002108:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800210a:	f107 0308 	add.w	r3, r7, #8
 800210e:	4619      	mov	r1, r3
 8002110:	4867      	ldr	r0, [pc, #412]	@ (80022b0 <ADC_Select_CH+0x2bc>)
 8002112:	f000 ff3d 	bl	8002f90 <HAL_ADC_ConfigChannel>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	f000 80b0 	beq.w	800227e <ADC_Select_CH+0x28a>
	{
		Error_Handler();
 800211e:	f000 fa5f 	bl	80025e0 <Error_Handler>
	}
	break;
 8002122:	e0ac      	b.n	800227e <ADC_Select_CH+0x28a>
	case 6:
	sConfig.Channel = ADC_CHANNEL_6;
 8002124:	2306      	movs	r3, #6
 8002126:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 8002128:	2301      	movs	r3, #1
 800212a:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800212c:	f107 0308 	add.w	r3, r7, #8
 8002130:	4619      	mov	r1, r3
 8002132:	485f      	ldr	r0, [pc, #380]	@ (80022b0 <ADC_Select_CH+0x2bc>)
 8002134:	f000 ff2c 	bl	8002f90 <HAL_ADC_ConfigChannel>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	f000 80a1 	beq.w	8002282 <ADC_Select_CH+0x28e>
	{
		Error_Handler();
 8002140:	f000 fa4e 	bl	80025e0 <Error_Handler>
	}
	break;
 8002144:	e09d      	b.n	8002282 <ADC_Select_CH+0x28e>
	case 7:
	sConfig.Channel = ADC_CHANNEL_7;
 8002146:	2307      	movs	r3, #7
 8002148:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 800214a:	2301      	movs	r3, #1
 800214c:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800214e:	f107 0308 	add.w	r3, r7, #8
 8002152:	4619      	mov	r1, r3
 8002154:	4856      	ldr	r0, [pc, #344]	@ (80022b0 <ADC_Select_CH+0x2bc>)
 8002156:	f000 ff1b 	bl	8002f90 <HAL_ADC_ConfigChannel>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	f000 8092 	beq.w	8002286 <ADC_Select_CH+0x292>
	{
		Error_Handler();
 8002162:	f000 fa3d 	bl	80025e0 <Error_Handler>
	}
	break;
 8002166:	e08e      	b.n	8002286 <ADC_Select_CH+0x292>
	case 8:
	sConfig.Channel = ADC_CHANNEL_8;
 8002168:	2308      	movs	r3, #8
 800216a:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 800216c:	2301      	movs	r3, #1
 800216e:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002170:	f107 0308 	add.w	r3, r7, #8
 8002174:	4619      	mov	r1, r3
 8002176:	484e      	ldr	r0, [pc, #312]	@ (80022b0 <ADC_Select_CH+0x2bc>)
 8002178:	f000 ff0a 	bl	8002f90 <HAL_ADC_ConfigChannel>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	f000 8083 	beq.w	800228a <ADC_Select_CH+0x296>
	{
		Error_Handler();
 8002184:	f000 fa2c 	bl	80025e0 <Error_Handler>
	}
	break;
 8002188:	e07f      	b.n	800228a <ADC_Select_CH+0x296>
	case 9:
	sConfig.Channel = ADC_CHANNEL_9;
 800218a:	2309      	movs	r3, #9
 800218c:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 800218e:	2301      	movs	r3, #1
 8002190:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002192:	f107 0308 	add.w	r3, r7, #8
 8002196:	4619      	mov	r1, r3
 8002198:	4845      	ldr	r0, [pc, #276]	@ (80022b0 <ADC_Select_CH+0x2bc>)
 800219a:	f000 fef9 	bl	8002f90 <HAL_ADC_ConfigChannel>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d074      	beq.n	800228e <ADC_Select_CH+0x29a>
	{
		Error_Handler();
 80021a4:	f000 fa1c 	bl	80025e0 <Error_Handler>
	}
	break;
 80021a8:	e071      	b.n	800228e <ADC_Select_CH+0x29a>
	case 10:
	sConfig.Channel = ADC_CHANNEL_10;
 80021aa:	230a      	movs	r3, #10
 80021ac:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 80021ae:	2301      	movs	r3, #1
 80021b0:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021b2:	f107 0308 	add.w	r3, r7, #8
 80021b6:	4619      	mov	r1, r3
 80021b8:	483d      	ldr	r0, [pc, #244]	@ (80022b0 <ADC_Select_CH+0x2bc>)
 80021ba:	f000 fee9 	bl	8002f90 <HAL_ADC_ConfigChannel>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d066      	beq.n	8002292 <ADC_Select_CH+0x29e>
	{
		Error_Handler();
 80021c4:	f000 fa0c 	bl	80025e0 <Error_Handler>
	}
	break;
 80021c8:	e063      	b.n	8002292 <ADC_Select_CH+0x29e>
	case 11:
	sConfig.Channel = ADC_CHANNEL_11;
 80021ca:	230b      	movs	r3, #11
 80021cc:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 80021ce:	2301      	movs	r3, #1
 80021d0:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021d2:	f107 0308 	add.w	r3, r7, #8
 80021d6:	4619      	mov	r1, r3
 80021d8:	4835      	ldr	r0, [pc, #212]	@ (80022b0 <ADC_Select_CH+0x2bc>)
 80021da:	f000 fed9 	bl	8002f90 <HAL_ADC_ConfigChannel>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d058      	beq.n	8002296 <ADC_Select_CH+0x2a2>
	{
		Error_Handler();
 80021e4:	f000 f9fc 	bl	80025e0 <Error_Handler>
	}
	break;
 80021e8:	e055      	b.n	8002296 <ADC_Select_CH+0x2a2>
	case 12:
	sConfig.Channel = ADC_CHANNEL_12;
 80021ea:	230c      	movs	r3, #12
 80021ec:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 80021ee:	2301      	movs	r3, #1
 80021f0:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021f2:	f107 0308 	add.w	r3, r7, #8
 80021f6:	4619      	mov	r1, r3
 80021f8:	482d      	ldr	r0, [pc, #180]	@ (80022b0 <ADC_Select_CH+0x2bc>)
 80021fa:	f000 fec9 	bl	8002f90 <HAL_ADC_ConfigChannel>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d04a      	beq.n	800229a <ADC_Select_CH+0x2a6>
	{
		Error_Handler();
 8002204:	f000 f9ec 	bl	80025e0 <Error_Handler>
	}
	break;
 8002208:	e047      	b.n	800229a <ADC_Select_CH+0x2a6>
	case 13:
	sConfig.Channel = ADC_CHANNEL_13;
 800220a:	230d      	movs	r3, #13
 800220c:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 800220e:	2301      	movs	r3, #1
 8002210:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002212:	f107 0308 	add.w	r3, r7, #8
 8002216:	4619      	mov	r1, r3
 8002218:	4825      	ldr	r0, [pc, #148]	@ (80022b0 <ADC_Select_CH+0x2bc>)
 800221a:	f000 feb9 	bl	8002f90 <HAL_ADC_ConfigChannel>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d03c      	beq.n	800229e <ADC_Select_CH+0x2aa>
	{
		Error_Handler();
 8002224:	f000 f9dc 	bl	80025e0 <Error_Handler>
	}
	break;
 8002228:	e039      	b.n	800229e <ADC_Select_CH+0x2aa>
	case 14:
	sConfig.Channel = ADC_CHANNEL_14;
 800222a:	230e      	movs	r3, #14
 800222c:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 800222e:	2301      	movs	r3, #1
 8002230:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002232:	f107 0308 	add.w	r3, r7, #8
 8002236:	4619      	mov	r1, r3
 8002238:	481d      	ldr	r0, [pc, #116]	@ (80022b0 <ADC_Select_CH+0x2bc>)
 800223a:	f000 fea9 	bl	8002f90 <HAL_ADC_ConfigChannel>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d02e      	beq.n	80022a2 <ADC_Select_CH+0x2ae>
	{
		Error_Handler();
 8002244:	f000 f9cc 	bl	80025e0 <Error_Handler>
	}
	break;
 8002248:	e02b      	b.n	80022a2 <ADC_Select_CH+0x2ae>
	case 15:
	sConfig.Channel = ADC_CHANNEL_15;
 800224a:	230f      	movs	r3, #15
 800224c:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 1;
 800224e:	2301      	movs	r3, #1
 8002250:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002252:	f107 0308 	add.w	r3, r7, #8
 8002256:	4619      	mov	r1, r3
 8002258:	4815      	ldr	r0, [pc, #84]	@ (80022b0 <ADC_Select_CH+0x2bc>)
 800225a:	f000 fe99 	bl	8002f90 <HAL_ADC_ConfigChannel>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d020      	beq.n	80022a6 <ADC_Select_CH+0x2b2>
	{
		Error_Handler();
 8002264:	f000 f9bc 	bl	80025e0 <Error_Handler>
	}
	break;
 8002268:	e01d      	b.n	80022a6 <ADC_Select_CH+0x2b2>
	break;
 800226a:	bf00      	nop
 800226c:	e01c      	b.n	80022a8 <ADC_Select_CH+0x2b4>
	break;
 800226e:	bf00      	nop
 8002270:	e01a      	b.n	80022a8 <ADC_Select_CH+0x2b4>
	break;
 8002272:	bf00      	nop
 8002274:	e018      	b.n	80022a8 <ADC_Select_CH+0x2b4>
	break;
 8002276:	bf00      	nop
 8002278:	e016      	b.n	80022a8 <ADC_Select_CH+0x2b4>
	break;
 800227a:	bf00      	nop
 800227c:	e014      	b.n	80022a8 <ADC_Select_CH+0x2b4>
	break;
 800227e:	bf00      	nop
 8002280:	e012      	b.n	80022a8 <ADC_Select_CH+0x2b4>
	break;
 8002282:	bf00      	nop
 8002284:	e010      	b.n	80022a8 <ADC_Select_CH+0x2b4>
	break;
 8002286:	bf00      	nop
 8002288:	e00e      	b.n	80022a8 <ADC_Select_CH+0x2b4>
	break;
 800228a:	bf00      	nop
 800228c:	e00c      	b.n	80022a8 <ADC_Select_CH+0x2b4>
	break;
 800228e:	bf00      	nop
 8002290:	e00a      	b.n	80022a8 <ADC_Select_CH+0x2b4>
	break;
 8002292:	bf00      	nop
 8002294:	e008      	b.n	80022a8 <ADC_Select_CH+0x2b4>
	break;
 8002296:	bf00      	nop
 8002298:	e006      	b.n	80022a8 <ADC_Select_CH+0x2b4>
	break;
 800229a:	bf00      	nop
 800229c:	e004      	b.n	80022a8 <ADC_Select_CH+0x2b4>
	break;
 800229e:	bf00      	nop
 80022a0:	e002      	b.n	80022a8 <ADC_Select_CH+0x2b4>
	break;
 80022a2:	bf00      	nop
 80022a4:	e000      	b.n	80022a8 <ADC_Select_CH+0x2b4>
	break;
 80022a6:	bf00      	nop
	}
}
 80022a8:	bf00      	nop
 80022aa:	3718      	adds	r7, #24
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	20000078 	.word	0x20000078

080022b4 <get_rpm>:
		rpm_tick_count += 1;
	}
}

uint16_t get_rpm(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI2_IRQn); // disable the interrupts coming from the rpm sensor.
 80022ba:	2008      	movs	r0, #8
 80022bc:	f001 f9af 	bl	800361e <HAL_NVIC_DisableIRQ>
	HAL_TIM_Base_Stop_IT(&htim9); // stop the Tim2 counting.
 80022c0:	482d      	ldr	r0, [pc, #180]	@ (8002378 <get_rpm+0xc4>)
 80022c2:	f002 f9b3 	bl	800462c <HAL_TIM_Base_Stop_IT>

	rpm_tick_count = 0;
 80022c6:	4b2d      	ldr	r3, [pc, #180]	@ (800237c <get_rpm+0xc8>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	801a      	strh	r2, [r3, #0]
	rpm_tick_count1 = 0;
 80022cc:	4b2c      	ldr	r3, [pc, #176]	@ (8002380 <get_rpm+0xcc>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	801a      	strh	r2, [r3, #0]
	rpm_tick_count2 = 0;
 80022d2:	4b2c      	ldr	r3, [pc, #176]	@ (8002384 <get_rpm+0xd0>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	801a      	strh	r2, [r3, #0]
	rpm_tick_count_diff = 0;
 80022d8:	4b2b      	ldr	r3, [pc, #172]	@ (8002388 <get_rpm+0xd4>)
 80022da:	2200      	movs	r2, #0
 80022dc:	801a      	strh	r2, [r3, #0]
	rpm_time_out = 0;
 80022de:	4b2b      	ldr	r3, [pc, #172]	@ (800238c <get_rpm+0xd8>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	701a      	strb	r2, [r3, #0]

	TIM9 -> ARR = 5000 - 1;
 80022e4:	4b2a      	ldr	r3, [pc, #168]	@ (8002390 <get_rpm+0xdc>)
 80022e6:	f241 3287 	movw	r2, #4999	@ 0x1387
 80022ea:	62da      	str	r2, [r3, #44]	@ 0x2c

	HAL_TIM_Base_Start_IT(&htim9);
 80022ec:	4822      	ldr	r0, [pc, #136]	@ (8002378 <get_rpm+0xc4>)
 80022ee:	f002 f93b 	bl	8004568 <HAL_TIM_Base_Start_IT>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80022f2:	2008      	movs	r0, #8
 80022f4:	f001 f985 	bl	8003602 <HAL_NVIC_EnableIRQ>

	rpm_tick_count1 = rpm_tick_count;
 80022f8:	4b20      	ldr	r3, [pc, #128]	@ (800237c <get_rpm+0xc8>)
 80022fa:	881b      	ldrh	r3, [r3, #0]
 80022fc:	b29a      	uxth	r2, r3
 80022fe:	4b20      	ldr	r3, [pc, #128]	@ (8002380 <get_rpm+0xcc>)
 8002300:	801a      	strh	r2, [r3, #0]

	while(rpm_time_out == 0) {}
 8002302:	bf00      	nop
 8002304:	4b21      	ldr	r3, [pc, #132]	@ (800238c <get_rpm+0xd8>)
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	b2db      	uxtb	r3, r3
 800230a:	2b00      	cmp	r3, #0
 800230c:	d0fa      	beq.n	8002304 <get_rpm+0x50>

	rpm_tick_count2 = rpm_tick_count;
 800230e:	4b1b      	ldr	r3, [pc, #108]	@ (800237c <get_rpm+0xc8>)
 8002310:	881b      	ldrh	r3, [r3, #0]
 8002312:	b29a      	uxth	r2, r3
 8002314:	4b1b      	ldr	r3, [pc, #108]	@ (8002384 <get_rpm+0xd0>)
 8002316:	801a      	strh	r2, [r3, #0]

	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8002318:	2008      	movs	r0, #8
 800231a:	f001 f980 	bl	800361e <HAL_NVIC_DisableIRQ>
	HAL_TIM_Base_Stop_IT(&htim9)	;
 800231e:	4816      	ldr	r0, [pc, #88]	@ (8002378 <get_rpm+0xc4>)
 8002320:	f002 f984 	bl	800462c <HAL_TIM_Base_Stop_IT>

	rpm_time_out = 0;
 8002324:	4b19      	ldr	r3, [pc, #100]	@ (800238c <get_rpm+0xd8>)
 8002326:	2200      	movs	r2, #0
 8002328:	701a      	strb	r2, [r3, #0]
	rpm_tick_count_diff = (rpm_tick_count2 - rpm_tick_count1);
 800232a:	4b16      	ldr	r3, [pc, #88]	@ (8002384 <get_rpm+0xd0>)
 800232c:	881b      	ldrh	r3, [r3, #0]
 800232e:	b29a      	uxth	r2, r3
 8002330:	4b13      	ldr	r3, [pc, #76]	@ (8002380 <get_rpm+0xcc>)
 8002332:	881b      	ldrh	r3, [r3, #0]
 8002334:	b29b      	uxth	r3, r3
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	b29a      	uxth	r2, r3
 800233a:	4b13      	ldr	r3, [pc, #76]	@ (8002388 <get_rpm+0xd4>)
 800233c:	801a      	strh	r2, [r3, #0]
	int rpm_tick_per_min = (float)rpm_tick_count_diff * 10;
 800233e:	4b12      	ldr	r3, [pc, #72]	@ (8002388 <get_rpm+0xd4>)
 8002340:	881b      	ldrh	r3, [r3, #0]
 8002342:	b29b      	uxth	r3, r3
 8002344:	ee07 3a90 	vmov	s15, r3
 8002348:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800234c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002350:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002354:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002358:	ee17 3a90 	vmov	r3, s15
 800235c:	607b      	str	r3, [r7, #4]
	uint16_t rpm = rpm_tick_count / 20;
 800235e:	4b07      	ldr	r3, [pc, #28]	@ (800237c <get_rpm+0xc8>)
 8002360:	881b      	ldrh	r3, [r3, #0]
 8002362:	b29b      	uxth	r3, r3
 8002364:	4a0b      	ldr	r2, [pc, #44]	@ (8002394 <get_rpm+0xe0>)
 8002366:	fba2 2303 	umull	r2, r3, r2, r3
 800236a:	091b      	lsrs	r3, r3, #4
 800236c:	807b      	strh	r3, [r7, #2]
	return rpm;
 800236e:	887b      	ldrh	r3, [r7, #2]
}
 8002370:	4618      	mov	r0, r3
 8002372:	3708      	adds	r7, #8
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	200001e0 	.word	0x200001e0
 800237c:	20000274 	.word	0x20000274
 8002380:	20000276 	.word	0x20000276
 8002384:	20000278 	.word	0x20000278
 8002388:	2000027a 	.word	0x2000027a
 800238c:	20000281 	.word	0x20000281
 8002390:	40014000 	.word	0x40014000
 8002394:	cccccccd 	.word	0xcccccccd

08002398 <print_empty_error>:

void print_empty_error(void) {
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
	sprintf((char*)txd_msg_buffer, "\r\n *********************************" );
 800239c:	4917      	ldr	r1, [pc, #92]	@ (80023fc <print_empty_error+0x64>)
 800239e:	4818      	ldr	r0, [pc, #96]	@ (8002400 <print_empty_error+0x68>)
 80023a0:	f004 fcce 	bl	8006d40 <siprintf>
	HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), HAL_MAX_DELAY);
 80023a4:	4816      	ldr	r0, [pc, #88]	@ (8002400 <print_empty_error+0x68>)
 80023a6:	f7fd ff1b 	bl	80001e0 <strlen>
 80023aa:	4603      	mov	r3, r0
 80023ac:	b29a      	uxth	r2, r3
 80023ae:	f04f 33ff 	mov.w	r3, #4294967295
 80023b2:	4913      	ldr	r1, [pc, #76]	@ (8002400 <print_empty_error+0x68>)
 80023b4:	4813      	ldr	r0, [pc, #76]	@ (8002404 <print_empty_error+0x6c>)
 80023b6:	f003 fc1f 	bl	8005bf8 <HAL_UART_Transmit>

	sprintf((char*)txd_msg_buffer, "\r\n ******  RESEVOIR IS EMPTY  ******" );
 80023ba:	4913      	ldr	r1, [pc, #76]	@ (8002408 <print_empty_error+0x70>)
 80023bc:	4810      	ldr	r0, [pc, #64]	@ (8002400 <print_empty_error+0x68>)
 80023be:	f004 fcbf 	bl	8006d40 <siprintf>
	HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), HAL_MAX_DELAY);
 80023c2:	480f      	ldr	r0, [pc, #60]	@ (8002400 <print_empty_error+0x68>)
 80023c4:	f7fd ff0c 	bl	80001e0 <strlen>
 80023c8:	4603      	mov	r3, r0
 80023ca:	b29a      	uxth	r2, r3
 80023cc:	f04f 33ff 	mov.w	r3, #4294967295
 80023d0:	490b      	ldr	r1, [pc, #44]	@ (8002400 <print_empty_error+0x68>)
 80023d2:	480c      	ldr	r0, [pc, #48]	@ (8002404 <print_empty_error+0x6c>)
 80023d4:	f003 fc10 	bl	8005bf8 <HAL_UART_Transmit>

	sprintf((char*)txd_msg_buffer, "\r\n *********************************" );
 80023d8:	4908      	ldr	r1, [pc, #32]	@ (80023fc <print_empty_error+0x64>)
 80023da:	4809      	ldr	r0, [pc, #36]	@ (8002400 <print_empty_error+0x68>)
 80023dc:	f004 fcb0 	bl	8006d40 <siprintf>
	HAL_UART_Transmit(&huart2, txd_msg_buffer, strlen((char*)txd_msg_buffer), HAL_MAX_DELAY);
 80023e0:	4807      	ldr	r0, [pc, #28]	@ (8002400 <print_empty_error+0x68>)
 80023e2:	f7fd fefd 	bl	80001e0 <strlen>
 80023e6:	4603      	mov	r3, r0
 80023e8:	b29a      	uxth	r2, r3
 80023ea:	f04f 33ff 	mov.w	r3, #4294967295
 80023ee:	4904      	ldr	r1, [pc, #16]	@ (8002400 <print_empty_error+0x68>)
 80023f0:	4804      	ldr	r0, [pc, #16]	@ (8002404 <print_empty_error+0x6c>)
 80023f2:	f003 fc01 	bl	8005bf8 <HAL_UART_Transmit>
}
 80023f6:	bf00      	nop
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	080078b4 	.word	0x080078b4
 8002400:	200002cc 	.word	0x200002cc
 8002404:	20000228 	.word	0x20000228
 8002408:	080078dc 	.word	0x080078dc

0800240c <DIGITS_Display>:

void DIGITS_Display(uint8_t DIGIT_A, uint8_t DIGIT_B)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b08c      	sub	sp, #48	@ 0x30
 8002410:	af00      	add	r7, sp, #0
 8002412:	4603      	mov	r3, r0
 8002414:	460a      	mov	r2, r1
 8002416:	71fb      	strb	r3, [r7, #7]
 8002418:	4613      	mov	r3, r2
 800241a:	71bb      	strb	r3, [r7, #6]
	 uint8_t DIGITA_VAL = 0x0F & DIGIT_A; //mask off higher4 bits
 800241c:	79fb      	ldrb	r3, [r7, #7]
 800241e:	f003 030f 	and.w	r3, r3, #15
 8002422:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	 int Abit0 = (DIGITA_VAL ) & 1;  	// extract Abit0 of the 4-bit value
 8002426:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	62bb      	str	r3, [r7, #40]	@ 0x28
	 int Abit1 = (DIGITA_VAL >> 1) & 1;  // extract Abit1 of the 4-bit value
 8002430:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002434:	085b      	lsrs	r3, r3, #1
 8002436:	b2db      	uxtb	r3, r3
 8002438:	f003 0301 	and.w	r3, r3, #1
 800243c:	627b      	str	r3, [r7, #36]	@ 0x24
	 int Abit2 = (DIGITA_VAL >> 2) & 1;  // extract Abit2 of the 4-bit value
 800243e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002442:	089b      	lsrs	r3, r3, #2
 8002444:	b2db      	uxtb	r3, r3
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	623b      	str	r3, [r7, #32]
	 int Abit3 = (DIGITA_VAL >> 3) & 1;  // extract Abit3 of the 4-bit value
 800244c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002450:	08db      	lsrs	r3, r3, #3
 8002452:	b2db      	uxtb	r3, r3
 8002454:	f003 0301 	and.w	r3, r3, #1
 8002458:	61fb      	str	r3, [r7, #28]

	 uint8_t DIGITB_VAL = 0x0F & DIGIT_B; //mask off higher4 bits
 800245a:	79bb      	ldrb	r3, [r7, #6]
 800245c:	f003 030f 	and.w	r3, r3, #15
 8002460:	76fb      	strb	r3, [r7, #27]
	 int Bbit0 = (DIGITB_VAL ) & 1;  	// extract Bbit0 of the 4-bit value
 8002462:	7efb      	ldrb	r3, [r7, #27]
 8002464:	f003 0301 	and.w	r3, r3, #1
 8002468:	617b      	str	r3, [r7, #20]
	 int Bbit1 = (DIGITB_VAL >> 1) & 1;  // extract Bbit1 of the 4-bit value
 800246a:	7efb      	ldrb	r3, [r7, #27]
 800246c:	085b      	lsrs	r3, r3, #1
 800246e:	b2db      	uxtb	r3, r3
 8002470:	f003 0301 	and.w	r3, r3, #1
 8002474:	613b      	str	r3, [r7, #16]
	 int Bbit2 = (DIGITB_VAL >> 2) & 1;  // extract Bbit2 of the 4-bit value
 8002476:	7efb      	ldrb	r3, [r7, #27]
 8002478:	089b      	lsrs	r3, r3, #2
 800247a:	b2db      	uxtb	r3, r3
 800247c:	f003 0301 	and.w	r3, r3, #1
 8002480:	60fb      	str	r3, [r7, #12]
	 int Bbit3 = (DIGITB_VAL >> 3) & 1;  // extract Bbit3 of the 4-bit value
 8002482:	7efb      	ldrb	r3, [r7, #27]
 8002484:	08db      	lsrs	r3, r3, #3
 8002486:	b2db      	uxtb	r3, r3
 8002488:	f003 0301 	and.w	r3, r3, #1
 800248c:	60bb      	str	r3, [r7, #8]

	 if (Abit0 == (0))
 800248e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002490:	2b00      	cmp	r3, #0
 8002492:	d105      	bne.n	80024a0 <DIGITS_Display+0x94>
	 {
		 HAL_GPIO_WritePin(GPIOB, DIGIT_A0_Pin, GPIO_PIN_RESET);
 8002494:	2200      	movs	r2, #0
 8002496:	2120      	movs	r1, #32
 8002498:	483c      	ldr	r0, [pc, #240]	@ (800258c <DIGITS_Display+0x180>)
 800249a:	f001 fb09 	bl	8003ab0 <HAL_GPIO_WritePin>
 800249e:	e004      	b.n	80024aa <DIGITS_Display+0x9e>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOB, DIGIT_A0_Pin, GPIO_PIN_SET);
 80024a0:	2201      	movs	r2, #1
 80024a2:	2120      	movs	r1, #32
 80024a4:	4839      	ldr	r0, [pc, #228]	@ (800258c <DIGITS_Display+0x180>)
 80024a6:	f001 fb03 	bl	8003ab0 <HAL_GPIO_WritePin>

	 }
	 if (Abit1 == (0))
 80024aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d105      	bne.n	80024bc <DIGITS_Display+0xb0>
	 {
		 HAL_GPIO_WritePin(GPIOB, DIGIT_A1_Pin, GPIO_PIN_RESET);
 80024b0:	2200      	movs	r2, #0
 80024b2:	2140      	movs	r1, #64	@ 0x40
 80024b4:	4835      	ldr	r0, [pc, #212]	@ (800258c <DIGITS_Display+0x180>)
 80024b6:	f001 fafb 	bl	8003ab0 <HAL_GPIO_WritePin>
 80024ba:	e004      	b.n	80024c6 <DIGITS_Display+0xba>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOB, DIGIT_A1_Pin, GPIO_PIN_SET);
 80024bc:	2201      	movs	r2, #1
 80024be:	2140      	movs	r1, #64	@ 0x40
 80024c0:	4832      	ldr	r0, [pc, #200]	@ (800258c <DIGITS_Display+0x180>)
 80024c2:	f001 faf5 	bl	8003ab0 <HAL_GPIO_WritePin>

	 }
	 if (Abit2 == (0))
 80024c6:	6a3b      	ldr	r3, [r7, #32]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d106      	bne.n	80024da <DIGITS_Display+0xce>
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_A2_Pin, GPIO_PIN_RESET);
 80024cc:	2200      	movs	r2, #0
 80024ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024d2:	482f      	ldr	r0, [pc, #188]	@ (8002590 <DIGITS_Display+0x184>)
 80024d4:	f001 faec 	bl	8003ab0 <HAL_GPIO_WritePin>
 80024d8:	e005      	b.n	80024e6 <DIGITS_Display+0xda>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_A2_Pin, GPIO_PIN_SET);
 80024da:	2201      	movs	r2, #1
 80024dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024e0:	482b      	ldr	r0, [pc, #172]	@ (8002590 <DIGITS_Display+0x184>)
 80024e2:	f001 fae5 	bl	8003ab0 <HAL_GPIO_WritePin>

	 }
	 if (Abit3 == (0))
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d106      	bne.n	80024fa <DIGITS_Display+0xee>
	 {
		 HAL_GPIO_WritePin(GPIOB, DIGIT_A3_Pin, GPIO_PIN_RESET);
 80024ec:	2200      	movs	r2, #0
 80024ee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80024f2:	4826      	ldr	r0, [pc, #152]	@ (800258c <DIGITS_Display+0x180>)
 80024f4:	f001 fadc 	bl	8003ab0 <HAL_GPIO_WritePin>
 80024f8:	e005      	b.n	8002506 <DIGITS_Display+0xfa>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOB, DIGIT_A3_Pin, GPIO_PIN_SET);
 80024fa:	2201      	movs	r2, #1
 80024fc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002500:	4822      	ldr	r0, [pc, #136]	@ (800258c <DIGITS_Display+0x180>)
 8002502:	f001 fad5 	bl	8003ab0 <HAL_GPIO_WritePin>

	 }


	 if (Bbit0 == (0))
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d106      	bne.n	800251a <DIGITS_Display+0x10e>
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B0_Pin, GPIO_PIN_RESET);
 800250c:	2200      	movs	r2, #0
 800250e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002512:	481f      	ldr	r0, [pc, #124]	@ (8002590 <DIGITS_Display+0x184>)
 8002514:	f001 facc 	bl	8003ab0 <HAL_GPIO_WritePin>
 8002518:	e005      	b.n	8002526 <DIGITS_Display+0x11a>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B0_Pin, GPIO_PIN_SET);
 800251a:	2201      	movs	r2, #1
 800251c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002520:	481b      	ldr	r0, [pc, #108]	@ (8002590 <DIGITS_Display+0x184>)
 8002522:	f001 fac5 	bl	8003ab0 <HAL_GPIO_WritePin>

	 }
	 if (Bbit1 == (0))
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d106      	bne.n	800253a <DIGITS_Display+0x12e>
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B1_Pin, GPIO_PIN_RESET);
 800252c:	2200      	movs	r2, #0
 800252e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002532:	4817      	ldr	r0, [pc, #92]	@ (8002590 <DIGITS_Display+0x184>)
 8002534:	f001 fabc 	bl	8003ab0 <HAL_GPIO_WritePin>
 8002538:	e005      	b.n	8002546 <DIGITS_Display+0x13a>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B1_Pin, GPIO_PIN_SET);
 800253a:	2201      	movs	r2, #1
 800253c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002540:	4813      	ldr	r0, [pc, #76]	@ (8002590 <DIGITS_Display+0x184>)
 8002542:	f001 fab5 	bl	8003ab0 <HAL_GPIO_WritePin>

	 }
	 if (Bbit2 == (0))
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d106      	bne.n	800255a <DIGITS_Display+0x14e>
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B2_Pin, GPIO_PIN_RESET);
 800254c:	2200      	movs	r2, #0
 800254e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002552:	480f      	ldr	r0, [pc, #60]	@ (8002590 <DIGITS_Display+0x184>)
 8002554:	f001 faac 	bl	8003ab0 <HAL_GPIO_WritePin>
 8002558:	e005      	b.n	8002566 <DIGITS_Display+0x15a>
	 }
	 else
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B2_Pin, GPIO_PIN_SET);
 800255a:	2201      	movs	r2, #1
 800255c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002560:	480b      	ldr	r0, [pc, #44]	@ (8002590 <DIGITS_Display+0x184>)
 8002562:	f001 faa5 	bl	8003ab0 <HAL_GPIO_WritePin>

	 }
	 if (Bbit3 == (0))
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d105      	bne.n	8002578 <DIGITS_Display+0x16c>
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B3_Pin, GPIO_PIN_RESET);
 800256c:	2200      	movs	r2, #0
 800256e:	2104      	movs	r1, #4
 8002570:	4807      	ldr	r0, [pc, #28]	@ (8002590 <DIGITS_Display+0x184>)
 8002572:	f001 fa9d 	bl	8003ab0 <HAL_GPIO_WritePin>
	 else
	 {
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B3_Pin, GPIO_PIN_SET);

	 }
}
 8002576:	e004      	b.n	8002582 <DIGITS_Display+0x176>
		 HAL_GPIO_WritePin(GPIOC, DIGIT_B3_Pin, GPIO_PIN_SET);
 8002578:	2201      	movs	r2, #1
 800257a:	2104      	movs	r1, #4
 800257c:	4804      	ldr	r0, [pc, #16]	@ (8002590 <DIGITS_Display+0x184>)
 800257e:	f001 fa97 	bl	8003ab0 <HAL_GPIO_WritePin>
}
 8002582:	bf00      	nop
 8002584:	3730      	adds	r7, #48	@ 0x30
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	40020400 	.word	0x40020400
 8002590:	40020800 	.word	0x40020800

08002594 <servo_write_angle>:

void servo_write_angle(uint8_t angle)
{
 8002594:	b480      	push	{r7}
 8002596:	b085      	sub	sp, #20
 8002598:	af00      	add	r7, sp, #0
 800259a:	4603      	mov	r3, r0
 800259c:	71fb      	strb	r3, [r7, #7]
    // Clamp input (servos generally don't accept >180 anyway)
    if (angle > 180) angle = 180;
 800259e:	79fb      	ldrb	r3, [r7, #7]
 80025a0:	2bb4      	cmp	r3, #180	@ 0xb4
 80025a2:	d901      	bls.n	80025a8 <servo_write_angle+0x14>
 80025a4:	23b4      	movs	r3, #180	@ 0xb4
 80025a6:	71fb      	strb	r3, [r7, #7]

    // Convert angle to pulse width
    // Use 32-bit math to prevent overflow: (angle * 1000)
    uint32_t pulse_us = 1000 + ((uint32_t)angle * 1000) / 180;
 80025a8:	79fb      	ldrb	r3, [r7, #7]
 80025aa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80025ae:	fb02 f303 	mul.w	r3, r2, r3
 80025b2:	089b      	lsrs	r3, r3, #2
 80025b4:	4a08      	ldr	r2, [pc, #32]	@ (80025d8 <servo_write_angle+0x44>)
 80025b6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ba:	089b      	lsrs	r3, r3, #2
 80025bc:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80025c0:	60fb      	str	r3, [r7, #12]

    // Timer runs at 1 MHz (1 tick = 1 s), so CCR2 = pulse in s
    TIM4->CCR2 = (uint16_t)pulse_us;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	b29a      	uxth	r2, r3
 80025c6:	4b05      	ldr	r3, [pc, #20]	@ (80025dc <servo_write_angle+0x48>)
 80025c8:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80025ca:	bf00      	nop
 80025cc:	3714      	adds	r7, #20
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	16c16c17 	.word	0x16c16c17
 80025dc:	40000800 	.word	0x40000800

080025e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025e4:	b672      	cpsid	i
}
 80025e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025e8:	bf00      	nop
 80025ea:	e7fd      	b.n	80025e8 <Error_Handler+0x8>

080025ec <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025f2:	2300      	movs	r3, #0
 80025f4:	607b      	str	r3, [r7, #4]
 80025f6:	4b10      	ldr	r3, [pc, #64]	@ (8002638 <HAL_MspInit+0x4c>)
 80025f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025fa:	4a0f      	ldr	r2, [pc, #60]	@ (8002638 <HAL_MspInit+0x4c>)
 80025fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002600:	6453      	str	r3, [r2, #68]	@ 0x44
 8002602:	4b0d      	ldr	r3, [pc, #52]	@ (8002638 <HAL_MspInit+0x4c>)
 8002604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002606:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800260a:	607b      	str	r3, [r7, #4]
 800260c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800260e:	2300      	movs	r3, #0
 8002610:	603b      	str	r3, [r7, #0]
 8002612:	4b09      	ldr	r3, [pc, #36]	@ (8002638 <HAL_MspInit+0x4c>)
 8002614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002616:	4a08      	ldr	r2, [pc, #32]	@ (8002638 <HAL_MspInit+0x4c>)
 8002618:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800261c:	6413      	str	r3, [r2, #64]	@ 0x40
 800261e:	4b06      	ldr	r3, [pc, #24]	@ (8002638 <HAL_MspInit+0x4c>)
 8002620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002622:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002626:	603b      	str	r3, [r7, #0]
 8002628:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800262a:	bf00      	nop
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	40023800 	.word	0x40023800

0800263c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b08a      	sub	sp, #40	@ 0x28
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002644:	f107 0314 	add.w	r3, r7, #20
 8002648:	2200      	movs	r2, #0
 800264a:	601a      	str	r2, [r3, #0]
 800264c:	605a      	str	r2, [r3, #4]
 800264e:	609a      	str	r2, [r3, #8]
 8002650:	60da      	str	r2, [r3, #12]
 8002652:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a17      	ldr	r2, [pc, #92]	@ (80026b8 <HAL_ADC_MspInit+0x7c>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d127      	bne.n	80026ae <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800265e:	2300      	movs	r3, #0
 8002660:	613b      	str	r3, [r7, #16]
 8002662:	4b16      	ldr	r3, [pc, #88]	@ (80026bc <HAL_ADC_MspInit+0x80>)
 8002664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002666:	4a15      	ldr	r2, [pc, #84]	@ (80026bc <HAL_ADC_MspInit+0x80>)
 8002668:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800266c:	6453      	str	r3, [r2, #68]	@ 0x44
 800266e:	4b13      	ldr	r3, [pc, #76]	@ (80026bc <HAL_ADC_MspInit+0x80>)
 8002670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002672:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002676:	613b      	str	r3, [r7, #16]
 8002678:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	60fb      	str	r3, [r7, #12]
 800267e:	4b0f      	ldr	r3, [pc, #60]	@ (80026bc <HAL_ADC_MspInit+0x80>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002682:	4a0e      	ldr	r2, [pc, #56]	@ (80026bc <HAL_ADC_MspInit+0x80>)
 8002684:	f043 0302 	orr.w	r3, r3, #2
 8002688:	6313      	str	r3, [r2, #48]	@ 0x30
 800268a:	4b0c      	ldr	r3, [pc, #48]	@ (80026bc <HAL_ADC_MspInit+0x80>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268e:	f003 0302 	and.w	r3, r3, #2
 8002692:	60fb      	str	r3, [r7, #12]
 8002694:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002696:	2302      	movs	r3, #2
 8002698:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800269a:	2303      	movs	r3, #3
 800269c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269e:	2300      	movs	r3, #0
 80026a0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026a2:	f107 0314 	add.w	r3, r7, #20
 80026a6:	4619      	mov	r1, r3
 80026a8:	4805      	ldr	r0, [pc, #20]	@ (80026c0 <HAL_ADC_MspInit+0x84>)
 80026aa:	f001 f865 	bl	8003778 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80026ae:	bf00      	nop
 80026b0:	3728      	adds	r7, #40	@ 0x28
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	40012000 	.word	0x40012000
 80026bc:	40023800 	.word	0x40023800
 80026c0:	40020400 	.word	0x40020400

080026c4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b08e      	sub	sp, #56	@ 0x38
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026d0:	2200      	movs	r2, #0
 80026d2:	601a      	str	r2, [r3, #0]
 80026d4:	605a      	str	r2, [r3, #4]
 80026d6:	609a      	str	r2, [r3, #8]
 80026d8:	60da      	str	r2, [r3, #12]
 80026da:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026e4:	d10e      	bne.n	8002704 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026e6:	2300      	movs	r3, #0
 80026e8:	623b      	str	r3, [r7, #32]
 80026ea:	4b4b      	ldr	r3, [pc, #300]	@ (8002818 <HAL_TIM_Base_MspInit+0x154>)
 80026ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ee:	4a4a      	ldr	r2, [pc, #296]	@ (8002818 <HAL_TIM_Base_MspInit+0x154>)
 80026f0:	f043 0301 	orr.w	r3, r3, #1
 80026f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80026f6:	4b48      	ldr	r3, [pc, #288]	@ (8002818 <HAL_TIM_Base_MspInit+0x154>)
 80026f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026fa:	f003 0301 	and.w	r3, r3, #1
 80026fe:	623b      	str	r3, [r7, #32]
 8002700:	6a3b      	ldr	r3, [r7, #32]
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 8002702:	e084      	b.n	800280e <HAL_TIM_Base_MspInit+0x14a>
  else if(htim_base->Instance==TIM3)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a44      	ldr	r2, [pc, #272]	@ (800281c <HAL_TIM_Base_MspInit+0x158>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d134      	bne.n	8002778 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800270e:	2300      	movs	r3, #0
 8002710:	61fb      	str	r3, [r7, #28]
 8002712:	4b41      	ldr	r3, [pc, #260]	@ (8002818 <HAL_TIM_Base_MspInit+0x154>)
 8002714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002716:	4a40      	ldr	r2, [pc, #256]	@ (8002818 <HAL_TIM_Base_MspInit+0x154>)
 8002718:	f043 0302 	orr.w	r3, r3, #2
 800271c:	6413      	str	r3, [r2, #64]	@ 0x40
 800271e:	4b3e      	ldr	r3, [pc, #248]	@ (8002818 <HAL_TIM_Base_MspInit+0x154>)
 8002720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002722:	f003 0302 	and.w	r3, r3, #2
 8002726:	61fb      	str	r3, [r7, #28]
 8002728:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800272a:	2300      	movs	r3, #0
 800272c:	61bb      	str	r3, [r7, #24]
 800272e:	4b3a      	ldr	r3, [pc, #232]	@ (8002818 <HAL_TIM_Base_MspInit+0x154>)
 8002730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002732:	4a39      	ldr	r2, [pc, #228]	@ (8002818 <HAL_TIM_Base_MspInit+0x154>)
 8002734:	f043 0302 	orr.w	r3, r3, #2
 8002738:	6313      	str	r3, [r2, #48]	@ 0x30
 800273a:	4b37      	ldr	r3, [pc, #220]	@ (8002818 <HAL_TIM_Base_MspInit+0x154>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273e:	f003 0302 	and.w	r3, r3, #2
 8002742:	61bb      	str	r3, [r7, #24]
 8002744:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002746:	2310      	movs	r3, #16
 8002748:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800274a:	2302      	movs	r3, #2
 800274c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800274e:	2300      	movs	r3, #0
 8002750:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002752:	2300      	movs	r3, #0
 8002754:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002756:	2302      	movs	r3, #2
 8002758:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800275a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800275e:	4619      	mov	r1, r3
 8002760:	482f      	ldr	r0, [pc, #188]	@ (8002820 <HAL_TIM_Base_MspInit+0x15c>)
 8002762:	f001 f809 	bl	8003778 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002766:	2200      	movs	r2, #0
 8002768:	2100      	movs	r1, #0
 800276a:	201d      	movs	r0, #29
 800276c:	f000 ff2d 	bl	80035ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002770:	201d      	movs	r0, #29
 8002772:	f000 ff46 	bl	8003602 <HAL_NVIC_EnableIRQ>
}
 8002776:	e04a      	b.n	800280e <HAL_TIM_Base_MspInit+0x14a>
  else if(htim_base->Instance==TIM4)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a29      	ldr	r2, [pc, #164]	@ (8002824 <HAL_TIM_Base_MspInit+0x160>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d10e      	bne.n	80027a0 <HAL_TIM_Base_MspInit+0xdc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002782:	2300      	movs	r3, #0
 8002784:	617b      	str	r3, [r7, #20]
 8002786:	4b24      	ldr	r3, [pc, #144]	@ (8002818 <HAL_TIM_Base_MspInit+0x154>)
 8002788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800278a:	4a23      	ldr	r2, [pc, #140]	@ (8002818 <HAL_TIM_Base_MspInit+0x154>)
 800278c:	f043 0304 	orr.w	r3, r3, #4
 8002790:	6413      	str	r3, [r2, #64]	@ 0x40
 8002792:	4b21      	ldr	r3, [pc, #132]	@ (8002818 <HAL_TIM_Base_MspInit+0x154>)
 8002794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002796:	f003 0304 	and.w	r3, r3, #4
 800279a:	617b      	str	r3, [r7, #20]
 800279c:	697b      	ldr	r3, [r7, #20]
}
 800279e:	e036      	b.n	800280e <HAL_TIM_Base_MspInit+0x14a>
  else if(htim_base->Instance==TIM5)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a20      	ldr	r2, [pc, #128]	@ (8002828 <HAL_TIM_Base_MspInit+0x164>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d116      	bne.n	80027d8 <HAL_TIM_Base_MspInit+0x114>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80027aa:	2300      	movs	r3, #0
 80027ac:	613b      	str	r3, [r7, #16]
 80027ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002818 <HAL_TIM_Base_MspInit+0x154>)
 80027b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b2:	4a19      	ldr	r2, [pc, #100]	@ (8002818 <HAL_TIM_Base_MspInit+0x154>)
 80027b4:	f043 0308 	orr.w	r3, r3, #8
 80027b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027ba:	4b17      	ldr	r3, [pc, #92]	@ (8002818 <HAL_TIM_Base_MspInit+0x154>)
 80027bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027be:	f003 0308 	and.w	r3, r3, #8
 80027c2:	613b      	str	r3, [r7, #16]
 80027c4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80027c6:	2200      	movs	r2, #0
 80027c8:	2100      	movs	r1, #0
 80027ca:	2032      	movs	r0, #50	@ 0x32
 80027cc:	f000 fefd 	bl	80035ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80027d0:	2032      	movs	r0, #50	@ 0x32
 80027d2:	f000 ff16 	bl	8003602 <HAL_NVIC_EnableIRQ>
}
 80027d6:	e01a      	b.n	800280e <HAL_TIM_Base_MspInit+0x14a>
  else if(htim_base->Instance==TIM9)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a13      	ldr	r2, [pc, #76]	@ (800282c <HAL_TIM_Base_MspInit+0x168>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d115      	bne.n	800280e <HAL_TIM_Base_MspInit+0x14a>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80027e2:	2300      	movs	r3, #0
 80027e4:	60fb      	str	r3, [r7, #12]
 80027e6:	4b0c      	ldr	r3, [pc, #48]	@ (8002818 <HAL_TIM_Base_MspInit+0x154>)
 80027e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ea:	4a0b      	ldr	r2, [pc, #44]	@ (8002818 <HAL_TIM_Base_MspInit+0x154>)
 80027ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80027f2:	4b09      	ldr	r3, [pc, #36]	@ (8002818 <HAL_TIM_Base_MspInit+0x154>)
 80027f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027fa:	60fb      	str	r3, [r7, #12]
 80027fc:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80027fe:	2200      	movs	r2, #0
 8002800:	2100      	movs	r1, #0
 8002802:	2018      	movs	r0, #24
 8002804:	f000 fee1 	bl	80035ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002808:	2018      	movs	r0, #24
 800280a:	f000 fefa 	bl	8003602 <HAL_NVIC_EnableIRQ>
}
 800280e:	bf00      	nop
 8002810:	3738      	adds	r7, #56	@ 0x38
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	40023800 	.word	0x40023800
 800281c:	40000400 	.word	0x40000400
 8002820:	40020400 	.word	0x40020400
 8002824:	40000800 	.word	0x40000800
 8002828:	40000c00 	.word	0x40000c00
 800282c:	40014000 	.word	0x40014000

08002830 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b08a      	sub	sp, #40	@ 0x28
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002838:	f107 0314 	add.w	r3, r7, #20
 800283c:	2200      	movs	r2, #0
 800283e:	601a      	str	r2, [r3, #0]
 8002840:	605a      	str	r2, [r3, #4]
 8002842:	609a      	str	r2, [r3, #8]
 8002844:	60da      	str	r2, [r3, #12]
 8002846:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002850:	d11e      	bne.n	8002890 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002852:	2300      	movs	r3, #0
 8002854:	613b      	str	r3, [r7, #16]
 8002856:	4b22      	ldr	r3, [pc, #136]	@ (80028e0 <HAL_TIM_MspPostInit+0xb0>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285a:	4a21      	ldr	r2, [pc, #132]	@ (80028e0 <HAL_TIM_MspPostInit+0xb0>)
 800285c:	f043 0301 	orr.w	r3, r3, #1
 8002860:	6313      	str	r3, [r2, #48]	@ 0x30
 8002862:	4b1f      	ldr	r3, [pc, #124]	@ (80028e0 <HAL_TIM_MspPostInit+0xb0>)
 8002864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002866:	f003 0301 	and.w	r3, r3, #1
 800286a:	613b      	str	r3, [r7, #16]
 800286c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800286e:	2303      	movs	r3, #3
 8002870:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002872:	2302      	movs	r3, #2
 8002874:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002876:	2300      	movs	r3, #0
 8002878:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800287a:	2300      	movs	r3, #0
 800287c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800287e:	2301      	movs	r3, #1
 8002880:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002882:	f107 0314 	add.w	r3, r7, #20
 8002886:	4619      	mov	r1, r3
 8002888:	4816      	ldr	r0, [pc, #88]	@ (80028e4 <HAL_TIM_MspPostInit+0xb4>)
 800288a:	f000 ff75 	bl	8003778 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800288e:	e022      	b.n	80028d6 <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM4)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a14      	ldr	r2, [pc, #80]	@ (80028e8 <HAL_TIM_MspPostInit+0xb8>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d11d      	bne.n	80028d6 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800289a:	2300      	movs	r3, #0
 800289c:	60fb      	str	r3, [r7, #12]
 800289e:	4b10      	ldr	r3, [pc, #64]	@ (80028e0 <HAL_TIM_MspPostInit+0xb0>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a2:	4a0f      	ldr	r2, [pc, #60]	@ (80028e0 <HAL_TIM_MspPostInit+0xb0>)
 80028a4:	f043 0302 	orr.w	r3, r3, #2
 80028a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028aa:	4b0d      	ldr	r3, [pc, #52]	@ (80028e0 <HAL_TIM_MspPostInit+0xb0>)
 80028ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ae:	f003 0302 	and.w	r3, r3, #2
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80028b6:	2380      	movs	r3, #128	@ 0x80
 80028b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ba:	2302      	movs	r3, #2
 80028bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028be:	2300      	movs	r3, #0
 80028c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028c2:	2300      	movs	r3, #0
 80028c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80028c6:	2302      	movs	r3, #2
 80028c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ca:	f107 0314 	add.w	r3, r7, #20
 80028ce:	4619      	mov	r1, r3
 80028d0:	4806      	ldr	r0, [pc, #24]	@ (80028ec <HAL_TIM_MspPostInit+0xbc>)
 80028d2:	f000 ff51 	bl	8003778 <HAL_GPIO_Init>
}
 80028d6:	bf00      	nop
 80028d8:	3728      	adds	r7, #40	@ 0x28
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40023800 	.word	0x40023800
 80028e4:	40020000 	.word	0x40020000
 80028e8:	40000800 	.word	0x40000800
 80028ec:	40020400 	.word	0x40020400

080028f0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b08a      	sub	sp, #40	@ 0x28
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028f8:	f107 0314 	add.w	r3, r7, #20
 80028fc:	2200      	movs	r2, #0
 80028fe:	601a      	str	r2, [r3, #0]
 8002900:	605a      	str	r2, [r3, #4]
 8002902:	609a      	str	r2, [r3, #8]
 8002904:	60da      	str	r2, [r3, #12]
 8002906:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a1d      	ldr	r2, [pc, #116]	@ (8002984 <HAL_UART_MspInit+0x94>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d133      	bne.n	800297a <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002912:	2300      	movs	r3, #0
 8002914:	613b      	str	r3, [r7, #16]
 8002916:	4b1c      	ldr	r3, [pc, #112]	@ (8002988 <HAL_UART_MspInit+0x98>)
 8002918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291a:	4a1b      	ldr	r2, [pc, #108]	@ (8002988 <HAL_UART_MspInit+0x98>)
 800291c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002920:	6413      	str	r3, [r2, #64]	@ 0x40
 8002922:	4b19      	ldr	r3, [pc, #100]	@ (8002988 <HAL_UART_MspInit+0x98>)
 8002924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800292a:	613b      	str	r3, [r7, #16]
 800292c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800292e:	2300      	movs	r3, #0
 8002930:	60fb      	str	r3, [r7, #12]
 8002932:	4b15      	ldr	r3, [pc, #84]	@ (8002988 <HAL_UART_MspInit+0x98>)
 8002934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002936:	4a14      	ldr	r2, [pc, #80]	@ (8002988 <HAL_UART_MspInit+0x98>)
 8002938:	f043 0301 	orr.w	r3, r3, #1
 800293c:	6313      	str	r3, [r2, #48]	@ 0x30
 800293e:	4b12      	ldr	r3, [pc, #72]	@ (8002988 <HAL_UART_MspInit+0x98>)
 8002940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002942:	f003 0301 	and.w	r3, r3, #1
 8002946:	60fb      	str	r3, [r7, #12]
 8002948:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800294a:	230c      	movs	r3, #12
 800294c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800294e:	2302      	movs	r3, #2
 8002950:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002952:	2300      	movs	r3, #0
 8002954:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002956:	2300      	movs	r3, #0
 8002958:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800295a:	2307      	movs	r3, #7
 800295c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800295e:	f107 0314 	add.w	r3, r7, #20
 8002962:	4619      	mov	r1, r3
 8002964:	4809      	ldr	r0, [pc, #36]	@ (800298c <HAL_UART_MspInit+0x9c>)
 8002966:	f000 ff07 	bl	8003778 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800296a:	2200      	movs	r2, #0
 800296c:	2100      	movs	r1, #0
 800296e:	2026      	movs	r0, #38	@ 0x26
 8002970:	f000 fe2b 	bl	80035ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002974:	2026      	movs	r0, #38	@ 0x26
 8002976:	f000 fe44 	bl	8003602 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800297a:	bf00      	nop
 800297c:	3728      	adds	r7, #40	@ 0x28
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	40004400 	.word	0x40004400
 8002988:	40023800 	.word	0x40023800
 800298c:	40020000 	.word	0x40020000

08002990 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002994:	bf00      	nop
 8002996:	e7fd      	b.n	8002994 <NMI_Handler+0x4>

08002998 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800299c:	bf00      	nop
 800299e:	e7fd      	b.n	800299c <HardFault_Handler+0x4>

080029a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029a4:	bf00      	nop
 80029a6:	e7fd      	b.n	80029a4 <MemManage_Handler+0x4>

080029a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029ac:	bf00      	nop
 80029ae:	e7fd      	b.n	80029ac <BusFault_Handler+0x4>

080029b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029b0:	b480      	push	{r7}
 80029b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029b4:	bf00      	nop
 80029b6:	e7fd      	b.n	80029b4 <UsageFault_Handler+0x4>

080029b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029bc:	bf00      	nop
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr

080029c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029c6:	b480      	push	{r7}
 80029c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029ca:	bf00      	nop
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr

080029d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029d8:	bf00      	nop
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr

080029e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029e2:	b580      	push	{r7, lr}
 80029e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029e6:	f000 f8ef 	bl	8002bc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029ea:	bf00      	nop
 80029ec:	bd80      	pop	{r7, pc}
	...

080029f0 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 80029f4:	4802      	ldr	r0, [pc, #8]	@ (8002a00 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80029f6:	f002 f8c5 	bl	8004b84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80029fa:	bf00      	nop
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	200001e0 	.word	0x200001e0

08002a04 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002a08:	4802      	ldr	r0, [pc, #8]	@ (8002a14 <TIM3_IRQHandler+0x10>)
 8002a0a:	f002 f8bb 	bl	8004b84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002a0e:	bf00      	nop
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	20000108 	.word	0x20000108

08002a18 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002a1c:	4802      	ldr	r0, [pc, #8]	@ (8002a28 <USART2_IRQHandler+0x10>)
 8002a1e:	f003 f99b 	bl	8005d58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002a22:	bf00      	nop
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	20000228 	.word	0x20000228

08002a2c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002a30:	4802      	ldr	r0, [pc, #8]	@ (8002a3c <TIM5_IRQHandler+0x10>)
 8002a32:	f002 f8a7 	bl	8004b84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002a36:	bf00      	nop
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	20000198 	.word	0x20000198

08002a40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b086      	sub	sp, #24
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a48:	4a14      	ldr	r2, [pc, #80]	@ (8002a9c <_sbrk+0x5c>)
 8002a4a:	4b15      	ldr	r3, [pc, #84]	@ (8002aa0 <_sbrk+0x60>)
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a54:	4b13      	ldr	r3, [pc, #76]	@ (8002aa4 <_sbrk+0x64>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d102      	bne.n	8002a62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a5c:	4b11      	ldr	r3, [pc, #68]	@ (8002aa4 <_sbrk+0x64>)
 8002a5e:	4a12      	ldr	r2, [pc, #72]	@ (8002aa8 <_sbrk+0x68>)
 8002a60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a62:	4b10      	ldr	r3, [pc, #64]	@ (8002aa4 <_sbrk+0x64>)
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4413      	add	r3, r2
 8002a6a:	693a      	ldr	r2, [r7, #16]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d207      	bcs.n	8002a80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a70:	f004 f990 	bl	8006d94 <__errno>
 8002a74:	4603      	mov	r3, r0
 8002a76:	220c      	movs	r2, #12
 8002a78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a7e:	e009      	b.n	8002a94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a80:	4b08      	ldr	r3, [pc, #32]	@ (8002aa4 <_sbrk+0x64>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a86:	4b07      	ldr	r3, [pc, #28]	@ (8002aa4 <_sbrk+0x64>)
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4413      	add	r3, r2
 8002a8e:	4a05      	ldr	r2, [pc, #20]	@ (8002aa4 <_sbrk+0x64>)
 8002a90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a92:	68fb      	ldr	r3, [r7, #12]
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	3718      	adds	r7, #24
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	20018000 	.word	0x20018000
 8002aa0:	00000400 	.word	0x00000400
 8002aa4:	20000358 	.word	0x20000358
 8002aa8:	200004a8 	.word	0x200004a8

08002aac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002aac:	b480      	push	{r7}
 8002aae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ab0:	4b06      	ldr	r3, [pc, #24]	@ (8002acc <SystemInit+0x20>)
 8002ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ab6:	4a05      	ldr	r2, [pc, #20]	@ (8002acc <SystemInit+0x20>)
 8002ab8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002abc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

}
 8002ac0:	bf00      	nop
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	e000ed00 	.word	0xe000ed00

08002ad0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002ad0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b08 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002ad4:	f7ff ffea 	bl	8002aac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ad8:	480c      	ldr	r0, [pc, #48]	@ (8002b0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ada:	490d      	ldr	r1, [pc, #52]	@ (8002b10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002adc:	4a0d      	ldr	r2, [pc, #52]	@ (8002b14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ade:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ae0:	e002      	b.n	8002ae8 <LoopCopyDataInit>

08002ae2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ae2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ae4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ae6:	3304      	adds	r3, #4

08002ae8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ae8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002aea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002aec:	d3f9      	bcc.n	8002ae2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002aee:	4a0a      	ldr	r2, [pc, #40]	@ (8002b18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002af0:	4c0a      	ldr	r4, [pc, #40]	@ (8002b1c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002af2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002af4:	e001      	b.n	8002afa <LoopFillZerobss>

08002af6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002af6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002af8:	3204      	adds	r2, #4

08002afa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002afa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002afc:	d3fb      	bcc.n	8002af6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002afe:	f004 f94f 	bl	8006da0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b02:	f7fe f999 	bl	8000e38 <main>
  bx  lr    
 8002b06:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002b08:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002b0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b10:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002b14:	08007a60 	.word	0x08007a60
  ldr r2, =_sbss
 8002b18:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002b1c:	200004a8 	.word	0x200004a8

08002b20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b20:	e7fe      	b.n	8002b20 <ADC_IRQHandler>
	...

08002b24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b28:	4b0e      	ldr	r3, [pc, #56]	@ (8002b64 <HAL_Init+0x40>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a0d      	ldr	r2, [pc, #52]	@ (8002b64 <HAL_Init+0x40>)
 8002b2e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b34:	4b0b      	ldr	r3, [pc, #44]	@ (8002b64 <HAL_Init+0x40>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a0a      	ldr	r2, [pc, #40]	@ (8002b64 <HAL_Init+0x40>)
 8002b3a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b40:	4b08      	ldr	r3, [pc, #32]	@ (8002b64 <HAL_Init+0x40>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a07      	ldr	r2, [pc, #28]	@ (8002b64 <HAL_Init+0x40>)
 8002b46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b4c:	2003      	movs	r0, #3
 8002b4e:	f000 fd31 	bl	80035b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b52:	2000      	movs	r0, #0
 8002b54:	f000 f808 	bl	8002b68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b58:	f7ff fd48 	bl	80025ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b5c:	2300      	movs	r3, #0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	40023c00 	.word	0x40023c00

08002b68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b70:	4b12      	ldr	r3, [pc, #72]	@ (8002bbc <HAL_InitTick+0x54>)
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	4b12      	ldr	r3, [pc, #72]	@ (8002bc0 <HAL_InitTick+0x58>)
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	4619      	mov	r1, r3
 8002b7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b82:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b86:	4618      	mov	r0, r3
 8002b88:	f000 fd57 	bl	800363a <HAL_SYSTICK_Config>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d001      	beq.n	8002b96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e00e      	b.n	8002bb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2b0f      	cmp	r3, #15
 8002b9a:	d80a      	bhi.n	8002bb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	6879      	ldr	r1, [r7, #4]
 8002ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ba4:	f000 fd11 	bl	80035ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ba8:	4a06      	ldr	r2, [pc, #24]	@ (8002bc4 <HAL_InitTick+0x5c>)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	e000      	b.n	8002bb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3708      	adds	r7, #8
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	20000000 	.word	0x20000000
 8002bc0:	20000008 	.word	0x20000008
 8002bc4:	20000004 	.word	0x20000004

08002bc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bcc:	4b06      	ldr	r3, [pc, #24]	@ (8002be8 <HAL_IncTick+0x20>)
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	4b06      	ldr	r3, [pc, #24]	@ (8002bec <HAL_IncTick+0x24>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4413      	add	r3, r2
 8002bd8:	4a04      	ldr	r2, [pc, #16]	@ (8002bec <HAL_IncTick+0x24>)
 8002bda:	6013      	str	r3, [r2, #0]
}
 8002bdc:	bf00      	nop
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	20000008 	.word	0x20000008
 8002bec:	2000035c 	.word	0x2000035c

08002bf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0
  return uwTick;
 8002bf4:	4b03      	ldr	r3, [pc, #12]	@ (8002c04 <HAL_GetTick+0x14>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	2000035c 	.word	0x2000035c

08002c08 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c10:	2300      	movs	r3, #0
 8002c12:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e033      	b.n	8002c86 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d109      	bne.n	8002c3a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f7ff fd08 	bl	800263c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c3e:	f003 0310 	and.w	r3, r3, #16
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d118      	bne.n	8002c78 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002c4e:	f023 0302 	bic.w	r3, r3, #2
 8002c52:	f043 0202 	orr.w	r2, r3, #2
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f000 faba 	bl	80031d4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2200      	movs	r2, #0
 8002c64:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c6a:	f023 0303 	bic.w	r3, r3, #3
 8002c6e:	f043 0201 	orr.w	r2, r3, #1
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	641a      	str	r2, [r3, #64]	@ 0x40
 8002c76:	e001      	b.n	8002c7c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3710      	adds	r7, #16
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
	...

08002c90 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b085      	sub	sp, #20
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d101      	bne.n	8002caa <HAL_ADC_Start+0x1a>
 8002ca6:	2302      	movs	r3, #2
 8002ca8:	e097      	b.n	8002dda <HAL_ADC_Start+0x14a>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2201      	movs	r2, #1
 8002cae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	f003 0301 	and.w	r3, r3, #1
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d018      	beq.n	8002cf2 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	689a      	ldr	r2, [r3, #8]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f042 0201 	orr.w	r2, r2, #1
 8002cce:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002cd0:	4b45      	ldr	r3, [pc, #276]	@ (8002de8 <HAL_ADC_Start+0x158>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a45      	ldr	r2, [pc, #276]	@ (8002dec <HAL_ADC_Start+0x15c>)
 8002cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cda:	0c9a      	lsrs	r2, r3, #18
 8002cdc:	4613      	mov	r3, r2
 8002cde:	005b      	lsls	r3, r3, #1
 8002ce0:	4413      	add	r3, r2
 8002ce2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002ce4:	e002      	b.n	8002cec <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	3b01      	subs	r3, #1
 8002cea:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d1f9      	bne.n	8002ce6 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	f003 0301 	and.w	r3, r3, #1
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d15f      	bne.n	8002dc0 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d04:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002d08:	f023 0301 	bic.w	r3, r3, #1
 8002d0c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d007      	beq.n	8002d32 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d26:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002d2a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d36:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d3e:	d106      	bne.n	8002d4e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d44:	f023 0206 	bic.w	r2, r3, #6
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	645a      	str	r2, [r3, #68]	@ 0x44
 8002d4c:	e002      	b.n	8002d54 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d5c:	4b24      	ldr	r3, [pc, #144]	@ (8002df0 <HAL_ADC_Start+0x160>)
 8002d5e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002d68:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	f003 031f 	and.w	r3, r3, #31
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d10f      	bne.n	8002d96 <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d129      	bne.n	8002dd8 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	689a      	ldr	r2, [r3, #8]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002d92:	609a      	str	r2, [r3, #8]
 8002d94:	e020      	b.n	8002dd8 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a16      	ldr	r2, [pc, #88]	@ (8002df4 <HAL_ADC_Start+0x164>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d11b      	bne.n	8002dd8 <HAL_ADC_Start+0x148>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d114      	bne.n	8002dd8 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	689a      	ldr	r2, [r3, #8]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002dbc:	609a      	str	r2, [r3, #8]
 8002dbe:	e00b      	b.n	8002dd8 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc4:	f043 0210 	orr.w	r2, r3, #16
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dd0:	f043 0201 	orr.w	r2, r3, #1
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3714      	adds	r7, #20
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	20000000 	.word	0x20000000
 8002dec:	431bde83 	.word	0x431bde83
 8002df0:	40012300 	.word	0x40012300
 8002df4:	40012000 	.word	0x40012000

08002df8 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d101      	bne.n	8002e0e <HAL_ADC_Stop+0x16>
 8002e0a:	2302      	movs	r3, #2
 8002e0c:	e021      	b.n	8002e52 <HAL_ADC_Stop+0x5a>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2201      	movs	r2, #1
 8002e12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	689a      	ldr	r2, [r3, #8]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f022 0201 	bic.w	r2, r2, #1
 8002e24:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	f003 0301 	and.w	r3, r3, #1
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d109      	bne.n	8002e48 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e38:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002e3c:	f023 0301 	bic.w	r3, r3, #1
 8002e40:	f043 0201 	orr.w	r2, r3, #1
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002e50:	2300      	movs	r3, #0
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	370c      	adds	r7, #12
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr

08002e5e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002e5e:	b580      	push	{r7, lr}
 8002e60:	b084      	sub	sp, #16
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
 8002e66:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e7a:	d113      	bne.n	8002ea4 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002e86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e8a:	d10b      	bne.n	8002ea4 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e90:	f043 0220 	orr.w	r2, r3, #32
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e063      	b.n	8002f6c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ea4:	f7ff fea4 	bl	8002bf0 <HAL_GetTick>
 8002ea8:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002eaa:	e021      	b.n	8002ef0 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eb2:	d01d      	beq.n	8002ef0 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d007      	beq.n	8002eca <HAL_ADC_PollForConversion+0x6c>
 8002eba:	f7ff fe99 	bl	8002bf0 <HAL_GetTick>
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	1ad3      	subs	r3, r2, r3
 8002ec4:	683a      	ldr	r2, [r7, #0]
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d212      	bcs.n	8002ef0 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0302 	and.w	r3, r3, #2
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d00b      	beq.n	8002ef0 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002edc:	f043 0204 	orr.w	r2, r3, #4
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002eec:	2303      	movs	r3, #3
 8002eee:	e03d      	b.n	8002f6c <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0302 	and.w	r3, r3, #2
 8002efa:	2b02      	cmp	r3, #2
 8002efc:	d1d6      	bne.n	8002eac <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f06f 0212 	mvn.w	r2, #18
 8002f06:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f0c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d123      	bne.n	8002f6a <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d11f      	bne.n	8002f6a <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f30:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d006      	beq.n	8002f46 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d111      	bne.n	8002f6a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f56:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d105      	bne.n	8002f6a <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f62:	f043 0201 	orr.w	r2, r3, #1
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002f6a:	2300      	movs	r3, #0
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3710      	adds	r7, #16
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	370c      	adds	r7, #12
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr
	...

08002f90 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b085      	sub	sp, #20
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d101      	bne.n	8002fac <HAL_ADC_ConfigChannel+0x1c>
 8002fa8:	2302      	movs	r3, #2
 8002faa:	e105      	b.n	80031b8 <HAL_ADC_ConfigChannel+0x228>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2b09      	cmp	r3, #9
 8002fba:	d925      	bls.n	8003008 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	68d9      	ldr	r1, [r3, #12]
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	b29b      	uxth	r3, r3
 8002fc8:	461a      	mov	r2, r3
 8002fca:	4613      	mov	r3, r2
 8002fcc:	005b      	lsls	r3, r3, #1
 8002fce:	4413      	add	r3, r2
 8002fd0:	3b1e      	subs	r3, #30
 8002fd2:	2207      	movs	r2, #7
 8002fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd8:	43da      	mvns	r2, r3
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	400a      	ands	r2, r1
 8002fe0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	68d9      	ldr	r1, [r3, #12]
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	689a      	ldr	r2, [r3, #8]
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	b29b      	uxth	r3, r3
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	4403      	add	r3, r0
 8002ffa:	3b1e      	subs	r3, #30
 8002ffc:	409a      	lsls	r2, r3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	430a      	orrs	r2, r1
 8003004:	60da      	str	r2, [r3, #12]
 8003006:	e022      	b.n	800304e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	6919      	ldr	r1, [r3, #16]
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	b29b      	uxth	r3, r3
 8003014:	461a      	mov	r2, r3
 8003016:	4613      	mov	r3, r2
 8003018:	005b      	lsls	r3, r3, #1
 800301a:	4413      	add	r3, r2
 800301c:	2207      	movs	r2, #7
 800301e:	fa02 f303 	lsl.w	r3, r2, r3
 8003022:	43da      	mvns	r2, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	400a      	ands	r2, r1
 800302a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	6919      	ldr	r1, [r3, #16]
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	689a      	ldr	r2, [r3, #8]
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	b29b      	uxth	r3, r3
 800303c:	4618      	mov	r0, r3
 800303e:	4603      	mov	r3, r0
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	4403      	add	r3, r0
 8003044:	409a      	lsls	r2, r3
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	430a      	orrs	r2, r1
 800304c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	2b06      	cmp	r3, #6
 8003054:	d824      	bhi.n	80030a0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	685a      	ldr	r2, [r3, #4]
 8003060:	4613      	mov	r3, r2
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	4413      	add	r3, r2
 8003066:	3b05      	subs	r3, #5
 8003068:	221f      	movs	r2, #31
 800306a:	fa02 f303 	lsl.w	r3, r2, r3
 800306e:	43da      	mvns	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	400a      	ands	r2, r1
 8003076:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	b29b      	uxth	r3, r3
 8003084:	4618      	mov	r0, r3
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	685a      	ldr	r2, [r3, #4]
 800308a:	4613      	mov	r3, r2
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	4413      	add	r3, r2
 8003090:	3b05      	subs	r3, #5
 8003092:	fa00 f203 	lsl.w	r2, r0, r3
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	430a      	orrs	r2, r1
 800309c:	635a      	str	r2, [r3, #52]	@ 0x34
 800309e:	e04c      	b.n	800313a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	2b0c      	cmp	r3, #12
 80030a6:	d824      	bhi.n	80030f2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	685a      	ldr	r2, [r3, #4]
 80030b2:	4613      	mov	r3, r2
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	4413      	add	r3, r2
 80030b8:	3b23      	subs	r3, #35	@ 0x23
 80030ba:	221f      	movs	r2, #31
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	43da      	mvns	r2, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	400a      	ands	r2, r1
 80030c8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	b29b      	uxth	r3, r3
 80030d6:	4618      	mov	r0, r3
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	685a      	ldr	r2, [r3, #4]
 80030dc:	4613      	mov	r3, r2
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	4413      	add	r3, r2
 80030e2:	3b23      	subs	r3, #35	@ 0x23
 80030e4:	fa00 f203 	lsl.w	r2, r0, r3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	430a      	orrs	r2, r1
 80030ee:	631a      	str	r2, [r3, #48]	@ 0x30
 80030f0:	e023      	b.n	800313a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	685a      	ldr	r2, [r3, #4]
 80030fc:	4613      	mov	r3, r2
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	4413      	add	r3, r2
 8003102:	3b41      	subs	r3, #65	@ 0x41
 8003104:	221f      	movs	r2, #31
 8003106:	fa02 f303 	lsl.w	r3, r2, r3
 800310a:	43da      	mvns	r2, r3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	400a      	ands	r2, r1
 8003112:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	b29b      	uxth	r3, r3
 8003120:	4618      	mov	r0, r3
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	685a      	ldr	r2, [r3, #4]
 8003126:	4613      	mov	r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	4413      	add	r3, r2
 800312c:	3b41      	subs	r3, #65	@ 0x41
 800312e:	fa00 f203 	lsl.w	r2, r0, r3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	430a      	orrs	r2, r1
 8003138:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800313a:	4b22      	ldr	r3, [pc, #136]	@ (80031c4 <HAL_ADC_ConfigChannel+0x234>)
 800313c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4a21      	ldr	r2, [pc, #132]	@ (80031c8 <HAL_ADC_ConfigChannel+0x238>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d109      	bne.n	800315c <HAL_ADC_ConfigChannel+0x1cc>
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	2b12      	cmp	r3, #18
 800314e:	d105      	bne.n	800315c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a19      	ldr	r2, [pc, #100]	@ (80031c8 <HAL_ADC_ConfigChannel+0x238>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d123      	bne.n	80031ae <HAL_ADC_ConfigChannel+0x21e>
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	2b10      	cmp	r3, #16
 800316c:	d003      	beq.n	8003176 <HAL_ADC_ConfigChannel+0x1e6>
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	2b11      	cmp	r3, #17
 8003174:	d11b      	bne.n	80031ae <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	2b10      	cmp	r3, #16
 8003188:	d111      	bne.n	80031ae <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800318a:	4b10      	ldr	r3, [pc, #64]	@ (80031cc <HAL_ADC_ConfigChannel+0x23c>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a10      	ldr	r2, [pc, #64]	@ (80031d0 <HAL_ADC_ConfigChannel+0x240>)
 8003190:	fba2 2303 	umull	r2, r3, r2, r3
 8003194:	0c9a      	lsrs	r2, r3, #18
 8003196:	4613      	mov	r3, r2
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	4413      	add	r3, r2
 800319c:	005b      	lsls	r3, r3, #1
 800319e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80031a0:	e002      	b.n	80031a8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	3b01      	subs	r3, #1
 80031a6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d1f9      	bne.n	80031a2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80031b6:	2300      	movs	r3, #0
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3714      	adds	r7, #20
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr
 80031c4:	40012300 	.word	0x40012300
 80031c8:	40012000 	.word	0x40012000
 80031cc:	20000000 	.word	0x20000000
 80031d0:	431bde83 	.word	0x431bde83

080031d4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b085      	sub	sp, #20
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80031dc:	4b79      	ldr	r3, [pc, #484]	@ (80033c4 <ADC_Init+0x1f0>)
 80031de:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	685a      	ldr	r2, [r3, #4]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	431a      	orrs	r2, r3
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	685a      	ldr	r2, [r3, #4]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003208:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	6859      	ldr	r1, [r3, #4]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	691b      	ldr	r3, [r3, #16]
 8003214:	021a      	lsls	r2, r3, #8
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	430a      	orrs	r2, r1
 800321c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	685a      	ldr	r2, [r3, #4]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800322c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	6859      	ldr	r1, [r3, #4]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689a      	ldr	r2, [r3, #8]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	430a      	orrs	r2, r1
 800323e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	689a      	ldr	r2, [r3, #8]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800324e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	6899      	ldr	r1, [r3, #8]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	68da      	ldr	r2, [r3, #12]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	430a      	orrs	r2, r1
 8003260:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003266:	4a58      	ldr	r2, [pc, #352]	@ (80033c8 <ADC_Init+0x1f4>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d022      	beq.n	80032b2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	689a      	ldr	r2, [r3, #8]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800327a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	6899      	ldr	r1, [r3, #8]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	430a      	orrs	r2, r1
 800328c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	689a      	ldr	r2, [r3, #8]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800329c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	6899      	ldr	r1, [r3, #8]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	430a      	orrs	r2, r1
 80032ae:	609a      	str	r2, [r3, #8]
 80032b0:	e00f      	b.n	80032d2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	689a      	ldr	r2, [r3, #8]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80032c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689a      	ldr	r2, [r3, #8]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80032d0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	689a      	ldr	r2, [r3, #8]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f022 0202 	bic.w	r2, r2, #2
 80032e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	6899      	ldr	r1, [r3, #8]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	7e1b      	ldrb	r3, [r3, #24]
 80032ec:	005a      	lsls	r2, r3, #1
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	430a      	orrs	r2, r1
 80032f4:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d01b      	beq.n	8003338 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	685a      	ldr	r2, [r3, #4]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800330e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	685a      	ldr	r2, [r3, #4]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800331e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	6859      	ldr	r1, [r3, #4]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332a:	3b01      	subs	r3, #1
 800332c:	035a      	lsls	r2, r3, #13
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	430a      	orrs	r2, r1
 8003334:	605a      	str	r2, [r3, #4]
 8003336:	e007      	b.n	8003348 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	685a      	ldr	r2, [r3, #4]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003346:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003356:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	69db      	ldr	r3, [r3, #28]
 8003362:	3b01      	subs	r3, #1
 8003364:	051a      	lsls	r2, r3, #20
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	430a      	orrs	r2, r1
 800336c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	689a      	ldr	r2, [r3, #8]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800337c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	6899      	ldr	r1, [r3, #8]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800338a:	025a      	lsls	r2, r3, #9
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	430a      	orrs	r2, r1
 8003392:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	689a      	ldr	r2, [r3, #8]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	6899      	ldr	r1, [r3, #8]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	695b      	ldr	r3, [r3, #20]
 80033ae:	029a      	lsls	r2, r3, #10
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	430a      	orrs	r2, r1
 80033b6:	609a      	str	r2, [r3, #8]
}
 80033b8:	bf00      	nop
 80033ba:	3714      	adds	r7, #20
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr
 80033c4:	40012300 	.word	0x40012300
 80033c8:	0f000001 	.word	0x0f000001

080033cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b085      	sub	sp, #20
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	f003 0307 	and.w	r3, r3, #7
 80033da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003410 <__NVIC_SetPriorityGrouping+0x44>)
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033e2:	68ba      	ldr	r2, [r7, #8]
 80033e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033e8:	4013      	ands	r3, r2
 80033ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80033f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033fe:	4a04      	ldr	r2, [pc, #16]	@ (8003410 <__NVIC_SetPriorityGrouping+0x44>)
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	60d3      	str	r3, [r2, #12]
}
 8003404:	bf00      	nop
 8003406:	3714      	adds	r7, #20
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr
 8003410:	e000ed00 	.word	0xe000ed00

08003414 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003414:	b480      	push	{r7}
 8003416:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003418:	4b04      	ldr	r3, [pc, #16]	@ (800342c <__NVIC_GetPriorityGrouping+0x18>)
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	0a1b      	lsrs	r3, r3, #8
 800341e:	f003 0307 	and.w	r3, r3, #7
}
 8003422:	4618      	mov	r0, r3
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr
 800342c:	e000ed00 	.word	0xe000ed00

08003430 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	4603      	mov	r3, r0
 8003438:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800343a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800343e:	2b00      	cmp	r3, #0
 8003440:	db0b      	blt.n	800345a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003442:	79fb      	ldrb	r3, [r7, #7]
 8003444:	f003 021f 	and.w	r2, r3, #31
 8003448:	4907      	ldr	r1, [pc, #28]	@ (8003468 <__NVIC_EnableIRQ+0x38>)
 800344a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800344e:	095b      	lsrs	r3, r3, #5
 8003450:	2001      	movs	r0, #1
 8003452:	fa00 f202 	lsl.w	r2, r0, r2
 8003456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800345a:	bf00      	nop
 800345c:	370c      	adds	r7, #12
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	e000e100 	.word	0xe000e100

0800346c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	4603      	mov	r3, r0
 8003474:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800347a:	2b00      	cmp	r3, #0
 800347c:	db12      	blt.n	80034a4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800347e:	79fb      	ldrb	r3, [r7, #7]
 8003480:	f003 021f 	and.w	r2, r3, #31
 8003484:	490a      	ldr	r1, [pc, #40]	@ (80034b0 <__NVIC_DisableIRQ+0x44>)
 8003486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800348a:	095b      	lsrs	r3, r3, #5
 800348c:	2001      	movs	r0, #1
 800348e:	fa00 f202 	lsl.w	r2, r0, r2
 8003492:	3320      	adds	r3, #32
 8003494:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003498:	f3bf 8f4f 	dsb	sy
}
 800349c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800349e:	f3bf 8f6f 	isb	sy
}
 80034a2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80034a4:	bf00      	nop
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr
 80034b0:	e000e100 	.word	0xe000e100

080034b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	4603      	mov	r3, r0
 80034bc:	6039      	str	r1, [r7, #0]
 80034be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	db0a      	blt.n	80034de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	b2da      	uxtb	r2, r3
 80034cc:	490c      	ldr	r1, [pc, #48]	@ (8003500 <__NVIC_SetPriority+0x4c>)
 80034ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034d2:	0112      	lsls	r2, r2, #4
 80034d4:	b2d2      	uxtb	r2, r2
 80034d6:	440b      	add	r3, r1
 80034d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034dc:	e00a      	b.n	80034f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	b2da      	uxtb	r2, r3
 80034e2:	4908      	ldr	r1, [pc, #32]	@ (8003504 <__NVIC_SetPriority+0x50>)
 80034e4:	79fb      	ldrb	r3, [r7, #7]
 80034e6:	f003 030f 	and.w	r3, r3, #15
 80034ea:	3b04      	subs	r3, #4
 80034ec:	0112      	lsls	r2, r2, #4
 80034ee:	b2d2      	uxtb	r2, r2
 80034f0:	440b      	add	r3, r1
 80034f2:	761a      	strb	r2, [r3, #24]
}
 80034f4:	bf00      	nop
 80034f6:	370c      	adds	r7, #12
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr
 8003500:	e000e100 	.word	0xe000e100
 8003504:	e000ed00 	.word	0xe000ed00

08003508 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003508:	b480      	push	{r7}
 800350a:	b089      	sub	sp, #36	@ 0x24
 800350c:	af00      	add	r7, sp, #0
 800350e:	60f8      	str	r0, [r7, #12]
 8003510:	60b9      	str	r1, [r7, #8]
 8003512:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f003 0307 	and.w	r3, r3, #7
 800351a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	f1c3 0307 	rsb	r3, r3, #7
 8003522:	2b04      	cmp	r3, #4
 8003524:	bf28      	it	cs
 8003526:	2304      	movcs	r3, #4
 8003528:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	3304      	adds	r3, #4
 800352e:	2b06      	cmp	r3, #6
 8003530:	d902      	bls.n	8003538 <NVIC_EncodePriority+0x30>
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	3b03      	subs	r3, #3
 8003536:	e000      	b.n	800353a <NVIC_EncodePriority+0x32>
 8003538:	2300      	movs	r3, #0
 800353a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800353c:	f04f 32ff 	mov.w	r2, #4294967295
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	fa02 f303 	lsl.w	r3, r2, r3
 8003546:	43da      	mvns	r2, r3
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	401a      	ands	r2, r3
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003550:	f04f 31ff 	mov.w	r1, #4294967295
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	fa01 f303 	lsl.w	r3, r1, r3
 800355a:	43d9      	mvns	r1, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003560:	4313      	orrs	r3, r2
         );
}
 8003562:	4618      	mov	r0, r3
 8003564:	3724      	adds	r7, #36	@ 0x24
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr
	...

08003570 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	3b01      	subs	r3, #1
 800357c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003580:	d301      	bcc.n	8003586 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003582:	2301      	movs	r3, #1
 8003584:	e00f      	b.n	80035a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003586:	4a0a      	ldr	r2, [pc, #40]	@ (80035b0 <SysTick_Config+0x40>)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	3b01      	subs	r3, #1
 800358c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800358e:	210f      	movs	r1, #15
 8003590:	f04f 30ff 	mov.w	r0, #4294967295
 8003594:	f7ff ff8e 	bl	80034b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003598:	4b05      	ldr	r3, [pc, #20]	@ (80035b0 <SysTick_Config+0x40>)
 800359a:	2200      	movs	r2, #0
 800359c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800359e:	4b04      	ldr	r3, [pc, #16]	@ (80035b0 <SysTick_Config+0x40>)
 80035a0:	2207      	movs	r2, #7
 80035a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3708      	adds	r7, #8
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	e000e010 	.word	0xe000e010

080035b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b082      	sub	sp, #8
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f7ff ff05 	bl	80033cc <__NVIC_SetPriorityGrouping>
}
 80035c2:	bf00      	nop
 80035c4:	3708      	adds	r7, #8
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}

080035ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b086      	sub	sp, #24
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	4603      	mov	r3, r0
 80035d2:	60b9      	str	r1, [r7, #8]
 80035d4:	607a      	str	r2, [r7, #4]
 80035d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035d8:	2300      	movs	r3, #0
 80035da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035dc:	f7ff ff1a 	bl	8003414 <__NVIC_GetPriorityGrouping>
 80035e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	68b9      	ldr	r1, [r7, #8]
 80035e6:	6978      	ldr	r0, [r7, #20]
 80035e8:	f7ff ff8e 	bl	8003508 <NVIC_EncodePriority>
 80035ec:	4602      	mov	r2, r0
 80035ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035f2:	4611      	mov	r1, r2
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7ff ff5d 	bl	80034b4 <__NVIC_SetPriority>
}
 80035fa:	bf00      	nop
 80035fc:	3718      	adds	r7, #24
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}

08003602 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003602:	b580      	push	{r7, lr}
 8003604:	b082      	sub	sp, #8
 8003606:	af00      	add	r7, sp, #0
 8003608:	4603      	mov	r3, r0
 800360a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800360c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003610:	4618      	mov	r0, r3
 8003612:	f7ff ff0d 	bl	8003430 <__NVIC_EnableIRQ>
}
 8003616:	bf00      	nop
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}

0800361e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800361e:	b580      	push	{r7, lr}
 8003620:	b082      	sub	sp, #8
 8003622:	af00      	add	r7, sp, #0
 8003624:	4603      	mov	r3, r0
 8003626:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003628:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800362c:	4618      	mov	r0, r3
 800362e:	f7ff ff1d 	bl	800346c <__NVIC_DisableIRQ>
}
 8003632:	bf00      	nop
 8003634:	3708      	adds	r7, #8
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}

0800363a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800363a:	b580      	push	{r7, lr}
 800363c:	b082      	sub	sp, #8
 800363e:	af00      	add	r7, sp, #0
 8003640:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f7ff ff94 	bl	8003570 <SysTick_Config>
 8003648:	4603      	mov	r3, r0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3708      	adds	r7, #8
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}

08003652 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003652:	b580      	push	{r7, lr}
 8003654:	b084      	sub	sp, #16
 8003656:	af00      	add	r7, sp, #0
 8003658:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800365e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003660:	f7ff fac6 	bl	8002bf0 <HAL_GetTick>
 8003664:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b02      	cmp	r3, #2
 8003670:	d008      	beq.n	8003684 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2280      	movs	r2, #128	@ 0x80
 8003676:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2200      	movs	r2, #0
 800367c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e052      	b.n	800372a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f022 0216 	bic.w	r2, r2, #22
 8003692:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	695a      	ldr	r2, [r3, #20]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80036a2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d103      	bne.n	80036b4 <HAL_DMA_Abort+0x62>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d007      	beq.n	80036c4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f022 0208 	bic.w	r2, r2, #8
 80036c2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f022 0201 	bic.w	r2, r2, #1
 80036d2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036d4:	e013      	b.n	80036fe <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80036d6:	f7ff fa8b 	bl	8002bf0 <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	2b05      	cmp	r3, #5
 80036e2:	d90c      	bls.n	80036fe <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2220      	movs	r2, #32
 80036e8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2203      	movs	r2, #3
 80036ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e015      	b.n	800372a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0301 	and.w	r3, r3, #1
 8003708:	2b00      	cmp	r3, #0
 800370a:	d1e4      	bne.n	80036d6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003710:	223f      	movs	r2, #63	@ 0x3f
 8003712:	409a      	lsls	r2, r3
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003728:	2300      	movs	r3, #0
}
 800372a:	4618      	mov	r0, r3
 800372c:	3710      	adds	r7, #16
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}

08003732 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003732:	b480      	push	{r7}
 8003734:	b083      	sub	sp, #12
 8003736:	af00      	add	r7, sp, #0
 8003738:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2b02      	cmp	r3, #2
 8003744:	d004      	beq.n	8003750 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2280      	movs	r2, #128	@ 0x80
 800374a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e00c      	b.n	800376a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2205      	movs	r2, #5
 8003754:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f022 0201 	bic.w	r2, r2, #1
 8003766:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	370c      	adds	r7, #12
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
	...

08003778 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003778:	b480      	push	{r7}
 800377a:	b089      	sub	sp, #36	@ 0x24
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003782:	2300      	movs	r3, #0
 8003784:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003786:	2300      	movs	r3, #0
 8003788:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800378a:	2300      	movs	r3, #0
 800378c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800378e:	2300      	movs	r3, #0
 8003790:	61fb      	str	r3, [r7, #28]
 8003792:	e159      	b.n	8003a48 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003794:	2201      	movs	r2, #1
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	fa02 f303 	lsl.w	r3, r2, r3
 800379c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	697a      	ldr	r2, [r7, #20]
 80037a4:	4013      	ands	r3, r2
 80037a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037a8:	693a      	ldr	r2, [r7, #16]
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	f040 8148 	bne.w	8003a42 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f003 0303 	and.w	r3, r3, #3
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d005      	beq.n	80037ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d130      	bne.n	800382c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	005b      	lsls	r3, r3, #1
 80037d4:	2203      	movs	r2, #3
 80037d6:	fa02 f303 	lsl.w	r3, r2, r3
 80037da:	43db      	mvns	r3, r3
 80037dc:	69ba      	ldr	r2, [r7, #24]
 80037de:	4013      	ands	r3, r2
 80037e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	68da      	ldr	r2, [r3, #12]
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	005b      	lsls	r3, r3, #1
 80037ea:	fa02 f303 	lsl.w	r3, r2, r3
 80037ee:	69ba      	ldr	r2, [r7, #24]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	69ba      	ldr	r2, [r7, #24]
 80037f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003800:	2201      	movs	r2, #1
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	fa02 f303 	lsl.w	r3, r2, r3
 8003808:	43db      	mvns	r3, r3
 800380a:	69ba      	ldr	r2, [r7, #24]
 800380c:	4013      	ands	r3, r2
 800380e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	091b      	lsrs	r3, r3, #4
 8003816:	f003 0201 	and.w	r2, r3, #1
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	fa02 f303 	lsl.w	r3, r2, r3
 8003820:	69ba      	ldr	r2, [r7, #24]
 8003822:	4313      	orrs	r3, r2
 8003824:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	69ba      	ldr	r2, [r7, #24]
 800382a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	f003 0303 	and.w	r3, r3, #3
 8003834:	2b03      	cmp	r3, #3
 8003836:	d017      	beq.n	8003868 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	005b      	lsls	r3, r3, #1
 8003842:	2203      	movs	r2, #3
 8003844:	fa02 f303 	lsl.w	r3, r2, r3
 8003848:	43db      	mvns	r3, r3
 800384a:	69ba      	ldr	r2, [r7, #24]
 800384c:	4013      	ands	r3, r2
 800384e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	689a      	ldr	r2, [r3, #8]
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	005b      	lsls	r3, r3, #1
 8003858:	fa02 f303 	lsl.w	r3, r2, r3
 800385c:	69ba      	ldr	r2, [r7, #24]
 800385e:	4313      	orrs	r3, r2
 8003860:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	69ba      	ldr	r2, [r7, #24]
 8003866:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f003 0303 	and.w	r3, r3, #3
 8003870:	2b02      	cmp	r3, #2
 8003872:	d123      	bne.n	80038bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	08da      	lsrs	r2, r3, #3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	3208      	adds	r2, #8
 800387c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003880:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	f003 0307 	and.w	r3, r3, #7
 8003888:	009b      	lsls	r3, r3, #2
 800388a:	220f      	movs	r2, #15
 800388c:	fa02 f303 	lsl.w	r3, r2, r3
 8003890:	43db      	mvns	r3, r3
 8003892:	69ba      	ldr	r2, [r7, #24]
 8003894:	4013      	ands	r3, r2
 8003896:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	691a      	ldr	r2, [r3, #16]
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	f003 0307 	and.w	r3, r3, #7
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	fa02 f303 	lsl.w	r3, r2, r3
 80038a8:	69ba      	ldr	r2, [r7, #24]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	08da      	lsrs	r2, r3, #3
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	3208      	adds	r2, #8
 80038b6:	69b9      	ldr	r1, [r7, #24]
 80038b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	005b      	lsls	r3, r3, #1
 80038c6:	2203      	movs	r2, #3
 80038c8:	fa02 f303 	lsl.w	r3, r2, r3
 80038cc:	43db      	mvns	r3, r3
 80038ce:	69ba      	ldr	r2, [r7, #24]
 80038d0:	4013      	ands	r3, r2
 80038d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	f003 0203 	and.w	r2, r3, #3
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	005b      	lsls	r3, r3, #1
 80038e0:	fa02 f303 	lsl.w	r3, r2, r3
 80038e4:	69ba      	ldr	r2, [r7, #24]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	f000 80a2 	beq.w	8003a42 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038fe:	2300      	movs	r3, #0
 8003900:	60fb      	str	r3, [r7, #12]
 8003902:	4b57      	ldr	r3, [pc, #348]	@ (8003a60 <HAL_GPIO_Init+0x2e8>)
 8003904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003906:	4a56      	ldr	r2, [pc, #344]	@ (8003a60 <HAL_GPIO_Init+0x2e8>)
 8003908:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800390c:	6453      	str	r3, [r2, #68]	@ 0x44
 800390e:	4b54      	ldr	r3, [pc, #336]	@ (8003a60 <HAL_GPIO_Init+0x2e8>)
 8003910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003912:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003916:	60fb      	str	r3, [r7, #12]
 8003918:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800391a:	4a52      	ldr	r2, [pc, #328]	@ (8003a64 <HAL_GPIO_Init+0x2ec>)
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	089b      	lsrs	r3, r3, #2
 8003920:	3302      	adds	r3, #2
 8003922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003926:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	f003 0303 	and.w	r3, r3, #3
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	220f      	movs	r2, #15
 8003932:	fa02 f303 	lsl.w	r3, r2, r3
 8003936:	43db      	mvns	r3, r3
 8003938:	69ba      	ldr	r2, [r7, #24]
 800393a:	4013      	ands	r3, r2
 800393c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a49      	ldr	r2, [pc, #292]	@ (8003a68 <HAL_GPIO_Init+0x2f0>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d019      	beq.n	800397a <HAL_GPIO_Init+0x202>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a48      	ldr	r2, [pc, #288]	@ (8003a6c <HAL_GPIO_Init+0x2f4>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d013      	beq.n	8003976 <HAL_GPIO_Init+0x1fe>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a47      	ldr	r2, [pc, #284]	@ (8003a70 <HAL_GPIO_Init+0x2f8>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d00d      	beq.n	8003972 <HAL_GPIO_Init+0x1fa>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a46      	ldr	r2, [pc, #280]	@ (8003a74 <HAL_GPIO_Init+0x2fc>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d007      	beq.n	800396e <HAL_GPIO_Init+0x1f6>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a45      	ldr	r2, [pc, #276]	@ (8003a78 <HAL_GPIO_Init+0x300>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d101      	bne.n	800396a <HAL_GPIO_Init+0x1f2>
 8003966:	2304      	movs	r3, #4
 8003968:	e008      	b.n	800397c <HAL_GPIO_Init+0x204>
 800396a:	2307      	movs	r3, #7
 800396c:	e006      	b.n	800397c <HAL_GPIO_Init+0x204>
 800396e:	2303      	movs	r3, #3
 8003970:	e004      	b.n	800397c <HAL_GPIO_Init+0x204>
 8003972:	2302      	movs	r3, #2
 8003974:	e002      	b.n	800397c <HAL_GPIO_Init+0x204>
 8003976:	2301      	movs	r3, #1
 8003978:	e000      	b.n	800397c <HAL_GPIO_Init+0x204>
 800397a:	2300      	movs	r3, #0
 800397c:	69fa      	ldr	r2, [r7, #28]
 800397e:	f002 0203 	and.w	r2, r2, #3
 8003982:	0092      	lsls	r2, r2, #2
 8003984:	4093      	lsls	r3, r2
 8003986:	69ba      	ldr	r2, [r7, #24]
 8003988:	4313      	orrs	r3, r2
 800398a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800398c:	4935      	ldr	r1, [pc, #212]	@ (8003a64 <HAL_GPIO_Init+0x2ec>)
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	089b      	lsrs	r3, r3, #2
 8003992:	3302      	adds	r3, #2
 8003994:	69ba      	ldr	r2, [r7, #24]
 8003996:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800399a:	4b38      	ldr	r3, [pc, #224]	@ (8003a7c <HAL_GPIO_Init+0x304>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	43db      	mvns	r3, r3
 80039a4:	69ba      	ldr	r2, [r7, #24]
 80039a6:	4013      	ands	r3, r2
 80039a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d003      	beq.n	80039be <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80039b6:	69ba      	ldr	r2, [r7, #24]
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80039be:	4a2f      	ldr	r2, [pc, #188]	@ (8003a7c <HAL_GPIO_Init+0x304>)
 80039c0:	69bb      	ldr	r3, [r7, #24]
 80039c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039c4:	4b2d      	ldr	r3, [pc, #180]	@ (8003a7c <HAL_GPIO_Init+0x304>)
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	43db      	mvns	r3, r3
 80039ce:	69ba      	ldr	r2, [r7, #24]
 80039d0:	4013      	ands	r3, r2
 80039d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d003      	beq.n	80039e8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80039e0:	69ba      	ldr	r2, [r7, #24]
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80039e8:	4a24      	ldr	r2, [pc, #144]	@ (8003a7c <HAL_GPIO_Init+0x304>)
 80039ea:	69bb      	ldr	r3, [r7, #24]
 80039ec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80039ee:	4b23      	ldr	r3, [pc, #140]	@ (8003a7c <HAL_GPIO_Init+0x304>)
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	43db      	mvns	r3, r3
 80039f8:	69ba      	ldr	r2, [r7, #24]
 80039fa:	4013      	ands	r3, r2
 80039fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d003      	beq.n	8003a12 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003a0a:	69ba      	ldr	r2, [r7, #24]
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a12:	4a1a      	ldr	r2, [pc, #104]	@ (8003a7c <HAL_GPIO_Init+0x304>)
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a18:	4b18      	ldr	r3, [pc, #96]	@ (8003a7c <HAL_GPIO_Init+0x304>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	43db      	mvns	r3, r3
 8003a22:	69ba      	ldr	r2, [r7, #24]
 8003a24:	4013      	ands	r3, r2
 8003a26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d003      	beq.n	8003a3c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003a34:	69ba      	ldr	r2, [r7, #24]
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a3c:	4a0f      	ldr	r2, [pc, #60]	@ (8003a7c <HAL_GPIO_Init+0x304>)
 8003a3e:	69bb      	ldr	r3, [r7, #24]
 8003a40:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	3301      	adds	r3, #1
 8003a46:	61fb      	str	r3, [r7, #28]
 8003a48:	69fb      	ldr	r3, [r7, #28]
 8003a4a:	2b0f      	cmp	r3, #15
 8003a4c:	f67f aea2 	bls.w	8003794 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a50:	bf00      	nop
 8003a52:	bf00      	nop
 8003a54:	3724      	adds	r7, #36	@ 0x24
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr
 8003a5e:	bf00      	nop
 8003a60:	40023800 	.word	0x40023800
 8003a64:	40013800 	.word	0x40013800
 8003a68:	40020000 	.word	0x40020000
 8003a6c:	40020400 	.word	0x40020400
 8003a70:	40020800 	.word	0x40020800
 8003a74:	40020c00 	.word	0x40020c00
 8003a78:	40021000 	.word	0x40021000
 8003a7c:	40013c00 	.word	0x40013c00

08003a80 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b085      	sub	sp, #20
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	460b      	mov	r3, r1
 8003a8a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	691a      	ldr	r2, [r3, #16]
 8003a90:	887b      	ldrh	r3, [r7, #2]
 8003a92:	4013      	ands	r3, r2
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d002      	beq.n	8003a9e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	73fb      	strb	r3, [r7, #15]
 8003a9c:	e001      	b.n	8003aa2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003aa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3714      	adds	r7, #20
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr

08003ab0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b083      	sub	sp, #12
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	460b      	mov	r3, r1
 8003aba:	807b      	strh	r3, [r7, #2]
 8003abc:	4613      	mov	r3, r2
 8003abe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ac0:	787b      	ldrb	r3, [r7, #1]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d003      	beq.n	8003ace <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ac6:	887a      	ldrh	r2, [r7, #2]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003acc:	e003      	b.n	8003ad6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ace:	887b      	ldrh	r3, [r7, #2]
 8003ad0:	041a      	lsls	r2, r3, #16
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	619a      	str	r2, [r3, #24]
}
 8003ad6:	bf00      	nop
 8003ad8:	370c      	adds	r7, #12
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr
	...

08003ae4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b086      	sub	sp, #24
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d101      	bne.n	8003af6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e267      	b.n	8003fc6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0301 	and.w	r3, r3, #1
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d075      	beq.n	8003bee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b02:	4b88      	ldr	r3, [pc, #544]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	f003 030c 	and.w	r3, r3, #12
 8003b0a:	2b04      	cmp	r3, #4
 8003b0c:	d00c      	beq.n	8003b28 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b0e:	4b85      	ldr	r3, [pc, #532]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b16:	2b08      	cmp	r3, #8
 8003b18:	d112      	bne.n	8003b40 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b1a:	4b82      	ldr	r3, [pc, #520]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b26:	d10b      	bne.n	8003b40 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b28:	4b7e      	ldr	r3, [pc, #504]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d05b      	beq.n	8003bec <HAL_RCC_OscConfig+0x108>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d157      	bne.n	8003bec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e242      	b.n	8003fc6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b48:	d106      	bne.n	8003b58 <HAL_RCC_OscConfig+0x74>
 8003b4a:	4b76      	ldr	r3, [pc, #472]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a75      	ldr	r2, [pc, #468]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003b50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b54:	6013      	str	r3, [r2, #0]
 8003b56:	e01d      	b.n	8003b94 <HAL_RCC_OscConfig+0xb0>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b60:	d10c      	bne.n	8003b7c <HAL_RCC_OscConfig+0x98>
 8003b62:	4b70      	ldr	r3, [pc, #448]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a6f      	ldr	r2, [pc, #444]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003b68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b6c:	6013      	str	r3, [r2, #0]
 8003b6e:	4b6d      	ldr	r3, [pc, #436]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a6c      	ldr	r2, [pc, #432]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003b74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b78:	6013      	str	r3, [r2, #0]
 8003b7a:	e00b      	b.n	8003b94 <HAL_RCC_OscConfig+0xb0>
 8003b7c:	4b69      	ldr	r3, [pc, #420]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a68      	ldr	r2, [pc, #416]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003b82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b86:	6013      	str	r3, [r2, #0]
 8003b88:	4b66      	ldr	r3, [pc, #408]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a65      	ldr	r2, [pc, #404]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003b8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d013      	beq.n	8003bc4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b9c:	f7ff f828 	bl	8002bf0 <HAL_GetTick>
 8003ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ba2:	e008      	b.n	8003bb6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ba4:	f7ff f824 	bl	8002bf0 <HAL_GetTick>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	1ad3      	subs	r3, r2, r3
 8003bae:	2b64      	cmp	r3, #100	@ 0x64
 8003bb0:	d901      	bls.n	8003bb6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003bb2:	2303      	movs	r3, #3
 8003bb4:	e207      	b.n	8003fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bb6:	4b5b      	ldr	r3, [pc, #364]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d0f0      	beq.n	8003ba4 <HAL_RCC_OscConfig+0xc0>
 8003bc2:	e014      	b.n	8003bee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bc4:	f7ff f814 	bl	8002bf0 <HAL_GetTick>
 8003bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bca:	e008      	b.n	8003bde <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bcc:	f7ff f810 	bl	8002bf0 <HAL_GetTick>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	1ad3      	subs	r3, r2, r3
 8003bd6:	2b64      	cmp	r3, #100	@ 0x64
 8003bd8:	d901      	bls.n	8003bde <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e1f3      	b.n	8003fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bde:	4b51      	ldr	r3, [pc, #324]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d1f0      	bne.n	8003bcc <HAL_RCC_OscConfig+0xe8>
 8003bea:	e000      	b.n	8003bee <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 0302 	and.w	r3, r3, #2
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d063      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003bfa:	4b4a      	ldr	r3, [pc, #296]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	f003 030c 	and.w	r3, r3, #12
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d00b      	beq.n	8003c1e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c06:	4b47      	ldr	r3, [pc, #284]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003c0e:	2b08      	cmp	r3, #8
 8003c10:	d11c      	bne.n	8003c4c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c12:	4b44      	ldr	r3, [pc, #272]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d116      	bne.n	8003c4c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c1e:	4b41      	ldr	r3, [pc, #260]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0302 	and.w	r3, r3, #2
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d005      	beq.n	8003c36 <HAL_RCC_OscConfig+0x152>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	68db      	ldr	r3, [r3, #12]
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d001      	beq.n	8003c36 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e1c7      	b.n	8003fc6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c36:	4b3b      	ldr	r3, [pc, #236]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	691b      	ldr	r3, [r3, #16]
 8003c42:	00db      	lsls	r3, r3, #3
 8003c44:	4937      	ldr	r1, [pc, #220]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003c46:	4313      	orrs	r3, r2
 8003c48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c4a:	e03a      	b.n	8003cc2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d020      	beq.n	8003c96 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c54:	4b34      	ldr	r3, [pc, #208]	@ (8003d28 <HAL_RCC_OscConfig+0x244>)
 8003c56:	2201      	movs	r2, #1
 8003c58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c5a:	f7fe ffc9 	bl	8002bf0 <HAL_GetTick>
 8003c5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c60:	e008      	b.n	8003c74 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c62:	f7fe ffc5 	bl	8002bf0 <HAL_GetTick>
 8003c66:	4602      	mov	r2, r0
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	2b02      	cmp	r3, #2
 8003c6e:	d901      	bls.n	8003c74 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c70:	2303      	movs	r3, #3
 8003c72:	e1a8      	b.n	8003fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c74:	4b2b      	ldr	r3, [pc, #172]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 0302 	and.w	r3, r3, #2
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d0f0      	beq.n	8003c62 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c80:	4b28      	ldr	r3, [pc, #160]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	691b      	ldr	r3, [r3, #16]
 8003c8c:	00db      	lsls	r3, r3, #3
 8003c8e:	4925      	ldr	r1, [pc, #148]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	600b      	str	r3, [r1, #0]
 8003c94:	e015      	b.n	8003cc2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c96:	4b24      	ldr	r3, [pc, #144]	@ (8003d28 <HAL_RCC_OscConfig+0x244>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c9c:	f7fe ffa8 	bl	8002bf0 <HAL_GetTick>
 8003ca0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ca2:	e008      	b.n	8003cb6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ca4:	f7fe ffa4 	bl	8002bf0 <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d901      	bls.n	8003cb6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e187      	b.n	8003fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003cb6:	4b1b      	ldr	r3, [pc, #108]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 0302 	and.w	r3, r3, #2
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1f0      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0308 	and.w	r3, r3, #8
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d036      	beq.n	8003d3c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	695b      	ldr	r3, [r3, #20]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d016      	beq.n	8003d04 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003cd6:	4b15      	ldr	r3, [pc, #84]	@ (8003d2c <HAL_RCC_OscConfig+0x248>)
 8003cd8:	2201      	movs	r2, #1
 8003cda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cdc:	f7fe ff88 	bl	8002bf0 <HAL_GetTick>
 8003ce0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ce2:	e008      	b.n	8003cf6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ce4:	f7fe ff84 	bl	8002bf0 <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	2b02      	cmp	r3, #2
 8003cf0:	d901      	bls.n	8003cf6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	e167      	b.n	8003fc6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8003d24 <HAL_RCC_OscConfig+0x240>)
 8003cf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cfa:	f003 0302 	and.w	r3, r3, #2
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d0f0      	beq.n	8003ce4 <HAL_RCC_OscConfig+0x200>
 8003d02:	e01b      	b.n	8003d3c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d04:	4b09      	ldr	r3, [pc, #36]	@ (8003d2c <HAL_RCC_OscConfig+0x248>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d0a:	f7fe ff71 	bl	8002bf0 <HAL_GetTick>
 8003d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d10:	e00e      	b.n	8003d30 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d12:	f7fe ff6d 	bl	8002bf0 <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	2b02      	cmp	r3, #2
 8003d1e:	d907      	bls.n	8003d30 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e150      	b.n	8003fc6 <HAL_RCC_OscConfig+0x4e2>
 8003d24:	40023800 	.word	0x40023800
 8003d28:	42470000 	.word	0x42470000
 8003d2c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d30:	4b88      	ldr	r3, [pc, #544]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003d32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d34:	f003 0302 	and.w	r3, r3, #2
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d1ea      	bne.n	8003d12 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0304 	and.w	r3, r3, #4
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	f000 8097 	beq.w	8003e78 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d4e:	4b81      	ldr	r3, [pc, #516]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d10f      	bne.n	8003d7a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	60bb      	str	r3, [r7, #8]
 8003d5e:	4b7d      	ldr	r3, [pc, #500]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d62:	4a7c      	ldr	r2, [pc, #496]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003d64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d68:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d6a:	4b7a      	ldr	r3, [pc, #488]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d72:	60bb      	str	r3, [r7, #8]
 8003d74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d76:	2301      	movs	r3, #1
 8003d78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d7a:	4b77      	ldr	r3, [pc, #476]	@ (8003f58 <HAL_RCC_OscConfig+0x474>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d118      	bne.n	8003db8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d86:	4b74      	ldr	r3, [pc, #464]	@ (8003f58 <HAL_RCC_OscConfig+0x474>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a73      	ldr	r2, [pc, #460]	@ (8003f58 <HAL_RCC_OscConfig+0x474>)
 8003d8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d92:	f7fe ff2d 	bl	8002bf0 <HAL_GetTick>
 8003d96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d98:	e008      	b.n	8003dac <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d9a:	f7fe ff29 	bl	8002bf0 <HAL_GetTick>
 8003d9e:	4602      	mov	r2, r0
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	1ad3      	subs	r3, r2, r3
 8003da4:	2b02      	cmp	r3, #2
 8003da6:	d901      	bls.n	8003dac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003da8:	2303      	movs	r3, #3
 8003daa:	e10c      	b.n	8003fc6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dac:	4b6a      	ldr	r3, [pc, #424]	@ (8003f58 <HAL_RCC_OscConfig+0x474>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d0f0      	beq.n	8003d9a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d106      	bne.n	8003dce <HAL_RCC_OscConfig+0x2ea>
 8003dc0:	4b64      	ldr	r3, [pc, #400]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003dc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dc4:	4a63      	ldr	r2, [pc, #396]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003dc6:	f043 0301 	orr.w	r3, r3, #1
 8003dca:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dcc:	e01c      	b.n	8003e08 <HAL_RCC_OscConfig+0x324>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	2b05      	cmp	r3, #5
 8003dd4:	d10c      	bne.n	8003df0 <HAL_RCC_OscConfig+0x30c>
 8003dd6:	4b5f      	ldr	r3, [pc, #380]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003dd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dda:	4a5e      	ldr	r2, [pc, #376]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003ddc:	f043 0304 	orr.w	r3, r3, #4
 8003de0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003de2:	4b5c      	ldr	r3, [pc, #368]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003de4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003de6:	4a5b      	ldr	r2, [pc, #364]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003de8:	f043 0301 	orr.w	r3, r3, #1
 8003dec:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dee:	e00b      	b.n	8003e08 <HAL_RCC_OscConfig+0x324>
 8003df0:	4b58      	ldr	r3, [pc, #352]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003df2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003df4:	4a57      	ldr	r2, [pc, #348]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003df6:	f023 0301 	bic.w	r3, r3, #1
 8003dfa:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dfc:	4b55      	ldr	r3, [pc, #340]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003dfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e00:	4a54      	ldr	r2, [pc, #336]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003e02:	f023 0304 	bic.w	r3, r3, #4
 8003e06:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d015      	beq.n	8003e3c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e10:	f7fe feee 	bl	8002bf0 <HAL_GetTick>
 8003e14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e16:	e00a      	b.n	8003e2e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e18:	f7fe feea 	bl	8002bf0 <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d901      	bls.n	8003e2e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	e0cb      	b.n	8003fc6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e2e:	4b49      	ldr	r3, [pc, #292]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003e30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e32:	f003 0302 	and.w	r3, r3, #2
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d0ee      	beq.n	8003e18 <HAL_RCC_OscConfig+0x334>
 8003e3a:	e014      	b.n	8003e66 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e3c:	f7fe fed8 	bl	8002bf0 <HAL_GetTick>
 8003e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e42:	e00a      	b.n	8003e5a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e44:	f7fe fed4 	bl	8002bf0 <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d901      	bls.n	8003e5a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e0b5      	b.n	8003fc6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e5a:	4b3e      	ldr	r3, [pc, #248]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003e5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e5e:	f003 0302 	and.w	r3, r3, #2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d1ee      	bne.n	8003e44 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e66:	7dfb      	ldrb	r3, [r7, #23]
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d105      	bne.n	8003e78 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e6c:	4b39      	ldr	r3, [pc, #228]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e70:	4a38      	ldr	r2, [pc, #224]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003e72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e76:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	699b      	ldr	r3, [r3, #24]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	f000 80a1 	beq.w	8003fc4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e82:	4b34      	ldr	r3, [pc, #208]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	f003 030c 	and.w	r3, r3, #12
 8003e8a:	2b08      	cmp	r3, #8
 8003e8c:	d05c      	beq.n	8003f48 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	699b      	ldr	r3, [r3, #24]
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d141      	bne.n	8003f1a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e96:	4b31      	ldr	r3, [pc, #196]	@ (8003f5c <HAL_RCC_OscConfig+0x478>)
 8003e98:	2200      	movs	r2, #0
 8003e9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e9c:	f7fe fea8 	bl	8002bf0 <HAL_GetTick>
 8003ea0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ea2:	e008      	b.n	8003eb6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ea4:	f7fe fea4 	bl	8002bf0 <HAL_GetTick>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	2b02      	cmp	r3, #2
 8003eb0:	d901      	bls.n	8003eb6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	e087      	b.n	8003fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eb6:	4b27      	ldr	r3, [pc, #156]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d1f0      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	69da      	ldr	r2, [r3, #28]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a1b      	ldr	r3, [r3, #32]
 8003eca:	431a      	orrs	r2, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed0:	019b      	lsls	r3, r3, #6
 8003ed2:	431a      	orrs	r2, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ed8:	085b      	lsrs	r3, r3, #1
 8003eda:	3b01      	subs	r3, #1
 8003edc:	041b      	lsls	r3, r3, #16
 8003ede:	431a      	orrs	r2, r3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ee4:	061b      	lsls	r3, r3, #24
 8003ee6:	491b      	ldr	r1, [pc, #108]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003eec:	4b1b      	ldr	r3, [pc, #108]	@ (8003f5c <HAL_RCC_OscConfig+0x478>)
 8003eee:	2201      	movs	r2, #1
 8003ef0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef2:	f7fe fe7d 	bl	8002bf0 <HAL_GetTick>
 8003ef6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ef8:	e008      	b.n	8003f0c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003efa:	f7fe fe79 	bl	8002bf0 <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	d901      	bls.n	8003f0c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e05c      	b.n	8003fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f0c:	4b11      	ldr	r3, [pc, #68]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d0f0      	beq.n	8003efa <HAL_RCC_OscConfig+0x416>
 8003f18:	e054      	b.n	8003fc4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f1a:	4b10      	ldr	r3, [pc, #64]	@ (8003f5c <HAL_RCC_OscConfig+0x478>)
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f20:	f7fe fe66 	bl	8002bf0 <HAL_GetTick>
 8003f24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f26:	e008      	b.n	8003f3a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f28:	f7fe fe62 	bl	8002bf0 <HAL_GetTick>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	2b02      	cmp	r3, #2
 8003f34:	d901      	bls.n	8003f3a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003f36:	2303      	movs	r3, #3
 8003f38:	e045      	b.n	8003fc6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f3a:	4b06      	ldr	r3, [pc, #24]	@ (8003f54 <HAL_RCC_OscConfig+0x470>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d1f0      	bne.n	8003f28 <HAL_RCC_OscConfig+0x444>
 8003f46:	e03d      	b.n	8003fc4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	699b      	ldr	r3, [r3, #24]
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d107      	bne.n	8003f60 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e038      	b.n	8003fc6 <HAL_RCC_OscConfig+0x4e2>
 8003f54:	40023800 	.word	0x40023800
 8003f58:	40007000 	.word	0x40007000
 8003f5c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f60:	4b1b      	ldr	r3, [pc, #108]	@ (8003fd0 <HAL_RCC_OscConfig+0x4ec>)
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	699b      	ldr	r3, [r3, #24]
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d028      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d121      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d11a      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f8a:	68fa      	ldr	r2, [r7, #12]
 8003f8c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003f90:	4013      	ands	r3, r2
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003f96:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d111      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fa6:	085b      	lsrs	r3, r3, #1
 8003fa8:	3b01      	subs	r3, #1
 8003faa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d107      	bne.n	8003fc0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d001      	beq.n	8003fc4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e000      	b.n	8003fc6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003fc4:	2300      	movs	r3, #0
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3718      	adds	r7, #24
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	bf00      	nop
 8003fd0:	40023800 	.word	0x40023800

08003fd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
 8003fdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d101      	bne.n	8003fe8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e0cc      	b.n	8004182 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003fe8:	4b68      	ldr	r3, [pc, #416]	@ (800418c <HAL_RCC_ClockConfig+0x1b8>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0307 	and.w	r3, r3, #7
 8003ff0:	683a      	ldr	r2, [r7, #0]
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d90c      	bls.n	8004010 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ff6:	4b65      	ldr	r3, [pc, #404]	@ (800418c <HAL_RCC_ClockConfig+0x1b8>)
 8003ff8:	683a      	ldr	r2, [r7, #0]
 8003ffa:	b2d2      	uxtb	r2, r2
 8003ffc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ffe:	4b63      	ldr	r3, [pc, #396]	@ (800418c <HAL_RCC_ClockConfig+0x1b8>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 0307 	and.w	r3, r3, #7
 8004006:	683a      	ldr	r2, [r7, #0]
 8004008:	429a      	cmp	r2, r3
 800400a:	d001      	beq.n	8004010 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e0b8      	b.n	8004182 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 0302 	and.w	r3, r3, #2
 8004018:	2b00      	cmp	r3, #0
 800401a:	d020      	beq.n	800405e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 0304 	and.w	r3, r3, #4
 8004024:	2b00      	cmp	r3, #0
 8004026:	d005      	beq.n	8004034 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004028:	4b59      	ldr	r3, [pc, #356]	@ (8004190 <HAL_RCC_ClockConfig+0x1bc>)
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	4a58      	ldr	r2, [pc, #352]	@ (8004190 <HAL_RCC_ClockConfig+0x1bc>)
 800402e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004032:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0308 	and.w	r3, r3, #8
 800403c:	2b00      	cmp	r3, #0
 800403e:	d005      	beq.n	800404c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004040:	4b53      	ldr	r3, [pc, #332]	@ (8004190 <HAL_RCC_ClockConfig+0x1bc>)
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	4a52      	ldr	r2, [pc, #328]	@ (8004190 <HAL_RCC_ClockConfig+0x1bc>)
 8004046:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800404a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800404c:	4b50      	ldr	r3, [pc, #320]	@ (8004190 <HAL_RCC_ClockConfig+0x1bc>)
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	494d      	ldr	r1, [pc, #308]	@ (8004190 <HAL_RCC_ClockConfig+0x1bc>)
 800405a:	4313      	orrs	r3, r2
 800405c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0301 	and.w	r3, r3, #1
 8004066:	2b00      	cmp	r3, #0
 8004068:	d044      	beq.n	80040f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	2b01      	cmp	r3, #1
 8004070:	d107      	bne.n	8004082 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004072:	4b47      	ldr	r3, [pc, #284]	@ (8004190 <HAL_RCC_ClockConfig+0x1bc>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800407a:	2b00      	cmp	r3, #0
 800407c:	d119      	bne.n	80040b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e07f      	b.n	8004182 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	2b02      	cmp	r3, #2
 8004088:	d003      	beq.n	8004092 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800408e:	2b03      	cmp	r3, #3
 8004090:	d107      	bne.n	80040a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004092:	4b3f      	ldr	r3, [pc, #252]	@ (8004190 <HAL_RCC_ClockConfig+0x1bc>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800409a:	2b00      	cmp	r3, #0
 800409c:	d109      	bne.n	80040b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e06f      	b.n	8004182 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040a2:	4b3b      	ldr	r3, [pc, #236]	@ (8004190 <HAL_RCC_ClockConfig+0x1bc>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0302 	and.w	r3, r3, #2
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d101      	bne.n	80040b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e067      	b.n	8004182 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040b2:	4b37      	ldr	r3, [pc, #220]	@ (8004190 <HAL_RCC_ClockConfig+0x1bc>)
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	f023 0203 	bic.w	r2, r3, #3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	4934      	ldr	r1, [pc, #208]	@ (8004190 <HAL_RCC_ClockConfig+0x1bc>)
 80040c0:	4313      	orrs	r3, r2
 80040c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040c4:	f7fe fd94 	bl	8002bf0 <HAL_GetTick>
 80040c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ca:	e00a      	b.n	80040e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040cc:	f7fe fd90 	bl	8002bf0 <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040da:	4293      	cmp	r3, r2
 80040dc:	d901      	bls.n	80040e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e04f      	b.n	8004182 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040e2:	4b2b      	ldr	r3, [pc, #172]	@ (8004190 <HAL_RCC_ClockConfig+0x1bc>)
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	f003 020c 	and.w	r2, r3, #12
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d1eb      	bne.n	80040cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040f4:	4b25      	ldr	r3, [pc, #148]	@ (800418c <HAL_RCC_ClockConfig+0x1b8>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f003 0307 	and.w	r3, r3, #7
 80040fc:	683a      	ldr	r2, [r7, #0]
 80040fe:	429a      	cmp	r2, r3
 8004100:	d20c      	bcs.n	800411c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004102:	4b22      	ldr	r3, [pc, #136]	@ (800418c <HAL_RCC_ClockConfig+0x1b8>)
 8004104:	683a      	ldr	r2, [r7, #0]
 8004106:	b2d2      	uxtb	r2, r2
 8004108:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800410a:	4b20      	ldr	r3, [pc, #128]	@ (800418c <HAL_RCC_ClockConfig+0x1b8>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0307 	and.w	r3, r3, #7
 8004112:	683a      	ldr	r2, [r7, #0]
 8004114:	429a      	cmp	r2, r3
 8004116:	d001      	beq.n	800411c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e032      	b.n	8004182 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0304 	and.w	r3, r3, #4
 8004124:	2b00      	cmp	r3, #0
 8004126:	d008      	beq.n	800413a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004128:	4b19      	ldr	r3, [pc, #100]	@ (8004190 <HAL_RCC_ClockConfig+0x1bc>)
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	4916      	ldr	r1, [pc, #88]	@ (8004190 <HAL_RCC_ClockConfig+0x1bc>)
 8004136:	4313      	orrs	r3, r2
 8004138:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 0308 	and.w	r3, r3, #8
 8004142:	2b00      	cmp	r3, #0
 8004144:	d009      	beq.n	800415a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004146:	4b12      	ldr	r3, [pc, #72]	@ (8004190 <HAL_RCC_ClockConfig+0x1bc>)
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	691b      	ldr	r3, [r3, #16]
 8004152:	00db      	lsls	r3, r3, #3
 8004154:	490e      	ldr	r1, [pc, #56]	@ (8004190 <HAL_RCC_ClockConfig+0x1bc>)
 8004156:	4313      	orrs	r3, r2
 8004158:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800415a:	f000 f821 	bl	80041a0 <HAL_RCC_GetSysClockFreq>
 800415e:	4602      	mov	r2, r0
 8004160:	4b0b      	ldr	r3, [pc, #44]	@ (8004190 <HAL_RCC_ClockConfig+0x1bc>)
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	091b      	lsrs	r3, r3, #4
 8004166:	f003 030f 	and.w	r3, r3, #15
 800416a:	490a      	ldr	r1, [pc, #40]	@ (8004194 <HAL_RCC_ClockConfig+0x1c0>)
 800416c:	5ccb      	ldrb	r3, [r1, r3]
 800416e:	fa22 f303 	lsr.w	r3, r2, r3
 8004172:	4a09      	ldr	r2, [pc, #36]	@ (8004198 <HAL_RCC_ClockConfig+0x1c4>)
 8004174:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004176:	4b09      	ldr	r3, [pc, #36]	@ (800419c <HAL_RCC_ClockConfig+0x1c8>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4618      	mov	r0, r3
 800417c:	f7fe fcf4 	bl	8002b68 <HAL_InitTick>

  return HAL_OK;
 8004180:	2300      	movs	r3, #0
}
 8004182:	4618      	mov	r0, r3
 8004184:	3710      	adds	r7, #16
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	40023c00 	.word	0x40023c00
 8004190:	40023800 	.word	0x40023800
 8004194:	08007904 	.word	0x08007904
 8004198:	20000000 	.word	0x20000000
 800419c:	20000004 	.word	0x20000004

080041a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041a4:	b094      	sub	sp, #80	@ 0x50
 80041a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80041a8:	2300      	movs	r3, #0
 80041aa:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80041ac:	2300      	movs	r3, #0
 80041ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80041b0:	2300      	movs	r3, #0
 80041b2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80041b4:	2300      	movs	r3, #0
 80041b6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80041b8:	4b79      	ldr	r3, [pc, #484]	@ (80043a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	f003 030c 	and.w	r3, r3, #12
 80041c0:	2b08      	cmp	r3, #8
 80041c2:	d00d      	beq.n	80041e0 <HAL_RCC_GetSysClockFreq+0x40>
 80041c4:	2b08      	cmp	r3, #8
 80041c6:	f200 80e1 	bhi.w	800438c <HAL_RCC_GetSysClockFreq+0x1ec>
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d002      	beq.n	80041d4 <HAL_RCC_GetSysClockFreq+0x34>
 80041ce:	2b04      	cmp	r3, #4
 80041d0:	d003      	beq.n	80041da <HAL_RCC_GetSysClockFreq+0x3a>
 80041d2:	e0db      	b.n	800438c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80041d4:	4b73      	ldr	r3, [pc, #460]	@ (80043a4 <HAL_RCC_GetSysClockFreq+0x204>)
 80041d6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041d8:	e0db      	b.n	8004392 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80041da:	4b73      	ldr	r3, [pc, #460]	@ (80043a8 <HAL_RCC_GetSysClockFreq+0x208>)
 80041dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80041de:	e0d8      	b.n	8004392 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80041e0:	4b6f      	ldr	r3, [pc, #444]	@ (80043a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80041e8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80041ea:	4b6d      	ldr	r3, [pc, #436]	@ (80043a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d063      	beq.n	80042be <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041f6:	4b6a      	ldr	r3, [pc, #424]	@ (80043a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	099b      	lsrs	r3, r3, #6
 80041fc:	2200      	movs	r2, #0
 80041fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004200:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004202:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004204:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004208:	633b      	str	r3, [r7, #48]	@ 0x30
 800420a:	2300      	movs	r3, #0
 800420c:	637b      	str	r3, [r7, #52]	@ 0x34
 800420e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004212:	4622      	mov	r2, r4
 8004214:	462b      	mov	r3, r5
 8004216:	f04f 0000 	mov.w	r0, #0
 800421a:	f04f 0100 	mov.w	r1, #0
 800421e:	0159      	lsls	r1, r3, #5
 8004220:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004224:	0150      	lsls	r0, r2, #5
 8004226:	4602      	mov	r2, r0
 8004228:	460b      	mov	r3, r1
 800422a:	4621      	mov	r1, r4
 800422c:	1a51      	subs	r1, r2, r1
 800422e:	6139      	str	r1, [r7, #16]
 8004230:	4629      	mov	r1, r5
 8004232:	eb63 0301 	sbc.w	r3, r3, r1
 8004236:	617b      	str	r3, [r7, #20]
 8004238:	f04f 0200 	mov.w	r2, #0
 800423c:	f04f 0300 	mov.w	r3, #0
 8004240:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004244:	4659      	mov	r1, fp
 8004246:	018b      	lsls	r3, r1, #6
 8004248:	4651      	mov	r1, sl
 800424a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800424e:	4651      	mov	r1, sl
 8004250:	018a      	lsls	r2, r1, #6
 8004252:	4651      	mov	r1, sl
 8004254:	ebb2 0801 	subs.w	r8, r2, r1
 8004258:	4659      	mov	r1, fp
 800425a:	eb63 0901 	sbc.w	r9, r3, r1
 800425e:	f04f 0200 	mov.w	r2, #0
 8004262:	f04f 0300 	mov.w	r3, #0
 8004266:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800426a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800426e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004272:	4690      	mov	r8, r2
 8004274:	4699      	mov	r9, r3
 8004276:	4623      	mov	r3, r4
 8004278:	eb18 0303 	adds.w	r3, r8, r3
 800427c:	60bb      	str	r3, [r7, #8]
 800427e:	462b      	mov	r3, r5
 8004280:	eb49 0303 	adc.w	r3, r9, r3
 8004284:	60fb      	str	r3, [r7, #12]
 8004286:	f04f 0200 	mov.w	r2, #0
 800428a:	f04f 0300 	mov.w	r3, #0
 800428e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004292:	4629      	mov	r1, r5
 8004294:	024b      	lsls	r3, r1, #9
 8004296:	4621      	mov	r1, r4
 8004298:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800429c:	4621      	mov	r1, r4
 800429e:	024a      	lsls	r2, r1, #9
 80042a0:	4610      	mov	r0, r2
 80042a2:	4619      	mov	r1, r3
 80042a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80042a6:	2200      	movs	r2, #0
 80042a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042ac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80042b0:	f7fc fc0c 	bl	8000acc <__aeabi_uldivmod>
 80042b4:	4602      	mov	r2, r0
 80042b6:	460b      	mov	r3, r1
 80042b8:	4613      	mov	r3, r2
 80042ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042bc:	e058      	b.n	8004370 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042be:	4b38      	ldr	r3, [pc, #224]	@ (80043a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	099b      	lsrs	r3, r3, #6
 80042c4:	2200      	movs	r2, #0
 80042c6:	4618      	mov	r0, r3
 80042c8:	4611      	mov	r1, r2
 80042ca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80042ce:	623b      	str	r3, [r7, #32]
 80042d0:	2300      	movs	r3, #0
 80042d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80042d4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80042d8:	4642      	mov	r2, r8
 80042da:	464b      	mov	r3, r9
 80042dc:	f04f 0000 	mov.w	r0, #0
 80042e0:	f04f 0100 	mov.w	r1, #0
 80042e4:	0159      	lsls	r1, r3, #5
 80042e6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042ea:	0150      	lsls	r0, r2, #5
 80042ec:	4602      	mov	r2, r0
 80042ee:	460b      	mov	r3, r1
 80042f0:	4641      	mov	r1, r8
 80042f2:	ebb2 0a01 	subs.w	sl, r2, r1
 80042f6:	4649      	mov	r1, r9
 80042f8:	eb63 0b01 	sbc.w	fp, r3, r1
 80042fc:	f04f 0200 	mov.w	r2, #0
 8004300:	f04f 0300 	mov.w	r3, #0
 8004304:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004308:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800430c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004310:	ebb2 040a 	subs.w	r4, r2, sl
 8004314:	eb63 050b 	sbc.w	r5, r3, fp
 8004318:	f04f 0200 	mov.w	r2, #0
 800431c:	f04f 0300 	mov.w	r3, #0
 8004320:	00eb      	lsls	r3, r5, #3
 8004322:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004326:	00e2      	lsls	r2, r4, #3
 8004328:	4614      	mov	r4, r2
 800432a:	461d      	mov	r5, r3
 800432c:	4643      	mov	r3, r8
 800432e:	18e3      	adds	r3, r4, r3
 8004330:	603b      	str	r3, [r7, #0]
 8004332:	464b      	mov	r3, r9
 8004334:	eb45 0303 	adc.w	r3, r5, r3
 8004338:	607b      	str	r3, [r7, #4]
 800433a:	f04f 0200 	mov.w	r2, #0
 800433e:	f04f 0300 	mov.w	r3, #0
 8004342:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004346:	4629      	mov	r1, r5
 8004348:	028b      	lsls	r3, r1, #10
 800434a:	4621      	mov	r1, r4
 800434c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004350:	4621      	mov	r1, r4
 8004352:	028a      	lsls	r2, r1, #10
 8004354:	4610      	mov	r0, r2
 8004356:	4619      	mov	r1, r3
 8004358:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800435a:	2200      	movs	r2, #0
 800435c:	61bb      	str	r3, [r7, #24]
 800435e:	61fa      	str	r2, [r7, #28]
 8004360:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004364:	f7fc fbb2 	bl	8000acc <__aeabi_uldivmod>
 8004368:	4602      	mov	r2, r0
 800436a:	460b      	mov	r3, r1
 800436c:	4613      	mov	r3, r2
 800436e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004370:	4b0b      	ldr	r3, [pc, #44]	@ (80043a0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	0c1b      	lsrs	r3, r3, #16
 8004376:	f003 0303 	and.w	r3, r3, #3
 800437a:	3301      	adds	r3, #1
 800437c:	005b      	lsls	r3, r3, #1
 800437e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004380:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004382:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004384:	fbb2 f3f3 	udiv	r3, r2, r3
 8004388:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800438a:	e002      	b.n	8004392 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800438c:	4b05      	ldr	r3, [pc, #20]	@ (80043a4 <HAL_RCC_GetSysClockFreq+0x204>)
 800438e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004390:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004392:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004394:	4618      	mov	r0, r3
 8004396:	3750      	adds	r7, #80	@ 0x50
 8004398:	46bd      	mov	sp, r7
 800439a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800439e:	bf00      	nop
 80043a0:	40023800 	.word	0x40023800
 80043a4:	00f42400 	.word	0x00f42400
 80043a8:	007a1200 	.word	0x007a1200

080043ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80043ac:	b480      	push	{r7}
 80043ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80043b0:	4b03      	ldr	r3, [pc, #12]	@ (80043c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80043b2:	681b      	ldr	r3, [r3, #0]
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr
 80043be:	bf00      	nop
 80043c0:	20000000 	.word	0x20000000

080043c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80043c8:	f7ff fff0 	bl	80043ac <HAL_RCC_GetHCLKFreq>
 80043cc:	4602      	mov	r2, r0
 80043ce:	4b05      	ldr	r3, [pc, #20]	@ (80043e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	0a9b      	lsrs	r3, r3, #10
 80043d4:	f003 0307 	and.w	r3, r3, #7
 80043d8:	4903      	ldr	r1, [pc, #12]	@ (80043e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043da:	5ccb      	ldrb	r3, [r1, r3]
 80043dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	40023800 	.word	0x40023800
 80043e8:	08007914 	.word	0x08007914

080043ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80043f0:	f7ff ffdc 	bl	80043ac <HAL_RCC_GetHCLKFreq>
 80043f4:	4602      	mov	r2, r0
 80043f6:	4b05      	ldr	r3, [pc, #20]	@ (800440c <HAL_RCC_GetPCLK2Freq+0x20>)
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	0b5b      	lsrs	r3, r3, #13
 80043fc:	f003 0307 	and.w	r3, r3, #7
 8004400:	4903      	ldr	r1, [pc, #12]	@ (8004410 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004402:	5ccb      	ldrb	r3, [r1, r3]
 8004404:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004408:	4618      	mov	r0, r3
 800440a:	bd80      	pop	{r7, pc}
 800440c:	40023800 	.word	0x40023800
 8004410:	08007914 	.word	0x08007914

08004414 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b082      	sub	sp, #8
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d101      	bne.n	8004426 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e041      	b.n	80044aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b00      	cmp	r3, #0
 8004430:	d106      	bne.n	8004440 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f7fe f942 	bl	80026c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2202      	movs	r2, #2
 8004444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	3304      	adds	r3, #4
 8004450:	4619      	mov	r1, r3
 8004452:	4610      	mov	r0, r2
 8004454:	f000 ff0e 	bl	8005274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2201      	movs	r2, #1
 800447c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2201      	movs	r2, #1
 8004494:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2201      	movs	r2, #1
 80044a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3708      	adds	r7, #8
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
	...

080044b4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b085      	sub	sp, #20
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d001      	beq.n	80044cc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e03c      	b.n	8004546 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2202      	movs	r2, #2
 80044d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a1e      	ldr	r2, [pc, #120]	@ (8004554 <HAL_TIM_Base_Start+0xa0>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d018      	beq.n	8004510 <HAL_TIM_Base_Start+0x5c>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044e6:	d013      	beq.n	8004510 <HAL_TIM_Base_Start+0x5c>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a1a      	ldr	r2, [pc, #104]	@ (8004558 <HAL_TIM_Base_Start+0xa4>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d00e      	beq.n	8004510 <HAL_TIM_Base_Start+0x5c>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a19      	ldr	r2, [pc, #100]	@ (800455c <HAL_TIM_Base_Start+0xa8>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d009      	beq.n	8004510 <HAL_TIM_Base_Start+0x5c>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a17      	ldr	r2, [pc, #92]	@ (8004560 <HAL_TIM_Base_Start+0xac>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d004      	beq.n	8004510 <HAL_TIM_Base_Start+0x5c>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a16      	ldr	r2, [pc, #88]	@ (8004564 <HAL_TIM_Base_Start+0xb0>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d111      	bne.n	8004534 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	f003 0307 	and.w	r3, r3, #7
 800451a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2b06      	cmp	r3, #6
 8004520:	d010      	beq.n	8004544 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f042 0201 	orr.w	r2, r2, #1
 8004530:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004532:	e007      	b.n	8004544 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f042 0201 	orr.w	r2, r2, #1
 8004542:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004544:	2300      	movs	r3, #0
}
 8004546:	4618      	mov	r0, r3
 8004548:	3714      	adds	r7, #20
 800454a:	46bd      	mov	sp, r7
 800454c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004550:	4770      	bx	lr
 8004552:	bf00      	nop
 8004554:	40010000 	.word	0x40010000
 8004558:	40000400 	.word	0x40000400
 800455c:	40000800 	.word	0x40000800
 8004560:	40000c00 	.word	0x40000c00
 8004564:	40014000 	.word	0x40014000

08004568 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004568:	b480      	push	{r7}
 800456a:	b085      	sub	sp, #20
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004576:	b2db      	uxtb	r3, r3
 8004578:	2b01      	cmp	r3, #1
 800457a:	d001      	beq.n	8004580 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	e044      	b.n	800460a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2202      	movs	r2, #2
 8004584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	68da      	ldr	r2, [r3, #12]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f042 0201 	orr.w	r2, r2, #1
 8004596:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a1e      	ldr	r2, [pc, #120]	@ (8004618 <HAL_TIM_Base_Start_IT+0xb0>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d018      	beq.n	80045d4 <HAL_TIM_Base_Start_IT+0x6c>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045aa:	d013      	beq.n	80045d4 <HAL_TIM_Base_Start_IT+0x6c>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a1a      	ldr	r2, [pc, #104]	@ (800461c <HAL_TIM_Base_Start_IT+0xb4>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d00e      	beq.n	80045d4 <HAL_TIM_Base_Start_IT+0x6c>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a19      	ldr	r2, [pc, #100]	@ (8004620 <HAL_TIM_Base_Start_IT+0xb8>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d009      	beq.n	80045d4 <HAL_TIM_Base_Start_IT+0x6c>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a17      	ldr	r2, [pc, #92]	@ (8004624 <HAL_TIM_Base_Start_IT+0xbc>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d004      	beq.n	80045d4 <HAL_TIM_Base_Start_IT+0x6c>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a16      	ldr	r2, [pc, #88]	@ (8004628 <HAL_TIM_Base_Start_IT+0xc0>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d111      	bne.n	80045f8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	f003 0307 	and.w	r3, r3, #7
 80045de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2b06      	cmp	r3, #6
 80045e4:	d010      	beq.n	8004608 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	681a      	ldr	r2, [r3, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f042 0201 	orr.w	r2, r2, #1
 80045f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045f6:	e007      	b.n	8004608 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f042 0201 	orr.w	r2, r2, #1
 8004606:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004608:	2300      	movs	r3, #0
}
 800460a:	4618      	mov	r0, r3
 800460c:	3714      	adds	r7, #20
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	40010000 	.word	0x40010000
 800461c:	40000400 	.word	0x40000400
 8004620:	40000800 	.word	0x40000800
 8004624:	40000c00 	.word	0x40000c00
 8004628:	40014000 	.word	0x40014000

0800462c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800462c:	b480      	push	{r7}
 800462e:	b083      	sub	sp, #12
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	68da      	ldr	r2, [r3, #12]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f022 0201 	bic.w	r2, r2, #1
 8004642:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	6a1a      	ldr	r2, [r3, #32]
 800464a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800464e:	4013      	ands	r3, r2
 8004650:	2b00      	cmp	r3, #0
 8004652:	d10f      	bne.n	8004674 <HAL_TIM_Base_Stop_IT+0x48>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	6a1a      	ldr	r2, [r3, #32]
 800465a:	f240 4344 	movw	r3, #1092	@ 0x444
 800465e:	4013      	ands	r3, r2
 8004660:	2b00      	cmp	r3, #0
 8004662:	d107      	bne.n	8004674 <HAL_TIM_Base_Stop_IT+0x48>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f022 0201 	bic.w	r2, r2, #1
 8004672:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800467c:	2300      	movs	r3, #0
}
 800467e:	4618      	mov	r0, r3
 8004680:	370c      	adds	r7, #12
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr

0800468a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800468a:	b580      	push	{r7, lr}
 800468c:	b082      	sub	sp, #8
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d101      	bne.n	800469c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e041      	b.n	8004720 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046a2:	b2db      	uxtb	r3, r3
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d106      	bne.n	80046b6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f000 f839 	bl	8004728 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2202      	movs	r2, #2
 80046ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	3304      	adds	r3, #4
 80046c6:	4619      	mov	r1, r3
 80046c8:	4610      	mov	r0, r2
 80046ca:	f000 fdd3 	bl	8005274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2201      	movs	r2, #1
 80046d2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2201      	movs	r2, #1
 80046da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2201      	movs	r2, #1
 80046e2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2201      	movs	r2, #1
 80046ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2201      	movs	r2, #1
 80046f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2201      	movs	r2, #1
 80046fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2201      	movs	r2, #1
 8004702:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2201      	movs	r2, #1
 800470a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2201      	movs	r2, #1
 8004712:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2201      	movs	r2, #1
 800471a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800471e:	2300      	movs	r3, #0
}
 8004720:	4618      	mov	r0, r3
 8004722:	3708      	adds	r7, #8
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004730:	bf00      	nop
 8004732:	370c      	adds	r7, #12
 8004734:	46bd      	mov	sp, r7
 8004736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473a:	4770      	bx	lr

0800473c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b084      	sub	sp, #16
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d109      	bne.n	8004760 <HAL_TIM_PWM_Start+0x24>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004752:	b2db      	uxtb	r3, r3
 8004754:	2b01      	cmp	r3, #1
 8004756:	bf14      	ite	ne
 8004758:	2301      	movne	r3, #1
 800475a:	2300      	moveq	r3, #0
 800475c:	b2db      	uxtb	r3, r3
 800475e:	e022      	b.n	80047a6 <HAL_TIM_PWM_Start+0x6a>
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	2b04      	cmp	r3, #4
 8004764:	d109      	bne.n	800477a <HAL_TIM_PWM_Start+0x3e>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800476c:	b2db      	uxtb	r3, r3
 800476e:	2b01      	cmp	r3, #1
 8004770:	bf14      	ite	ne
 8004772:	2301      	movne	r3, #1
 8004774:	2300      	moveq	r3, #0
 8004776:	b2db      	uxtb	r3, r3
 8004778:	e015      	b.n	80047a6 <HAL_TIM_PWM_Start+0x6a>
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	2b08      	cmp	r3, #8
 800477e:	d109      	bne.n	8004794 <HAL_TIM_PWM_Start+0x58>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004786:	b2db      	uxtb	r3, r3
 8004788:	2b01      	cmp	r3, #1
 800478a:	bf14      	ite	ne
 800478c:	2301      	movne	r3, #1
 800478e:	2300      	moveq	r3, #0
 8004790:	b2db      	uxtb	r3, r3
 8004792:	e008      	b.n	80047a6 <HAL_TIM_PWM_Start+0x6a>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800479a:	b2db      	uxtb	r3, r3
 800479c:	2b01      	cmp	r3, #1
 800479e:	bf14      	ite	ne
 80047a0:	2301      	movne	r3, #1
 80047a2:	2300      	moveq	r3, #0
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d001      	beq.n	80047ae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e068      	b.n	8004880 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d104      	bne.n	80047be <HAL_TIM_PWM_Start+0x82>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2202      	movs	r2, #2
 80047b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047bc:	e013      	b.n	80047e6 <HAL_TIM_PWM_Start+0xaa>
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	2b04      	cmp	r3, #4
 80047c2:	d104      	bne.n	80047ce <HAL_TIM_PWM_Start+0x92>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2202      	movs	r2, #2
 80047c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047cc:	e00b      	b.n	80047e6 <HAL_TIM_PWM_Start+0xaa>
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	2b08      	cmp	r3, #8
 80047d2:	d104      	bne.n	80047de <HAL_TIM_PWM_Start+0xa2>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2202      	movs	r2, #2
 80047d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047dc:	e003      	b.n	80047e6 <HAL_TIM_PWM_Start+0xaa>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2202      	movs	r2, #2
 80047e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	2201      	movs	r2, #1
 80047ec:	6839      	ldr	r1, [r7, #0]
 80047ee:	4618      	mov	r0, r3
 80047f0:	f001 f90a 	bl	8005a08 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a23      	ldr	r2, [pc, #140]	@ (8004888 <HAL_TIM_PWM_Start+0x14c>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d107      	bne.n	800480e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800480c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a1d      	ldr	r2, [pc, #116]	@ (8004888 <HAL_TIM_PWM_Start+0x14c>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d018      	beq.n	800484a <HAL_TIM_PWM_Start+0x10e>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004820:	d013      	beq.n	800484a <HAL_TIM_PWM_Start+0x10e>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a19      	ldr	r2, [pc, #100]	@ (800488c <HAL_TIM_PWM_Start+0x150>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d00e      	beq.n	800484a <HAL_TIM_PWM_Start+0x10e>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a17      	ldr	r2, [pc, #92]	@ (8004890 <HAL_TIM_PWM_Start+0x154>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d009      	beq.n	800484a <HAL_TIM_PWM_Start+0x10e>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a16      	ldr	r2, [pc, #88]	@ (8004894 <HAL_TIM_PWM_Start+0x158>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d004      	beq.n	800484a <HAL_TIM_PWM_Start+0x10e>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a14      	ldr	r2, [pc, #80]	@ (8004898 <HAL_TIM_PWM_Start+0x15c>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d111      	bne.n	800486e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	f003 0307 	and.w	r3, r3, #7
 8004854:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2b06      	cmp	r3, #6
 800485a:	d010      	beq.n	800487e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f042 0201 	orr.w	r2, r2, #1
 800486a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800486c:	e007      	b.n	800487e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f042 0201 	orr.w	r2, r2, #1
 800487c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800487e:	2300      	movs	r3, #0
}
 8004880:	4618      	mov	r0, r3
 8004882:	3710      	adds	r7, #16
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}
 8004888:	40010000 	.word	0x40010000
 800488c:	40000400 	.word	0x40000400
 8004890:	40000800 	.word	0x40000800
 8004894:	40000c00 	.word	0x40000c00
 8004898:	40014000 	.word	0x40014000

0800489c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b082      	sub	sp, #8
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d101      	bne.n	80048ae <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e041      	b.n	8004932 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d106      	bne.n	80048c8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f000 f839 	bl	800493a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2202      	movs	r2, #2
 80048cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	3304      	adds	r3, #4
 80048d8:	4619      	mov	r1, r3
 80048da:	4610      	mov	r0, r2
 80048dc:	f000 fcca 	bl	8005274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004930:	2300      	movs	r3, #0
}
 8004932:	4618      	mov	r0, r3
 8004934:	3708      	adds	r7, #8
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}

0800493a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800493a:	b480      	push	{r7}
 800493c:	b083      	sub	sp, #12
 800493e:	af00      	add	r7, sp, #0
 8004940:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004942:	bf00      	nop
 8004944:	370c      	adds	r7, #12
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
	...

08004950 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800495a:	2300      	movs	r3, #0
 800495c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d104      	bne.n	800496e <HAL_TIM_IC_Start_IT+0x1e>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800496a:	b2db      	uxtb	r3, r3
 800496c:	e013      	b.n	8004996 <HAL_TIM_IC_Start_IT+0x46>
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	2b04      	cmp	r3, #4
 8004972:	d104      	bne.n	800497e <HAL_TIM_IC_Start_IT+0x2e>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800497a:	b2db      	uxtb	r3, r3
 800497c:	e00b      	b.n	8004996 <HAL_TIM_IC_Start_IT+0x46>
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	2b08      	cmp	r3, #8
 8004982:	d104      	bne.n	800498e <HAL_TIM_IC_Start_IT+0x3e>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800498a:	b2db      	uxtb	r3, r3
 800498c:	e003      	b.n	8004996 <HAL_TIM_IC_Start_IT+0x46>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004994:	b2db      	uxtb	r3, r3
 8004996:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d104      	bne.n	80049a8 <HAL_TIM_IC_Start_IT+0x58>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	e013      	b.n	80049d0 <HAL_TIM_IC_Start_IT+0x80>
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	2b04      	cmp	r3, #4
 80049ac:	d104      	bne.n	80049b8 <HAL_TIM_IC_Start_IT+0x68>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	e00b      	b.n	80049d0 <HAL_TIM_IC_Start_IT+0x80>
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	2b08      	cmp	r3, #8
 80049bc:	d104      	bne.n	80049c8 <HAL_TIM_IC_Start_IT+0x78>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	e003      	b.n	80049d0 <HAL_TIM_IC_Start_IT+0x80>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80049d2:	7bbb      	ldrb	r3, [r7, #14]
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	d102      	bne.n	80049de <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80049d8:	7b7b      	ldrb	r3, [r7, #13]
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d001      	beq.n	80049e2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e0c2      	b.n	8004b68 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d104      	bne.n	80049f2 <HAL_TIM_IC_Start_IT+0xa2>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2202      	movs	r2, #2
 80049ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049f0:	e013      	b.n	8004a1a <HAL_TIM_IC_Start_IT+0xca>
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	2b04      	cmp	r3, #4
 80049f6:	d104      	bne.n	8004a02 <HAL_TIM_IC_Start_IT+0xb2>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2202      	movs	r2, #2
 80049fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a00:	e00b      	b.n	8004a1a <HAL_TIM_IC_Start_IT+0xca>
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	2b08      	cmp	r3, #8
 8004a06:	d104      	bne.n	8004a12 <HAL_TIM_IC_Start_IT+0xc2>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2202      	movs	r2, #2
 8004a0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a10:	e003      	b.n	8004a1a <HAL_TIM_IC_Start_IT+0xca>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2202      	movs	r2, #2
 8004a16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d104      	bne.n	8004a2a <HAL_TIM_IC_Start_IT+0xda>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2202      	movs	r2, #2
 8004a24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a28:	e013      	b.n	8004a52 <HAL_TIM_IC_Start_IT+0x102>
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	2b04      	cmp	r3, #4
 8004a2e:	d104      	bne.n	8004a3a <HAL_TIM_IC_Start_IT+0xea>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2202      	movs	r2, #2
 8004a34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a38:	e00b      	b.n	8004a52 <HAL_TIM_IC_Start_IT+0x102>
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	2b08      	cmp	r3, #8
 8004a3e:	d104      	bne.n	8004a4a <HAL_TIM_IC_Start_IT+0xfa>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2202      	movs	r2, #2
 8004a44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a48:	e003      	b.n	8004a52 <HAL_TIM_IC_Start_IT+0x102>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2202      	movs	r2, #2
 8004a4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	2b0c      	cmp	r3, #12
 8004a56:	d841      	bhi.n	8004adc <HAL_TIM_IC_Start_IT+0x18c>
 8004a58:	a201      	add	r2, pc, #4	@ (adr r2, 8004a60 <HAL_TIM_IC_Start_IT+0x110>)
 8004a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a5e:	bf00      	nop
 8004a60:	08004a95 	.word	0x08004a95
 8004a64:	08004add 	.word	0x08004add
 8004a68:	08004add 	.word	0x08004add
 8004a6c:	08004add 	.word	0x08004add
 8004a70:	08004aa7 	.word	0x08004aa7
 8004a74:	08004add 	.word	0x08004add
 8004a78:	08004add 	.word	0x08004add
 8004a7c:	08004add 	.word	0x08004add
 8004a80:	08004ab9 	.word	0x08004ab9
 8004a84:	08004add 	.word	0x08004add
 8004a88:	08004add 	.word	0x08004add
 8004a8c:	08004add 	.word	0x08004add
 8004a90:	08004acb 	.word	0x08004acb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	68da      	ldr	r2, [r3, #12]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f042 0202 	orr.w	r2, r2, #2
 8004aa2:	60da      	str	r2, [r3, #12]
      break;
 8004aa4:	e01d      	b.n	8004ae2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	68da      	ldr	r2, [r3, #12]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f042 0204 	orr.w	r2, r2, #4
 8004ab4:	60da      	str	r2, [r3, #12]
      break;
 8004ab6:	e014      	b.n	8004ae2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	68da      	ldr	r2, [r3, #12]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f042 0208 	orr.w	r2, r2, #8
 8004ac6:	60da      	str	r2, [r3, #12]
      break;
 8004ac8:	e00b      	b.n	8004ae2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	68da      	ldr	r2, [r3, #12]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f042 0210 	orr.w	r2, r2, #16
 8004ad8:	60da      	str	r2, [r3, #12]
      break;
 8004ada:	e002      	b.n	8004ae2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8004adc:	2301      	movs	r3, #1
 8004ade:	73fb      	strb	r3, [r7, #15]
      break;
 8004ae0:	bf00      	nop
  }

  if (status == HAL_OK)
 8004ae2:	7bfb      	ldrb	r3, [r7, #15]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d13e      	bne.n	8004b66 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	2201      	movs	r2, #1
 8004aee:	6839      	ldr	r1, [r7, #0]
 8004af0:	4618      	mov	r0, r3
 8004af2:	f000 ff89 	bl	8005a08 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a1d      	ldr	r2, [pc, #116]	@ (8004b70 <HAL_TIM_IC_Start_IT+0x220>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d018      	beq.n	8004b32 <HAL_TIM_IC_Start_IT+0x1e2>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b08:	d013      	beq.n	8004b32 <HAL_TIM_IC_Start_IT+0x1e2>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a19      	ldr	r2, [pc, #100]	@ (8004b74 <HAL_TIM_IC_Start_IT+0x224>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d00e      	beq.n	8004b32 <HAL_TIM_IC_Start_IT+0x1e2>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a17      	ldr	r2, [pc, #92]	@ (8004b78 <HAL_TIM_IC_Start_IT+0x228>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d009      	beq.n	8004b32 <HAL_TIM_IC_Start_IT+0x1e2>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a16      	ldr	r2, [pc, #88]	@ (8004b7c <HAL_TIM_IC_Start_IT+0x22c>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d004      	beq.n	8004b32 <HAL_TIM_IC_Start_IT+0x1e2>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a14      	ldr	r2, [pc, #80]	@ (8004b80 <HAL_TIM_IC_Start_IT+0x230>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d111      	bne.n	8004b56 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	f003 0307 	and.w	r3, r3, #7
 8004b3c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	2b06      	cmp	r3, #6
 8004b42:	d010      	beq.n	8004b66 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	681a      	ldr	r2, [r3, #0]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f042 0201 	orr.w	r2, r2, #1
 8004b52:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b54:	e007      	b.n	8004b66 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f042 0201 	orr.w	r2, r2, #1
 8004b64:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	3710      	adds	r7, #16
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}
 8004b70:	40010000 	.word	0x40010000
 8004b74:	40000400 	.word	0x40000400
 8004b78:	40000800 	.word	0x40000800
 8004b7c:	40000c00 	.word	0x40000c00
 8004b80:	40014000 	.word	0x40014000

08004b84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b084      	sub	sp, #16
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	691b      	ldr	r3, [r3, #16]
 8004b9a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	f003 0302 	and.w	r3, r3, #2
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d020      	beq.n	8004be8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	f003 0302 	and.w	r3, r3, #2
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d01b      	beq.n	8004be8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f06f 0202 	mvn.w	r2, #2
 8004bb8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	699b      	ldr	r3, [r3, #24]
 8004bc6:	f003 0303 	and.w	r3, r3, #3
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d003      	beq.n	8004bd6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f7fd f960 	bl	8001e94 <HAL_TIM_IC_CaptureCallback>
 8004bd4:	e005      	b.n	8004be2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 fb2e 	bl	8005238 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 fb35 	bl	800524c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	f003 0304 	and.w	r3, r3, #4
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d020      	beq.n	8004c34 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	f003 0304 	and.w	r3, r3, #4
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d01b      	beq.n	8004c34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f06f 0204 	mvn.w	r2, #4
 8004c04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2202      	movs	r2, #2
 8004c0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d003      	beq.n	8004c22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f7fd f93a 	bl	8001e94 <HAL_TIM_IC_CaptureCallback>
 8004c20:	e005      	b.n	8004c2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 fb08 	bl	8005238 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	f000 fb0f 	bl	800524c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	f003 0308 	and.w	r3, r3, #8
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d020      	beq.n	8004c80 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f003 0308 	and.w	r3, r3, #8
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d01b      	beq.n	8004c80 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f06f 0208 	mvn.w	r2, #8
 8004c50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2204      	movs	r2, #4
 8004c56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	69db      	ldr	r3, [r3, #28]
 8004c5e:	f003 0303 	and.w	r3, r3, #3
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d003      	beq.n	8004c6e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f7fd f914 	bl	8001e94 <HAL_TIM_IC_CaptureCallback>
 8004c6c:	e005      	b.n	8004c7a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f000 fae2 	bl	8005238 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f000 fae9 	bl	800524c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	f003 0310 	and.w	r3, r3, #16
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d020      	beq.n	8004ccc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	f003 0310 	and.w	r3, r3, #16
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d01b      	beq.n	8004ccc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f06f 0210 	mvn.w	r2, #16
 8004c9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2208      	movs	r2, #8
 8004ca2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	69db      	ldr	r3, [r3, #28]
 8004caa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d003      	beq.n	8004cba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f7fd f8ee 	bl	8001e94 <HAL_TIM_IC_CaptureCallback>
 8004cb8:	e005      	b.n	8004cc6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f000 fabc 	bl	8005238 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f000 fac3 	bl	800524c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	f003 0301 	and.w	r3, r3, #1
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d00c      	beq.n	8004cf0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	f003 0301 	and.w	r3, r3, #1
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d007      	beq.n	8004cf0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f06f 0201 	mvn.w	r2, #1
 8004ce8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f7fd f892 	bl	8001e14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d00c      	beq.n	8004d14 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d007      	beq.n	8004d14 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004d0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f000 ff18 	bl	8005b44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d00c      	beq.n	8004d38 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d007      	beq.n	8004d38 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004d30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	f000 fa94 	bl	8005260 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	f003 0320 	and.w	r3, r3, #32
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d00c      	beq.n	8004d5c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	f003 0320 	and.w	r3, r3, #32
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d007      	beq.n	8004d5c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f06f 0220 	mvn.w	r2, #32
 8004d54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f000 feea 	bl	8005b30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d5c:	bf00      	nop
 8004d5e:	3710      	adds	r7, #16
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b086      	sub	sp, #24
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d70:	2300      	movs	r3, #0
 8004d72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d101      	bne.n	8004d82 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004d7e:	2302      	movs	r3, #2
 8004d80:	e088      	b.n	8004e94 <HAL_TIM_IC_ConfigChannel+0x130>
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2201      	movs	r2, #1
 8004d86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d11b      	bne.n	8004dc8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004da0:	f000 fc7a 	bl	8005698 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	699a      	ldr	r2, [r3, #24]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f022 020c 	bic.w	r2, r2, #12
 8004db2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	6999      	ldr	r1, [r3, #24]
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	689a      	ldr	r2, [r3, #8]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	619a      	str	r2, [r3, #24]
 8004dc6:	e060      	b.n	8004e8a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2b04      	cmp	r3, #4
 8004dcc:	d11c      	bne.n	8004e08 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004dde:	f000 fcf2 	bl	80057c6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	699a      	ldr	r2, [r3, #24]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004df0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	6999      	ldr	r1, [r3, #24]
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	021a      	lsls	r2, r3, #8
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	430a      	orrs	r2, r1
 8004e04:	619a      	str	r2, [r3, #24]
 8004e06:	e040      	b.n	8004e8a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2b08      	cmp	r3, #8
 8004e0c:	d11b      	bne.n	8004e46 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004e1e:	f000 fd3f 	bl	80058a0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	69da      	ldr	r2, [r3, #28]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f022 020c 	bic.w	r2, r2, #12
 8004e30:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	69d9      	ldr	r1, [r3, #28]
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	689a      	ldr	r2, [r3, #8]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	430a      	orrs	r2, r1
 8004e42:	61da      	str	r2, [r3, #28]
 8004e44:	e021      	b.n	8004e8a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2b0c      	cmp	r3, #12
 8004e4a:	d11c      	bne.n	8004e86 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004e5c:	f000 fd5c 	bl	8005918 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	69da      	ldr	r2, [r3, #28]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004e6e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	69d9      	ldr	r1, [r3, #28]
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	021a      	lsls	r2, r3, #8
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	430a      	orrs	r2, r1
 8004e82:	61da      	str	r2, [r3, #28]
 8004e84:	e001      	b.n	8004e8a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e92:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	3718      	adds	r7, #24
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}

08004e9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b086      	sub	sp, #24
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	60b9      	str	r1, [r7, #8]
 8004ea6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d101      	bne.n	8004eba <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004eb6:	2302      	movs	r3, #2
 8004eb8:	e0ae      	b.n	8005018 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2b0c      	cmp	r3, #12
 8004ec6:	f200 809f 	bhi.w	8005008 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004eca:	a201      	add	r2, pc, #4	@ (adr r2, 8004ed0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ed0:	08004f05 	.word	0x08004f05
 8004ed4:	08005009 	.word	0x08005009
 8004ed8:	08005009 	.word	0x08005009
 8004edc:	08005009 	.word	0x08005009
 8004ee0:	08004f45 	.word	0x08004f45
 8004ee4:	08005009 	.word	0x08005009
 8004ee8:	08005009 	.word	0x08005009
 8004eec:	08005009 	.word	0x08005009
 8004ef0:	08004f87 	.word	0x08004f87
 8004ef4:	08005009 	.word	0x08005009
 8004ef8:	08005009 	.word	0x08005009
 8004efc:	08005009 	.word	0x08005009
 8004f00:	08004fc7 	.word	0x08004fc7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	68b9      	ldr	r1, [r7, #8]
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f000 fa38 	bl	8005380 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	699a      	ldr	r2, [r3, #24]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f042 0208 	orr.w	r2, r2, #8
 8004f1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	699a      	ldr	r2, [r3, #24]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f022 0204 	bic.w	r2, r2, #4
 8004f2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	6999      	ldr	r1, [r3, #24]
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	691a      	ldr	r2, [r3, #16]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	430a      	orrs	r2, r1
 8004f40:	619a      	str	r2, [r3, #24]
      break;
 8004f42:	e064      	b.n	800500e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68b9      	ldr	r1, [r7, #8]
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f000 fa7e 	bl	800544c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	699a      	ldr	r2, [r3, #24]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	699a      	ldr	r2, [r3, #24]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	6999      	ldr	r1, [r3, #24]
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	691b      	ldr	r3, [r3, #16]
 8004f7a:	021a      	lsls	r2, r3, #8
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	430a      	orrs	r2, r1
 8004f82:	619a      	str	r2, [r3, #24]
      break;
 8004f84:	e043      	b.n	800500e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	68b9      	ldr	r1, [r7, #8]
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	f000 fac9 	bl	8005524 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	69da      	ldr	r2, [r3, #28]
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f042 0208 	orr.w	r2, r2, #8
 8004fa0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	69da      	ldr	r2, [r3, #28]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f022 0204 	bic.w	r2, r2, #4
 8004fb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	69d9      	ldr	r1, [r3, #28]
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	691a      	ldr	r2, [r3, #16]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	430a      	orrs	r2, r1
 8004fc2:	61da      	str	r2, [r3, #28]
      break;
 8004fc4:	e023      	b.n	800500e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	68b9      	ldr	r1, [r7, #8]
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f000 fb13 	bl	80055f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	69da      	ldr	r2, [r3, #28]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fe0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	69da      	ldr	r2, [r3, #28]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ff0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	69d9      	ldr	r1, [r3, #28]
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	691b      	ldr	r3, [r3, #16]
 8004ffc:	021a      	lsls	r2, r3, #8
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	430a      	orrs	r2, r1
 8005004:	61da      	str	r2, [r3, #28]
      break;
 8005006:	e002      	b.n	800500e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	75fb      	strb	r3, [r7, #23]
      break;
 800500c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2200      	movs	r2, #0
 8005012:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005016:	7dfb      	ldrb	r3, [r7, #23]
}
 8005018:	4618      	mov	r0, r3
 800501a:	3718      	adds	r7, #24
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}

08005020 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800502a:	2300      	movs	r3, #0
 800502c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005034:	2b01      	cmp	r3, #1
 8005036:	d101      	bne.n	800503c <HAL_TIM_ConfigClockSource+0x1c>
 8005038:	2302      	movs	r3, #2
 800503a:	e0b4      	b.n	80051a6 <HAL_TIM_ConfigClockSource+0x186>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2202      	movs	r2, #2
 8005048:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800505a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005062:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	68ba      	ldr	r2, [r7, #8]
 800506a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005074:	d03e      	beq.n	80050f4 <HAL_TIM_ConfigClockSource+0xd4>
 8005076:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800507a:	f200 8087 	bhi.w	800518c <HAL_TIM_ConfigClockSource+0x16c>
 800507e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005082:	f000 8086 	beq.w	8005192 <HAL_TIM_ConfigClockSource+0x172>
 8005086:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800508a:	d87f      	bhi.n	800518c <HAL_TIM_ConfigClockSource+0x16c>
 800508c:	2b70      	cmp	r3, #112	@ 0x70
 800508e:	d01a      	beq.n	80050c6 <HAL_TIM_ConfigClockSource+0xa6>
 8005090:	2b70      	cmp	r3, #112	@ 0x70
 8005092:	d87b      	bhi.n	800518c <HAL_TIM_ConfigClockSource+0x16c>
 8005094:	2b60      	cmp	r3, #96	@ 0x60
 8005096:	d050      	beq.n	800513a <HAL_TIM_ConfigClockSource+0x11a>
 8005098:	2b60      	cmp	r3, #96	@ 0x60
 800509a:	d877      	bhi.n	800518c <HAL_TIM_ConfigClockSource+0x16c>
 800509c:	2b50      	cmp	r3, #80	@ 0x50
 800509e:	d03c      	beq.n	800511a <HAL_TIM_ConfigClockSource+0xfa>
 80050a0:	2b50      	cmp	r3, #80	@ 0x50
 80050a2:	d873      	bhi.n	800518c <HAL_TIM_ConfigClockSource+0x16c>
 80050a4:	2b40      	cmp	r3, #64	@ 0x40
 80050a6:	d058      	beq.n	800515a <HAL_TIM_ConfigClockSource+0x13a>
 80050a8:	2b40      	cmp	r3, #64	@ 0x40
 80050aa:	d86f      	bhi.n	800518c <HAL_TIM_ConfigClockSource+0x16c>
 80050ac:	2b30      	cmp	r3, #48	@ 0x30
 80050ae:	d064      	beq.n	800517a <HAL_TIM_ConfigClockSource+0x15a>
 80050b0:	2b30      	cmp	r3, #48	@ 0x30
 80050b2:	d86b      	bhi.n	800518c <HAL_TIM_ConfigClockSource+0x16c>
 80050b4:	2b20      	cmp	r3, #32
 80050b6:	d060      	beq.n	800517a <HAL_TIM_ConfigClockSource+0x15a>
 80050b8:	2b20      	cmp	r3, #32
 80050ba:	d867      	bhi.n	800518c <HAL_TIM_ConfigClockSource+0x16c>
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d05c      	beq.n	800517a <HAL_TIM_ConfigClockSource+0x15a>
 80050c0:	2b10      	cmp	r3, #16
 80050c2:	d05a      	beq.n	800517a <HAL_TIM_ConfigClockSource+0x15a>
 80050c4:	e062      	b.n	800518c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80050d6:	f000 fc77 	bl	80059c8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80050e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	68ba      	ldr	r2, [r7, #8]
 80050f0:	609a      	str	r2, [r3, #8]
      break;
 80050f2:	e04f      	b.n	8005194 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005104:	f000 fc60 	bl	80059c8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	689a      	ldr	r2, [r3, #8]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005116:	609a      	str	r2, [r3, #8]
      break;
 8005118:	e03c      	b.n	8005194 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005126:	461a      	mov	r2, r3
 8005128:	f000 fb1e 	bl	8005768 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	2150      	movs	r1, #80	@ 0x50
 8005132:	4618      	mov	r0, r3
 8005134:	f000 fc2d 	bl	8005992 <TIM_ITRx_SetConfig>
      break;
 8005138:	e02c      	b.n	8005194 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005146:	461a      	mov	r2, r3
 8005148:	f000 fb7a 	bl	8005840 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	2160      	movs	r1, #96	@ 0x60
 8005152:	4618      	mov	r0, r3
 8005154:	f000 fc1d 	bl	8005992 <TIM_ITRx_SetConfig>
      break;
 8005158:	e01c      	b.n	8005194 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005166:	461a      	mov	r2, r3
 8005168:	f000 fafe 	bl	8005768 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	2140      	movs	r1, #64	@ 0x40
 8005172:	4618      	mov	r0, r3
 8005174:	f000 fc0d 	bl	8005992 <TIM_ITRx_SetConfig>
      break;
 8005178:	e00c      	b.n	8005194 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4619      	mov	r1, r3
 8005184:	4610      	mov	r0, r2
 8005186:	f000 fc04 	bl	8005992 <TIM_ITRx_SetConfig>
      break;
 800518a:	e003      	b.n	8005194 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	73fb      	strb	r3, [r7, #15]
      break;
 8005190:	e000      	b.n	8005194 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005192:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2200      	movs	r2, #0
 80051a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80051a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3710      	adds	r7, #16
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
	...

080051b0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b085      	sub	sp, #20
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80051ba:	2300      	movs	r3, #0
 80051bc:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	2b0c      	cmp	r3, #12
 80051c2:	d831      	bhi.n	8005228 <HAL_TIM_ReadCapturedValue+0x78>
 80051c4:	a201      	add	r2, pc, #4	@ (adr r2, 80051cc <HAL_TIM_ReadCapturedValue+0x1c>)
 80051c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ca:	bf00      	nop
 80051cc:	08005201 	.word	0x08005201
 80051d0:	08005229 	.word	0x08005229
 80051d4:	08005229 	.word	0x08005229
 80051d8:	08005229 	.word	0x08005229
 80051dc:	0800520b 	.word	0x0800520b
 80051e0:	08005229 	.word	0x08005229
 80051e4:	08005229 	.word	0x08005229
 80051e8:	08005229 	.word	0x08005229
 80051ec:	08005215 	.word	0x08005215
 80051f0:	08005229 	.word	0x08005229
 80051f4:	08005229 	.word	0x08005229
 80051f8:	08005229 	.word	0x08005229
 80051fc:	0800521f 	.word	0x0800521f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005206:	60fb      	str	r3, [r7, #12]

      break;
 8005208:	e00f      	b.n	800522a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005210:	60fb      	str	r3, [r7, #12]

      break;
 8005212:	e00a      	b.n	800522a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800521a:	60fb      	str	r3, [r7, #12]

      break;
 800521c:	e005      	b.n	800522a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005224:	60fb      	str	r3, [r7, #12]

      break;
 8005226:	e000      	b.n	800522a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005228:	bf00      	nop
  }

  return tmpreg;
 800522a:	68fb      	ldr	r3, [r7, #12]
}
 800522c:	4618      	mov	r0, r3
 800522e:	3714      	adds	r7, #20
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr

08005238 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005238:	b480      	push	{r7}
 800523a:	b083      	sub	sp, #12
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005240:	bf00      	nop
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800524c:	b480      	push	{r7}
 800524e:	b083      	sub	sp, #12
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005254:	bf00      	nop
 8005256:	370c      	adds	r7, #12
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr

08005260 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005260:	b480      	push	{r7}
 8005262:	b083      	sub	sp, #12
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005268:	bf00      	nop
 800526a:	370c      	adds	r7, #12
 800526c:	46bd      	mov	sp, r7
 800526e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005272:	4770      	bx	lr

08005274 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005274:	b480      	push	{r7}
 8005276:	b085      	sub	sp, #20
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
 800527c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a37      	ldr	r2, [pc, #220]	@ (8005364 <TIM_Base_SetConfig+0xf0>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d00f      	beq.n	80052ac <TIM_Base_SetConfig+0x38>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005292:	d00b      	beq.n	80052ac <TIM_Base_SetConfig+0x38>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	4a34      	ldr	r2, [pc, #208]	@ (8005368 <TIM_Base_SetConfig+0xf4>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d007      	beq.n	80052ac <TIM_Base_SetConfig+0x38>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4a33      	ldr	r2, [pc, #204]	@ (800536c <TIM_Base_SetConfig+0xf8>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d003      	beq.n	80052ac <TIM_Base_SetConfig+0x38>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	4a32      	ldr	r2, [pc, #200]	@ (8005370 <TIM_Base_SetConfig+0xfc>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d108      	bne.n	80052be <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	68fa      	ldr	r2, [r7, #12]
 80052ba:	4313      	orrs	r3, r2
 80052bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	4a28      	ldr	r2, [pc, #160]	@ (8005364 <TIM_Base_SetConfig+0xf0>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d01b      	beq.n	80052fe <TIM_Base_SetConfig+0x8a>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052cc:	d017      	beq.n	80052fe <TIM_Base_SetConfig+0x8a>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	4a25      	ldr	r2, [pc, #148]	@ (8005368 <TIM_Base_SetConfig+0xf4>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d013      	beq.n	80052fe <TIM_Base_SetConfig+0x8a>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	4a24      	ldr	r2, [pc, #144]	@ (800536c <TIM_Base_SetConfig+0xf8>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d00f      	beq.n	80052fe <TIM_Base_SetConfig+0x8a>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	4a23      	ldr	r2, [pc, #140]	@ (8005370 <TIM_Base_SetConfig+0xfc>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d00b      	beq.n	80052fe <TIM_Base_SetConfig+0x8a>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4a22      	ldr	r2, [pc, #136]	@ (8005374 <TIM_Base_SetConfig+0x100>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d007      	beq.n	80052fe <TIM_Base_SetConfig+0x8a>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	4a21      	ldr	r2, [pc, #132]	@ (8005378 <TIM_Base_SetConfig+0x104>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d003      	beq.n	80052fe <TIM_Base_SetConfig+0x8a>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4a20      	ldr	r2, [pc, #128]	@ (800537c <TIM_Base_SetConfig+0x108>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d108      	bne.n	8005310 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005304:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	68fa      	ldr	r2, [r7, #12]
 800530c:	4313      	orrs	r3, r2
 800530e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	695b      	ldr	r3, [r3, #20]
 800531a:	4313      	orrs	r3, r2
 800531c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	689a      	ldr	r2, [r3, #8]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	4a0c      	ldr	r2, [pc, #48]	@ (8005364 <TIM_Base_SetConfig+0xf0>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d103      	bne.n	800533e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	691a      	ldr	r2, [r3, #16]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f043 0204 	orr.w	r2, r3, #4
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2201      	movs	r2, #1
 800534e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	68fa      	ldr	r2, [r7, #12]
 8005354:	601a      	str	r2, [r3, #0]
}
 8005356:	bf00      	nop
 8005358:	3714      	adds	r7, #20
 800535a:	46bd      	mov	sp, r7
 800535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005360:	4770      	bx	lr
 8005362:	bf00      	nop
 8005364:	40010000 	.word	0x40010000
 8005368:	40000400 	.word	0x40000400
 800536c:	40000800 	.word	0x40000800
 8005370:	40000c00 	.word	0x40000c00
 8005374:	40014000 	.word	0x40014000
 8005378:	40014400 	.word	0x40014400
 800537c:	40014800 	.word	0x40014800

08005380 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005380:	b480      	push	{r7}
 8005382:	b087      	sub	sp, #28
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
 8005388:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6a1b      	ldr	r3, [r3, #32]
 800538e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a1b      	ldr	r3, [r3, #32]
 8005394:	f023 0201 	bic.w	r2, r3, #1
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	699b      	ldr	r3, [r3, #24]
 80053a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f023 0303 	bic.w	r3, r3, #3
 80053b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	68fa      	ldr	r2, [r7, #12]
 80053be:	4313      	orrs	r3, r2
 80053c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	f023 0302 	bic.w	r3, r3, #2
 80053c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	697a      	ldr	r2, [r7, #20]
 80053d0:	4313      	orrs	r3, r2
 80053d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	4a1c      	ldr	r2, [pc, #112]	@ (8005448 <TIM_OC1_SetConfig+0xc8>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d10c      	bne.n	80053f6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	f023 0308 	bic.w	r3, r3, #8
 80053e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	68db      	ldr	r3, [r3, #12]
 80053e8:	697a      	ldr	r2, [r7, #20]
 80053ea:	4313      	orrs	r3, r2
 80053ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	f023 0304 	bic.w	r3, r3, #4
 80053f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	4a13      	ldr	r2, [pc, #76]	@ (8005448 <TIM_OC1_SetConfig+0xc8>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d111      	bne.n	8005422 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005404:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800540c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	695b      	ldr	r3, [r3, #20]
 8005412:	693a      	ldr	r2, [r7, #16]
 8005414:	4313      	orrs	r3, r2
 8005416:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	699b      	ldr	r3, [r3, #24]
 800541c:	693a      	ldr	r2, [r7, #16]
 800541e:	4313      	orrs	r3, r2
 8005420:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	693a      	ldr	r2, [r7, #16]
 8005426:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	68fa      	ldr	r2, [r7, #12]
 800542c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	685a      	ldr	r2, [r3, #4]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	697a      	ldr	r2, [r7, #20]
 800543a:	621a      	str	r2, [r3, #32]
}
 800543c:	bf00      	nop
 800543e:	371c      	adds	r7, #28
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr
 8005448:	40010000 	.word	0x40010000

0800544c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800544c:	b480      	push	{r7}
 800544e:	b087      	sub	sp, #28
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
 8005454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6a1b      	ldr	r3, [r3, #32]
 800545a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6a1b      	ldr	r3, [r3, #32]
 8005460:	f023 0210 	bic.w	r2, r3, #16
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	699b      	ldr	r3, [r3, #24]
 8005472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800547a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005482:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	021b      	lsls	r3, r3, #8
 800548a:	68fa      	ldr	r2, [r7, #12]
 800548c:	4313      	orrs	r3, r2
 800548e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	f023 0320 	bic.w	r3, r3, #32
 8005496:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	011b      	lsls	r3, r3, #4
 800549e:	697a      	ldr	r2, [r7, #20]
 80054a0:	4313      	orrs	r3, r2
 80054a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a1e      	ldr	r2, [pc, #120]	@ (8005520 <TIM_OC2_SetConfig+0xd4>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d10d      	bne.n	80054c8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	68db      	ldr	r3, [r3, #12]
 80054b8:	011b      	lsls	r3, r3, #4
 80054ba:	697a      	ldr	r2, [r7, #20]
 80054bc:	4313      	orrs	r3, r2
 80054be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054c6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	4a15      	ldr	r2, [pc, #84]	@ (8005520 <TIM_OC2_SetConfig+0xd4>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d113      	bne.n	80054f8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80054d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80054de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	695b      	ldr	r3, [r3, #20]
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	693a      	ldr	r2, [r7, #16]
 80054e8:	4313      	orrs	r3, r2
 80054ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	699b      	ldr	r3, [r3, #24]
 80054f0:	009b      	lsls	r3, r3, #2
 80054f2:	693a      	ldr	r2, [r7, #16]
 80054f4:	4313      	orrs	r3, r2
 80054f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	693a      	ldr	r2, [r7, #16]
 80054fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	68fa      	ldr	r2, [r7, #12]
 8005502:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	685a      	ldr	r2, [r3, #4]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	697a      	ldr	r2, [r7, #20]
 8005510:	621a      	str	r2, [r3, #32]
}
 8005512:	bf00      	nop
 8005514:	371c      	adds	r7, #28
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr
 800551e:	bf00      	nop
 8005520:	40010000 	.word	0x40010000

08005524 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005524:	b480      	push	{r7}
 8005526:	b087      	sub	sp, #28
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6a1b      	ldr	r3, [r3, #32]
 8005532:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6a1b      	ldr	r3, [r3, #32]
 8005538:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	69db      	ldr	r3, [r3, #28]
 800554a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005552:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f023 0303 	bic.w	r3, r3, #3
 800555a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	68fa      	ldr	r2, [r7, #12]
 8005562:	4313      	orrs	r3, r2
 8005564:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800556c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	021b      	lsls	r3, r3, #8
 8005574:	697a      	ldr	r2, [r7, #20]
 8005576:	4313      	orrs	r3, r2
 8005578:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	4a1d      	ldr	r2, [pc, #116]	@ (80055f4 <TIM_OC3_SetConfig+0xd0>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d10d      	bne.n	800559e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005588:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	021b      	lsls	r3, r3, #8
 8005590:	697a      	ldr	r2, [r7, #20]
 8005592:	4313      	orrs	r3, r2
 8005594:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800559c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	4a14      	ldr	r2, [pc, #80]	@ (80055f4 <TIM_OC3_SetConfig+0xd0>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d113      	bne.n	80055ce <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80055ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80055b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	695b      	ldr	r3, [r3, #20]
 80055ba:	011b      	lsls	r3, r3, #4
 80055bc:	693a      	ldr	r2, [r7, #16]
 80055be:	4313      	orrs	r3, r2
 80055c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	699b      	ldr	r3, [r3, #24]
 80055c6:	011b      	lsls	r3, r3, #4
 80055c8:	693a      	ldr	r2, [r7, #16]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	693a      	ldr	r2, [r7, #16]
 80055d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	68fa      	ldr	r2, [r7, #12]
 80055d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	685a      	ldr	r2, [r3, #4]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	697a      	ldr	r2, [r7, #20]
 80055e6:	621a      	str	r2, [r3, #32]
}
 80055e8:	bf00      	nop
 80055ea:	371c      	adds	r7, #28
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr
 80055f4:	40010000 	.word	0x40010000

080055f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055f8:	b480      	push	{r7}
 80055fa:	b087      	sub	sp, #28
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
 8005600:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6a1b      	ldr	r3, [r3, #32]
 8005606:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6a1b      	ldr	r3, [r3, #32]
 800560c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	69db      	ldr	r3, [r3, #28]
 800561e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005626:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800562e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	021b      	lsls	r3, r3, #8
 8005636:	68fa      	ldr	r2, [r7, #12]
 8005638:	4313      	orrs	r3, r2
 800563a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005642:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	689b      	ldr	r3, [r3, #8]
 8005648:	031b      	lsls	r3, r3, #12
 800564a:	693a      	ldr	r2, [r7, #16]
 800564c:	4313      	orrs	r3, r2
 800564e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	4a10      	ldr	r2, [pc, #64]	@ (8005694 <TIM_OC4_SetConfig+0x9c>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d109      	bne.n	800566c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800565e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	695b      	ldr	r3, [r3, #20]
 8005664:	019b      	lsls	r3, r3, #6
 8005666:	697a      	ldr	r2, [r7, #20]
 8005668:	4313      	orrs	r3, r2
 800566a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	697a      	ldr	r2, [r7, #20]
 8005670:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	68fa      	ldr	r2, [r7, #12]
 8005676:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	685a      	ldr	r2, [r3, #4]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	693a      	ldr	r2, [r7, #16]
 8005684:	621a      	str	r2, [r3, #32]
}
 8005686:	bf00      	nop
 8005688:	371c      	adds	r7, #28
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr
 8005692:	bf00      	nop
 8005694:	40010000 	.word	0x40010000

08005698 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005698:	b480      	push	{r7}
 800569a:	b087      	sub	sp, #28
 800569c:	af00      	add	r7, sp, #0
 800569e:	60f8      	str	r0, [r7, #12]
 80056a0:	60b9      	str	r1, [r7, #8]
 80056a2:	607a      	str	r2, [r7, #4]
 80056a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	6a1b      	ldr	r3, [r3, #32]
 80056aa:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	6a1b      	ldr	r3, [r3, #32]
 80056b0:	f023 0201 	bic.w	r2, r3, #1
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	699b      	ldr	r3, [r3, #24]
 80056bc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	4a24      	ldr	r2, [pc, #144]	@ (8005754 <TIM_TI1_SetConfig+0xbc>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d013      	beq.n	80056ee <TIM_TI1_SetConfig+0x56>
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056cc:	d00f      	beq.n	80056ee <TIM_TI1_SetConfig+0x56>
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	4a21      	ldr	r2, [pc, #132]	@ (8005758 <TIM_TI1_SetConfig+0xc0>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d00b      	beq.n	80056ee <TIM_TI1_SetConfig+0x56>
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	4a20      	ldr	r2, [pc, #128]	@ (800575c <TIM_TI1_SetConfig+0xc4>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d007      	beq.n	80056ee <TIM_TI1_SetConfig+0x56>
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	4a1f      	ldr	r2, [pc, #124]	@ (8005760 <TIM_TI1_SetConfig+0xc8>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d003      	beq.n	80056ee <TIM_TI1_SetConfig+0x56>
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	4a1e      	ldr	r2, [pc, #120]	@ (8005764 <TIM_TI1_SetConfig+0xcc>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d101      	bne.n	80056f2 <TIM_TI1_SetConfig+0x5a>
 80056ee:	2301      	movs	r3, #1
 80056f0:	e000      	b.n	80056f4 <TIM_TI1_SetConfig+0x5c>
 80056f2:	2300      	movs	r3, #0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d008      	beq.n	800570a <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	f023 0303 	bic.w	r3, r3, #3
 80056fe:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005700:	697a      	ldr	r2, [r7, #20]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4313      	orrs	r3, r2
 8005706:	617b      	str	r3, [r7, #20]
 8005708:	e003      	b.n	8005712 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	f043 0301 	orr.w	r3, r3, #1
 8005710:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005718:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	011b      	lsls	r3, r3, #4
 800571e:	b2db      	uxtb	r3, r3
 8005720:	697a      	ldr	r2, [r7, #20]
 8005722:	4313      	orrs	r3, r2
 8005724:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005726:	693b      	ldr	r3, [r7, #16]
 8005728:	f023 030a 	bic.w	r3, r3, #10
 800572c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	f003 030a 	and.w	r3, r3, #10
 8005734:	693a      	ldr	r2, [r7, #16]
 8005736:	4313      	orrs	r3, r2
 8005738:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	697a      	ldr	r2, [r7, #20]
 800573e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	693a      	ldr	r2, [r7, #16]
 8005744:	621a      	str	r2, [r3, #32]
}
 8005746:	bf00      	nop
 8005748:	371c      	adds	r7, #28
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr
 8005752:	bf00      	nop
 8005754:	40010000 	.word	0x40010000
 8005758:	40000400 	.word	0x40000400
 800575c:	40000800 	.word	0x40000800
 8005760:	40000c00 	.word	0x40000c00
 8005764:	40014000 	.word	0x40014000

08005768 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005768:	b480      	push	{r7}
 800576a:	b087      	sub	sp, #28
 800576c:	af00      	add	r7, sp, #0
 800576e:	60f8      	str	r0, [r7, #12]
 8005770:	60b9      	str	r1, [r7, #8]
 8005772:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6a1b      	ldr	r3, [r3, #32]
 8005778:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6a1b      	ldr	r3, [r3, #32]
 800577e:	f023 0201 	bic.w	r2, r3, #1
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	699b      	ldr	r3, [r3, #24]
 800578a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005792:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	011b      	lsls	r3, r3, #4
 8005798:	693a      	ldr	r2, [r7, #16]
 800579a:	4313      	orrs	r3, r2
 800579c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	f023 030a 	bic.w	r3, r3, #10
 80057a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80057a6:	697a      	ldr	r2, [r7, #20]
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	4313      	orrs	r3, r2
 80057ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	693a      	ldr	r2, [r7, #16]
 80057b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	697a      	ldr	r2, [r7, #20]
 80057b8:	621a      	str	r2, [r3, #32]
}
 80057ba:	bf00      	nop
 80057bc:	371c      	adds	r7, #28
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr

080057c6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80057c6:	b480      	push	{r7}
 80057c8:	b087      	sub	sp, #28
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	60f8      	str	r0, [r7, #12]
 80057ce:	60b9      	str	r1, [r7, #8]
 80057d0:	607a      	str	r2, [r7, #4]
 80057d2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	6a1b      	ldr	r3, [r3, #32]
 80057d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	6a1b      	ldr	r3, [r3, #32]
 80057de:	f023 0210 	bic.w	r2, r3, #16
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	699b      	ldr	r3, [r3, #24]
 80057ea:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	021b      	lsls	r3, r3, #8
 80057f8:	693a      	ldr	r2, [r7, #16]
 80057fa:	4313      	orrs	r3, r2
 80057fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005804:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	031b      	lsls	r3, r3, #12
 800580a:	b29b      	uxth	r3, r3
 800580c:	693a      	ldr	r2, [r7, #16]
 800580e:	4313      	orrs	r3, r2
 8005810:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005818:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	011b      	lsls	r3, r3, #4
 800581e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005822:	697a      	ldr	r2, [r7, #20]
 8005824:	4313      	orrs	r3, r2
 8005826:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	693a      	ldr	r2, [r7, #16]
 800582c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	697a      	ldr	r2, [r7, #20]
 8005832:	621a      	str	r2, [r3, #32]
}
 8005834:	bf00      	nop
 8005836:	371c      	adds	r7, #28
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr

08005840 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005840:	b480      	push	{r7}
 8005842:	b087      	sub	sp, #28
 8005844:	af00      	add	r7, sp, #0
 8005846:	60f8      	str	r0, [r7, #12]
 8005848:	60b9      	str	r1, [r7, #8]
 800584a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	6a1b      	ldr	r3, [r3, #32]
 8005850:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	6a1b      	ldr	r3, [r3, #32]
 8005856:	f023 0210 	bic.w	r2, r3, #16
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	699b      	ldr	r3, [r3, #24]
 8005862:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800586a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	031b      	lsls	r3, r3, #12
 8005870:	693a      	ldr	r2, [r7, #16]
 8005872:	4313      	orrs	r3, r2
 8005874:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800587c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	011b      	lsls	r3, r3, #4
 8005882:	697a      	ldr	r2, [r7, #20]
 8005884:	4313      	orrs	r3, r2
 8005886:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	693a      	ldr	r2, [r7, #16]
 800588c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	697a      	ldr	r2, [r7, #20]
 8005892:	621a      	str	r2, [r3, #32]
}
 8005894:	bf00      	nop
 8005896:	371c      	adds	r7, #28
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr

080058a0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b087      	sub	sp, #28
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	60f8      	str	r0, [r7, #12]
 80058a8:	60b9      	str	r1, [r7, #8]
 80058aa:	607a      	str	r2, [r7, #4]
 80058ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	6a1b      	ldr	r3, [r3, #32]
 80058b2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	6a1b      	ldr	r3, [r3, #32]
 80058b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	69db      	ldr	r3, [r3, #28]
 80058c4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	f023 0303 	bic.w	r3, r3, #3
 80058cc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80058ce:	693a      	ldr	r2, [r7, #16]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	4313      	orrs	r3, r2
 80058d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80058dc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	011b      	lsls	r3, r3, #4
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	693a      	ldr	r2, [r7, #16]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80058f0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	021b      	lsls	r3, r3, #8
 80058f6:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	693a      	ldr	r2, [r7, #16]
 8005904:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	697a      	ldr	r2, [r7, #20]
 800590a:	621a      	str	r2, [r3, #32]
}
 800590c:	bf00      	nop
 800590e:	371c      	adds	r7, #28
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005918:	b480      	push	{r7}
 800591a:	b087      	sub	sp, #28
 800591c:	af00      	add	r7, sp, #0
 800591e:	60f8      	str	r0, [r7, #12]
 8005920:	60b9      	str	r1, [r7, #8]
 8005922:	607a      	str	r2, [r7, #4]
 8005924:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	6a1b      	ldr	r3, [r3, #32]
 800592a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	6a1b      	ldr	r3, [r3, #32]
 8005930:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	69db      	ldr	r3, [r3, #28]
 800593c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005944:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	021b      	lsls	r3, r3, #8
 800594a:	693a      	ldr	r2, [r7, #16]
 800594c:	4313      	orrs	r3, r2
 800594e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005956:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	031b      	lsls	r3, r3, #12
 800595c:	b29b      	uxth	r3, r3
 800595e:	693a      	ldr	r2, [r7, #16]
 8005960:	4313      	orrs	r3, r2
 8005962:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800596a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	031b      	lsls	r3, r3, #12
 8005970:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005974:	697a      	ldr	r2, [r7, #20]
 8005976:	4313      	orrs	r3, r2
 8005978:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	693a      	ldr	r2, [r7, #16]
 800597e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	697a      	ldr	r2, [r7, #20]
 8005984:	621a      	str	r2, [r3, #32]
}
 8005986:	bf00      	nop
 8005988:	371c      	adds	r7, #28
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr

08005992 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005992:	b480      	push	{r7}
 8005994:	b085      	sub	sp, #20
 8005996:	af00      	add	r7, sp, #0
 8005998:	6078      	str	r0, [r7, #4]
 800599a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80059aa:	683a      	ldr	r2, [r7, #0]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	4313      	orrs	r3, r2
 80059b0:	f043 0307 	orr.w	r3, r3, #7
 80059b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	68fa      	ldr	r2, [r7, #12]
 80059ba:	609a      	str	r2, [r3, #8]
}
 80059bc:	bf00      	nop
 80059be:	3714      	adds	r7, #20
 80059c0:	46bd      	mov	sp, r7
 80059c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c6:	4770      	bx	lr

080059c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b087      	sub	sp, #28
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	60f8      	str	r0, [r7, #12]
 80059d0:	60b9      	str	r1, [r7, #8]
 80059d2:	607a      	str	r2, [r7, #4]
 80059d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80059e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	021a      	lsls	r2, r3, #8
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	431a      	orrs	r2, r3
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	697a      	ldr	r2, [r7, #20]
 80059f2:	4313      	orrs	r3, r2
 80059f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	697a      	ldr	r2, [r7, #20]
 80059fa:	609a      	str	r2, [r3, #8]
}
 80059fc:	bf00      	nop
 80059fe:	371c      	adds	r7, #28
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b087      	sub	sp, #28
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	60f8      	str	r0, [r7, #12]
 8005a10:	60b9      	str	r1, [r7, #8]
 8005a12:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	f003 031f 	and.w	r3, r3, #31
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a20:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	6a1a      	ldr	r2, [r3, #32]
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	43db      	mvns	r3, r3
 8005a2a:	401a      	ands	r2, r3
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	6a1a      	ldr	r2, [r3, #32]
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	f003 031f 	and.w	r3, r3, #31
 8005a3a:	6879      	ldr	r1, [r7, #4]
 8005a3c:	fa01 f303 	lsl.w	r3, r1, r3
 8005a40:	431a      	orrs	r2, r3
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	621a      	str	r2, [r3, #32]
}
 8005a46:	bf00      	nop
 8005a48:	371c      	adds	r7, #28
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a50:	4770      	bx	lr
	...

08005a54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b085      	sub	sp, #20
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
 8005a5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a64:	2b01      	cmp	r3, #1
 8005a66:	d101      	bne.n	8005a6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a68:	2302      	movs	r3, #2
 8005a6a:	e050      	b.n	8005b0e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2202      	movs	r2, #2
 8005a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	68fa      	ldr	r2, [r7, #12]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	68fa      	ldr	r2, [r7, #12]
 8005aa4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a1c      	ldr	r2, [pc, #112]	@ (8005b1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d018      	beq.n	8005ae2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ab8:	d013      	beq.n	8005ae2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a18      	ldr	r2, [pc, #96]	@ (8005b20 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d00e      	beq.n	8005ae2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a16      	ldr	r2, [pc, #88]	@ (8005b24 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d009      	beq.n	8005ae2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a15      	ldr	r2, [pc, #84]	@ (8005b28 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d004      	beq.n	8005ae2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a13      	ldr	r2, [pc, #76]	@ (8005b2c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d10c      	bne.n	8005afc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ae8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	68ba      	ldr	r2, [r7, #8]
 8005af0:	4313      	orrs	r3, r2
 8005af2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	68ba      	ldr	r2, [r7, #8]
 8005afa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2200      	movs	r2, #0
 8005b08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005b0c:	2300      	movs	r3, #0
}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3714      	adds	r7, #20
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop
 8005b1c:	40010000 	.word	0x40010000
 8005b20:	40000400 	.word	0x40000400
 8005b24:	40000800 	.word	0x40000800
 8005b28:	40000c00 	.word	0x40000c00
 8005b2c:	40014000 	.word	0x40014000

08005b30 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b083      	sub	sp, #12
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b38:	bf00      	nop
 8005b3a:	370c      	adds	r7, #12
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b42:	4770      	bx	lr

08005b44 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b083      	sub	sp, #12
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b4c:	bf00      	nop
 8005b4e:	370c      	adds	r7, #12
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr

08005b58 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b082      	sub	sp, #8
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d101      	bne.n	8005b6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e042      	b.n	8005bf0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d106      	bne.n	8005b84 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f7fc feb6 	bl	80028f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2224      	movs	r2, #36	@ 0x24
 8005b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68da      	ldr	r2, [r3, #12]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b9a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	f000 fdd3 	bl	8006748 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	691a      	ldr	r2, [r3, #16]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005bb0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	695a      	ldr	r2, [r3, #20]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005bc0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	68da      	ldr	r2, [r3, #12]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005bd0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2220      	movs	r2, #32
 8005bdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2220      	movs	r2, #32
 8005be4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005bee:	2300      	movs	r3, #0
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3708      	adds	r7, #8
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b08a      	sub	sp, #40	@ 0x28
 8005bfc:	af02      	add	r7, sp, #8
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	60b9      	str	r1, [r7, #8]
 8005c02:	603b      	str	r3, [r7, #0]
 8005c04:	4613      	mov	r3, r2
 8005c06:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c12:	b2db      	uxtb	r3, r3
 8005c14:	2b20      	cmp	r3, #32
 8005c16:	d175      	bne.n	8005d04 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d002      	beq.n	8005c24 <HAL_UART_Transmit+0x2c>
 8005c1e:	88fb      	ldrh	r3, [r7, #6]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d101      	bne.n	8005c28 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	e06e      	b.n	8005d06 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2221      	movs	r2, #33	@ 0x21
 8005c32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c36:	f7fc ffdb 	bl	8002bf0 <HAL_GetTick>
 8005c3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	88fa      	ldrh	r2, [r7, #6]
 8005c40:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	88fa      	ldrh	r2, [r7, #6]
 8005c46:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c50:	d108      	bne.n	8005c64 <HAL_UART_Transmit+0x6c>
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	691b      	ldr	r3, [r3, #16]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d104      	bne.n	8005c64 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	61bb      	str	r3, [r7, #24]
 8005c62:	e003      	b.n	8005c6c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c68:	2300      	movs	r3, #0
 8005c6a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005c6c:	e02e      	b.n	8005ccc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	9300      	str	r3, [sp, #0]
 8005c72:	697b      	ldr	r3, [r7, #20]
 8005c74:	2200      	movs	r2, #0
 8005c76:	2180      	movs	r1, #128	@ 0x80
 8005c78:	68f8      	ldr	r0, [r7, #12]
 8005c7a:	f000 fb37 	bl	80062ec <UART_WaitOnFlagUntilTimeout>
 8005c7e:	4603      	mov	r3, r0
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d005      	beq.n	8005c90 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2220      	movs	r2, #32
 8005c88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005c8c:	2303      	movs	r3, #3
 8005c8e:	e03a      	b.n	8005d06 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005c90:	69fb      	ldr	r3, [r7, #28]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d10b      	bne.n	8005cae <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	881b      	ldrh	r3, [r3, #0]
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ca4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005ca6:	69bb      	ldr	r3, [r7, #24]
 8005ca8:	3302      	adds	r3, #2
 8005caa:	61bb      	str	r3, [r7, #24]
 8005cac:	e007      	b.n	8005cbe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cae:	69fb      	ldr	r3, [r7, #28]
 8005cb0:	781a      	ldrb	r2, [r3, #0]
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005cb8:	69fb      	ldr	r3, [r7, #28]
 8005cba:	3301      	adds	r3, #1
 8005cbc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	3b01      	subs	r3, #1
 8005cc6:	b29a      	uxth	r2, r3
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005cd0:	b29b      	uxth	r3, r3
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d1cb      	bne.n	8005c6e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	9300      	str	r3, [sp, #0]
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	2140      	movs	r1, #64	@ 0x40
 8005ce0:	68f8      	ldr	r0, [r7, #12]
 8005ce2:	f000 fb03 	bl	80062ec <UART_WaitOnFlagUntilTimeout>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d005      	beq.n	8005cf8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2220      	movs	r2, #32
 8005cf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005cf4:	2303      	movs	r3, #3
 8005cf6:	e006      	b.n	8005d06 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2220      	movs	r2, #32
 8005cfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005d00:	2300      	movs	r3, #0
 8005d02:	e000      	b.n	8005d06 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005d04:	2302      	movs	r3, #2
  }
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3720      	adds	r7, #32
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}

08005d0e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d0e:	b580      	push	{r7, lr}
 8005d10:	b084      	sub	sp, #16
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	60f8      	str	r0, [r7, #12]
 8005d16:	60b9      	str	r1, [r7, #8]
 8005d18:	4613      	mov	r3, r2
 8005d1a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	2b20      	cmp	r3, #32
 8005d26:	d112      	bne.n	8005d4e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d002      	beq.n	8005d34 <HAL_UART_Receive_IT+0x26>
 8005d2e:	88fb      	ldrh	r3, [r7, #6]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d101      	bne.n	8005d38 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	e00b      	b.n	8005d50 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005d3e:	88fb      	ldrh	r3, [r7, #6]
 8005d40:	461a      	mov	r2, r3
 8005d42:	68b9      	ldr	r1, [r7, #8]
 8005d44:	68f8      	ldr	r0, [r7, #12]
 8005d46:	f000 fb2a 	bl	800639e <UART_Start_Receive_IT>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	e000      	b.n	8005d50 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005d4e:	2302      	movs	r3, #2
  }
}
 8005d50:	4618      	mov	r0, r3
 8005d52:	3710      	adds	r7, #16
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}

08005d58 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b0ba      	sub	sp, #232	@ 0xe8
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	695b      	ldr	r3, [r3, #20]
 8005d7a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005d7e:	2300      	movs	r3, #0
 8005d80:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005d84:	2300      	movs	r3, #0
 8005d86:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005d8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d8e:	f003 030f 	and.w	r3, r3, #15
 8005d92:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005d96:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d10f      	bne.n	8005dbe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005da2:	f003 0320 	and.w	r3, r3, #32
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d009      	beq.n	8005dbe <HAL_UART_IRQHandler+0x66>
 8005daa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005dae:	f003 0320 	and.w	r3, r3, #32
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d003      	beq.n	8005dbe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f000 fc07 	bl	80065ca <UART_Receive_IT>
      return;
 8005dbc:	e273      	b.n	80062a6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005dbe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	f000 80de 	beq.w	8005f84 <HAL_UART_IRQHandler+0x22c>
 8005dc8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005dcc:	f003 0301 	and.w	r3, r3, #1
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d106      	bne.n	8005de2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005dd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005dd8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	f000 80d1 	beq.w	8005f84 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005de2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005de6:	f003 0301 	and.w	r3, r3, #1
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d00b      	beq.n	8005e06 <HAL_UART_IRQHandler+0xae>
 8005dee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005df2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d005      	beq.n	8005e06 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dfe:	f043 0201 	orr.w	r2, r3, #1
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e0a:	f003 0304 	and.w	r3, r3, #4
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d00b      	beq.n	8005e2a <HAL_UART_IRQHandler+0xd2>
 8005e12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e16:	f003 0301 	and.w	r3, r3, #1
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d005      	beq.n	8005e2a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e22:	f043 0202 	orr.w	r2, r3, #2
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e2e:	f003 0302 	and.w	r3, r3, #2
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d00b      	beq.n	8005e4e <HAL_UART_IRQHandler+0xf6>
 8005e36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e3a:	f003 0301 	and.w	r3, r3, #1
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d005      	beq.n	8005e4e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e46:	f043 0204 	orr.w	r2, r3, #4
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005e4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e52:	f003 0308 	and.w	r3, r3, #8
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d011      	beq.n	8005e7e <HAL_UART_IRQHandler+0x126>
 8005e5a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e5e:	f003 0320 	and.w	r3, r3, #32
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d105      	bne.n	8005e72 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005e66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e6a:	f003 0301 	and.w	r3, r3, #1
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d005      	beq.n	8005e7e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e76:	f043 0208 	orr.w	r2, r3, #8
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	f000 820a 	beq.w	800629c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e8c:	f003 0320 	and.w	r3, r3, #32
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d008      	beq.n	8005ea6 <HAL_UART_IRQHandler+0x14e>
 8005e94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e98:	f003 0320 	and.w	r3, r3, #32
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d002      	beq.n	8005ea6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f000 fb92 	bl	80065ca <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	695b      	ldr	r3, [r3, #20]
 8005eac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eb0:	2b40      	cmp	r3, #64	@ 0x40
 8005eb2:	bf0c      	ite	eq
 8005eb4:	2301      	moveq	r3, #1
 8005eb6:	2300      	movne	r3, #0
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ec2:	f003 0308 	and.w	r3, r3, #8
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d103      	bne.n	8005ed2 <HAL_UART_IRQHandler+0x17a>
 8005eca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d04f      	beq.n	8005f72 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 fa9d 	bl	8006412 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	695b      	ldr	r3, [r3, #20]
 8005ede:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ee2:	2b40      	cmp	r3, #64	@ 0x40
 8005ee4:	d141      	bne.n	8005f6a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	3314      	adds	r3, #20
 8005eec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ef0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005ef4:	e853 3f00 	ldrex	r3, [r3]
 8005ef8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005efc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005f00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f04:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	3314      	adds	r3, #20
 8005f0e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005f12:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005f16:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f1a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005f1e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005f22:	e841 2300 	strex	r3, r2, [r1]
 8005f26:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005f2a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d1d9      	bne.n	8005ee6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d013      	beq.n	8005f62 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f3e:	4a8a      	ldr	r2, [pc, #552]	@ (8006168 <HAL_UART_IRQHandler+0x410>)
 8005f40:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f46:	4618      	mov	r0, r3
 8005f48:	f7fd fbf3 	bl	8003732 <HAL_DMA_Abort_IT>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d016      	beq.n	8005f80 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f58:	687a      	ldr	r2, [r7, #4]
 8005f5a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005f5c:	4610      	mov	r0, r2
 8005f5e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f60:	e00e      	b.n	8005f80 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f000 f9ac 	bl	80062c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f68:	e00a      	b.n	8005f80 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f000 f9a8 	bl	80062c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f70:	e006      	b.n	8005f80 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f000 f9a4 	bl	80062c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005f7e:	e18d      	b.n	800629c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f80:	bf00      	nop
    return;
 8005f82:	e18b      	b.n	800629c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	f040 8167 	bne.w	800625c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005f8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f92:	f003 0310 	and.w	r3, r3, #16
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	f000 8160 	beq.w	800625c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005f9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fa0:	f003 0310 	and.w	r3, r3, #16
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	f000 8159 	beq.w	800625c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005faa:	2300      	movs	r3, #0
 8005fac:	60bb      	str	r3, [r7, #8]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	60bb      	str	r3, [r7, #8]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	60bb      	str	r3, [r7, #8]
 8005fbe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fca:	2b40      	cmp	r3, #64	@ 0x40
 8005fcc:	f040 80ce 	bne.w	800616c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005fdc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	f000 80a9 	beq.w	8006138 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005fea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	f080 80a2 	bcs.w	8006138 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005ffa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006000:	69db      	ldr	r3, [r3, #28]
 8006002:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006006:	f000 8088 	beq.w	800611a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	330c      	adds	r3, #12
 8006010:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006014:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006018:	e853 3f00 	ldrex	r3, [r3]
 800601c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006020:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006024:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006028:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	330c      	adds	r3, #12
 8006032:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006036:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800603a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800603e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006042:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006046:	e841 2300 	strex	r3, r2, [r1]
 800604a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800604e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006052:	2b00      	cmp	r3, #0
 8006054:	d1d9      	bne.n	800600a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	3314      	adds	r3, #20
 800605c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800605e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006060:	e853 3f00 	ldrex	r3, [r3]
 8006064:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006066:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006068:	f023 0301 	bic.w	r3, r3, #1
 800606c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	3314      	adds	r3, #20
 8006076:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800607a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800607e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006080:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006082:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006086:	e841 2300 	strex	r3, r2, [r1]
 800608a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800608c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800608e:	2b00      	cmp	r3, #0
 8006090:	d1e1      	bne.n	8006056 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	3314      	adds	r3, #20
 8006098:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800609a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800609c:	e853 3f00 	ldrex	r3, [r3]
 80060a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80060a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80060a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	3314      	adds	r3, #20
 80060b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80060b6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80060b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80060bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80060be:	e841 2300 	strex	r3, r2, [r1]
 80060c2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80060c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d1e3      	bne.n	8006092 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2220      	movs	r2, #32
 80060ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2200      	movs	r2, #0
 80060d6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	330c      	adds	r3, #12
 80060de:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80060e2:	e853 3f00 	ldrex	r3, [r3]
 80060e6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80060e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80060ea:	f023 0310 	bic.w	r3, r3, #16
 80060ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	330c      	adds	r3, #12
 80060f8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80060fc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80060fe:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006100:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006102:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006104:	e841 2300 	strex	r3, r2, [r1]
 8006108:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800610a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800610c:	2b00      	cmp	r3, #0
 800610e:	d1e3      	bne.n	80060d8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006114:	4618      	mov	r0, r3
 8006116:	f7fd fa9c 	bl	8003652 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2202      	movs	r2, #2
 800611e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006128:	b29b      	uxth	r3, r3
 800612a:	1ad3      	subs	r3, r2, r3
 800612c:	b29b      	uxth	r3, r3
 800612e:	4619      	mov	r1, r3
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f000 f8cf 	bl	80062d4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006136:	e0b3      	b.n	80062a0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800613c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006140:	429a      	cmp	r2, r3
 8006142:	f040 80ad 	bne.w	80062a0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800614a:	69db      	ldr	r3, [r3, #28]
 800614c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006150:	f040 80a6 	bne.w	80062a0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2202      	movs	r2, #2
 8006158:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800615e:	4619      	mov	r1, r3
 8006160:	6878      	ldr	r0, [r7, #4]
 8006162:	f000 f8b7 	bl	80062d4 <HAL_UARTEx_RxEventCallback>
      return;
 8006166:	e09b      	b.n	80062a0 <HAL_UART_IRQHandler+0x548>
 8006168:	080064d9 	.word	0x080064d9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006174:	b29b      	uxth	r3, r3
 8006176:	1ad3      	subs	r3, r2, r3
 8006178:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006180:	b29b      	uxth	r3, r3
 8006182:	2b00      	cmp	r3, #0
 8006184:	f000 808e 	beq.w	80062a4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006188:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800618c:	2b00      	cmp	r3, #0
 800618e:	f000 8089 	beq.w	80062a4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	330c      	adds	r3, #12
 8006198:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800619a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800619c:	e853 3f00 	ldrex	r3, [r3]
 80061a0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80061a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80061a8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	330c      	adds	r3, #12
 80061b2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80061b6:	647a      	str	r2, [r7, #68]	@ 0x44
 80061b8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80061bc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80061be:	e841 2300 	strex	r3, r2, [r1]
 80061c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80061c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d1e3      	bne.n	8006192 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	3314      	adds	r3, #20
 80061d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d4:	e853 3f00 	ldrex	r3, [r3]
 80061d8:	623b      	str	r3, [r7, #32]
   return(result);
 80061da:	6a3b      	ldr	r3, [r7, #32]
 80061dc:	f023 0301 	bic.w	r3, r3, #1
 80061e0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	3314      	adds	r3, #20
 80061ea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80061ee:	633a      	str	r2, [r7, #48]	@ 0x30
 80061f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80061f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80061f6:	e841 2300 	strex	r3, r2, [r1]
 80061fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80061fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d1e3      	bne.n	80061ca <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2220      	movs	r2, #32
 8006206:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2200      	movs	r2, #0
 800620e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	330c      	adds	r3, #12
 8006216:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	e853 3f00 	ldrex	r3, [r3]
 800621e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f023 0310 	bic.w	r3, r3, #16
 8006226:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	330c      	adds	r3, #12
 8006230:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006234:	61fa      	str	r2, [r7, #28]
 8006236:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006238:	69b9      	ldr	r1, [r7, #24]
 800623a:	69fa      	ldr	r2, [r7, #28]
 800623c:	e841 2300 	strex	r3, r2, [r1]
 8006240:	617b      	str	r3, [r7, #20]
   return(result);
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d1e3      	bne.n	8006210 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2202      	movs	r2, #2
 800624c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800624e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006252:	4619      	mov	r1, r3
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f000 f83d 	bl	80062d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800625a:	e023      	b.n	80062a4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800625c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006260:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006264:	2b00      	cmp	r3, #0
 8006266:	d009      	beq.n	800627c <HAL_UART_IRQHandler+0x524>
 8006268:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800626c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006270:	2b00      	cmp	r3, #0
 8006272:	d003      	beq.n	800627c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	f000 f940 	bl	80064fa <UART_Transmit_IT>
    return;
 800627a:	e014      	b.n	80062a6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800627c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006284:	2b00      	cmp	r3, #0
 8006286:	d00e      	beq.n	80062a6 <HAL_UART_IRQHandler+0x54e>
 8006288:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800628c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006290:	2b00      	cmp	r3, #0
 8006292:	d008      	beq.n	80062a6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006294:	6878      	ldr	r0, [r7, #4]
 8006296:	f000 f980 	bl	800659a <UART_EndTransmit_IT>
    return;
 800629a:	e004      	b.n	80062a6 <HAL_UART_IRQHandler+0x54e>
    return;
 800629c:	bf00      	nop
 800629e:	e002      	b.n	80062a6 <HAL_UART_IRQHandler+0x54e>
      return;
 80062a0:	bf00      	nop
 80062a2:	e000      	b.n	80062a6 <HAL_UART_IRQHandler+0x54e>
      return;
 80062a4:	bf00      	nop
  }
}
 80062a6:	37e8      	adds	r7, #232	@ 0xe8
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}

080062ac <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80062b4:	bf00      	nop
 80062b6:	370c      	adds	r7, #12
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr

080062c0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b083      	sub	sp, #12
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80062c8:	bf00      	nop
 80062ca:	370c      	adds	r7, #12
 80062cc:	46bd      	mov	sp, r7
 80062ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d2:	4770      	bx	lr

080062d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b083      	sub	sp, #12
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
 80062dc:	460b      	mov	r3, r1
 80062de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80062e0:	bf00      	nop
 80062e2:	370c      	adds	r7, #12
 80062e4:	46bd      	mov	sp, r7
 80062e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ea:	4770      	bx	lr

080062ec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b086      	sub	sp, #24
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	60f8      	str	r0, [r7, #12]
 80062f4:	60b9      	str	r1, [r7, #8]
 80062f6:	603b      	str	r3, [r7, #0]
 80062f8:	4613      	mov	r3, r2
 80062fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062fc:	e03b      	b.n	8006376 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062fe:	6a3b      	ldr	r3, [r7, #32]
 8006300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006304:	d037      	beq.n	8006376 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006306:	f7fc fc73 	bl	8002bf0 <HAL_GetTick>
 800630a:	4602      	mov	r2, r0
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	1ad3      	subs	r3, r2, r3
 8006310:	6a3a      	ldr	r2, [r7, #32]
 8006312:	429a      	cmp	r2, r3
 8006314:	d302      	bcc.n	800631c <UART_WaitOnFlagUntilTimeout+0x30>
 8006316:	6a3b      	ldr	r3, [r7, #32]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d101      	bne.n	8006320 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800631c:	2303      	movs	r3, #3
 800631e:	e03a      	b.n	8006396 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	68db      	ldr	r3, [r3, #12]
 8006326:	f003 0304 	and.w	r3, r3, #4
 800632a:	2b00      	cmp	r3, #0
 800632c:	d023      	beq.n	8006376 <UART_WaitOnFlagUntilTimeout+0x8a>
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	2b80      	cmp	r3, #128	@ 0x80
 8006332:	d020      	beq.n	8006376 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	2b40      	cmp	r3, #64	@ 0x40
 8006338:	d01d      	beq.n	8006376 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 0308 	and.w	r3, r3, #8
 8006344:	2b08      	cmp	r3, #8
 8006346:	d116      	bne.n	8006376 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006348:	2300      	movs	r3, #0
 800634a:	617b      	str	r3, [r7, #20]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	617b      	str	r3, [r7, #20]
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	617b      	str	r3, [r7, #20]
 800635c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800635e:	68f8      	ldr	r0, [r7, #12]
 8006360:	f000 f857 	bl	8006412 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2208      	movs	r2, #8
 8006368:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	2200      	movs	r2, #0
 800636e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	e00f      	b.n	8006396 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	681a      	ldr	r2, [r3, #0]
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	4013      	ands	r3, r2
 8006380:	68ba      	ldr	r2, [r7, #8]
 8006382:	429a      	cmp	r2, r3
 8006384:	bf0c      	ite	eq
 8006386:	2301      	moveq	r3, #1
 8006388:	2300      	movne	r3, #0
 800638a:	b2db      	uxtb	r3, r3
 800638c:	461a      	mov	r2, r3
 800638e:	79fb      	ldrb	r3, [r7, #7]
 8006390:	429a      	cmp	r2, r3
 8006392:	d0b4      	beq.n	80062fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006394:	2300      	movs	r3, #0
}
 8006396:	4618      	mov	r0, r3
 8006398:	3718      	adds	r7, #24
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}

0800639e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800639e:	b480      	push	{r7}
 80063a0:	b085      	sub	sp, #20
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	60f8      	str	r0, [r7, #12]
 80063a6:	60b9      	str	r1, [r7, #8]
 80063a8:	4613      	mov	r3, r2
 80063aa:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	68ba      	ldr	r2, [r7, #8]
 80063b0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	88fa      	ldrh	r2, [r7, #6]
 80063b6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	88fa      	ldrh	r2, [r7, #6]
 80063bc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2200      	movs	r2, #0
 80063c2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2222      	movs	r2, #34	@ 0x22
 80063c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	691b      	ldr	r3, [r3, #16]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d007      	beq.n	80063e4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	68da      	ldr	r2, [r3, #12]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80063e2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	695a      	ldr	r2, [r3, #20]
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f042 0201 	orr.w	r2, r2, #1
 80063f2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	68da      	ldr	r2, [r3, #12]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f042 0220 	orr.w	r2, r2, #32
 8006402:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006404:	2300      	movs	r3, #0
}
 8006406:	4618      	mov	r0, r3
 8006408:	3714      	adds	r7, #20
 800640a:	46bd      	mov	sp, r7
 800640c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006410:	4770      	bx	lr

08006412 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006412:	b480      	push	{r7}
 8006414:	b095      	sub	sp, #84	@ 0x54
 8006416:	af00      	add	r7, sp, #0
 8006418:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	330c      	adds	r3, #12
 8006420:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006422:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006424:	e853 3f00 	ldrex	r3, [r3]
 8006428:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800642a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800642c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006430:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	330c      	adds	r3, #12
 8006438:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800643a:	643a      	str	r2, [r7, #64]	@ 0x40
 800643c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800643e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006440:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006442:	e841 2300 	strex	r3, r2, [r1]
 8006446:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006448:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800644a:	2b00      	cmp	r3, #0
 800644c:	d1e5      	bne.n	800641a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	3314      	adds	r3, #20
 8006454:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006456:	6a3b      	ldr	r3, [r7, #32]
 8006458:	e853 3f00 	ldrex	r3, [r3]
 800645c:	61fb      	str	r3, [r7, #28]
   return(result);
 800645e:	69fb      	ldr	r3, [r7, #28]
 8006460:	f023 0301 	bic.w	r3, r3, #1
 8006464:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	3314      	adds	r3, #20
 800646c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800646e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006470:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006472:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006474:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006476:	e841 2300 	strex	r3, r2, [r1]
 800647a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800647c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800647e:	2b00      	cmp	r3, #0
 8006480:	d1e5      	bne.n	800644e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006486:	2b01      	cmp	r3, #1
 8006488:	d119      	bne.n	80064be <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	330c      	adds	r3, #12
 8006490:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	e853 3f00 	ldrex	r3, [r3]
 8006498:	60bb      	str	r3, [r7, #8]
   return(result);
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	f023 0310 	bic.w	r3, r3, #16
 80064a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	330c      	adds	r3, #12
 80064a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80064aa:	61ba      	str	r2, [r7, #24]
 80064ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064ae:	6979      	ldr	r1, [r7, #20]
 80064b0:	69ba      	ldr	r2, [r7, #24]
 80064b2:	e841 2300 	strex	r3, r2, [r1]
 80064b6:	613b      	str	r3, [r7, #16]
   return(result);
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d1e5      	bne.n	800648a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2220      	movs	r2, #32
 80064c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80064cc:	bf00      	nop
 80064ce:	3754      	adds	r7, #84	@ 0x54
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr

080064d8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b084      	sub	sp, #16
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064e4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2200      	movs	r2, #0
 80064ea:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80064ec:	68f8      	ldr	r0, [r7, #12]
 80064ee:	f7ff fee7 	bl	80062c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064f2:	bf00      	nop
 80064f4:	3710      	adds	r7, #16
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}

080064fa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80064fa:	b480      	push	{r7}
 80064fc:	b085      	sub	sp, #20
 80064fe:	af00      	add	r7, sp, #0
 8006500:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006508:	b2db      	uxtb	r3, r3
 800650a:	2b21      	cmp	r3, #33	@ 0x21
 800650c:	d13e      	bne.n	800658c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006516:	d114      	bne.n	8006542 <UART_Transmit_IT+0x48>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	691b      	ldr	r3, [r3, #16]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d110      	bne.n	8006542 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6a1b      	ldr	r3, [r3, #32]
 8006524:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	881b      	ldrh	r3, [r3, #0]
 800652a:	461a      	mov	r2, r3
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006534:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6a1b      	ldr	r3, [r3, #32]
 800653a:	1c9a      	adds	r2, r3, #2
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	621a      	str	r2, [r3, #32]
 8006540:	e008      	b.n	8006554 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6a1b      	ldr	r3, [r3, #32]
 8006546:	1c59      	adds	r1, r3, #1
 8006548:	687a      	ldr	r2, [r7, #4]
 800654a:	6211      	str	r1, [r2, #32]
 800654c:	781a      	ldrb	r2, [r3, #0]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006558:	b29b      	uxth	r3, r3
 800655a:	3b01      	subs	r3, #1
 800655c:	b29b      	uxth	r3, r3
 800655e:	687a      	ldr	r2, [r7, #4]
 8006560:	4619      	mov	r1, r3
 8006562:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006564:	2b00      	cmp	r3, #0
 8006566:	d10f      	bne.n	8006588 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68da      	ldr	r2, [r3, #12]
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006576:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	68da      	ldr	r2, [r3, #12]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006586:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006588:	2300      	movs	r3, #0
 800658a:	e000      	b.n	800658e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800658c:	2302      	movs	r3, #2
  }
}
 800658e:	4618      	mov	r0, r3
 8006590:	3714      	adds	r7, #20
 8006592:	46bd      	mov	sp, r7
 8006594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006598:	4770      	bx	lr

0800659a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800659a:	b580      	push	{r7, lr}
 800659c:	b082      	sub	sp, #8
 800659e:	af00      	add	r7, sp, #0
 80065a0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	68da      	ldr	r2, [r3, #12]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80065b0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2220      	movs	r2, #32
 80065b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	f7ff fe76 	bl	80062ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80065c0:	2300      	movs	r3, #0
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3708      	adds	r7, #8
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}

080065ca <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80065ca:	b580      	push	{r7, lr}
 80065cc:	b08c      	sub	sp, #48	@ 0x30
 80065ce:	af00      	add	r7, sp, #0
 80065d0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80065d2:	2300      	movs	r3, #0
 80065d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80065d6:	2300      	movs	r3, #0
 80065d8:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80065e0:	b2db      	uxtb	r3, r3
 80065e2:	2b22      	cmp	r3, #34	@ 0x22
 80065e4:	f040 80aa 	bne.w	800673c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065f0:	d115      	bne.n	800661e <UART_Receive_IT+0x54>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	691b      	ldr	r3, [r3, #16]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d111      	bne.n	800661e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065fe:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	b29b      	uxth	r3, r3
 8006608:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800660c:	b29a      	uxth	r2, r3
 800660e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006610:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006616:	1c9a      	adds	r2, r3, #2
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	629a      	str	r2, [r3, #40]	@ 0x28
 800661c:	e024      	b.n	8006668 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006622:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	689b      	ldr	r3, [r3, #8]
 8006628:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800662c:	d007      	beq.n	800663e <UART_Receive_IT+0x74>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d10a      	bne.n	800664c <UART_Receive_IT+0x82>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	691b      	ldr	r3, [r3, #16]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d106      	bne.n	800664c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	b2da      	uxtb	r2, r3
 8006646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006648:	701a      	strb	r2, [r3, #0]
 800664a:	e008      	b.n	800665e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	b2db      	uxtb	r3, r3
 8006654:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006658:	b2da      	uxtb	r2, r3
 800665a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800665c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006662:	1c5a      	adds	r2, r3, #1
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800666c:	b29b      	uxth	r3, r3
 800666e:	3b01      	subs	r3, #1
 8006670:	b29b      	uxth	r3, r3
 8006672:	687a      	ldr	r2, [r7, #4]
 8006674:	4619      	mov	r1, r3
 8006676:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006678:	2b00      	cmp	r3, #0
 800667a:	d15d      	bne.n	8006738 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	68da      	ldr	r2, [r3, #12]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f022 0220 	bic.w	r2, r2, #32
 800668a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	68da      	ldr	r2, [r3, #12]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800669a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	695a      	ldr	r2, [r3, #20]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f022 0201 	bic.w	r2, r2, #1
 80066aa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2220      	movs	r2, #32
 80066b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066be:	2b01      	cmp	r3, #1
 80066c0:	d135      	bne.n	800672e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2200      	movs	r2, #0
 80066c6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	330c      	adds	r3, #12
 80066ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	e853 3f00 	ldrex	r3, [r3]
 80066d6:	613b      	str	r3, [r7, #16]
   return(result);
 80066d8:	693b      	ldr	r3, [r7, #16]
 80066da:	f023 0310 	bic.w	r3, r3, #16
 80066de:	627b      	str	r3, [r7, #36]	@ 0x24
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	330c      	adds	r3, #12
 80066e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066e8:	623a      	str	r2, [r7, #32]
 80066ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ec:	69f9      	ldr	r1, [r7, #28]
 80066ee:	6a3a      	ldr	r2, [r7, #32]
 80066f0:	e841 2300 	strex	r3, r2, [r1]
 80066f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80066f6:	69bb      	ldr	r3, [r7, #24]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d1e5      	bne.n	80066c8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f003 0310 	and.w	r3, r3, #16
 8006706:	2b10      	cmp	r3, #16
 8006708:	d10a      	bne.n	8006720 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800670a:	2300      	movs	r3, #0
 800670c:	60fb      	str	r3, [r7, #12]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	60fb      	str	r3, [r7, #12]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	60fb      	str	r3, [r7, #12]
 800671e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006724:	4619      	mov	r1, r3
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f7ff fdd4 	bl	80062d4 <HAL_UARTEx_RxEventCallback>
 800672c:	e002      	b.n	8006734 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f7fb fb10 	bl	8001d54 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006734:	2300      	movs	r3, #0
 8006736:	e002      	b.n	800673e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006738:	2300      	movs	r3, #0
 800673a:	e000      	b.n	800673e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800673c:	2302      	movs	r3, #2
  }
}
 800673e:	4618      	mov	r0, r3
 8006740:	3730      	adds	r7, #48	@ 0x30
 8006742:	46bd      	mov	sp, r7
 8006744:	bd80      	pop	{r7, pc}
	...

08006748 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006748:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800674c:	b0c0      	sub	sp, #256	@ 0x100
 800674e:	af00      	add	r7, sp, #0
 8006750:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	691b      	ldr	r3, [r3, #16]
 800675c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006764:	68d9      	ldr	r1, [r3, #12]
 8006766:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800676a:	681a      	ldr	r2, [r3, #0]
 800676c:	ea40 0301 	orr.w	r3, r0, r1
 8006770:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006772:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006776:	689a      	ldr	r2, [r3, #8]
 8006778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800677c:	691b      	ldr	r3, [r3, #16]
 800677e:	431a      	orrs	r2, r3
 8006780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006784:	695b      	ldr	r3, [r3, #20]
 8006786:	431a      	orrs	r2, r3
 8006788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800678c:	69db      	ldr	r3, [r3, #28]
 800678e:	4313      	orrs	r3, r2
 8006790:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	68db      	ldr	r3, [r3, #12]
 800679c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80067a0:	f021 010c 	bic.w	r1, r1, #12
 80067a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80067ae:	430b      	orrs	r3, r1
 80067b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80067b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	695b      	ldr	r3, [r3, #20]
 80067ba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80067be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067c2:	6999      	ldr	r1, [r3, #24]
 80067c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	ea40 0301 	orr.w	r3, r0, r1
 80067ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80067d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067d4:	681a      	ldr	r2, [r3, #0]
 80067d6:	4b8f      	ldr	r3, [pc, #572]	@ (8006a14 <UART_SetConfig+0x2cc>)
 80067d8:	429a      	cmp	r2, r3
 80067da:	d005      	beq.n	80067e8 <UART_SetConfig+0xa0>
 80067dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067e0:	681a      	ldr	r2, [r3, #0]
 80067e2:	4b8d      	ldr	r3, [pc, #564]	@ (8006a18 <UART_SetConfig+0x2d0>)
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d104      	bne.n	80067f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80067e8:	f7fd fe00 	bl	80043ec <HAL_RCC_GetPCLK2Freq>
 80067ec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80067f0:	e003      	b.n	80067fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80067f2:	f7fd fde7 	bl	80043c4 <HAL_RCC_GetPCLK1Freq>
 80067f6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067fe:	69db      	ldr	r3, [r3, #28]
 8006800:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006804:	f040 810c 	bne.w	8006a20 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006808:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800680c:	2200      	movs	r2, #0
 800680e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006812:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006816:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800681a:	4622      	mov	r2, r4
 800681c:	462b      	mov	r3, r5
 800681e:	1891      	adds	r1, r2, r2
 8006820:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006822:	415b      	adcs	r3, r3
 8006824:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006826:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800682a:	4621      	mov	r1, r4
 800682c:	eb12 0801 	adds.w	r8, r2, r1
 8006830:	4629      	mov	r1, r5
 8006832:	eb43 0901 	adc.w	r9, r3, r1
 8006836:	f04f 0200 	mov.w	r2, #0
 800683a:	f04f 0300 	mov.w	r3, #0
 800683e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006842:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006846:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800684a:	4690      	mov	r8, r2
 800684c:	4699      	mov	r9, r3
 800684e:	4623      	mov	r3, r4
 8006850:	eb18 0303 	adds.w	r3, r8, r3
 8006854:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006858:	462b      	mov	r3, r5
 800685a:	eb49 0303 	adc.w	r3, r9, r3
 800685e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006862:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	2200      	movs	r2, #0
 800686a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800686e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006872:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006876:	460b      	mov	r3, r1
 8006878:	18db      	adds	r3, r3, r3
 800687a:	653b      	str	r3, [r7, #80]	@ 0x50
 800687c:	4613      	mov	r3, r2
 800687e:	eb42 0303 	adc.w	r3, r2, r3
 8006882:	657b      	str	r3, [r7, #84]	@ 0x54
 8006884:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006888:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800688c:	f7fa f91e 	bl	8000acc <__aeabi_uldivmod>
 8006890:	4602      	mov	r2, r0
 8006892:	460b      	mov	r3, r1
 8006894:	4b61      	ldr	r3, [pc, #388]	@ (8006a1c <UART_SetConfig+0x2d4>)
 8006896:	fba3 2302 	umull	r2, r3, r3, r2
 800689a:	095b      	lsrs	r3, r3, #5
 800689c:	011c      	lsls	r4, r3, #4
 800689e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068a2:	2200      	movs	r2, #0
 80068a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80068a8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80068ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80068b0:	4642      	mov	r2, r8
 80068b2:	464b      	mov	r3, r9
 80068b4:	1891      	adds	r1, r2, r2
 80068b6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80068b8:	415b      	adcs	r3, r3
 80068ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80068bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80068c0:	4641      	mov	r1, r8
 80068c2:	eb12 0a01 	adds.w	sl, r2, r1
 80068c6:	4649      	mov	r1, r9
 80068c8:	eb43 0b01 	adc.w	fp, r3, r1
 80068cc:	f04f 0200 	mov.w	r2, #0
 80068d0:	f04f 0300 	mov.w	r3, #0
 80068d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80068d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80068dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80068e0:	4692      	mov	sl, r2
 80068e2:	469b      	mov	fp, r3
 80068e4:	4643      	mov	r3, r8
 80068e6:	eb1a 0303 	adds.w	r3, sl, r3
 80068ea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80068ee:	464b      	mov	r3, r9
 80068f0:	eb4b 0303 	adc.w	r3, fp, r3
 80068f4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80068f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068fc:	685b      	ldr	r3, [r3, #4]
 80068fe:	2200      	movs	r2, #0
 8006900:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006904:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006908:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800690c:	460b      	mov	r3, r1
 800690e:	18db      	adds	r3, r3, r3
 8006910:	643b      	str	r3, [r7, #64]	@ 0x40
 8006912:	4613      	mov	r3, r2
 8006914:	eb42 0303 	adc.w	r3, r2, r3
 8006918:	647b      	str	r3, [r7, #68]	@ 0x44
 800691a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800691e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006922:	f7fa f8d3 	bl	8000acc <__aeabi_uldivmod>
 8006926:	4602      	mov	r2, r0
 8006928:	460b      	mov	r3, r1
 800692a:	4611      	mov	r1, r2
 800692c:	4b3b      	ldr	r3, [pc, #236]	@ (8006a1c <UART_SetConfig+0x2d4>)
 800692e:	fba3 2301 	umull	r2, r3, r3, r1
 8006932:	095b      	lsrs	r3, r3, #5
 8006934:	2264      	movs	r2, #100	@ 0x64
 8006936:	fb02 f303 	mul.w	r3, r2, r3
 800693a:	1acb      	subs	r3, r1, r3
 800693c:	00db      	lsls	r3, r3, #3
 800693e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006942:	4b36      	ldr	r3, [pc, #216]	@ (8006a1c <UART_SetConfig+0x2d4>)
 8006944:	fba3 2302 	umull	r2, r3, r3, r2
 8006948:	095b      	lsrs	r3, r3, #5
 800694a:	005b      	lsls	r3, r3, #1
 800694c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006950:	441c      	add	r4, r3
 8006952:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006956:	2200      	movs	r2, #0
 8006958:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800695c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006960:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006964:	4642      	mov	r2, r8
 8006966:	464b      	mov	r3, r9
 8006968:	1891      	adds	r1, r2, r2
 800696a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800696c:	415b      	adcs	r3, r3
 800696e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006970:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006974:	4641      	mov	r1, r8
 8006976:	1851      	adds	r1, r2, r1
 8006978:	6339      	str	r1, [r7, #48]	@ 0x30
 800697a:	4649      	mov	r1, r9
 800697c:	414b      	adcs	r3, r1
 800697e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006980:	f04f 0200 	mov.w	r2, #0
 8006984:	f04f 0300 	mov.w	r3, #0
 8006988:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800698c:	4659      	mov	r1, fp
 800698e:	00cb      	lsls	r3, r1, #3
 8006990:	4651      	mov	r1, sl
 8006992:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006996:	4651      	mov	r1, sl
 8006998:	00ca      	lsls	r2, r1, #3
 800699a:	4610      	mov	r0, r2
 800699c:	4619      	mov	r1, r3
 800699e:	4603      	mov	r3, r0
 80069a0:	4642      	mov	r2, r8
 80069a2:	189b      	adds	r3, r3, r2
 80069a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80069a8:	464b      	mov	r3, r9
 80069aa:	460a      	mov	r2, r1
 80069ac:	eb42 0303 	adc.w	r3, r2, r3
 80069b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80069b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80069c0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80069c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80069c8:	460b      	mov	r3, r1
 80069ca:	18db      	adds	r3, r3, r3
 80069cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069ce:	4613      	mov	r3, r2
 80069d0:	eb42 0303 	adc.w	r3, r2, r3
 80069d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80069da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80069de:	f7fa f875 	bl	8000acc <__aeabi_uldivmod>
 80069e2:	4602      	mov	r2, r0
 80069e4:	460b      	mov	r3, r1
 80069e6:	4b0d      	ldr	r3, [pc, #52]	@ (8006a1c <UART_SetConfig+0x2d4>)
 80069e8:	fba3 1302 	umull	r1, r3, r3, r2
 80069ec:	095b      	lsrs	r3, r3, #5
 80069ee:	2164      	movs	r1, #100	@ 0x64
 80069f0:	fb01 f303 	mul.w	r3, r1, r3
 80069f4:	1ad3      	subs	r3, r2, r3
 80069f6:	00db      	lsls	r3, r3, #3
 80069f8:	3332      	adds	r3, #50	@ 0x32
 80069fa:	4a08      	ldr	r2, [pc, #32]	@ (8006a1c <UART_SetConfig+0x2d4>)
 80069fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006a00:	095b      	lsrs	r3, r3, #5
 8006a02:	f003 0207 	and.w	r2, r3, #7
 8006a06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4422      	add	r2, r4
 8006a0e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006a10:	e106      	b.n	8006c20 <UART_SetConfig+0x4d8>
 8006a12:	bf00      	nop
 8006a14:	40011000 	.word	0x40011000
 8006a18:	40011400 	.word	0x40011400
 8006a1c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a24:	2200      	movs	r2, #0
 8006a26:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006a2a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006a2e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006a32:	4642      	mov	r2, r8
 8006a34:	464b      	mov	r3, r9
 8006a36:	1891      	adds	r1, r2, r2
 8006a38:	6239      	str	r1, [r7, #32]
 8006a3a:	415b      	adcs	r3, r3
 8006a3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006a42:	4641      	mov	r1, r8
 8006a44:	1854      	adds	r4, r2, r1
 8006a46:	4649      	mov	r1, r9
 8006a48:	eb43 0501 	adc.w	r5, r3, r1
 8006a4c:	f04f 0200 	mov.w	r2, #0
 8006a50:	f04f 0300 	mov.w	r3, #0
 8006a54:	00eb      	lsls	r3, r5, #3
 8006a56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a5a:	00e2      	lsls	r2, r4, #3
 8006a5c:	4614      	mov	r4, r2
 8006a5e:	461d      	mov	r5, r3
 8006a60:	4643      	mov	r3, r8
 8006a62:	18e3      	adds	r3, r4, r3
 8006a64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006a68:	464b      	mov	r3, r9
 8006a6a:	eb45 0303 	adc.w	r3, r5, r3
 8006a6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006a72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a7e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006a82:	f04f 0200 	mov.w	r2, #0
 8006a86:	f04f 0300 	mov.w	r3, #0
 8006a8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006a8e:	4629      	mov	r1, r5
 8006a90:	008b      	lsls	r3, r1, #2
 8006a92:	4621      	mov	r1, r4
 8006a94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a98:	4621      	mov	r1, r4
 8006a9a:	008a      	lsls	r2, r1, #2
 8006a9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006aa0:	f7fa f814 	bl	8000acc <__aeabi_uldivmod>
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	460b      	mov	r3, r1
 8006aa8:	4b60      	ldr	r3, [pc, #384]	@ (8006c2c <UART_SetConfig+0x4e4>)
 8006aaa:	fba3 2302 	umull	r2, r3, r3, r2
 8006aae:	095b      	lsrs	r3, r3, #5
 8006ab0:	011c      	lsls	r4, r3, #4
 8006ab2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006abc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006ac0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006ac4:	4642      	mov	r2, r8
 8006ac6:	464b      	mov	r3, r9
 8006ac8:	1891      	adds	r1, r2, r2
 8006aca:	61b9      	str	r1, [r7, #24]
 8006acc:	415b      	adcs	r3, r3
 8006ace:	61fb      	str	r3, [r7, #28]
 8006ad0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ad4:	4641      	mov	r1, r8
 8006ad6:	1851      	adds	r1, r2, r1
 8006ad8:	6139      	str	r1, [r7, #16]
 8006ada:	4649      	mov	r1, r9
 8006adc:	414b      	adcs	r3, r1
 8006ade:	617b      	str	r3, [r7, #20]
 8006ae0:	f04f 0200 	mov.w	r2, #0
 8006ae4:	f04f 0300 	mov.w	r3, #0
 8006ae8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006aec:	4659      	mov	r1, fp
 8006aee:	00cb      	lsls	r3, r1, #3
 8006af0:	4651      	mov	r1, sl
 8006af2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006af6:	4651      	mov	r1, sl
 8006af8:	00ca      	lsls	r2, r1, #3
 8006afa:	4610      	mov	r0, r2
 8006afc:	4619      	mov	r1, r3
 8006afe:	4603      	mov	r3, r0
 8006b00:	4642      	mov	r2, r8
 8006b02:	189b      	adds	r3, r3, r2
 8006b04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006b08:	464b      	mov	r3, r9
 8006b0a:	460a      	mov	r2, r1
 8006b0c:	eb42 0303 	adc.w	r3, r2, r3
 8006b10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006b1e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006b20:	f04f 0200 	mov.w	r2, #0
 8006b24:	f04f 0300 	mov.w	r3, #0
 8006b28:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006b2c:	4649      	mov	r1, r9
 8006b2e:	008b      	lsls	r3, r1, #2
 8006b30:	4641      	mov	r1, r8
 8006b32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b36:	4641      	mov	r1, r8
 8006b38:	008a      	lsls	r2, r1, #2
 8006b3a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006b3e:	f7f9 ffc5 	bl	8000acc <__aeabi_uldivmod>
 8006b42:	4602      	mov	r2, r0
 8006b44:	460b      	mov	r3, r1
 8006b46:	4611      	mov	r1, r2
 8006b48:	4b38      	ldr	r3, [pc, #224]	@ (8006c2c <UART_SetConfig+0x4e4>)
 8006b4a:	fba3 2301 	umull	r2, r3, r3, r1
 8006b4e:	095b      	lsrs	r3, r3, #5
 8006b50:	2264      	movs	r2, #100	@ 0x64
 8006b52:	fb02 f303 	mul.w	r3, r2, r3
 8006b56:	1acb      	subs	r3, r1, r3
 8006b58:	011b      	lsls	r3, r3, #4
 8006b5a:	3332      	adds	r3, #50	@ 0x32
 8006b5c:	4a33      	ldr	r2, [pc, #204]	@ (8006c2c <UART_SetConfig+0x4e4>)
 8006b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8006b62:	095b      	lsrs	r3, r3, #5
 8006b64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006b68:	441c      	add	r4, r3
 8006b6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b6e:	2200      	movs	r2, #0
 8006b70:	673b      	str	r3, [r7, #112]	@ 0x70
 8006b72:	677a      	str	r2, [r7, #116]	@ 0x74
 8006b74:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006b78:	4642      	mov	r2, r8
 8006b7a:	464b      	mov	r3, r9
 8006b7c:	1891      	adds	r1, r2, r2
 8006b7e:	60b9      	str	r1, [r7, #8]
 8006b80:	415b      	adcs	r3, r3
 8006b82:	60fb      	str	r3, [r7, #12]
 8006b84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b88:	4641      	mov	r1, r8
 8006b8a:	1851      	adds	r1, r2, r1
 8006b8c:	6039      	str	r1, [r7, #0]
 8006b8e:	4649      	mov	r1, r9
 8006b90:	414b      	adcs	r3, r1
 8006b92:	607b      	str	r3, [r7, #4]
 8006b94:	f04f 0200 	mov.w	r2, #0
 8006b98:	f04f 0300 	mov.w	r3, #0
 8006b9c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006ba0:	4659      	mov	r1, fp
 8006ba2:	00cb      	lsls	r3, r1, #3
 8006ba4:	4651      	mov	r1, sl
 8006ba6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006baa:	4651      	mov	r1, sl
 8006bac:	00ca      	lsls	r2, r1, #3
 8006bae:	4610      	mov	r0, r2
 8006bb0:	4619      	mov	r1, r3
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	4642      	mov	r2, r8
 8006bb6:	189b      	adds	r3, r3, r2
 8006bb8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006bba:	464b      	mov	r3, r9
 8006bbc:	460a      	mov	r2, r1
 8006bbe:	eb42 0303 	adc.w	r3, r2, r3
 8006bc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	663b      	str	r3, [r7, #96]	@ 0x60
 8006bce:	667a      	str	r2, [r7, #100]	@ 0x64
 8006bd0:	f04f 0200 	mov.w	r2, #0
 8006bd4:	f04f 0300 	mov.w	r3, #0
 8006bd8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006bdc:	4649      	mov	r1, r9
 8006bde:	008b      	lsls	r3, r1, #2
 8006be0:	4641      	mov	r1, r8
 8006be2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006be6:	4641      	mov	r1, r8
 8006be8:	008a      	lsls	r2, r1, #2
 8006bea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006bee:	f7f9 ff6d 	bl	8000acc <__aeabi_uldivmod>
 8006bf2:	4602      	mov	r2, r0
 8006bf4:	460b      	mov	r3, r1
 8006bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8006c2c <UART_SetConfig+0x4e4>)
 8006bf8:	fba3 1302 	umull	r1, r3, r3, r2
 8006bfc:	095b      	lsrs	r3, r3, #5
 8006bfe:	2164      	movs	r1, #100	@ 0x64
 8006c00:	fb01 f303 	mul.w	r3, r1, r3
 8006c04:	1ad3      	subs	r3, r2, r3
 8006c06:	011b      	lsls	r3, r3, #4
 8006c08:	3332      	adds	r3, #50	@ 0x32
 8006c0a:	4a08      	ldr	r2, [pc, #32]	@ (8006c2c <UART_SetConfig+0x4e4>)
 8006c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8006c10:	095b      	lsrs	r3, r3, #5
 8006c12:	f003 020f 	and.w	r2, r3, #15
 8006c16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4422      	add	r2, r4
 8006c1e:	609a      	str	r2, [r3, #8]
}
 8006c20:	bf00      	nop
 8006c22:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006c26:	46bd      	mov	sp, r7
 8006c28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c2c:	51eb851f 	.word	0x51eb851f

08006c30 <atoi>:
 8006c30:	220a      	movs	r2, #10
 8006c32:	2100      	movs	r1, #0
 8006c34:	f000 b87a 	b.w	8006d2c <strtol>

08006c38 <_strtol_l.isra.0>:
 8006c38:	2b24      	cmp	r3, #36	@ 0x24
 8006c3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c3e:	4686      	mov	lr, r0
 8006c40:	4690      	mov	r8, r2
 8006c42:	d801      	bhi.n	8006c48 <_strtol_l.isra.0+0x10>
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d106      	bne.n	8006c56 <_strtol_l.isra.0+0x1e>
 8006c48:	f000 f8a4 	bl	8006d94 <__errno>
 8006c4c:	2316      	movs	r3, #22
 8006c4e:	6003      	str	r3, [r0, #0]
 8006c50:	2000      	movs	r0, #0
 8006c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c56:	4834      	ldr	r0, [pc, #208]	@ (8006d28 <_strtol_l.isra.0+0xf0>)
 8006c58:	460d      	mov	r5, r1
 8006c5a:	462a      	mov	r2, r5
 8006c5c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006c60:	5d06      	ldrb	r6, [r0, r4]
 8006c62:	f016 0608 	ands.w	r6, r6, #8
 8006c66:	d1f8      	bne.n	8006c5a <_strtol_l.isra.0+0x22>
 8006c68:	2c2d      	cmp	r4, #45	@ 0x2d
 8006c6a:	d110      	bne.n	8006c8e <_strtol_l.isra.0+0x56>
 8006c6c:	782c      	ldrb	r4, [r5, #0]
 8006c6e:	2601      	movs	r6, #1
 8006c70:	1c95      	adds	r5, r2, #2
 8006c72:	f033 0210 	bics.w	r2, r3, #16
 8006c76:	d115      	bne.n	8006ca4 <_strtol_l.isra.0+0x6c>
 8006c78:	2c30      	cmp	r4, #48	@ 0x30
 8006c7a:	d10d      	bne.n	8006c98 <_strtol_l.isra.0+0x60>
 8006c7c:	782a      	ldrb	r2, [r5, #0]
 8006c7e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006c82:	2a58      	cmp	r2, #88	@ 0x58
 8006c84:	d108      	bne.n	8006c98 <_strtol_l.isra.0+0x60>
 8006c86:	786c      	ldrb	r4, [r5, #1]
 8006c88:	3502      	adds	r5, #2
 8006c8a:	2310      	movs	r3, #16
 8006c8c:	e00a      	b.n	8006ca4 <_strtol_l.isra.0+0x6c>
 8006c8e:	2c2b      	cmp	r4, #43	@ 0x2b
 8006c90:	bf04      	itt	eq
 8006c92:	782c      	ldrbeq	r4, [r5, #0]
 8006c94:	1c95      	addeq	r5, r2, #2
 8006c96:	e7ec      	b.n	8006c72 <_strtol_l.isra.0+0x3a>
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d1f6      	bne.n	8006c8a <_strtol_l.isra.0+0x52>
 8006c9c:	2c30      	cmp	r4, #48	@ 0x30
 8006c9e:	bf14      	ite	ne
 8006ca0:	230a      	movne	r3, #10
 8006ca2:	2308      	moveq	r3, #8
 8006ca4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006ca8:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006cac:	2200      	movs	r2, #0
 8006cae:	fbbc f9f3 	udiv	r9, ip, r3
 8006cb2:	4610      	mov	r0, r2
 8006cb4:	fb03 ca19 	mls	sl, r3, r9, ip
 8006cb8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006cbc:	2f09      	cmp	r7, #9
 8006cbe:	d80f      	bhi.n	8006ce0 <_strtol_l.isra.0+0xa8>
 8006cc0:	463c      	mov	r4, r7
 8006cc2:	42a3      	cmp	r3, r4
 8006cc4:	dd1b      	ble.n	8006cfe <_strtol_l.isra.0+0xc6>
 8006cc6:	1c57      	adds	r7, r2, #1
 8006cc8:	d007      	beq.n	8006cda <_strtol_l.isra.0+0xa2>
 8006cca:	4581      	cmp	r9, r0
 8006ccc:	d314      	bcc.n	8006cf8 <_strtol_l.isra.0+0xc0>
 8006cce:	d101      	bne.n	8006cd4 <_strtol_l.isra.0+0x9c>
 8006cd0:	45a2      	cmp	sl, r4
 8006cd2:	db11      	blt.n	8006cf8 <_strtol_l.isra.0+0xc0>
 8006cd4:	fb00 4003 	mla	r0, r0, r3, r4
 8006cd8:	2201      	movs	r2, #1
 8006cda:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006cde:	e7eb      	b.n	8006cb8 <_strtol_l.isra.0+0x80>
 8006ce0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006ce4:	2f19      	cmp	r7, #25
 8006ce6:	d801      	bhi.n	8006cec <_strtol_l.isra.0+0xb4>
 8006ce8:	3c37      	subs	r4, #55	@ 0x37
 8006cea:	e7ea      	b.n	8006cc2 <_strtol_l.isra.0+0x8a>
 8006cec:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006cf0:	2f19      	cmp	r7, #25
 8006cf2:	d804      	bhi.n	8006cfe <_strtol_l.isra.0+0xc6>
 8006cf4:	3c57      	subs	r4, #87	@ 0x57
 8006cf6:	e7e4      	b.n	8006cc2 <_strtol_l.isra.0+0x8a>
 8006cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8006cfc:	e7ed      	b.n	8006cda <_strtol_l.isra.0+0xa2>
 8006cfe:	1c53      	adds	r3, r2, #1
 8006d00:	d108      	bne.n	8006d14 <_strtol_l.isra.0+0xdc>
 8006d02:	2322      	movs	r3, #34	@ 0x22
 8006d04:	f8ce 3000 	str.w	r3, [lr]
 8006d08:	4660      	mov	r0, ip
 8006d0a:	f1b8 0f00 	cmp.w	r8, #0
 8006d0e:	d0a0      	beq.n	8006c52 <_strtol_l.isra.0+0x1a>
 8006d10:	1e69      	subs	r1, r5, #1
 8006d12:	e006      	b.n	8006d22 <_strtol_l.isra.0+0xea>
 8006d14:	b106      	cbz	r6, 8006d18 <_strtol_l.isra.0+0xe0>
 8006d16:	4240      	negs	r0, r0
 8006d18:	f1b8 0f00 	cmp.w	r8, #0
 8006d1c:	d099      	beq.n	8006c52 <_strtol_l.isra.0+0x1a>
 8006d1e:	2a00      	cmp	r2, #0
 8006d20:	d1f6      	bne.n	8006d10 <_strtol_l.isra.0+0xd8>
 8006d22:	f8c8 1000 	str.w	r1, [r8]
 8006d26:	e794      	b.n	8006c52 <_strtol_l.isra.0+0x1a>
 8006d28:	0800791d 	.word	0x0800791d

08006d2c <strtol>:
 8006d2c:	4613      	mov	r3, r2
 8006d2e:	460a      	mov	r2, r1
 8006d30:	4601      	mov	r1, r0
 8006d32:	4802      	ldr	r0, [pc, #8]	@ (8006d3c <strtol+0x10>)
 8006d34:	6800      	ldr	r0, [r0, #0]
 8006d36:	f7ff bf7f 	b.w	8006c38 <_strtol_l.isra.0>
 8006d3a:	bf00      	nop
 8006d3c:	2000000c 	.word	0x2000000c

08006d40 <siprintf>:
 8006d40:	b40e      	push	{r1, r2, r3}
 8006d42:	b510      	push	{r4, lr}
 8006d44:	b09d      	sub	sp, #116	@ 0x74
 8006d46:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006d48:	9002      	str	r0, [sp, #8]
 8006d4a:	9006      	str	r0, [sp, #24]
 8006d4c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006d50:	480a      	ldr	r0, [pc, #40]	@ (8006d7c <siprintf+0x3c>)
 8006d52:	9107      	str	r1, [sp, #28]
 8006d54:	9104      	str	r1, [sp, #16]
 8006d56:	490a      	ldr	r1, [pc, #40]	@ (8006d80 <siprintf+0x40>)
 8006d58:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d5c:	9105      	str	r1, [sp, #20]
 8006d5e:	2400      	movs	r4, #0
 8006d60:	a902      	add	r1, sp, #8
 8006d62:	6800      	ldr	r0, [r0, #0]
 8006d64:	9301      	str	r3, [sp, #4]
 8006d66:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006d68:	f000 f994 	bl	8007094 <_svfiprintf_r>
 8006d6c:	9b02      	ldr	r3, [sp, #8]
 8006d6e:	701c      	strb	r4, [r3, #0]
 8006d70:	b01d      	add	sp, #116	@ 0x74
 8006d72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d76:	b003      	add	sp, #12
 8006d78:	4770      	bx	lr
 8006d7a:	bf00      	nop
 8006d7c:	2000000c 	.word	0x2000000c
 8006d80:	ffff0208 	.word	0xffff0208

08006d84 <memset>:
 8006d84:	4402      	add	r2, r0
 8006d86:	4603      	mov	r3, r0
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d100      	bne.n	8006d8e <memset+0xa>
 8006d8c:	4770      	bx	lr
 8006d8e:	f803 1b01 	strb.w	r1, [r3], #1
 8006d92:	e7f9      	b.n	8006d88 <memset+0x4>

08006d94 <__errno>:
 8006d94:	4b01      	ldr	r3, [pc, #4]	@ (8006d9c <__errno+0x8>)
 8006d96:	6818      	ldr	r0, [r3, #0]
 8006d98:	4770      	bx	lr
 8006d9a:	bf00      	nop
 8006d9c:	2000000c 	.word	0x2000000c

08006da0 <__libc_init_array>:
 8006da0:	b570      	push	{r4, r5, r6, lr}
 8006da2:	4d0d      	ldr	r5, [pc, #52]	@ (8006dd8 <__libc_init_array+0x38>)
 8006da4:	4c0d      	ldr	r4, [pc, #52]	@ (8006ddc <__libc_init_array+0x3c>)
 8006da6:	1b64      	subs	r4, r4, r5
 8006da8:	10a4      	asrs	r4, r4, #2
 8006daa:	2600      	movs	r6, #0
 8006dac:	42a6      	cmp	r6, r4
 8006dae:	d109      	bne.n	8006dc4 <__libc_init_array+0x24>
 8006db0:	4d0b      	ldr	r5, [pc, #44]	@ (8006de0 <__libc_init_array+0x40>)
 8006db2:	4c0c      	ldr	r4, [pc, #48]	@ (8006de4 <__libc_init_array+0x44>)
 8006db4:	f000 fc64 	bl	8007680 <_init>
 8006db8:	1b64      	subs	r4, r4, r5
 8006dba:	10a4      	asrs	r4, r4, #2
 8006dbc:	2600      	movs	r6, #0
 8006dbe:	42a6      	cmp	r6, r4
 8006dc0:	d105      	bne.n	8006dce <__libc_init_array+0x2e>
 8006dc2:	bd70      	pop	{r4, r5, r6, pc}
 8006dc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dc8:	4798      	blx	r3
 8006dca:	3601      	adds	r6, #1
 8006dcc:	e7ee      	b.n	8006dac <__libc_init_array+0xc>
 8006dce:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dd2:	4798      	blx	r3
 8006dd4:	3601      	adds	r6, #1
 8006dd6:	e7f2      	b.n	8006dbe <__libc_init_array+0x1e>
 8006dd8:	08007a58 	.word	0x08007a58
 8006ddc:	08007a58 	.word	0x08007a58
 8006de0:	08007a58 	.word	0x08007a58
 8006de4:	08007a5c 	.word	0x08007a5c

08006de8 <__retarget_lock_acquire_recursive>:
 8006de8:	4770      	bx	lr

08006dea <__retarget_lock_release_recursive>:
 8006dea:	4770      	bx	lr

08006dec <_free_r>:
 8006dec:	b538      	push	{r3, r4, r5, lr}
 8006dee:	4605      	mov	r5, r0
 8006df0:	2900      	cmp	r1, #0
 8006df2:	d041      	beq.n	8006e78 <_free_r+0x8c>
 8006df4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006df8:	1f0c      	subs	r4, r1, #4
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	bfb8      	it	lt
 8006dfe:	18e4      	addlt	r4, r4, r3
 8006e00:	f000 f8e0 	bl	8006fc4 <__malloc_lock>
 8006e04:	4a1d      	ldr	r2, [pc, #116]	@ (8006e7c <_free_r+0x90>)
 8006e06:	6813      	ldr	r3, [r2, #0]
 8006e08:	b933      	cbnz	r3, 8006e18 <_free_r+0x2c>
 8006e0a:	6063      	str	r3, [r4, #4]
 8006e0c:	6014      	str	r4, [r2, #0]
 8006e0e:	4628      	mov	r0, r5
 8006e10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e14:	f000 b8dc 	b.w	8006fd0 <__malloc_unlock>
 8006e18:	42a3      	cmp	r3, r4
 8006e1a:	d908      	bls.n	8006e2e <_free_r+0x42>
 8006e1c:	6820      	ldr	r0, [r4, #0]
 8006e1e:	1821      	adds	r1, r4, r0
 8006e20:	428b      	cmp	r3, r1
 8006e22:	bf01      	itttt	eq
 8006e24:	6819      	ldreq	r1, [r3, #0]
 8006e26:	685b      	ldreq	r3, [r3, #4]
 8006e28:	1809      	addeq	r1, r1, r0
 8006e2a:	6021      	streq	r1, [r4, #0]
 8006e2c:	e7ed      	b.n	8006e0a <_free_r+0x1e>
 8006e2e:	461a      	mov	r2, r3
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	b10b      	cbz	r3, 8006e38 <_free_r+0x4c>
 8006e34:	42a3      	cmp	r3, r4
 8006e36:	d9fa      	bls.n	8006e2e <_free_r+0x42>
 8006e38:	6811      	ldr	r1, [r2, #0]
 8006e3a:	1850      	adds	r0, r2, r1
 8006e3c:	42a0      	cmp	r0, r4
 8006e3e:	d10b      	bne.n	8006e58 <_free_r+0x6c>
 8006e40:	6820      	ldr	r0, [r4, #0]
 8006e42:	4401      	add	r1, r0
 8006e44:	1850      	adds	r0, r2, r1
 8006e46:	4283      	cmp	r3, r0
 8006e48:	6011      	str	r1, [r2, #0]
 8006e4a:	d1e0      	bne.n	8006e0e <_free_r+0x22>
 8006e4c:	6818      	ldr	r0, [r3, #0]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	6053      	str	r3, [r2, #4]
 8006e52:	4408      	add	r0, r1
 8006e54:	6010      	str	r0, [r2, #0]
 8006e56:	e7da      	b.n	8006e0e <_free_r+0x22>
 8006e58:	d902      	bls.n	8006e60 <_free_r+0x74>
 8006e5a:	230c      	movs	r3, #12
 8006e5c:	602b      	str	r3, [r5, #0]
 8006e5e:	e7d6      	b.n	8006e0e <_free_r+0x22>
 8006e60:	6820      	ldr	r0, [r4, #0]
 8006e62:	1821      	adds	r1, r4, r0
 8006e64:	428b      	cmp	r3, r1
 8006e66:	bf04      	itt	eq
 8006e68:	6819      	ldreq	r1, [r3, #0]
 8006e6a:	685b      	ldreq	r3, [r3, #4]
 8006e6c:	6063      	str	r3, [r4, #4]
 8006e6e:	bf04      	itt	eq
 8006e70:	1809      	addeq	r1, r1, r0
 8006e72:	6021      	streq	r1, [r4, #0]
 8006e74:	6054      	str	r4, [r2, #4]
 8006e76:	e7ca      	b.n	8006e0e <_free_r+0x22>
 8006e78:	bd38      	pop	{r3, r4, r5, pc}
 8006e7a:	bf00      	nop
 8006e7c:	200004a4 	.word	0x200004a4

08006e80 <sbrk_aligned>:
 8006e80:	b570      	push	{r4, r5, r6, lr}
 8006e82:	4e0f      	ldr	r6, [pc, #60]	@ (8006ec0 <sbrk_aligned+0x40>)
 8006e84:	460c      	mov	r4, r1
 8006e86:	6831      	ldr	r1, [r6, #0]
 8006e88:	4605      	mov	r5, r0
 8006e8a:	b911      	cbnz	r1, 8006e92 <sbrk_aligned+0x12>
 8006e8c:	f000 fba4 	bl	80075d8 <_sbrk_r>
 8006e90:	6030      	str	r0, [r6, #0]
 8006e92:	4621      	mov	r1, r4
 8006e94:	4628      	mov	r0, r5
 8006e96:	f000 fb9f 	bl	80075d8 <_sbrk_r>
 8006e9a:	1c43      	adds	r3, r0, #1
 8006e9c:	d103      	bne.n	8006ea6 <sbrk_aligned+0x26>
 8006e9e:	f04f 34ff 	mov.w	r4, #4294967295
 8006ea2:	4620      	mov	r0, r4
 8006ea4:	bd70      	pop	{r4, r5, r6, pc}
 8006ea6:	1cc4      	adds	r4, r0, #3
 8006ea8:	f024 0403 	bic.w	r4, r4, #3
 8006eac:	42a0      	cmp	r0, r4
 8006eae:	d0f8      	beq.n	8006ea2 <sbrk_aligned+0x22>
 8006eb0:	1a21      	subs	r1, r4, r0
 8006eb2:	4628      	mov	r0, r5
 8006eb4:	f000 fb90 	bl	80075d8 <_sbrk_r>
 8006eb8:	3001      	adds	r0, #1
 8006eba:	d1f2      	bne.n	8006ea2 <sbrk_aligned+0x22>
 8006ebc:	e7ef      	b.n	8006e9e <sbrk_aligned+0x1e>
 8006ebe:	bf00      	nop
 8006ec0:	200004a0 	.word	0x200004a0

08006ec4 <_malloc_r>:
 8006ec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ec8:	1ccd      	adds	r5, r1, #3
 8006eca:	f025 0503 	bic.w	r5, r5, #3
 8006ece:	3508      	adds	r5, #8
 8006ed0:	2d0c      	cmp	r5, #12
 8006ed2:	bf38      	it	cc
 8006ed4:	250c      	movcc	r5, #12
 8006ed6:	2d00      	cmp	r5, #0
 8006ed8:	4606      	mov	r6, r0
 8006eda:	db01      	blt.n	8006ee0 <_malloc_r+0x1c>
 8006edc:	42a9      	cmp	r1, r5
 8006ede:	d904      	bls.n	8006eea <_malloc_r+0x26>
 8006ee0:	230c      	movs	r3, #12
 8006ee2:	6033      	str	r3, [r6, #0]
 8006ee4:	2000      	movs	r0, #0
 8006ee6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006eea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006fc0 <_malloc_r+0xfc>
 8006eee:	f000 f869 	bl	8006fc4 <__malloc_lock>
 8006ef2:	f8d8 3000 	ldr.w	r3, [r8]
 8006ef6:	461c      	mov	r4, r3
 8006ef8:	bb44      	cbnz	r4, 8006f4c <_malloc_r+0x88>
 8006efa:	4629      	mov	r1, r5
 8006efc:	4630      	mov	r0, r6
 8006efe:	f7ff ffbf 	bl	8006e80 <sbrk_aligned>
 8006f02:	1c43      	adds	r3, r0, #1
 8006f04:	4604      	mov	r4, r0
 8006f06:	d158      	bne.n	8006fba <_malloc_r+0xf6>
 8006f08:	f8d8 4000 	ldr.w	r4, [r8]
 8006f0c:	4627      	mov	r7, r4
 8006f0e:	2f00      	cmp	r7, #0
 8006f10:	d143      	bne.n	8006f9a <_malloc_r+0xd6>
 8006f12:	2c00      	cmp	r4, #0
 8006f14:	d04b      	beq.n	8006fae <_malloc_r+0xea>
 8006f16:	6823      	ldr	r3, [r4, #0]
 8006f18:	4639      	mov	r1, r7
 8006f1a:	4630      	mov	r0, r6
 8006f1c:	eb04 0903 	add.w	r9, r4, r3
 8006f20:	f000 fb5a 	bl	80075d8 <_sbrk_r>
 8006f24:	4581      	cmp	r9, r0
 8006f26:	d142      	bne.n	8006fae <_malloc_r+0xea>
 8006f28:	6821      	ldr	r1, [r4, #0]
 8006f2a:	1a6d      	subs	r5, r5, r1
 8006f2c:	4629      	mov	r1, r5
 8006f2e:	4630      	mov	r0, r6
 8006f30:	f7ff ffa6 	bl	8006e80 <sbrk_aligned>
 8006f34:	3001      	adds	r0, #1
 8006f36:	d03a      	beq.n	8006fae <_malloc_r+0xea>
 8006f38:	6823      	ldr	r3, [r4, #0]
 8006f3a:	442b      	add	r3, r5
 8006f3c:	6023      	str	r3, [r4, #0]
 8006f3e:	f8d8 3000 	ldr.w	r3, [r8]
 8006f42:	685a      	ldr	r2, [r3, #4]
 8006f44:	bb62      	cbnz	r2, 8006fa0 <_malloc_r+0xdc>
 8006f46:	f8c8 7000 	str.w	r7, [r8]
 8006f4a:	e00f      	b.n	8006f6c <_malloc_r+0xa8>
 8006f4c:	6822      	ldr	r2, [r4, #0]
 8006f4e:	1b52      	subs	r2, r2, r5
 8006f50:	d420      	bmi.n	8006f94 <_malloc_r+0xd0>
 8006f52:	2a0b      	cmp	r2, #11
 8006f54:	d917      	bls.n	8006f86 <_malloc_r+0xc2>
 8006f56:	1961      	adds	r1, r4, r5
 8006f58:	42a3      	cmp	r3, r4
 8006f5a:	6025      	str	r5, [r4, #0]
 8006f5c:	bf18      	it	ne
 8006f5e:	6059      	strne	r1, [r3, #4]
 8006f60:	6863      	ldr	r3, [r4, #4]
 8006f62:	bf08      	it	eq
 8006f64:	f8c8 1000 	streq.w	r1, [r8]
 8006f68:	5162      	str	r2, [r4, r5]
 8006f6a:	604b      	str	r3, [r1, #4]
 8006f6c:	4630      	mov	r0, r6
 8006f6e:	f000 f82f 	bl	8006fd0 <__malloc_unlock>
 8006f72:	f104 000b 	add.w	r0, r4, #11
 8006f76:	1d23      	adds	r3, r4, #4
 8006f78:	f020 0007 	bic.w	r0, r0, #7
 8006f7c:	1ac2      	subs	r2, r0, r3
 8006f7e:	bf1c      	itt	ne
 8006f80:	1a1b      	subne	r3, r3, r0
 8006f82:	50a3      	strne	r3, [r4, r2]
 8006f84:	e7af      	b.n	8006ee6 <_malloc_r+0x22>
 8006f86:	6862      	ldr	r2, [r4, #4]
 8006f88:	42a3      	cmp	r3, r4
 8006f8a:	bf0c      	ite	eq
 8006f8c:	f8c8 2000 	streq.w	r2, [r8]
 8006f90:	605a      	strne	r2, [r3, #4]
 8006f92:	e7eb      	b.n	8006f6c <_malloc_r+0xa8>
 8006f94:	4623      	mov	r3, r4
 8006f96:	6864      	ldr	r4, [r4, #4]
 8006f98:	e7ae      	b.n	8006ef8 <_malloc_r+0x34>
 8006f9a:	463c      	mov	r4, r7
 8006f9c:	687f      	ldr	r7, [r7, #4]
 8006f9e:	e7b6      	b.n	8006f0e <_malloc_r+0x4a>
 8006fa0:	461a      	mov	r2, r3
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	42a3      	cmp	r3, r4
 8006fa6:	d1fb      	bne.n	8006fa0 <_malloc_r+0xdc>
 8006fa8:	2300      	movs	r3, #0
 8006faa:	6053      	str	r3, [r2, #4]
 8006fac:	e7de      	b.n	8006f6c <_malloc_r+0xa8>
 8006fae:	230c      	movs	r3, #12
 8006fb0:	6033      	str	r3, [r6, #0]
 8006fb2:	4630      	mov	r0, r6
 8006fb4:	f000 f80c 	bl	8006fd0 <__malloc_unlock>
 8006fb8:	e794      	b.n	8006ee4 <_malloc_r+0x20>
 8006fba:	6005      	str	r5, [r0, #0]
 8006fbc:	e7d6      	b.n	8006f6c <_malloc_r+0xa8>
 8006fbe:	bf00      	nop
 8006fc0:	200004a4 	.word	0x200004a4

08006fc4 <__malloc_lock>:
 8006fc4:	4801      	ldr	r0, [pc, #4]	@ (8006fcc <__malloc_lock+0x8>)
 8006fc6:	f7ff bf0f 	b.w	8006de8 <__retarget_lock_acquire_recursive>
 8006fca:	bf00      	nop
 8006fcc:	2000049c 	.word	0x2000049c

08006fd0 <__malloc_unlock>:
 8006fd0:	4801      	ldr	r0, [pc, #4]	@ (8006fd8 <__malloc_unlock+0x8>)
 8006fd2:	f7ff bf0a 	b.w	8006dea <__retarget_lock_release_recursive>
 8006fd6:	bf00      	nop
 8006fd8:	2000049c 	.word	0x2000049c

08006fdc <__ssputs_r>:
 8006fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fe0:	688e      	ldr	r6, [r1, #8]
 8006fe2:	461f      	mov	r7, r3
 8006fe4:	42be      	cmp	r6, r7
 8006fe6:	680b      	ldr	r3, [r1, #0]
 8006fe8:	4682      	mov	sl, r0
 8006fea:	460c      	mov	r4, r1
 8006fec:	4690      	mov	r8, r2
 8006fee:	d82d      	bhi.n	800704c <__ssputs_r+0x70>
 8006ff0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006ff4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006ff8:	d026      	beq.n	8007048 <__ssputs_r+0x6c>
 8006ffa:	6965      	ldr	r5, [r4, #20]
 8006ffc:	6909      	ldr	r1, [r1, #16]
 8006ffe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007002:	eba3 0901 	sub.w	r9, r3, r1
 8007006:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800700a:	1c7b      	adds	r3, r7, #1
 800700c:	444b      	add	r3, r9
 800700e:	106d      	asrs	r5, r5, #1
 8007010:	429d      	cmp	r5, r3
 8007012:	bf38      	it	cc
 8007014:	461d      	movcc	r5, r3
 8007016:	0553      	lsls	r3, r2, #21
 8007018:	d527      	bpl.n	800706a <__ssputs_r+0x8e>
 800701a:	4629      	mov	r1, r5
 800701c:	f7ff ff52 	bl	8006ec4 <_malloc_r>
 8007020:	4606      	mov	r6, r0
 8007022:	b360      	cbz	r0, 800707e <__ssputs_r+0xa2>
 8007024:	6921      	ldr	r1, [r4, #16]
 8007026:	464a      	mov	r2, r9
 8007028:	f000 fae6 	bl	80075f8 <memcpy>
 800702c:	89a3      	ldrh	r3, [r4, #12]
 800702e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007032:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007036:	81a3      	strh	r3, [r4, #12]
 8007038:	6126      	str	r6, [r4, #16]
 800703a:	6165      	str	r5, [r4, #20]
 800703c:	444e      	add	r6, r9
 800703e:	eba5 0509 	sub.w	r5, r5, r9
 8007042:	6026      	str	r6, [r4, #0]
 8007044:	60a5      	str	r5, [r4, #8]
 8007046:	463e      	mov	r6, r7
 8007048:	42be      	cmp	r6, r7
 800704a:	d900      	bls.n	800704e <__ssputs_r+0x72>
 800704c:	463e      	mov	r6, r7
 800704e:	6820      	ldr	r0, [r4, #0]
 8007050:	4632      	mov	r2, r6
 8007052:	4641      	mov	r1, r8
 8007054:	f000 faa6 	bl	80075a4 <memmove>
 8007058:	68a3      	ldr	r3, [r4, #8]
 800705a:	1b9b      	subs	r3, r3, r6
 800705c:	60a3      	str	r3, [r4, #8]
 800705e:	6823      	ldr	r3, [r4, #0]
 8007060:	4433      	add	r3, r6
 8007062:	6023      	str	r3, [r4, #0]
 8007064:	2000      	movs	r0, #0
 8007066:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800706a:	462a      	mov	r2, r5
 800706c:	f000 fad2 	bl	8007614 <_realloc_r>
 8007070:	4606      	mov	r6, r0
 8007072:	2800      	cmp	r0, #0
 8007074:	d1e0      	bne.n	8007038 <__ssputs_r+0x5c>
 8007076:	6921      	ldr	r1, [r4, #16]
 8007078:	4650      	mov	r0, sl
 800707a:	f7ff feb7 	bl	8006dec <_free_r>
 800707e:	230c      	movs	r3, #12
 8007080:	f8ca 3000 	str.w	r3, [sl]
 8007084:	89a3      	ldrh	r3, [r4, #12]
 8007086:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800708a:	81a3      	strh	r3, [r4, #12]
 800708c:	f04f 30ff 	mov.w	r0, #4294967295
 8007090:	e7e9      	b.n	8007066 <__ssputs_r+0x8a>
	...

08007094 <_svfiprintf_r>:
 8007094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007098:	4698      	mov	r8, r3
 800709a:	898b      	ldrh	r3, [r1, #12]
 800709c:	061b      	lsls	r3, r3, #24
 800709e:	b09d      	sub	sp, #116	@ 0x74
 80070a0:	4607      	mov	r7, r0
 80070a2:	460d      	mov	r5, r1
 80070a4:	4614      	mov	r4, r2
 80070a6:	d510      	bpl.n	80070ca <_svfiprintf_r+0x36>
 80070a8:	690b      	ldr	r3, [r1, #16]
 80070aa:	b973      	cbnz	r3, 80070ca <_svfiprintf_r+0x36>
 80070ac:	2140      	movs	r1, #64	@ 0x40
 80070ae:	f7ff ff09 	bl	8006ec4 <_malloc_r>
 80070b2:	6028      	str	r0, [r5, #0]
 80070b4:	6128      	str	r0, [r5, #16]
 80070b6:	b930      	cbnz	r0, 80070c6 <_svfiprintf_r+0x32>
 80070b8:	230c      	movs	r3, #12
 80070ba:	603b      	str	r3, [r7, #0]
 80070bc:	f04f 30ff 	mov.w	r0, #4294967295
 80070c0:	b01d      	add	sp, #116	@ 0x74
 80070c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070c6:	2340      	movs	r3, #64	@ 0x40
 80070c8:	616b      	str	r3, [r5, #20]
 80070ca:	2300      	movs	r3, #0
 80070cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80070ce:	2320      	movs	r3, #32
 80070d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80070d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80070d8:	2330      	movs	r3, #48	@ 0x30
 80070da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007278 <_svfiprintf_r+0x1e4>
 80070de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80070e2:	f04f 0901 	mov.w	r9, #1
 80070e6:	4623      	mov	r3, r4
 80070e8:	469a      	mov	sl, r3
 80070ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070ee:	b10a      	cbz	r2, 80070f4 <_svfiprintf_r+0x60>
 80070f0:	2a25      	cmp	r2, #37	@ 0x25
 80070f2:	d1f9      	bne.n	80070e8 <_svfiprintf_r+0x54>
 80070f4:	ebba 0b04 	subs.w	fp, sl, r4
 80070f8:	d00b      	beq.n	8007112 <_svfiprintf_r+0x7e>
 80070fa:	465b      	mov	r3, fp
 80070fc:	4622      	mov	r2, r4
 80070fe:	4629      	mov	r1, r5
 8007100:	4638      	mov	r0, r7
 8007102:	f7ff ff6b 	bl	8006fdc <__ssputs_r>
 8007106:	3001      	adds	r0, #1
 8007108:	f000 80a7 	beq.w	800725a <_svfiprintf_r+0x1c6>
 800710c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800710e:	445a      	add	r2, fp
 8007110:	9209      	str	r2, [sp, #36]	@ 0x24
 8007112:	f89a 3000 	ldrb.w	r3, [sl]
 8007116:	2b00      	cmp	r3, #0
 8007118:	f000 809f 	beq.w	800725a <_svfiprintf_r+0x1c6>
 800711c:	2300      	movs	r3, #0
 800711e:	f04f 32ff 	mov.w	r2, #4294967295
 8007122:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007126:	f10a 0a01 	add.w	sl, sl, #1
 800712a:	9304      	str	r3, [sp, #16]
 800712c:	9307      	str	r3, [sp, #28]
 800712e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007132:	931a      	str	r3, [sp, #104]	@ 0x68
 8007134:	4654      	mov	r4, sl
 8007136:	2205      	movs	r2, #5
 8007138:	f814 1b01 	ldrb.w	r1, [r4], #1
 800713c:	484e      	ldr	r0, [pc, #312]	@ (8007278 <_svfiprintf_r+0x1e4>)
 800713e:	f7f9 f857 	bl	80001f0 <memchr>
 8007142:	9a04      	ldr	r2, [sp, #16]
 8007144:	b9d8      	cbnz	r0, 800717e <_svfiprintf_r+0xea>
 8007146:	06d0      	lsls	r0, r2, #27
 8007148:	bf44      	itt	mi
 800714a:	2320      	movmi	r3, #32
 800714c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007150:	0711      	lsls	r1, r2, #28
 8007152:	bf44      	itt	mi
 8007154:	232b      	movmi	r3, #43	@ 0x2b
 8007156:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800715a:	f89a 3000 	ldrb.w	r3, [sl]
 800715e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007160:	d015      	beq.n	800718e <_svfiprintf_r+0xfa>
 8007162:	9a07      	ldr	r2, [sp, #28]
 8007164:	4654      	mov	r4, sl
 8007166:	2000      	movs	r0, #0
 8007168:	f04f 0c0a 	mov.w	ip, #10
 800716c:	4621      	mov	r1, r4
 800716e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007172:	3b30      	subs	r3, #48	@ 0x30
 8007174:	2b09      	cmp	r3, #9
 8007176:	d94b      	bls.n	8007210 <_svfiprintf_r+0x17c>
 8007178:	b1b0      	cbz	r0, 80071a8 <_svfiprintf_r+0x114>
 800717a:	9207      	str	r2, [sp, #28]
 800717c:	e014      	b.n	80071a8 <_svfiprintf_r+0x114>
 800717e:	eba0 0308 	sub.w	r3, r0, r8
 8007182:	fa09 f303 	lsl.w	r3, r9, r3
 8007186:	4313      	orrs	r3, r2
 8007188:	9304      	str	r3, [sp, #16]
 800718a:	46a2      	mov	sl, r4
 800718c:	e7d2      	b.n	8007134 <_svfiprintf_r+0xa0>
 800718e:	9b03      	ldr	r3, [sp, #12]
 8007190:	1d19      	adds	r1, r3, #4
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	9103      	str	r1, [sp, #12]
 8007196:	2b00      	cmp	r3, #0
 8007198:	bfbb      	ittet	lt
 800719a:	425b      	neglt	r3, r3
 800719c:	f042 0202 	orrlt.w	r2, r2, #2
 80071a0:	9307      	strge	r3, [sp, #28]
 80071a2:	9307      	strlt	r3, [sp, #28]
 80071a4:	bfb8      	it	lt
 80071a6:	9204      	strlt	r2, [sp, #16]
 80071a8:	7823      	ldrb	r3, [r4, #0]
 80071aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80071ac:	d10a      	bne.n	80071c4 <_svfiprintf_r+0x130>
 80071ae:	7863      	ldrb	r3, [r4, #1]
 80071b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80071b2:	d132      	bne.n	800721a <_svfiprintf_r+0x186>
 80071b4:	9b03      	ldr	r3, [sp, #12]
 80071b6:	1d1a      	adds	r2, r3, #4
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	9203      	str	r2, [sp, #12]
 80071bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80071c0:	3402      	adds	r4, #2
 80071c2:	9305      	str	r3, [sp, #20]
 80071c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007288 <_svfiprintf_r+0x1f4>
 80071c8:	7821      	ldrb	r1, [r4, #0]
 80071ca:	2203      	movs	r2, #3
 80071cc:	4650      	mov	r0, sl
 80071ce:	f7f9 f80f 	bl	80001f0 <memchr>
 80071d2:	b138      	cbz	r0, 80071e4 <_svfiprintf_r+0x150>
 80071d4:	9b04      	ldr	r3, [sp, #16]
 80071d6:	eba0 000a 	sub.w	r0, r0, sl
 80071da:	2240      	movs	r2, #64	@ 0x40
 80071dc:	4082      	lsls	r2, r0
 80071de:	4313      	orrs	r3, r2
 80071e0:	3401      	adds	r4, #1
 80071e2:	9304      	str	r3, [sp, #16]
 80071e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071e8:	4824      	ldr	r0, [pc, #144]	@ (800727c <_svfiprintf_r+0x1e8>)
 80071ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80071ee:	2206      	movs	r2, #6
 80071f0:	f7f8 fffe 	bl	80001f0 <memchr>
 80071f4:	2800      	cmp	r0, #0
 80071f6:	d036      	beq.n	8007266 <_svfiprintf_r+0x1d2>
 80071f8:	4b21      	ldr	r3, [pc, #132]	@ (8007280 <_svfiprintf_r+0x1ec>)
 80071fa:	bb1b      	cbnz	r3, 8007244 <_svfiprintf_r+0x1b0>
 80071fc:	9b03      	ldr	r3, [sp, #12]
 80071fe:	3307      	adds	r3, #7
 8007200:	f023 0307 	bic.w	r3, r3, #7
 8007204:	3308      	adds	r3, #8
 8007206:	9303      	str	r3, [sp, #12]
 8007208:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800720a:	4433      	add	r3, r6
 800720c:	9309      	str	r3, [sp, #36]	@ 0x24
 800720e:	e76a      	b.n	80070e6 <_svfiprintf_r+0x52>
 8007210:	fb0c 3202 	mla	r2, ip, r2, r3
 8007214:	460c      	mov	r4, r1
 8007216:	2001      	movs	r0, #1
 8007218:	e7a8      	b.n	800716c <_svfiprintf_r+0xd8>
 800721a:	2300      	movs	r3, #0
 800721c:	3401      	adds	r4, #1
 800721e:	9305      	str	r3, [sp, #20]
 8007220:	4619      	mov	r1, r3
 8007222:	f04f 0c0a 	mov.w	ip, #10
 8007226:	4620      	mov	r0, r4
 8007228:	f810 2b01 	ldrb.w	r2, [r0], #1
 800722c:	3a30      	subs	r2, #48	@ 0x30
 800722e:	2a09      	cmp	r2, #9
 8007230:	d903      	bls.n	800723a <_svfiprintf_r+0x1a6>
 8007232:	2b00      	cmp	r3, #0
 8007234:	d0c6      	beq.n	80071c4 <_svfiprintf_r+0x130>
 8007236:	9105      	str	r1, [sp, #20]
 8007238:	e7c4      	b.n	80071c4 <_svfiprintf_r+0x130>
 800723a:	fb0c 2101 	mla	r1, ip, r1, r2
 800723e:	4604      	mov	r4, r0
 8007240:	2301      	movs	r3, #1
 8007242:	e7f0      	b.n	8007226 <_svfiprintf_r+0x192>
 8007244:	ab03      	add	r3, sp, #12
 8007246:	9300      	str	r3, [sp, #0]
 8007248:	462a      	mov	r2, r5
 800724a:	4b0e      	ldr	r3, [pc, #56]	@ (8007284 <_svfiprintf_r+0x1f0>)
 800724c:	a904      	add	r1, sp, #16
 800724e:	4638      	mov	r0, r7
 8007250:	f3af 8000 	nop.w
 8007254:	1c42      	adds	r2, r0, #1
 8007256:	4606      	mov	r6, r0
 8007258:	d1d6      	bne.n	8007208 <_svfiprintf_r+0x174>
 800725a:	89ab      	ldrh	r3, [r5, #12]
 800725c:	065b      	lsls	r3, r3, #25
 800725e:	f53f af2d 	bmi.w	80070bc <_svfiprintf_r+0x28>
 8007262:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007264:	e72c      	b.n	80070c0 <_svfiprintf_r+0x2c>
 8007266:	ab03      	add	r3, sp, #12
 8007268:	9300      	str	r3, [sp, #0]
 800726a:	462a      	mov	r2, r5
 800726c:	4b05      	ldr	r3, [pc, #20]	@ (8007284 <_svfiprintf_r+0x1f0>)
 800726e:	a904      	add	r1, sp, #16
 8007270:	4638      	mov	r0, r7
 8007272:	f000 f879 	bl	8007368 <_printf_i>
 8007276:	e7ed      	b.n	8007254 <_svfiprintf_r+0x1c0>
 8007278:	08007a1d 	.word	0x08007a1d
 800727c:	08007a27 	.word	0x08007a27
 8007280:	00000000 	.word	0x00000000
 8007284:	08006fdd 	.word	0x08006fdd
 8007288:	08007a23 	.word	0x08007a23

0800728c <_printf_common>:
 800728c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007290:	4616      	mov	r6, r2
 8007292:	4698      	mov	r8, r3
 8007294:	688a      	ldr	r2, [r1, #8]
 8007296:	690b      	ldr	r3, [r1, #16]
 8007298:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800729c:	4293      	cmp	r3, r2
 800729e:	bfb8      	it	lt
 80072a0:	4613      	movlt	r3, r2
 80072a2:	6033      	str	r3, [r6, #0]
 80072a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80072a8:	4607      	mov	r7, r0
 80072aa:	460c      	mov	r4, r1
 80072ac:	b10a      	cbz	r2, 80072b2 <_printf_common+0x26>
 80072ae:	3301      	adds	r3, #1
 80072b0:	6033      	str	r3, [r6, #0]
 80072b2:	6823      	ldr	r3, [r4, #0]
 80072b4:	0699      	lsls	r1, r3, #26
 80072b6:	bf42      	ittt	mi
 80072b8:	6833      	ldrmi	r3, [r6, #0]
 80072ba:	3302      	addmi	r3, #2
 80072bc:	6033      	strmi	r3, [r6, #0]
 80072be:	6825      	ldr	r5, [r4, #0]
 80072c0:	f015 0506 	ands.w	r5, r5, #6
 80072c4:	d106      	bne.n	80072d4 <_printf_common+0x48>
 80072c6:	f104 0a19 	add.w	sl, r4, #25
 80072ca:	68e3      	ldr	r3, [r4, #12]
 80072cc:	6832      	ldr	r2, [r6, #0]
 80072ce:	1a9b      	subs	r3, r3, r2
 80072d0:	42ab      	cmp	r3, r5
 80072d2:	dc26      	bgt.n	8007322 <_printf_common+0x96>
 80072d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80072d8:	6822      	ldr	r2, [r4, #0]
 80072da:	3b00      	subs	r3, #0
 80072dc:	bf18      	it	ne
 80072de:	2301      	movne	r3, #1
 80072e0:	0692      	lsls	r2, r2, #26
 80072e2:	d42b      	bmi.n	800733c <_printf_common+0xb0>
 80072e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80072e8:	4641      	mov	r1, r8
 80072ea:	4638      	mov	r0, r7
 80072ec:	47c8      	blx	r9
 80072ee:	3001      	adds	r0, #1
 80072f0:	d01e      	beq.n	8007330 <_printf_common+0xa4>
 80072f2:	6823      	ldr	r3, [r4, #0]
 80072f4:	6922      	ldr	r2, [r4, #16]
 80072f6:	f003 0306 	and.w	r3, r3, #6
 80072fa:	2b04      	cmp	r3, #4
 80072fc:	bf02      	ittt	eq
 80072fe:	68e5      	ldreq	r5, [r4, #12]
 8007300:	6833      	ldreq	r3, [r6, #0]
 8007302:	1aed      	subeq	r5, r5, r3
 8007304:	68a3      	ldr	r3, [r4, #8]
 8007306:	bf0c      	ite	eq
 8007308:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800730c:	2500      	movne	r5, #0
 800730e:	4293      	cmp	r3, r2
 8007310:	bfc4      	itt	gt
 8007312:	1a9b      	subgt	r3, r3, r2
 8007314:	18ed      	addgt	r5, r5, r3
 8007316:	2600      	movs	r6, #0
 8007318:	341a      	adds	r4, #26
 800731a:	42b5      	cmp	r5, r6
 800731c:	d11a      	bne.n	8007354 <_printf_common+0xc8>
 800731e:	2000      	movs	r0, #0
 8007320:	e008      	b.n	8007334 <_printf_common+0xa8>
 8007322:	2301      	movs	r3, #1
 8007324:	4652      	mov	r2, sl
 8007326:	4641      	mov	r1, r8
 8007328:	4638      	mov	r0, r7
 800732a:	47c8      	blx	r9
 800732c:	3001      	adds	r0, #1
 800732e:	d103      	bne.n	8007338 <_printf_common+0xac>
 8007330:	f04f 30ff 	mov.w	r0, #4294967295
 8007334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007338:	3501      	adds	r5, #1
 800733a:	e7c6      	b.n	80072ca <_printf_common+0x3e>
 800733c:	18e1      	adds	r1, r4, r3
 800733e:	1c5a      	adds	r2, r3, #1
 8007340:	2030      	movs	r0, #48	@ 0x30
 8007342:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007346:	4422      	add	r2, r4
 8007348:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800734c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007350:	3302      	adds	r3, #2
 8007352:	e7c7      	b.n	80072e4 <_printf_common+0x58>
 8007354:	2301      	movs	r3, #1
 8007356:	4622      	mov	r2, r4
 8007358:	4641      	mov	r1, r8
 800735a:	4638      	mov	r0, r7
 800735c:	47c8      	blx	r9
 800735e:	3001      	adds	r0, #1
 8007360:	d0e6      	beq.n	8007330 <_printf_common+0xa4>
 8007362:	3601      	adds	r6, #1
 8007364:	e7d9      	b.n	800731a <_printf_common+0x8e>
	...

08007368 <_printf_i>:
 8007368:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800736c:	7e0f      	ldrb	r7, [r1, #24]
 800736e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007370:	2f78      	cmp	r7, #120	@ 0x78
 8007372:	4691      	mov	r9, r2
 8007374:	4680      	mov	r8, r0
 8007376:	460c      	mov	r4, r1
 8007378:	469a      	mov	sl, r3
 800737a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800737e:	d807      	bhi.n	8007390 <_printf_i+0x28>
 8007380:	2f62      	cmp	r7, #98	@ 0x62
 8007382:	d80a      	bhi.n	800739a <_printf_i+0x32>
 8007384:	2f00      	cmp	r7, #0
 8007386:	f000 80d1 	beq.w	800752c <_printf_i+0x1c4>
 800738a:	2f58      	cmp	r7, #88	@ 0x58
 800738c:	f000 80b8 	beq.w	8007500 <_printf_i+0x198>
 8007390:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007394:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007398:	e03a      	b.n	8007410 <_printf_i+0xa8>
 800739a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800739e:	2b15      	cmp	r3, #21
 80073a0:	d8f6      	bhi.n	8007390 <_printf_i+0x28>
 80073a2:	a101      	add	r1, pc, #4	@ (adr r1, 80073a8 <_printf_i+0x40>)
 80073a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80073a8:	08007401 	.word	0x08007401
 80073ac:	08007415 	.word	0x08007415
 80073b0:	08007391 	.word	0x08007391
 80073b4:	08007391 	.word	0x08007391
 80073b8:	08007391 	.word	0x08007391
 80073bc:	08007391 	.word	0x08007391
 80073c0:	08007415 	.word	0x08007415
 80073c4:	08007391 	.word	0x08007391
 80073c8:	08007391 	.word	0x08007391
 80073cc:	08007391 	.word	0x08007391
 80073d0:	08007391 	.word	0x08007391
 80073d4:	08007513 	.word	0x08007513
 80073d8:	0800743f 	.word	0x0800743f
 80073dc:	080074cd 	.word	0x080074cd
 80073e0:	08007391 	.word	0x08007391
 80073e4:	08007391 	.word	0x08007391
 80073e8:	08007535 	.word	0x08007535
 80073ec:	08007391 	.word	0x08007391
 80073f0:	0800743f 	.word	0x0800743f
 80073f4:	08007391 	.word	0x08007391
 80073f8:	08007391 	.word	0x08007391
 80073fc:	080074d5 	.word	0x080074d5
 8007400:	6833      	ldr	r3, [r6, #0]
 8007402:	1d1a      	adds	r2, r3, #4
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	6032      	str	r2, [r6, #0]
 8007408:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800740c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007410:	2301      	movs	r3, #1
 8007412:	e09c      	b.n	800754e <_printf_i+0x1e6>
 8007414:	6833      	ldr	r3, [r6, #0]
 8007416:	6820      	ldr	r0, [r4, #0]
 8007418:	1d19      	adds	r1, r3, #4
 800741a:	6031      	str	r1, [r6, #0]
 800741c:	0606      	lsls	r6, r0, #24
 800741e:	d501      	bpl.n	8007424 <_printf_i+0xbc>
 8007420:	681d      	ldr	r5, [r3, #0]
 8007422:	e003      	b.n	800742c <_printf_i+0xc4>
 8007424:	0645      	lsls	r5, r0, #25
 8007426:	d5fb      	bpl.n	8007420 <_printf_i+0xb8>
 8007428:	f9b3 5000 	ldrsh.w	r5, [r3]
 800742c:	2d00      	cmp	r5, #0
 800742e:	da03      	bge.n	8007438 <_printf_i+0xd0>
 8007430:	232d      	movs	r3, #45	@ 0x2d
 8007432:	426d      	negs	r5, r5
 8007434:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007438:	4858      	ldr	r0, [pc, #352]	@ (800759c <_printf_i+0x234>)
 800743a:	230a      	movs	r3, #10
 800743c:	e011      	b.n	8007462 <_printf_i+0xfa>
 800743e:	6821      	ldr	r1, [r4, #0]
 8007440:	6833      	ldr	r3, [r6, #0]
 8007442:	0608      	lsls	r0, r1, #24
 8007444:	f853 5b04 	ldr.w	r5, [r3], #4
 8007448:	d402      	bmi.n	8007450 <_printf_i+0xe8>
 800744a:	0649      	lsls	r1, r1, #25
 800744c:	bf48      	it	mi
 800744e:	b2ad      	uxthmi	r5, r5
 8007450:	2f6f      	cmp	r7, #111	@ 0x6f
 8007452:	4852      	ldr	r0, [pc, #328]	@ (800759c <_printf_i+0x234>)
 8007454:	6033      	str	r3, [r6, #0]
 8007456:	bf14      	ite	ne
 8007458:	230a      	movne	r3, #10
 800745a:	2308      	moveq	r3, #8
 800745c:	2100      	movs	r1, #0
 800745e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007462:	6866      	ldr	r6, [r4, #4]
 8007464:	60a6      	str	r6, [r4, #8]
 8007466:	2e00      	cmp	r6, #0
 8007468:	db05      	blt.n	8007476 <_printf_i+0x10e>
 800746a:	6821      	ldr	r1, [r4, #0]
 800746c:	432e      	orrs	r6, r5
 800746e:	f021 0104 	bic.w	r1, r1, #4
 8007472:	6021      	str	r1, [r4, #0]
 8007474:	d04b      	beq.n	800750e <_printf_i+0x1a6>
 8007476:	4616      	mov	r6, r2
 8007478:	fbb5 f1f3 	udiv	r1, r5, r3
 800747c:	fb03 5711 	mls	r7, r3, r1, r5
 8007480:	5dc7      	ldrb	r7, [r0, r7]
 8007482:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007486:	462f      	mov	r7, r5
 8007488:	42bb      	cmp	r3, r7
 800748a:	460d      	mov	r5, r1
 800748c:	d9f4      	bls.n	8007478 <_printf_i+0x110>
 800748e:	2b08      	cmp	r3, #8
 8007490:	d10b      	bne.n	80074aa <_printf_i+0x142>
 8007492:	6823      	ldr	r3, [r4, #0]
 8007494:	07df      	lsls	r7, r3, #31
 8007496:	d508      	bpl.n	80074aa <_printf_i+0x142>
 8007498:	6923      	ldr	r3, [r4, #16]
 800749a:	6861      	ldr	r1, [r4, #4]
 800749c:	4299      	cmp	r1, r3
 800749e:	bfde      	ittt	le
 80074a0:	2330      	movle	r3, #48	@ 0x30
 80074a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80074a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80074aa:	1b92      	subs	r2, r2, r6
 80074ac:	6122      	str	r2, [r4, #16]
 80074ae:	f8cd a000 	str.w	sl, [sp]
 80074b2:	464b      	mov	r3, r9
 80074b4:	aa03      	add	r2, sp, #12
 80074b6:	4621      	mov	r1, r4
 80074b8:	4640      	mov	r0, r8
 80074ba:	f7ff fee7 	bl	800728c <_printf_common>
 80074be:	3001      	adds	r0, #1
 80074c0:	d14a      	bne.n	8007558 <_printf_i+0x1f0>
 80074c2:	f04f 30ff 	mov.w	r0, #4294967295
 80074c6:	b004      	add	sp, #16
 80074c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074cc:	6823      	ldr	r3, [r4, #0]
 80074ce:	f043 0320 	orr.w	r3, r3, #32
 80074d2:	6023      	str	r3, [r4, #0]
 80074d4:	4832      	ldr	r0, [pc, #200]	@ (80075a0 <_printf_i+0x238>)
 80074d6:	2778      	movs	r7, #120	@ 0x78
 80074d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80074dc:	6823      	ldr	r3, [r4, #0]
 80074de:	6831      	ldr	r1, [r6, #0]
 80074e0:	061f      	lsls	r7, r3, #24
 80074e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80074e6:	d402      	bmi.n	80074ee <_printf_i+0x186>
 80074e8:	065f      	lsls	r7, r3, #25
 80074ea:	bf48      	it	mi
 80074ec:	b2ad      	uxthmi	r5, r5
 80074ee:	6031      	str	r1, [r6, #0]
 80074f0:	07d9      	lsls	r1, r3, #31
 80074f2:	bf44      	itt	mi
 80074f4:	f043 0320 	orrmi.w	r3, r3, #32
 80074f8:	6023      	strmi	r3, [r4, #0]
 80074fa:	b11d      	cbz	r5, 8007504 <_printf_i+0x19c>
 80074fc:	2310      	movs	r3, #16
 80074fe:	e7ad      	b.n	800745c <_printf_i+0xf4>
 8007500:	4826      	ldr	r0, [pc, #152]	@ (800759c <_printf_i+0x234>)
 8007502:	e7e9      	b.n	80074d8 <_printf_i+0x170>
 8007504:	6823      	ldr	r3, [r4, #0]
 8007506:	f023 0320 	bic.w	r3, r3, #32
 800750a:	6023      	str	r3, [r4, #0]
 800750c:	e7f6      	b.n	80074fc <_printf_i+0x194>
 800750e:	4616      	mov	r6, r2
 8007510:	e7bd      	b.n	800748e <_printf_i+0x126>
 8007512:	6833      	ldr	r3, [r6, #0]
 8007514:	6825      	ldr	r5, [r4, #0]
 8007516:	6961      	ldr	r1, [r4, #20]
 8007518:	1d18      	adds	r0, r3, #4
 800751a:	6030      	str	r0, [r6, #0]
 800751c:	062e      	lsls	r6, r5, #24
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	d501      	bpl.n	8007526 <_printf_i+0x1be>
 8007522:	6019      	str	r1, [r3, #0]
 8007524:	e002      	b.n	800752c <_printf_i+0x1c4>
 8007526:	0668      	lsls	r0, r5, #25
 8007528:	d5fb      	bpl.n	8007522 <_printf_i+0x1ba>
 800752a:	8019      	strh	r1, [r3, #0]
 800752c:	2300      	movs	r3, #0
 800752e:	6123      	str	r3, [r4, #16]
 8007530:	4616      	mov	r6, r2
 8007532:	e7bc      	b.n	80074ae <_printf_i+0x146>
 8007534:	6833      	ldr	r3, [r6, #0]
 8007536:	1d1a      	adds	r2, r3, #4
 8007538:	6032      	str	r2, [r6, #0]
 800753a:	681e      	ldr	r6, [r3, #0]
 800753c:	6862      	ldr	r2, [r4, #4]
 800753e:	2100      	movs	r1, #0
 8007540:	4630      	mov	r0, r6
 8007542:	f7f8 fe55 	bl	80001f0 <memchr>
 8007546:	b108      	cbz	r0, 800754c <_printf_i+0x1e4>
 8007548:	1b80      	subs	r0, r0, r6
 800754a:	6060      	str	r0, [r4, #4]
 800754c:	6863      	ldr	r3, [r4, #4]
 800754e:	6123      	str	r3, [r4, #16]
 8007550:	2300      	movs	r3, #0
 8007552:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007556:	e7aa      	b.n	80074ae <_printf_i+0x146>
 8007558:	6923      	ldr	r3, [r4, #16]
 800755a:	4632      	mov	r2, r6
 800755c:	4649      	mov	r1, r9
 800755e:	4640      	mov	r0, r8
 8007560:	47d0      	blx	sl
 8007562:	3001      	adds	r0, #1
 8007564:	d0ad      	beq.n	80074c2 <_printf_i+0x15a>
 8007566:	6823      	ldr	r3, [r4, #0]
 8007568:	079b      	lsls	r3, r3, #30
 800756a:	d413      	bmi.n	8007594 <_printf_i+0x22c>
 800756c:	68e0      	ldr	r0, [r4, #12]
 800756e:	9b03      	ldr	r3, [sp, #12]
 8007570:	4298      	cmp	r0, r3
 8007572:	bfb8      	it	lt
 8007574:	4618      	movlt	r0, r3
 8007576:	e7a6      	b.n	80074c6 <_printf_i+0x15e>
 8007578:	2301      	movs	r3, #1
 800757a:	4632      	mov	r2, r6
 800757c:	4649      	mov	r1, r9
 800757e:	4640      	mov	r0, r8
 8007580:	47d0      	blx	sl
 8007582:	3001      	adds	r0, #1
 8007584:	d09d      	beq.n	80074c2 <_printf_i+0x15a>
 8007586:	3501      	adds	r5, #1
 8007588:	68e3      	ldr	r3, [r4, #12]
 800758a:	9903      	ldr	r1, [sp, #12]
 800758c:	1a5b      	subs	r3, r3, r1
 800758e:	42ab      	cmp	r3, r5
 8007590:	dcf2      	bgt.n	8007578 <_printf_i+0x210>
 8007592:	e7eb      	b.n	800756c <_printf_i+0x204>
 8007594:	2500      	movs	r5, #0
 8007596:	f104 0619 	add.w	r6, r4, #25
 800759a:	e7f5      	b.n	8007588 <_printf_i+0x220>
 800759c:	08007a2e 	.word	0x08007a2e
 80075a0:	08007a3f 	.word	0x08007a3f

080075a4 <memmove>:
 80075a4:	4288      	cmp	r0, r1
 80075a6:	b510      	push	{r4, lr}
 80075a8:	eb01 0402 	add.w	r4, r1, r2
 80075ac:	d902      	bls.n	80075b4 <memmove+0x10>
 80075ae:	4284      	cmp	r4, r0
 80075b0:	4623      	mov	r3, r4
 80075b2:	d807      	bhi.n	80075c4 <memmove+0x20>
 80075b4:	1e43      	subs	r3, r0, #1
 80075b6:	42a1      	cmp	r1, r4
 80075b8:	d008      	beq.n	80075cc <memmove+0x28>
 80075ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80075be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80075c2:	e7f8      	b.n	80075b6 <memmove+0x12>
 80075c4:	4402      	add	r2, r0
 80075c6:	4601      	mov	r1, r0
 80075c8:	428a      	cmp	r2, r1
 80075ca:	d100      	bne.n	80075ce <memmove+0x2a>
 80075cc:	bd10      	pop	{r4, pc}
 80075ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80075d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80075d6:	e7f7      	b.n	80075c8 <memmove+0x24>

080075d8 <_sbrk_r>:
 80075d8:	b538      	push	{r3, r4, r5, lr}
 80075da:	4d06      	ldr	r5, [pc, #24]	@ (80075f4 <_sbrk_r+0x1c>)
 80075dc:	2300      	movs	r3, #0
 80075de:	4604      	mov	r4, r0
 80075e0:	4608      	mov	r0, r1
 80075e2:	602b      	str	r3, [r5, #0]
 80075e4:	f7fb fa2c 	bl	8002a40 <_sbrk>
 80075e8:	1c43      	adds	r3, r0, #1
 80075ea:	d102      	bne.n	80075f2 <_sbrk_r+0x1a>
 80075ec:	682b      	ldr	r3, [r5, #0]
 80075ee:	b103      	cbz	r3, 80075f2 <_sbrk_r+0x1a>
 80075f0:	6023      	str	r3, [r4, #0]
 80075f2:	bd38      	pop	{r3, r4, r5, pc}
 80075f4:	20000498 	.word	0x20000498

080075f8 <memcpy>:
 80075f8:	440a      	add	r2, r1
 80075fa:	4291      	cmp	r1, r2
 80075fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8007600:	d100      	bne.n	8007604 <memcpy+0xc>
 8007602:	4770      	bx	lr
 8007604:	b510      	push	{r4, lr}
 8007606:	f811 4b01 	ldrb.w	r4, [r1], #1
 800760a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800760e:	4291      	cmp	r1, r2
 8007610:	d1f9      	bne.n	8007606 <memcpy+0xe>
 8007612:	bd10      	pop	{r4, pc}

08007614 <_realloc_r>:
 8007614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007618:	4607      	mov	r7, r0
 800761a:	4614      	mov	r4, r2
 800761c:	460d      	mov	r5, r1
 800761e:	b921      	cbnz	r1, 800762a <_realloc_r+0x16>
 8007620:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007624:	4611      	mov	r1, r2
 8007626:	f7ff bc4d 	b.w	8006ec4 <_malloc_r>
 800762a:	b92a      	cbnz	r2, 8007638 <_realloc_r+0x24>
 800762c:	f7ff fbde 	bl	8006dec <_free_r>
 8007630:	4625      	mov	r5, r4
 8007632:	4628      	mov	r0, r5
 8007634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007638:	f000 f81a 	bl	8007670 <_malloc_usable_size_r>
 800763c:	4284      	cmp	r4, r0
 800763e:	4606      	mov	r6, r0
 8007640:	d802      	bhi.n	8007648 <_realloc_r+0x34>
 8007642:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007646:	d8f4      	bhi.n	8007632 <_realloc_r+0x1e>
 8007648:	4621      	mov	r1, r4
 800764a:	4638      	mov	r0, r7
 800764c:	f7ff fc3a 	bl	8006ec4 <_malloc_r>
 8007650:	4680      	mov	r8, r0
 8007652:	b908      	cbnz	r0, 8007658 <_realloc_r+0x44>
 8007654:	4645      	mov	r5, r8
 8007656:	e7ec      	b.n	8007632 <_realloc_r+0x1e>
 8007658:	42b4      	cmp	r4, r6
 800765a:	4622      	mov	r2, r4
 800765c:	4629      	mov	r1, r5
 800765e:	bf28      	it	cs
 8007660:	4632      	movcs	r2, r6
 8007662:	f7ff ffc9 	bl	80075f8 <memcpy>
 8007666:	4629      	mov	r1, r5
 8007668:	4638      	mov	r0, r7
 800766a:	f7ff fbbf 	bl	8006dec <_free_r>
 800766e:	e7f1      	b.n	8007654 <_realloc_r+0x40>

08007670 <_malloc_usable_size_r>:
 8007670:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007674:	1f18      	subs	r0, r3, #4
 8007676:	2b00      	cmp	r3, #0
 8007678:	bfbc      	itt	lt
 800767a:	580b      	ldrlt	r3, [r1, r0]
 800767c:	18c0      	addlt	r0, r0, r3
 800767e:	4770      	bx	lr

08007680 <_init>:
 8007680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007682:	bf00      	nop
 8007684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007686:	bc08      	pop	{r3}
 8007688:	469e      	mov	lr, r3
 800768a:	4770      	bx	lr

0800768c <_fini>:
 800768c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800768e:	bf00      	nop
 8007690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007692:	bc08      	pop	{r3}
 8007694:	469e      	mov	lr, r3
 8007696:	4770      	bx	lr
